

## Advanced Micro Devices

## CATALOG SECTIONS

| Section | Description |
| :---: | :---: |
| 1 | Product Selection Guides and QA Information. |
| 2 | MSI Circuits, Low-Power MSI Circuits. |
| 3 | Schottky MSI Circuits. |
| 4 | Computer Interface Circuits. |
| 5 | MOS Circuits. |
| 6 | Bipolar Memory Circuits |
| 7 . . | Linear Integrated Circuits. |
| 8 . . | Application Notes. |
| 9 | Ordering Information and Package Guide. Sales Offices, Distributors and Representatives. |

## WE CALL IT A COMMITMENT TO EXCELLENCE

Five years ago Advanced Micro Devices was conceived on the premise that there was a place in the semiconductor community for a manufacturer dedicated to excellence. Excellence in engineering. Excellence in manufacturing.
In April, 1970, in the midst of the worst depression the industry has every experienced, this concept became reality with the introduction by Advanced Micro Devices of 18 Linear and MSI devices - all processed and tested to the rigid specifications of Military Standard 883.
Today, Advanced Micro Devices is acknowledged as one of the country's major manufacturers of complex, monolithic integrated circuits doing business at an annualized rate approaching $\$ 40$ million. Our perfect record of sales growth (outlined in the per-quarter-performance chart) is unequaled in the semiconductor industry.
As a broad-line supplier of both commercial and aerospace circuits, we serve the manufacturers of computers, computer peripherals and instrumentation equipment. Our device portfolio numbers over 200 different Linear, MSI, MOS, Bipolar Memory and Computer Interface circuits.
Advanced Micro Devices has just started wafer fabrication in the first of two fab areas in our new 116,000-square-foot facility dedicated to the design and manufacture of the world's most technologically advanced MOS and Bipolar LSI circuits.
This index is a multiple cross-reference guide to familiarize you with our evergrowing product line, and help you locate by function or device type the circuits you need. If you don't find what you need, call - it's probably on the design boards. If you need more technical material on any of the circuits, send the attached card.
Advanced Micro Devices has grown from a concept to a major manufacturer in five years. This growth is attributed to our excellence in product development and manufacture. We process with excellence - we ship with pride.

Thank you for your support,


[^0]
## TABLE OF CONTENTS

PRODUCT ASSURANCE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\quad$ 1-13 Page

## DIGITAL INTEGRATED CIRCUITS

Am0026
Am0026c
Am 1002
Am1101A
Am1101A1
Am1402A
Am1403A
Am1404A
Am1405A
Am14/1506
Am14/1507
Am1 488
Am1489
Am1489A
Am2102
Am2102-1
Am2102-2
Am2501
Am2502
Am25L02
Am2503
Am25L03
Am2504
Am25LO4
Am2505
Am25L05
Am25S05
Am2506
Am25L06
Am25S07
Am25S08
Am25S09
Am25S10
Am 2533
Am2600
Am2602
Am26L02
Am26S02
Am26S12
Am26S12A
Am2614
Am2615
Am26123
Am2700
Am 2701
Am27LS00
Am27LS01
Am27SO2
Am27S03
Am 2802
Am 2803
Am 2804
Am2805
Am2806
Am2807
Am2808
Am2809
Am2810
Am2812
Am2813
Am2814
Am2833
Am2841
Am3101
5 MHz Two-Phase MOS Clock Driver ..... 4-1
5 MHz Two-Phase MOS Clock Driver ..... 4-1
Dual 128-Bit Static Shift Register ..... 5-37
256 Bit P-Channel Static Random Access Memory ..... 5-1
256 Bit P-Channel Static Random Access Memory ..... 5-1
Quad 256-Bit MOS Shift Register ..... 5-27
Dual 512-Bit MOS Shift Register ..... 5-27
Single 1024-Bit MOS Shift Register ..... 5-27
512-Bit Dynamic Recirculating MOS Shift Register ..... 5-21
Dual 100-Bit MOS Shift Register ..... 5-7
Dual 100-Bit MOS Shift Register ..... 5-7
RS-232C Quad Line Driver ..... 4-7
RS-232C Quad Line Receiver ..... 4-11
RS-232C Quad Line Receiver ..... 4-11
1024-Bit Static N-Channel Random Access Memory ..... 5-17
1024-Bit Static N-Channel Random Access Memory ..... 5-17
1024-Bit Static N-Channel Random Access Memory ..... 5-17
Binary Hexadecimal Up-Down Counter ..... 2-55
Eight-Bit Successive Approximation Register ..... 2-1
Low-Power Eight-Bit Successive Approximation Register ..... 2-7
Eight-Bit Successive Approximation Register ..... 2-1
Low-Power Eight-Bit Successive Approximation Register ..... 2-7
Twelve-Bit Successive Approximation Register ..... 2-1
Low-Power Twelve-Bit Successive Approximation Register ..... 2-7
Two's Complement Multiplier ..... 2-9
Low-Power Two's Complement Multiplier ..... 2-15
Schottky Two's Complement Multiplier ..... 3-1
Four-Bit ALU with Latch ..... 2-19
Low-Power Four-Bit ALU with Latch ..... 2-25
Schottky Six-Bit Register with Clock Enable ..... $3-7$
Schottky Four-Bit Register with Clock Enable and Complement Output ..... 3-7
Schottky Quad Two-Port Register ..... 3-13
Schottky Four-Bit Shifter with Three-State Outputs ..... 3-19
1024-Bit MOS Static Shift Register ..... 5-13
Monostable Multivibrator ..... $4-15$
Dual Monostable Multivibrator ..... 4-21
Low-Power Dual Monostable Multivibrator ..... 4-27
Schottky Dual Monostable Multivibrator ..... 4-33
Schottky Quad Bus Transceiver ..... 4-39
Schottky Quad Bus Transceiver ..... 4-39
Quad Single-Ended Fail-Safe Line Driver ..... $4-45$
Dual Differential Fail-Safe Line Receiver ..... 4-51
Dual Monostable Multivibrator ..... 487
256-Bit Bipolar Random Access Memory ..... 6-1
256-Bit Bipolar Random Access Memory ..... 6-1
Low-Power 256-Bit Random Access Memory ..... 6.7
Low-Power 256-Bit Random Access Memory ..... 6-7
64-Bit Random Access Memory ..... 6-17
64-Bit Random Access Memory ..... 6-17
Quad 256-Bit Dynamic MOS Shift Register ..... 5-27
Dual 512-Bit Dynamic MOS Shift Register ..... 5-27
Single 1024-Bit Dynamic MOS Shift Register ..... 5-27
512-Bit Dynamic Recirculating MOS Shift Register ..... 5-21
1024-Bit Dynamic Recirculating MOS Shift Register ..... 5-21
512-Bit Dynamic Recirculating MOS Shift Register ..... 5-21
1024-Bit Dynamic Recirculating MOS Shift Register ..... 5-21
Dual 128-Bit Static MOS Shift Register ..... 5-33
Dual 128-Bit Static MOS Shift Register ..... 5-37
$32 \times 8$ MOS FIFO ..... 5-41
$32 \times 9$ MOS FIFO ..... 5-41
Dual 128-Bit Static MOS Shift Register ..... 5-47
1024-Bit Static MOS Shift Register ..... 5-13
$64 \times 4$ MOS FIFO ..... 5-51
64-Bit Random Access Memory ..... 6-11

|  |  | Page |
| :---: | :---: | :---: |
| Am3101A | 64-Bit Random Access Memory | 6-17 |
| Am31 L01 | Low-Power 64-Bit Random Access Memory | 6-11 |
| Am3114 | Dual 128-Bit Static MOS Shift Register | 5-47 |
| Am3341 | $64 \times 4$ MOS FIFO | 5-51 |
| Am40/5055 | Quad 128-Bit Static MOS Shift Register | 5-57 |
| Am40/5056 | Dual 256-Bit Static MOS Shift Register | 5-57 |
| Am40/5057 | 512-Bit Static MOS Shift Register | 5-57 |
| Am78/8820 | Dual Differential Line Receiver | 457 |
| Am78/8820A | Dual Differential Line Receiver | 4-57 |
| Am78/8830 | Dual Differential Line Driver | 4-61 |
| Am78/8831 | Three-State Line Driver | 4-65 |
| Am78/8832 | Three-State Line Driver | $4-65$ |
| Am82S62 | Schottky Nine-Input Parity Checker/Generator | 3-25 |
| Am8284 | Binary Hexadecimal Up-Down Counter | 2-27 |
| Am8285 | BCD Decade Up-Down Counter | 2.27 |
| Am9102 | 1024-Bit Static N-Channel Random Access Memory | 5-61 |
| Am9102A | 1024-Bit Static N-Channel Random Access Memory | 5-61 |
| Am9102B | 1024-Bit Static N-Channel Random Access Memory | 5-61 |
| Am9300 | Four-Bit Shift Register | $2 \cdot 33$ |
| Am93L00 | Low-Power Four-Bit Shift Register | 2.39 |
| Am9301 | Demultiplexer/One-of-Ten Decoder | $2-41$ |
| Am93L01 | Low-Power Demultiplexer/One-of-Ten Decoder | 2.47 |
| Am9304 | Dual Full Adder | 2.49 |
| Am9306 | BCD Decade Synchronous Up-Down Counter | 2-55 |
| Am9308 | Dual Four-Bit Latch | 2-61 |
| Am93L08 | Low-Power Dual Four-Bit Latch | 2-67 |
| Am9309 | Dual Four-Input Multiplexer | 2-69 |
| Am93L09 | Low-Power Dual Four-Input Multiplexer | 2.75 |
| Am9310 | BCD Decade Counter | 2.77 |
| Am93L10 | Low-Power BCD Decade Counter | 2-83 |
| Am93S10 | Schottky BCD Decade Counter | 3.31 |
| Am9311 | Demultiplexer/One-of-Sixteen Decoder | $2 \cdot 85$ |
| Am93L11 | Low-Power Demultiplexer/One-of-Sixteen Decoder | 2.91 |
| Am9312 | Eight-Input Multiplexer | 2.93 |
| Am93L12 | Low-Power Eight-Input Multiplexer | 2.99 |
| Am9314 | Four-Bit Latch | 2-101 |
| Am93L. 14 | Low-Power Four-Bit Latch | 2-107 |
| Am9316 | Four-Bit Binary Counter | 2.77 |
| Am93L16 | Low-Power Four-Bit Binary Counter | 2-83 |
| Am93S16 | Schottky Four-Bit Binary Counter | 3-31 |
| Am9318 | Eight-Input Priority Encoder | 2-109 |
| Am93L18 | Low-Power Eight-Input Priority Encoder | 2-115 |
| Am9321 | Dual One-of-Four Decoder/Demultiplexer | $2 \cdot 117$ |
| Am93L21 | Low-Power Dual One-of-Four Decoder/Demultiplexer | 2-123 |
| Am93S21 | Schottky Dual One-of-Four Decoder/Demultiplexer | 3.43 |
| Am9322 | Quad Two-Input Multiplexer. | 2-125 |
| Am93L22 | Low-Power Quad Two-Input Multiplexer | 2-131 |
| Am93S22 | Schottky Quad Two-Input Multiplexer | 3-61 |
| Am9324 | Five-Bit Comparator | 2.133 |
| Am93L24 | Low-Power Five-Bit Comparator | 2.139 |
| Am9328 | Dual Eight-Bit Shift Register | 2.141 |
| Am93L28 | Low-Power Dual Eight-Bit Shift Register | 2-147 |
| Am9334 | Eight-Bit Addressable Latch | 2-149 |
| Am9338 | Eight-Bit Multiple Port Register | 2-155 |
| Am93L38 | Low-Power Eight-Bit Multiple Port Register | 2-161 |
| Am9340 | Four-Bit Arithmetic Logic Unit | 2-163 |
| Am93L40 | Low-Power Four-Bit Arithmetic Logic Unit | 2.169 |
| Am9341 | Four-Bit Arithmetic Logic Unit | 2-171 |
| Am93L41 | Low-Power Four-Bit Arithmetic Logic Unit | 2-177 |
| Am9342 | Look-Ahead Carry Generator | 2-179 |
| Am93S48 | Schottky Twelve-Input Parity Checker/Generator | 3-37 |
| Am9360 | BCD Decade Up-Down Counter | 2-185 |
| Am93L60 | Low-Power BCD Decade Up-Down Counter | 2.191 |
| Am9366 | Binary Hexadecimal Up-Down Counter | 2-185 |
| Am93L66 | Low-Power Binary Hexadecimal Up-Down Counter | 2-191 |
| Am9600 | Monostable Multivibrator | 4-15 |
| Am9601 | Monostable Multivibrator | 4.15 |
| Am9602 | Dual Monostable Multivibrator | 421 |
| Am96L02 | Low-Power Dual Monostable Multivibrator | 427 |
| Am9614 | Dual Line Driver | 4.45 |
| Am9615 | Dual Differential Line Receiver | 451 |


|  |  | Page |
| :---: | :---: | :---: |
| Am9616 | Triple EIA Line Driver | 4.71 |
| Am9617 | Triple EIA Line Receiver | 4-75 |
| Am9620 | Dual Differential Line Receiver | 479 |
| Am9621 | Dual Line Driver | 483 |
| Am54/74123 | Dual Monostable Multivibrator | 487 |
| Am54S/74S139 | Schottky Dual One-of-Four Decoder/Demultiplexer | 3-43 |
| Am54S/74S151 | Schottky Eight-Input Multiplexer | 3-49 |
| Am54/74153 | Dual Four-Input Multiplexer | 2-193 |
| Am54S/74S153 | Schottky Dual Four-Input Multiplexer | 3-55 |
| Am54/74154 | Demultiplexer/One-of-Sixteen Decoder | 2-85 |
| Am54/74157 | Quad Two-Input Multiplexer | 2-125 |
| Am54S/74S157 | Schottky Quad Two-Input Multiplexer (Non-Inverting) | 3-61 |
| Am54S/74S158 | Schottky Quad Two-Input Multiplexer (Inverting) | 3-61 |
| Am54/74160 | Synchronous Decade Counter ${ }^{\text {- }}$ | 2-199 |
| Am54/74161 | Synchronous Four-Bit Binary Counter | 2-199 |
| Am54/74162 | Fully Synchronous Decade Counter | 2-199 |
| Am54/74163 | Fully Synchronous Four-Bit Binary Counter | 2-199 |
| Am54/74174 | Six-Bit Register | 2.205 |
| Am54S/74S174 | Schottky High-Speed Six-Bit Register | 3-67 |
| Am54/74175 | Quad Register with True and Complement Outputs | 2-205 |
| Am54S/74S175 | Schottky Quad D Type Register with Clear | 3-67 |
| Am54/74181 | Four-Bit Arithmetic Logic Unit | 2-171 |
| Am54S/74S181 | Schottky Four-Bit Arithmetic Logic Unit | 3.73 |
| Am54/74182 | Look-Ahead Carry Generator | 2-179 |
| Am54/74192 | Decimal Up-Down Counter | 2.185 |
| Am54/74193 | Hexadecimal Up-Down Counter | 2-185 |
| Am54/74194 | Four-Bit Bidirectional Shift Register | 2-211 |
| Am54S/74S194 | Schottky Four-Bit Bidirectional Shift Register | 3.81 |
| Am54/74195 | Four-Bit Shift Register | 2.211 |
| Am54S/74S195 | Schottky Four-Bit Shift Register | 3-81 |
| Am54/74221 | Dual Monostable Multivibrator with Schmitt-Trigger | 4-105 |
| Am54S/74S251 | Schottky Eight-Input Multiplexer with Three-State Outputs | 3-49 |
| Am54S/74S253 | Schottky Dual Four-Input Multiplexer with Three-State |  |
|  | Outputs | 3-55 |
| Am54S/74S257 | Schottky Quad Two-Input Multiplexer with Three-State |  |
|  | Outputs | $3-87$ |
| Am54S/74S258 | Schottky Quad Two-Input Multiplexer with Three-State |  |
|  | Outputs | 3-87 |
| Am55/75107B | Dual Differential Line Receiver | 4-93 |
| Am55/75108B | Dual Differential Line Receiver | 4.93 |
| Am55/75109 | Dual Differential Line Driver | $4-99$ |
| Am55/75110 | Dual Differential Line Driver | 4.99 |
| Am75207 | Dual MOS Sense Amp Line Receiver | $4-93$ |
| Am75208 | Dual MOS Sense Amp Line Receiver | 493 |

## LINEAR INTEGRATED CIRCUITS

Am101/201/301
Am101A/201A/301A
Am105/205/305
Am106/206/306
Am107/207/307
Am108/208/308
Am108A/208A/308A
Am110/210/310
Am111/211/311
Am112/212/312
Am118/218/318
Am216/216A/316/316A
Am685
Am715/715C
Am723/723C
Am725/725C
Am725A
Am733/733C
General-Purpose Uncompensated Operational Amplifier ..... 7-1
General-Purpose Uncompensated Operational Amplifier ..... 7-5
General-Purpose Voltage Regulator ..... $7-11$
High-Speed Voltage Comparator ..... 7-15
General-Purpose Compensated Operational Amplifier ..... 7-19
Uncompensated Instrumentation Operational Amplifier ..... 7-23
High-Performance Instrumentation Uncompensated Operational Amplifier ..... 7-23
Voltage Follower ..... 7-27
Precision Voltage Comparator ..... 7-91
Internally Compensated Precision Operational Amplifier ..... 7-31
High-Speed Internally Compensated Operational Amplifier ..... 7-39
Internally Compensated Precision Operational Amplifier ..... 7-35
Ultrafast Differential Comparator ..... $7-45$
High-Speed Operational Amplifier ..... 7.53
General-Purpose Voltage Regulator ..... 7-57
Precision Instrumentation Operational Amplifier ..... $7-61$
Precision Instrumentation Operational Amplifier ..... 7-61
Video Amplifier ..... 7-67
Triple EIA Line Driver4-75
Dual Differential Line Receiver483
Dual Monostable Multivibrator3-43
Schottky Eight-Input Multiplexer2-193
Schottky Dual Four-Input Multiplexer$2-85$
Quad Two-Input Multiplexer3-61
Schottky Quad Two-Input Multiplexer (Inverting)-199
Synchronous Four-Bit Binary Counter-199
Fully Synchronous Four-Bit Binary Counter205
Schottky High-Speed Six-Bit Register-205
Schottky Quad D Type Register with Clear2171
Schottky Four-Bit Arithmetic Logic Unit 179
Decimal Up-Down Counter2
Four-Bit Bidirecional Shif Regis2-211$2-211$
Schottky Four-Bit Shift Register4-105
Schottky Eight-Input Multiplexer with Three-State Outputs3-55
Quad Two-Input Multiplexer with Three-Statehottky Quad Two-Input Multiplexer with Three-StateOutputs3-87Dual Diff$4-93$Dual Differetal Line Driver$4-99$Dual MOS Sense Amp Line Receiver$4-93$
Page
Am741/741C Internally Compensated General-Purpose Operational Amplifier ..... 7.73
Am747/747C Dual General-Purpose Compensated Operational Amplifier ..... 7.79
Am748/748C General-Purpose Uncompensated Operational Amplifier ..... 7.85
Am1500Dual Precision Comparator7.91 -
Am1660 General-Purpose Operational Amplifier ..... $7-95$
SSS725/741/747High-Performance Operational Amplifiers$7-99$
APPLICATION NOTES
A Designer's Guide To Low-Power MSI ..... 8-1
The Am2506 - A Latching ALU ..... 8-5
TTL MSI Arithmetic Logic Units ..... 8-9
The Am9338 - Multiple Port Memory ..... 8-29
SARs - A Successive Approximation Register ..... $8-33$
Am685 - High-Speed Comparator ..... 8-45
Line Drivers and Receivers ..... 8.53
Application of First-In First-Out Memories ..... 8-65
Application of Dynamic Shift Registers ..... 8-74
A Random-Pattern Generator for Testing Digital Delay Elements ..... 8-81
The Am25S05, Am2505 and Am25L05 Schottky, Standard and Low Power TTL
2's Complement Digital Multiplier ..... 8.84
Am25S10 Four-Bit Shifter ..... 8-108
ORDERING AND PACKAGING INFORMATION ..... 9-1
PACKAGE CONFIGURATIONS ..... 9-5
SALES OFFICES AND REPRESENTATIVES ..... 9.7
DISTRIBUTORS ..... 9.9

| DESCRIPTION | FEATURES | HIGH SPEED | PAGE | STANDARD | PAGE | LOW POWER | P/ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MEMORIES |  |  |  |  |  |  |  |
| 8 -word by 1-bit | 3-port RAM |  |  | Am9338 | 2-155 | Am93L38 | 2. |
| 16 -word by 4-bit | Open collector outputs | Am27S02 | 6-17 | Am3101 | 6-11 | Am31L01 | 6 - |
| 16-word by 4-bit | Three-state outputs | Am27S03 | 6-17 |  |  |  |  |
| 256-bit static MOS | TTL compatible, 1-1.5 $\mu \mathrm{sec}$. access time | Am1101A1 | 5-1 | Am1101A | 5-1 |  |  |
| 256-bit bipolar | Open collector, 70ns access time |  |  | Am2701 | 6-1 |  |  |
|  | Three-state, 70ns access time |  |  | Am2700 | 6-1 |  |  |
| 256-bit bipolar | Open collector, 35ns access time |  |  |  |  | Am27 LS01 | 6. |
| 256-bit bipolar | Three-state, 35ns access time |  |  |  |  | Am27LS00 | 6 |
| 64-word by 4-bit MOS FIFO | First-in First-out stack | Am2841 | 5-51 | Am3341 | 5-51 |  |  |
| 32-word by 8-bit MOS FIFO | Parallel or serial 1/O |  |  | Am2812 | 5-41 |  |  |
| 32-word by 9-bit MOS FIFO | First-in First-out stack |  |  | Am2813 | 5-41 |  |  |
| 1024-bit MOS STATIC | N-Channel, 650ns, 500 ns , 400ns | Am9102B | 5-61 | Am9102 | 5-61 |  |  |
| 1024-bit MOS STATIC | N-channel, $1 \mu \mathrm{sec}, 650 \mathrm{~ns}, 500 \mathrm{~ns}$ | Am2102-1 | $5-17$ | Am2 102 | $5 \cdot 17$ |  |  |
| REGISTERS |  |  |  |  |  |  |  |
| 4-bit universal register | Synch. parallel load |  |  | Am9300 | 2-33 | Am93L00 | 2. |
| 4-bit universal register | Synch, parallel load | Am54S/74S195 | 3-81 | Am54/74195 | 2-211 |  |  |
| 4-bit, left-right shift register | Synch, parallel load | Am54S/74S194 | 3-81 | Am54/74194 | 2-211 |  |  |
| 4-bit register | True/comp. outputs, master reset | Am54S/74S175 | 3-67 | Am54/74175 | 2.205 |  |  |
| 4-bit register | True/comp. outputs, register enables | Am25S07 | 3.7 |  |  |  |  |
| 4-bit register | 2 -input mplx on inputs | Am25S09 | 3-13 |  |  |  |  |
| 6-bit register | Master reset | Am54S/74S174 | 3-67 | Am54/74174 | 2-205 |  |  |
| 6-bit register | Register enable | Am25S08 | 3-7 |  |  |  |  |
| 8 -bit addressable latch | 8 parallel outputs |  |  | Am9334 | 2-149 |  |  |
| 8-bit multiple port register | 3 address memory |  |  | Am9338 | 2-155 | Am93L38 | 2. |
| 8-bit successive approximation | For A/D converters |  |  | Am 2502 | 2-1 | Am25L02 | 2. |
| 8 -bit successive approximation | For A/D converters |  |  | Am2503 | 2-1 | Am25L03 | 2. |
| 12-bit successive approximation | For A/D converters |  |  | Am2504 | 2-1 | Am25L04 | 2 |
| Dual 8-bit shift register | 2 input Mplx. on each register |  |  | Am9328 | 2-141 | Am93L28 | 2. |
| Dual 100-bit MOS dynamic S/R | $2 \mathrm{MHz} \mathrm{Max}$. |  |  | Am1406/7 | 5-7 |  |  |
| Dual 100-bit MOS dynamic S/R | 2 MHz Max. shift rate |  |  | Am 1506/7 | 5-7 |  |  |
| Dual 128-bit MOS static S/R | TTL compatible clock |  |  | Am2809 | 5-33 |  |  |
| Dual 128-bit MOS static S/R | TTL compatible clock | Am2810 | 5-37 | Am1002 | 5-37 |  |  |
| Dual 128-bit MOS static S/R | TTL compatible clock | Am2814 | 5-47 | Am3114 | 5-47 |  |  |
| Quad 128-bit MOS static S/R | $2 \mathrm{MHz} \mathrm{Max}$. | Am2855 | * | Am40/5055 | 5-57 |  |  |
| Dual 256-bit MOS static S/R | 2 MHz max. data rate | Am2856 | * | Am40/5056 | 5-57 |  |  |
| Quad 256-bit MOS dynamic S/R | $5-10 \mathrm{MHz}$ max. data rate | Am2802 | 5-27 | Am1402A | 5-27 |  |  |
| 512-bit MOS static S/R | 2 MHz max. data rate | Am2857 | * | Am40/5057 | 5-57 |  |  |
| Dual 512-bit MOS dynamic S/R | $5-10 \mathrm{MHz}$ max. data rate | Am2803 | 5-27 | Am1403A | 5-27 |  |  |
| 512-bit dynamic recirculating shift register | 2-4 MHz data rate | Am2805 | 5-21 | Am1405A | 5-21 |  |  |
| 512-bit dynamic recirculating shift register | 2-4 MHz data rate | Am2807 | 5-21 | Am2524 | 5-21 |  |  |
| 1024-bit MOS static S/R | $1.5-2.5 \mathrm{MHz}$ max. data rate | Am2833 | 5-13 | Am2533 | 5-13 |  |  |
| 1024-bit MOS dynamic S/R | $5-10 \mathrm{MHz}$ max. data rate | Am2804 | 5-27 | Am1404A | 5-27 |  |  |
| 1024-bit dynamic recirculating shift register | 2-4 MHz data rate | Am2806 | 5-21 | Am2512 | 5-21 |  |  |
| 1024-bit dynamic recirculating shift register | 2-4 MHz data rate | Am2808 | 5-21 | Am2525 | 5-21 |  |  |
| BCD COUNTERS |  |  |  |  |  |  |  |
| Decade up counter | Synch. parallel load | Am93S10 | 3-31 | Am9310 | 2-77 | Am93L10 | 2. |
| Decade up-down counter | Synch. parallel load |  |  | Am9306 | 2-55 | Am93L60 | 2. |
| Decade up-down counter | Separate up-down clocks |  |  | Am9360/Am54/74192 | 2-185 |  |  |
| Decade up-down counter | Single line up-down control |  |  | Am8285 | 2-27 |  |  |
| Decade up counter | Asynchronous clear |  |  | Am54/74160 | 2-199 |  |  |
| Decade up counter | Synchronous clear |  |  | Am54/74162 | 2-199 |  |  |
| HEXADECIMAL COUNTER |  |  |  |  |  |  |  |
| Hexadecimal up counter | Sync. parallel load | Am93S16 | 3-31 | Am9316 | 2-77 | Am93L16 | 2. |
| Hexadecimal up-down counter | Sync. parallel load |  |  | Am2501 | 2-55 |  |  |
| Hexadecimal up-down counter | Separate up-down clocks |  |  | Am9366/Am54/74193 | 2-185 | Am93L66 | 2. |


| SCRIPTION | FEATURES | HIGH SPEED | PAGE | STANDARD | PAGE | LOW POWER | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XADECIMAL COUNTER (Cont'd) |  |  |  |  |  |  |  |
| cadecimal up-down counter | Single line up-down control |  |  | Am8284 | 2-27 |  |  |
| «adecimal up counter | Asynchronous clear |  |  | Am54/74161 | 2-199 |  |  |
| cadecimal up counter | Synchronous clear |  |  | Am54/74163 | 2-199 |  |  |
| TCHES |  |  |  |  |  |  |  |
| it latch | Use as S, R or as D latch |  |  | Am9314 | 2-101 | Am93L14 | 2-107 |
| al 4-bit latch | Independent enables and master reset |  |  | Am9308 | 2-61 | Am93L08 | 2.67 |
| it addressable | 8 parallel outputs |  |  | Am9334 | 2-149 |  |  |
| IVERS |  |  |  |  |  |  |  |
| al line driver | $130 \Omega$ back matching resistor |  |  | Am9621 | 4.83 |  |  |
| al line driver | Single +5 V supply complementary outputs |  |  | Am9614 | 4.45 |  |  |
| ad line driver | High drive TTL output |  |  | Am2614 | $4-45$ |  |  |
| ad line driver | RS-232C spec. |  |  | Am1488 | 4-7 |  |  |
| ple line driver | RS-232C spec. $\pm 6 \mathrm{~V}$ swing |  |  | Am9616 | 4-71 |  |  |
| 10-phase MOS clock driver | 5 MHz |  |  | Am0026/26C | 4-1 |  |  |
| ad bus transceiver | 100 mA sink current | Am26S12 | 4-39 |  |  |  |  |
| ad bus transceiver | 100 mA sink current | Am26S12A | 4-39 |  |  |  |  |
| al differential driver | 6 mA output |  |  | Am55/75109 | 4-99 |  |  |
| ial differential driver | 12 mA output |  |  | Am55/75110 | 4-99 |  |  |
| lal differential driver | Single 5V supply |  |  | Am78/8830 | 4-61 |  |  |
| lad single ended/dual differential driver | With output clamp diode |  |  | Am78/8831 | 4-65 |  |  |
| lad single ended/dual differential driver | No output clamp diode |  |  | Am78/8832 | 4-65 |  |  |

## CEIVERS

al line receiver
al line receiver
tal line receiver lad line receiver sad line receiver lad bus transceiver lad bus transceiver al differential line receiver
sal differential line receiver
iple line receiver
Jal line receiver

| $\pm 500 \mathrm{mV}$ threshoid $\pm 15 \mathrm{~V}$ common mode |  |  | Am9620 | 4-79 |
| :---: | :---: | :---: | :---: | :---: |
| Single +5 V supply, includes $130 \Omega$ resistor |  |  | Am9615 | 4-51 |
| 1.5 V input threshold |  |  | Am2615 | 4-51 |
| RS-232C spec. |  |  | Am1489 | 4-11 |
| RS-232C spec. |  |  | Am1489A | 4-11 |
| Guaranteed threshold | Am26S12 | 4-39 |  |  |
| Guaranteed threshold | Am26S12A | 4-39 |  |  |
| $\pm 15 \mathrm{~V}$ common mode Single 5V supply |  |  | Am78/8820 | $4-57$ |
| $\pm 15 \mathrm{~V}$ common mode Single 5V supply |  |  | Am78/8820A | $4-57$ |
| RS-232C spec. |  |  | Am9617 | 4.75 |
| $\pm 25 \mathrm{mV}$ sensitivity; active pull-up |  |  | Am55/75107B | 4-93 |
| $\pm 25 \mathrm{mV}$ sensitivity; open collector |  |  | Am55/75108B | 4-93 |
| $\pm 10 \mathrm{mV}$ sensitivity; active pull-up |  |  | Am75207 | 493 |
| $\pm 10 \mathrm{mV}$ sensitivity; open |  |  | Am75208 | 4-93 |

ual line receiver

## NE SHOTS

etriggerable monostable etriggerable monostable with reset
etriggerable monostable with reset
ual retriggerable monostable with reset ual retriggerable monostable with reset

| Pulse width $65 n$ to $\infty$ | Am9601 | $4-15$ |  |
| :--- | :--- | :--- | ---: |
| Pulse width 70 ns to $\infty$ | Am9600 | $4-15$ |  |
| Pulse width variation <br> $1 \%$ over $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Am2600 | $4-15$ |  |
| Positive and negative triggering | Am9602 | $4-21$ |  |
| Guaranteed stability output <br> latch for improved noise <br> immunity | Am26S02 | $4-33$ | Am2602 |


| DESCRIPTION | FEATURES | HIGH SPEED | PAGE | STANDARD | PAGE | LOW POWER | PAI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ONE SHOTS (Cont'd) |  |  |  |  |  |  |  |
| Dual retriggerable monostable with reset | Pulse width 50ns to $\infty$ |  |  | Am54/74123 | 4.87 |  |  |
| Dual retriggerable monostable with reset | Guaranteed stability output latch for improved noise immunity | * |  | Am26123 | $4-87$ |  |  |
| Dual monostable with reset | Schmitt-trigger on positive trigger input |  |  | Am54/74221 | 4-105 |  |  |


| OPERATORS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5-bit comparator | <, >, $=$ |  |  | Am9324 | 2-133 | Am93L24 | 2-1 |
| Dual full adder | Prop, delay to carry 8ns |  |  | Am9304 | 2-49 |  |  |
| 4bit ALU | CG and CP inputs |  |  | Am9340 | 2-163 | Am93L40 | 2-1 |
| 4-bit ALU | 16 functions | Am54S/74S181 | $3-73$ | Am9341/Am54/74181 | 2-171 | Am93L41 | 2-1 |
| Look-ahead carry generator | Provides carries for Am9341/ Am74181 | - |  | Am9342/Am54/74182 | 2-179 |  |  |
| 4-bit ALU with latch | Am54/74181 with latch |  |  | Am2506 | 2-19 | Am25L06 | 2-2 |
| 2 's complement multiplier | 4-bit $\times 2$-bit high-speed multiplication block | Am25S05 | 3-1 | Am2505 | 2-9 | Am25L05 | 2-1 |
| 4-bit shifter | Shifts data 0,1,2, or 3 places | Am25S10 | 3-19 |  |  |  |  |

## MULTIPLEXERS

Dual 4-input multiplexer 8 -input multiplexer Dual 4-input multiplexer

8 -input multiplexer 8 -input multiplexer Dual 4-input multiplexer Quad 2-input multiplexer Quad 2-input multiplexer Quad 2-input multiplexer Quad 2-input multiplexer 4bit shifter

| Common select lines |  |  | Am9309 | 2-69 | Am93L09 | 2-7! |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| True and complement outputs |  |  | Am9312 | 2-93 | Am93L12 | 2-9! |
| Common select lines separate strobe lines | Am54S/74S153 | 3-55 | Am54/74153 | 2-193 |  |  |
| True and complement outputs | Am54S/74S151 | $3-49$ |  |  |  |  |
| Three-state outputs | Am54S/74S251 | 3-49 |  |  |  |  |
| Three-state outputs | Am54S/74S253 | 3-55 | . |  |  |  |
| Non-inverting output | Am54S/74S157/Am93S22 | 3-61 | Am54/74157/Am9322 | 2-125 | Am93L22 | 2-1: |
| Inverting output | Am54S/74S158 | 3-61 |  |  |  |  |
| Non-inverting three-state output | Am54S/74S257 | 3.87 |  |  |  |  |
| Inverting three-state output | Am54S/74S258 | 3.87 |  |  |  |  |
| Multiplexes data $0,1,2,3$ places or more, three-state outputs | Am25S10 | 3-19 |  |  |  |  |

## DECODERS/DEMULTIPLEXERS

| One-of-10 decoder | llegal codes not decoded |  |  | Am9301 | 2-41 | Am93L01 | 2-47 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| One-of-16 decoder | Two active LOW enables |  |  | Am9311/ Am54/74154 | $2 \cdot 85$ | Am93L11 | 2-91 |
| Dual one-of-4 decoder | Separate select and enable lines | Am93S21/Am54S/74S139 | 3-43 | Am9321 | 2-117 | Am93L21 | 2-12 |

## ENCODERS

| 8 -input priority encoder | Encode 8 inputs on a priority basis |  |  | 2-109 | Am93L18 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 9-input parity checker/ generator | EVEN and ODD outputs; Inhibit input | Am82S62 | 3-25 |  |  |
| 12-input parity checker/ generator | EVEN and ODD outputs | Am93S48 | 3-37 |  |  |

## PRODUCT SELECTION GUIDE

## LINEAR INTEGRATED CIRCUITS

| TYPE | DESCRIPTION | FEATURES | PRODUCT | PAGE |
| :---: | :---: | :---: | :---: | :---: |
| UNCOMPENSATED OP AMPS | General-purpose | $500 \mathrm{nA} \mathrm{I}_{\mathrm{B}}, 5 \mathrm{mV}$ Vos | Am101 | 7-1 |
|  | General-purpose | $500 \mathrm{nA} \mathrm{I}_{\mathrm{B}}, 5 \mathrm{mV}$ Vos | Am748 | 7.85 |
|  | Improved general-purpose | $75 \mathrm{nA} I_{\mathrm{B}}, 2 \mathrm{mV}$ Vos | Am101A | 7.5 |
|  | Low input current general-purpose | $25 \mathrm{nA}, \mathrm{I}_{\mathrm{B}}, 7.5 \mathrm{mV}$ Vos | Am1660 | 7.95 |
|  | Precision | $100 \mathrm{nA} I_{B}, 1.0 \mathrm{mV}$ Vos | Am725 | 7-61 |
|  | Low offset voltage precision | $70 \mathrm{nA} \mathrm{I}_{\mathrm{B}}, 0.1 \mathrm{mV}$ Vos | Am725A | 7-61 |
|  | High performance precision | $70 \mathrm{nA} \mathrm{l}_{\mathrm{B}}, .1 \mathrm{mV}$ Vos | SSS725 | 7.99 |
|  | Low input current precision | $2 \mathrm{nA} I_{B}, 2 \mathrm{mV}$ Vos | Am108 | $7-23$ |
|  | Low input current and voltage precision | $\left.2 \mathrm{nA}\right\|_{\mathrm{B}}, 0.5 \mathrm{mV}$ Vos | Am108A | 7.23 |
|  | High speed | $15 \mathrm{~V} / \mu \mathrm{s}$ slew rate | Am715 | 7-53 |
| INTERNALLY COMPENSATED OP AMPS | General-purpose | $500 \mathrm{nA} \mathrm{I}_{\mathrm{B}}, 5 \mathrm{mV}$ Vos | Am741 | 7.73 |
|  | High performance | $50 \mathrm{nA} 1_{\mathrm{B}}, 2 \mathrm{mV}$ Vos | SSS741 | $7.99{ }^{-}$ |
|  | Dual general-purpose | $500 \mathrm{nA} \mathrm{I}_{\mathrm{B}}, 5 \mathrm{mV}$ Vos | Am 747 | 7.79 |
|  | High performance - Dual | $50 \mathrm{nA} 1_{\mathrm{B}}, 2 \mathrm{mV}$ Vos | SSS747 | 7.99 |
|  | Improved general-purpose | $75 \mathrm{nA} \mathrm{I}_{\mathrm{B}}, 2 \mathrm{mV}$ Vos | Am107 | 7-19 |
|  | Low input current precision | $2 \mathrm{nA} \mathrm{I}_{\mathrm{B}}, 2 \mathrm{mV}$ Vos | Am112 | 7-31 |
|  | Very low input current precision | $150 \mathrm{pA} \mathrm{I}_{\mathrm{B}}, 10 \mathrm{mV}$ Vos | Am216 | 7-35 |
|  | Very low input current precision | $50 \mathrm{pA} \mathrm{I}_{\mathrm{B}}, 3 \mathrm{mV}$ Vos | Am216A | 7.35 |
|  | High speed | $50 \mathrm{~V} / \mu \mathrm{s}$ slew rate | Am118 | 7-39 |
| VIDEO AMPS | Differential input and output | $40-120 \mathrm{MHz}$ bandwidth <br> $10-400$ voltage gain | Am733 | 7-67 |
| VOLTAGE COMPARATORS | General-purpose | $100 \mathrm{nA} \mathrm{I}_{\mathrm{B}}, 3 \mathrm{mV}$ Vos 250 ns response time | Am111 | 7.91 |
|  | Dual general-purpose | $100 \mathrm{nA} \mathrm{I}_{\mathrm{B}}, 3 \mathrm{mV}$ Vos 250 ns response time | Am1500 | 7.91 |
|  | TTL output | $20 \mu \mathrm{~A} \mathrm{I}_{\mathrm{B}}, 2 \mathrm{mV}$ Vos 40 ns response time | Am106 | 7-15 |
|  | Very fast ECL output | $10 \mu \mathrm{~A} \mathrm{I}_{\mathrm{B}}, 2 \mathrm{mV}$ Vos <br> 6.5 ns response time complementary ECL outputs | Am685 | 7.45 |
| VOLTAGE REGULATORS | General-purpose | 2-37V output voltage .15\% load reg. @ 50 mA | Am723 | $7-57$ |
|  | General-purpose | $4.5-40 \mathrm{~V}$ output voltage .05\% load reg. @ 12 mA | Am105 | 7-11 |
| VOLTAGE FOLLOWERS | Improved low input current, high-speed | $3 n A I_{B}, 4 \mathrm{mV}$ Vos $20 \mathrm{~V} / \mu \mathrm{s}$ slew rate | Am110 | 7-27 |

# PRODUCT ASSURANCE MIL-M-38510 • MIL-Q-9858A • MIL-STD-883 Complex Digital and Linear Circuits 

The product assurance program at Advanced Micro Devices defines manufacturing flow, establishes standards and controls, and confirms he product quality at critical points. Standardization under this program assures that all products meet military and government agency pecifications for reliable ground applications. Further screening for users desiring flight hardware and other higher reliability classes is implified because starting product meets all initial requirements for high-reliability parts.
he quality standards and screening methods of this program are equally valuable for commercial parts where equipment must perform eliably with minimum field service.
hree military documents provide the foundation for this program. They are:

MIL-M-38510-General Specification for Microcircuits<br>MIL-Q-9858A-Quality Program Requirements<br>MIL-STD-883-Test Methods and Procedures for Microelectronics

MIL-M-38510 describes design, processing and assembly workmanship guidelines for military and space-grade integrated circuits. All linear, MSI, and computer interface circuits manufactured by Advanced Micro Devices for full temperature range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) operation meet these quality requirements of MIL-M-38510. There are no exceptions.

MIL-Q.9858A identifies 28 elements of management, planning and control that are necessary in maintaining a quality program. Advanced Micro Devices complies with all requirements of MIL-Q-9858A.

MIL-STD-883 contains detail testing and inspection methods for integrated circuits. Three of the methods are quality and processing standards directly related to product assurance:

Test Method 2010.1 defines the visual inspection of integrated circuits before sealing. By confirming fabrication and assembly quality, inspection to this standard assures the user of reliable circuits in long-term field applications. Inspection at Advanced Micro Devices includes all the requirements of Method 2010.1, condition B. Further criteria have been added to cover omissions in the military specifications.

Test Method 5004.1 defines three reliability classes of parts. All must receive certain basic inspection, preconditioning and screening stresses. The classes are:

Class C - Used where replacement can be readily accomplished. Screening steps are given in the AMD processing flow chart.
Class B - Used where maintenance is difficult or expensive and where reliability is vital. Devices are upgraded from Class C to Class B by 168 -hour burn-in at $125^{\circ} \mathrm{C}$. All other process requirements are the same.

Class A - Used where replacement is extremely difficult and reliability is imperative. Class A screening selects extra reliability parts by expanded visual and X-ray inspection, further burn-in, and added mechanical and thermal shock stresses.

All hermetically sealed integrated circuits (military and commercial) manufactured by Advanced Micro Devices are screened to Class C. There are no exceptions. Electrical burn-in upgrades any product to a full Class B screened part on a short delivery cycle.

All molded integrated circuits receive applicable Class C screening (centrifuge and hermeticity steps are omitted for solid-package parts).

Test Method 5005.1 defines qualification and quality conformance procedures.Subgroups, tests and quality levels for each class are given for Group A (electrical), Group B (mechanical quality measurements related to the user's assembly environment), and Group C (long-term reliability and product design stress tests). Group A tests are always performed; Group B and C may be specified by the user. Tables 1, II, and III give standard test groupings and quality levels for Class B screened devices. These quality levels are used as a minimum for all tests.

## MANUFACTURING, SCREENING AND INSPECTION <br> FOR <br> INTEGRATED CIRCUITS

All integrated circuits are screened to MIL-STD-883, Method 5004.1, Class C; quality inspection is performed to Class $B$ levels.

All full-temperature-range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) linear, MSI and computer-interface circuits are manufactured to the workmanship requirements of MIL-M-38510.

The flow chart identifies processing steps as they relate to MIL-STD-883 and MIL-M-38510.



## QUALITY INSPECTION

Strength of die attachment, position of die and visual quality of eutectic wetting are confirmed periodically by inspecting random samples and push-testing the attached dice.

## WIRE BOND

Hermetic: Aluminum wires, ultrasonic bonding.
Molded: Gold wires, thermocompression bonding.

## QUALITY INSPECTION

Weld strength, bond size and position, wire dress and general workmanship are confirmed periodically by comparing random samples with assembly instructions and quality standards. Bond strength is plotted on statistical control charts, providing early warning of process drifts.

## INTERNAL VISUAL INSPECTION

Assembled but unsealed units are individually inspected at low and high power.

## QUALITY STANDARDS:

All devices-MIL-STD-883, Method 2010.1 B.
Full temperature devices identified above-MIL-M-38510,
Para. 3.7 for bonding workmanship.

## QUALITY INSPECTION

Decisions at the $100 \%$ inspection are reviewed through periodic random sampling, providing confirmation of product quality and revealing any need for operator retraining.

FINAL SEAL
(Hermetic devices)
ENCAPSULATE
(Molded Devices)
STABILIZATION BAKE
MIL-STD-883, Method 1008, Cond. C: $150^{\circ} \mathrm{C}, 24 \mathrm{hr}$

## TEMPERATURE CYCLE

MIL-STD-883, Method 1010 , Cond. C: $-65^{\circ} \mathrm{C},+150^{\circ} \mathrm{C}, 10$ cycles

## CENTRIFUGE

MIL-STD-883, Method 2001, Cond. E: 30,000 G

## HERMETICITY

MIL-STD-883, Method 1014, Cond. A: Fine Leak
MIL-STD-883, Method 1014, Cond. C2: Gross Leak

## ELECTRICAL TEST

MIL-STD-883, Method 5004.1, Para. 3.1.1.2: Static, dynamic, functional tests at $25^{\circ} \mathrm{C}$.


## QUALIFICATION AND QUALITY CONFORMANCE INSPECTION

Subgroups and LTPD levels as given in MIL-STD-883, Method 5005.1, for Class B parts

Table I. Group A Electrical Tests

| Subgroups | LTPD | Initial Sample Size* |
| :---: | :---: | :---: |
| Subgroup 1 - Static tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 2 - Static tests at maximum rated operating temperature | 7 | 32 |
| Subgroup 3-Static tests at minimum rated operating temperature | 7 | 32 |
| Subgroup 4 - Dynamic tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 5-Dynamic tests at maximum rated operating temperature | 7 | 32 |
| Subgroup 6 - Dynamic tests at minimum rated operating temperature | 7 | 32 |
| Subgroup 7 - Functional tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 8 - Functional tests at maximum and minimum rated operating temperatures | 10 | 22 |
| Subgroup 9 - Switching tests at $25^{\circ} \mathrm{C}$ | 7 | 32 |

Table II. Group B Tests

| Test | Method | Conditions | LTPD | Initial Sample Size* |
| :---: | :---: | :---: | :---: | :---: |
| Subgroup 1 <br> Physical dimensions | 2008 | Test Condition A | 15 | 15 |
| Subgroup 2 <br> a) Marking permanency <br> b) Visual and mechanical <br> c) Bond strength | 2008 <br> 2008 <br> 2011 | Test Condition B: trichloroethylene and alcohol/Freon solvents <br> Test Condition B <br> Test Condition D: 1 gram force minimum for aluminum wire, ultrasonic bonding | 4 devices no failures <br> - 1 device no failures | $\begin{gathered} 15 \\ \text { leads } \end{gathered}$ |
| Subgroup 3 <br> Solderability | 2003 | Soldering Temp of $260^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$. $95 \%$ coverage, void concentration not to exceed $5 \%$ of area | 15 | 15 |
| Subgroup 4 <br> a) Lead fatigue <br> b) Hermeticity <br> 1. Fine leak <br> 2. Gross leak | $\begin{aligned} & 2004 \\ & 1014 \\ & 1014 \end{aligned}$ | Test Condition $\mathrm{B}_{2}$ : 3 oz . for ribbon leads; 8 oz . for all others. <br> Cond A Helium Tracer Gas $5 \times 10^{-8} \mathrm{~atm} \mathrm{cc} / \mathrm{sec}$ Cond C Fluorcarbon Detection $10^{-5} \mathrm{~atm} \mathrm{cc} / \mathrm{sec}$ | 15 | 15 |

Table III. Group C tests

| Test | Method | Conditions | LTPD | Initial Sample Size* |
| :---: | :---: | :---: | :---: | :---: |
| Subgroup 1 <br> a) Thermal shock <br> b) Temperature cycling <br> c) Moisture resistance <br> d) Seal (fine and gross) | $\begin{aligned} & 1011 \\ & 1010 \\ & 1004 \\ & 1014 \end{aligned}$ | Test Method B: liquid to liquid, $125^{\circ} \mathrm{C}$ to $-55^{\circ} \mathrm{C}, 15$ cycles <br> Test Condition C : air to air, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, 10$ cycles Omit initial conditioning and vibration Helium and fluorocarbon tests | 15 | 15 |
| Subgroup 2 <br> a) Mechanical shock <br> b) Vibration variable frequency <br> c) Constant acceleration (Centrifuge) <br> d) Seal (fine and gross) | $\begin{aligned} & 2002 \\ & 2007 \\ & 2001 \\ & 1014 \end{aligned}$ | Test Condition B: 5 shock pulses; <br> 6 directions; $1,500 \mathrm{G}$ <br> Test Condition A: $20 \mathrm{~Hz}-2 \mathrm{KHz} ; 20 \mathrm{G}$, <br> $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ orientation <br> Test Condition E: 30 KG centrifugal acceleration <br> Helium and fluorocarbon tests | 15 | 15 |
| Subgroup 3 <br> Salt atmosphere (corrosion) | 1009 | Test Condition A: 24 hr | 15 | 15 |
| Subgroup 4 High temperature storage | 1008 | Test Condition C: $1,000 \mathrm{hr}, 150^{\circ} \mathrm{C}$ | 7 | $\begin{gathered} 55 \\ \text { Acc }=1 * \end{gathered}$ |
| Subgroup 5 <br> Operating life test | 1005 | Steady state power: $1000 \mathrm{hr}, 125^{\circ} \mathrm{C}$. <br> Digital devices: Test Condition C <br> Linear devices: Test Condition B | 5 | $\begin{gathered} 77 \\ \mathrm{Acc}=1 * \end{gathered}$ |

* Groups A, B and C sampling plans are based on standard LTPD tables of MIL-M-38510. The smallest sample size, based on zero rejects allowed, has been chosen unless otherwise indicated. If necessary, the sample size will be increased once to the quantity corresponding to an acceptance number of 3 for Group $A$ and 2 for Groups B and C.

End point electrical parameters, where required, are room temperature Group A DC or functional tests as specified for the device under test.


# Am2502/2503/2504 <br> Eight-Bit/Twelve-Bit Successive Approximation Registers 

## Distinctive Characteristics

- Contains all the storage and control for successive approximation A-to-D converters.
- Provision for register extension or truncation.
- Can be operated in START-STOP or continuous conversion mode.
- 100\% reliability assurance testing in compliance with MIL-STD-883.
- Can be used as serial-to-parallel converter or ring counters.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


## FUNCTIONAL DESCRIPTION

The Am2502, Am2503 and Am2504 are 8-bit and 12-bit TTL Successive Approximation Registers. The registers contain all the digital control and storage necessary for successive approximation analog-todigital conversion. They can also be used in digital systems as the control and storage element in recursive digital routines.
The registers consist of a set of master latches that act as the control elements in the device and change state when the input clock is LOW, and a set of slave latches that hold the register data and change on the input clock LOW-to-HIGH transition. Externally the device acts as a special purpose serial-to-parallel converter that accepts data at the D input of the register and sends the data to the appropriate slave latch to appear at the register output and the DO output on the Am2502 and Am2504 when the clock goes from LOW-to-HIGH. There are no restrictions on the data input; it can change state at any time except during the set-up time just prior to the clock transition. At the same time that data enters the register bit the next less significant bit is set to a LOW ready for the next iteration.
The register is reset by holding the $\overline{\mathrm{S}}$ (Start) signal LOW during the clock LOW-to-HIGH transition. The register synchronously resets to the state $Q_{7}(11)$ LOW, (Note 2) and all the remaining register outputs HIGH. The $\overline{\mathrm{CC}}$ (Conversion Complete) signal is also set HIGH at this time. The $\overline{\mathrm{S}}$ signal should not be brought back HIGH until after the
clock LOW-to-HIGH transition in order to guarantee correct resetting. After the clock has gone HIGH resetting the register, the $\overline{\mathrm{S}}$ signal is removed. On the next clock LOW-to-HIGH transition the data on the D input is set into the $Q_{7}(11)$ register bit and the $Q_{6}(10)$ register bit is set to a LOW ready for the next clock cycle. On the next clock LOW-to- HIGH transition data enters the $\mathrm{Q}_{6}(10)$ register bit and $\mathrm{Q}_{5}(9)$ is set to a LOW. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into $\mathrm{O}_{0}$, the $\overline{\mathrm{CC}}$ signal goes LOW, and the register is inhibited from further change until reset by a Start signal.
In order to allow complementary conversion the complementary output of the most significant register bit is made available. An active LOW enable input, $\bar{E}$, on the Am2503 and Am2504 allows devices to be connected together to form a longer register by connecting the clock, D, and $\bar{S}$ inputs together and connecting the CC output of one device to the $\bar{E}$ input of the next less significant device. When the Start signal resets the register, the $\vec{E}$ signal goes HIGH, forcing the $Q_{7}(11)$ bit HIGH and inhibiting the device from accepting data until the previous device is full and its $\overline{C C}$ goes LOW. If only one device is used the $\bar{E}$ input should be held at a LOW logic level (Ground). If all the bits are not required, the register may be truncated and conversion time saved by using a register output going LOW rather than the $\overline{\mathrm{CC}}$ signal to indicate the end of conversion.


## ORDERING INFORMATION


$+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

## CONNECTION DIAGRAMS Top View



NOTE: PIN 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{cc}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am2502XC <br> Am2502XM | Am2503XC Am $2504 \times C$ <br> Am $2503 \times M$ Am $2504 \times M$ | $\begin{array}{ll} T_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 10 \% \end{array}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions |  |  | Min. | Typ. (Note 1) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.48 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=9.6 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.2 | 0.4 | Volts |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{1 L}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $\begin{aligned} & \text { I'L }^{\prime} \\ & \text { (Note 2) } \end{aligned}$ | Unit Load Input LOW Current | $V_{C C}=\operatorname{MAX} ., V_{I N}=0.4 \mathrm{~V}$ |  |  |  | -1.0 | -1.6 | mA |
| $\begin{aligned} & \mathbf{I}_{1 H} \\ & \text { (Note 2) } \end{aligned}$ | Unit Load Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.4 V$ |  |  |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | -10 | -25 | -45 | mA |
| ${ }^{\text {ICC }}$ | Power Supply Current | $V_{C C}=M A X$. | Am2502 | XM |  | 65 | 85 | mA |
|  |  |  |  | XC |  | 65 | 95 |  |
|  |  |  | Am2503 | XM |  | 60 | 80 | mA |
|  |  |  |  | XC |  | 60 | 90 |  |
|  |  |  | Am2504 | XM |  | 90 | 110 | mA |
|  |  |  |  | XC |  | 90 | 124 |  |

Note 1. Typical Limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

Switching Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$



## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $V_{C C}$ to indicate high $V_{C C}$ value.
I Input
L LOW, applying to LOW logic level or when used with $V_{C C}$ to indicate low $V_{C C}$ value.

## O Output

## FUNCTIONAL TERMS:

Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
Input Unit Load One $\mathrm{T}^{2}$ L gate input load. In the HIGH state it is equal to $I_{I H}$ and in the LOW state it is equal to $I_{I L}$.
CP The clock input of the register.
$\overline{\mathbf{C C}}$ The conversion complete output. This output remains HIGH during a conversion and goes LOW when a conversion is complete.
D The serial data input of the register.
$\overline{\mathbf{E}}$ The register enable. This input is used to expand the length of the register and when HIGH forces the $\mathrm{Q}_{7}(11)$ register output HIGH and inhibits conversion. When not used for expansion the enable is held at a LOW logic level (Ground).
$\mathbf{O}_{\mathbf{7}}(11)$ The true output of the MSB of the register.
$\overline{\mathbf{Q}}_{\mathbf{7}}(11)$ The complement output of the MSB of the register.
$\mathbf{a}_{\mathbf{i}} \mathbf{i}=\mathbf{7 ( 1 1 )}$ to 0 The outputs of the register.
$\overline{\mathbf{S}}$ The start input. If the start input is held LOW for at least a clock period the register will be reset to $Q_{7}(11)$ LOW and all the remaining outputs HIGH. A start pulse that is LOW for a shorter period of time can be used if it meets the set-up time requirements of the $\overline{\mathrm{S}}$ input.
DO The serial data output. (The D input delayed one bit).

## OPERATIONAL TERMS:

$I_{\text {IL }}$ Forward input load current.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output $\mathrm{V}_{\mathrm{OH}}$ test.
IOL Output LOW current, forced into the output in $V_{\mathrm{OL}}$ test.
$\mathbf{I}_{\mathbf{I H}}$ Reverse input load current.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$V_{I H}$ Minimum logic HIGH input voltage.
$V_{I L}$ Maximum logic LOW input voltage.
$\mathrm{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$V_{O L}$ Maximum logic LOW output voltage with output LOW current IOL flowing into output.
SWITCHING TERMS: (Measured at the 1.5 V logic level).
$\mathrm{t}_{\mathrm{pd}}$ - The propagation delay from the clock signal LOW-HIGH transition to an output signal HIGH-LOW transition.
$t_{\text {pd }}$ The propagation delay from the clock signal LOW-HIGH transition to an output signal LOW-HIGH transition.
${ }^{t_{p d-}}(\bar{E})$ The propagation delay from the Enable signal HIGHLOW transition to the $\mathrm{O}_{7}(11)$ output signal HIGH-LOW transition.
$t_{p d+}(\bar{E})$ The propagation delay from the Enable signal LOWHIGH transition to $\mathrm{O}_{7}(11)$ output signal LOW-HIGH transition.
$\mathbf{t}_{s}$ (D) Set-up time required for the logic level to be present at the data input prior to the clock transition from LOW to HIGH in order for the register to respond. The data input should remain steady between $t_{s}$ max. and $t_{s} \mathrm{~min}$. before the clock.
$\mathbf{t}_{\mathbf{S}}(\overline{\mathbf{S}})$ Set-up time required for a LOW level to be present at the S input prior to the clock transition from LOW to HIGH in order for the register to be reset, or time required for a HIGH level to be present on S before the HIGH to LOW clock transition to prevent resetting.
$\mathbf{t}_{\mathrm{pw}}$ (CP) The minimum clock pulse width (LOW or HIGH) required for proper register operation.

## Am2502/3 TRUTH TABLE


$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
X = Don't Care
NC = No Change
Note: Truth Table for Am2504 is extended to include 12 outputs.

## USER NOTES FOR A/D CONVERSION

1. The register can be used with either current switches that require a low voltage level to turn the switch on, or current switches that require a high voltage level to turn the current switch on. If current switches are used which turn on with a low logic level the resulting digital output from the register is active LOW. That is, a logic " 1 " is represented as a low voltage level. If current switches are used that turn on with a high logic level then the digital output is active HIGH; a logic " 1 " is represented as a high voltage level.
2. For a maximum digital error of $\pm 1 / 2$ LSB the comparator must be biased. If current switches that require a high voltage level to turn on are used, the comparator should be biased $+1 / 2$ LSB and if the current switches require a high logic level to turn on then the comparator must be biased $-1 / 2 L S B$.
3. The register, by suitable selection of resistor ladder network, can be used to perform either binary or BCD conversion.
4. The register can be used to perform 2's complement conversion by offsetting the comparator $1 / 2$ full range $+1 / 2$ LSB and using the complement of the MSB $\mathrm{O}_{7}(11)$ as the sign bit.
5. If the register is truncated and operated in the continuous conversion mode a lock-up condition may occur on power-on. This situation can be overcome by making the START input the OR function of $\overline{\mathrm{CC}}$ and the appropriate register output.

Am2502/3 TIMING CHART




This shows how the Am2502/3/4 registers are used with a Digital-to-Analog converter and a comparator to form a very high-speed continuous conversion Analog-to-Digital converter. Conversion time is limited mainly by the speed of the D/A converter and comparator with typical conversion rates of $\mathbf{1 0 0 , 0 0 0}$ conversions per second.

## Am2502/3

16-Pin Molded DIP


PHYSICAL DIMENSIONS

16-Pin Hermetic DIP


16-Pin Flat Pak


## Am2504



24-Pin Hermetic DIP


24-Pin Flat Pak


Metallization and Pad Layout




ADVANCED MICRO DEVICES INC.
901 Thompson Place Sunnyvale California 94086 (408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am25L02/25L03/25L04 <br> Low-Power, Eight-Bit/Twelve-Bit Successive Approximation Registers 

## Distinctive Characteristics

- Contains all the storage and control for successive approximation A-to-D converters.
- Can be operated in START-STOP or continuous conversion mode.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Can be used as serial-to-parallel converter or ring counters.


## FUNCTIONAL DESCRIPTION

The Am25LO2, Am25L03 and Am25LO4 are 8-bit and 12-bit TTL Successive Approximation Registers. The registers contain all the digital control and storage necessary for successive approximation analog-todigital conversion. They can also be used in digital systems as the control and storage element in recursive digital routines.
The registers consist of a set of master latches that act as the control elements in the device and change state when the input clock is LOW, and a set of slave latches that hold the register data and change on the input clock LOW-to-HIGH transition. Externally the device acts as a special purpose serial-to-parallel converter that accepts data at the D input of the register and sends the data to the appropriate slave latch to appear at the register output and the DO output on the Am25L02 and Am25LO4 when the clock goes from LOW-to-HIGH. There are no restrictions on the data input; it can change state at any time except during the set-up time just prior to the clock transition. At the same time that data enters the register bit the next less significant bit is set to a LOW ready for the next iteration.
The register is reset by holding the $\overline{\mathrm{S}}$ (Start) signal LOW during the clock LOW-to-HIGH transition. The register synchronously resets to the state $\mathrm{Q}_{7}(11)$ LOW, (Note 2) and all the remaining register outputs HIGH. The $\overline{\mathrm{CC}}$ (Conversion Complete) signal is also set HIGH at this time. The $\overline{\mathrm{S}}$ signal should not be brought back HIGH until after the clock LOW-to-HIGH transition in order to guarantee correct resetting.

After the clock has gone HIGH resetting the register, the $\overline{\mathrm{S}}$ signal is removed. On the next clock LOW-to-HIGH transition the data on the $D$ input is set into the $Q_{7}(11)$ register bit and the $\alpha_{6}(10)$ register bit is set to a LOW ready for the next clock cycle. On the next clock LOW-to-HIGH transition data enters the $\mathrm{O}_{6}(10)$ register bit and $\mathrm{O}_{5}(9)$ is set to a LOW. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into $Q_{0}$, the $\overline{\mathrm{CC}}$ signal goes LOW, and the register is inhibited from further change until reset by a Start signal.
In order to allow complementary conversion the complementary output of the most significant register bit is made available. An active LOW enable input, $\bar{E}$, on the Am25L03 and Am25L04 allows devices to be connected together to form a longer register by connecting the clock, $D$, and $\bar{S}$ inputs together and connecting the $\overline{C C}$ output of one device to the $\bar{E}$ input of the next less significant device. When the Start signal resets the register, the E signal goes HIGH, forcing the $\mathrm{O}_{7}(11)$ bit HIGH and inhibiting the device from accepting data until the previous device is full and its $\overline{C C}$ goes LOW. If only one device is used the $\bar{E}$ input should be held at a LOW logic level (Ground). For continuous conversion the $\overline{\mathrm{CC}}$ output is connected to the $\overline{\mathrm{S}}$ input so that the device automatically restarts at the end of a conversion. If all the bits are not required, the register may be truncated and conversion time saved by using a register output going LOW rather than the $\overline{\mathrm{CC}}$ signal to indicate the end of conversion.


|  | ORDERING INFORMATION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Package |  |
| Type |  |


| LOADING RULES <br> In Unit Loads (Notes) <br> TTL LOADS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 25L, 93L LOADS |  |  |  |  |  |
| Input Load Factor | HIGH | LOW | HIGH | LOW |  |
| CP | 0.5 | 0.25 | 1.0 | 1.0 |  |
| E, D, $\bar{s}$ | 1.0 | 0.5 | 2.0 | 2.0 |  |
| Output Drive | HIGH | LOW | HIGH | LOW |  |
| All Outputs | 10 | 3 | 20 | 12 |  |

Notes 1. A TTL unit load is specified as 0.4 V at $\mathbf{- 1 . 6 m A}$ LOW, 2.4 V at $40 \mu \mathrm{~A} \mathrm{HIGH}$.
2. A 25L, 93L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ HIGH.
3. Enough output LOW current is available to mix TTL and 25L, 93L loads and still meet the 25L, 93 L requirement of a $V_{O L}$ of 0.3 V .

MAXIMUM RATINGS
(Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am25LO2XC | Am25L03XC | Am25LO4XC | $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :--- | :--- | :--- | :--- |
| Am25L02XM | Am25L03 | Am25L04XM | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ |

Parameters Description Test Conditions Min.

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{1 \mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 2.4 | 3.6 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=4.92 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.7 | Volts |
| $\begin{aligned} & I_{\text {IL }} \\ & \text { (Note 2) } \end{aligned}$ | 25L, 93L Unit Load Input Low Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.3 \mathrm{~V}$ |  |  |  | -0.25 | -0.4 | mA |
| ${ }_{1 / 4}$ | 25L, 93L Unit Load Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ |  |  |  | 2.0 | 20 | $\mu \mathrm{A}$ |
| (Note 2) | Input HIGH Current | $\mathrm{V}_{C C}=$ MAX., $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | 3 | 7 | 16 | mA |
| ${ }^{\prime} \mathrm{cc}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | Am25L02 | XM |  | 25 | 33 | mA |
|  |  |  |  | XC |  | 25 | 35 |  |
|  |  |  | Am25L03 | XM |  | 22 | 31 | mA |
|  |  |  |  | Xc |  | 22 | 33 |  |
|  |  |  | Am25L04 | XM |  | 30 | 42 | mA |
|  |  |  |  | xc |  | 30 | 45 |  |

Note 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
Note 2. Actual input currents are obtained by multiplying unit load current by the 25L, 93L input load factor. (See loading rules)

Switching Characteristics ( $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ )

| Parameters | Description |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd }}+$ | Turn Off Delay CP to Output HIGH |  | 30 | 95 | 140 | ns |
| $t_{\text {pd }}$ | Turn On Delay CP to Output LOW |  | 20 | 70 | 100 | ns |
| $t_{s}(\mathrm{D})$ | Set-up Time Data Input |  | -15 | 4 | 20 | ns |
| $\mathrm{t}_{s}(\overline{\mathrm{~S}})$ | Set-up Time Start Input |  | 0 | 6 | 25 | ns |
| $t_{\text {pd }+(\bar{E})}$ | Turn Off Delay $\bar{E}$ to $\mathrm{Q}_{7}(11) \mathrm{HIGH}$ | (Am25L.03/4) |  | 50 | 75 | ns |
| $t_{\text {pd- }}(\overline{\mathrm{E}})$ | Turn On Delay $\overline{\mathrm{E}}$ to $\mathrm{Q}_{7}(11)$ L.OW | $\mathrm{Cp}=\mathrm{H}, \overline{\mathrm{S}}=\mathrm{L}$ |  | 50 | 75 | ns |
| $t_{\text {pwL }}$ (CP) | Minimum LOW Clock Pulse Width |  |  | 130 | 180 | ns |
| $t_{\text {pwH }}(\mathrm{CP})$ | Minimum HIGH Clock Pulse Width |  |  | 70 | 100 | ns |
| $f_{\text {max }}$ | Maximum Clock Frequency |  | 3.5 | 5 |  | MHz |

# Am2505 <br> Four-Bit by Two-Bit 2's Complement Multiplier 

## istinctive Characteristics:

Provides 2's complement multiplication at high speed without correction.
Can be used in an iterative scheme or time sequenced mode.
Multiplies two 12-bit signed numbers in typically 175ns.

- Multiplies in active HIGH (positive logic) or active LOW (negative logic) representations.
- Easy correction for unsigned, sign-magnitude or 1's complement multiplication.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.


## FUNCTIONAL DESCRIPTION:

The Am2505 is a high-speed digital multiplier that can multiply numbers represented in the 2 's complement notation and produce a 2 's complement product without correction. The device consists of a $4 \times 2$ muttiplier that can be connected to form iterative arrays able to multiply numbers either directly, or in a time sequenced arrangement. The device assumes that the most significant digit in a word carries a negative weight, and can therefore be used in arrays where the multiplicand and multiplier have diferent word lengths. The multiplier uses the quaternary algorithm and performs the function $S=X Y+K$ where $K$ is the input field used to add partial products generated in the array. At the beginning of the array the $K$ of the product Multiplication of an bit number by an n bit number in an array results in a product having $m+n$ bits so that all possibla combinations of product are accounted for. If a conventional 2 's complement product is required the most slignificant bit can be ignored and overflow conditions can be detected by comparing the last two product digits.
Figure 2 shows how multipliers are connected together in an array.
rigure 2 shows how multipliers are connected together in an array. A ically the connection scheme that results in the fastest multiply. If higher speed is required an array can be split into several parts, and the parts added with high-speed look-ahead carry adders such as the Am9340. Provision is made in the design for multiplication in the active high (positive logic) or active low (negative logic) representations simply by reinterpreting the active level of the input operands, the product, and a polarity control $\overline{\mathrm{F}}$. For a more complete description and applications the user is referred to the Am2505 Application Note.


LOGIC DIAGRAM



Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

CONNECTION DIAGRAM Top View
$\begin{array}{llllllllll}v_{C C D} & y_{-1} & y_{0} & y_{1} & \bar{\rho} & k_{0} & k_{1} & k_{2} & k_{3} & s_{5}\end{array} s_{4} C_{n+4}$
$\frac{\square \square}{\square}$


NOTE: PIN 1 is marked for orientation,

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{I}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} 1$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 V to $+\mathbf{7}^{\prime}$ |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{ma}$ |
| DC Input Voltage | -0.5 V to +5.5 |
| Output Current, Into Outputs | 30 m |
| DC Input Current | -30 mA to +5 m |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am250559X - $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V
Am250551X - $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.48 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=9.6 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $V_{1 H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| $I_{\mathrm{IL}} .$ <br> (Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -1.1 | -1.6 | mA |
| $I_{I H}$ | Unit Load Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 4.0 | 40 | $\mu \mathrm{A}$. |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{SC}}$ | Output Short Circult Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | 20 | 40 | 85 | mA |
| $I_{C C}$ | Power Supply Current Am250551X | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{Y}_{1}=0 \mathrm{~V}$ |  | 90 | 130 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current Am250559X | $\mathrm{V}_{C C}=$ MAX., $\mathrm{Y}_{1}=0 \mathrm{~V}$ |  | 90 | 145 | mA |

Notes: 1 Typical Limits are at $\mathrm{V}_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Amblent and maximum loading.
2 Actual input currents are obtained by multiplying unit load current by the input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$

| Parameters | From (Input) | To (Output) | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{t_{\mathrm{pd}+}}$ | C | $\mathrm{C}_{\mathrm{n}+4}$ | See Test Table | $\begin{aligned} & 6 \\ & 7 \end{aligned}$ | $\begin{aligned} & 13 \\ & 14 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 21 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{pd}+} \\ & \mathbf{t}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | C | $S_{0,1,2,3}$ |  | $\begin{aligned} & 9 \\ & 7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 18 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 27 \\ & 23 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{i}_{\mathrm{pd} d}+ \\ & \mathbf{t}_{\mathrm{pd} d} \end{aligned}$ | $\mathrm{C}_{\text {n }}$ | $S_{4,5}$ |  | $\begin{gathered} 11 \\ 8 \\ \hline \end{gathered}$ | $\begin{aligned} & 22 \\ & 17 \end{aligned}$ | $\begin{array}{r} 31 \\ 26 \\ \hline \end{array}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{pd}+}+ \\ & \mathbf{t}_{\mathrm{pdd}} \end{aligned}$ | Any $k$ | $\mathrm{C}_{n+4}$ | See Test Table | 6 7 | $\begin{aligned} & 12 \\ & 15 \end{aligned}$ | $\begin{aligned} & 18 \\ & 23 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{pd}+} \\ & \mathbf{t}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | Any k | $S_{0.1,2,3}$ |  | $\begin{aligned} & 9 \\ & 7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 18 \\ & 15 \end{aligned}$ | $\begin{array}{r} 27 \\ 23 \\ \hline \end{array}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\text {pd }}+ \\ & \mathbf{t}_{\mathrm{pdd}} \end{aligned}$ | Any k | $\mathrm{S}_{4,5}$ |  | $\begin{aligned} & 5 \\ & 4 \end{aligned}$ | $\begin{aligned} & 22 \\ & 21 \end{aligned}$ | $\begin{aligned} & 31 \\ & 30 \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{pd} d}+ \\ & \mathbf{t}_{\mathrm{pd}-} \end{aligned}$ | Any x | $\mathrm{C}_{\mathrm{n}+4}$ | See Test Table | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | $\begin{aligned} & 20 \\ & 22 \end{aligned}$ | $\begin{aligned} & 30 \\ & 31 \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{pd}+} \\ & \mathbf{t}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | Any x | $S_{0,1,2,3}$ |  | $\begin{aligned} & 13 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 26 \\ & 24 \\ & \hline \end{aligned}$ | $\begin{aligned} & 37 \\ & 38 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{pd}+} \\ & \mathbf{t}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | Any x | $\mathrm{S}_{4,5}$ |  | 16 10 | $\begin{aligned} & 32 \\ & 27 \end{aligned}$ | $\begin{array}{r} 45 \\ 38 \\ \hline \end{array}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{pd}+} \\ & \mathbf{t}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | Any y | $C_{n+4}$ | See Test Table | $\begin{aligned} & 14 \\ & 19 \end{aligned}$ | $\begin{aligned} & 28 \\ & 38 \end{aligned}$ | $\begin{array}{r} 39 \\ 53 \\ \hline \end{array}$ | ns |
| $\begin{aligned} & \mathbf{i}_{\mathrm{pd}+} \\ & \mathbf{i}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | Any y | $S_{0,1,2,3}$ |  | 20 14 | $\begin{array}{r} 41 \\ 29 \\ \hline \end{array}$ | $\begin{aligned} & 58 \\ & 41 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{pd}+} \\ & \mathbf{t}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | Any y | $\mathrm{S}_{4,5}$ |  | 22 16 | $\begin{aligned} & 45 \\ & 32 \end{aligned}$ | $\begin{array}{r} 63 \\ 45 \\ \hline \end{array}$ | ns |

## SWITCHING TIME TEST TABLE

| Input | Outputs | Inputs at OV (remaining inputs at 4.5 V ) |
| :---: | :---: | :---: |
| $\mathrm{C}_{n}$ | $\mathrm{C}_{\mathrm{n+4} 4}, \mathrm{~S}_{0123}, \mathrm{~S}_{45}$ | P, $Y_{-1}, Y_{1}$, All $X$ |
| $\begin{aligned} & k_{0} \\ & k_{1} \\ & k_{2} \\ & k_{3} \\ & k_{3} \end{aligned}$ | $\begin{gathered} \mathrm{C}_{n+4}, \mathrm{~S}_{0123}, \mathrm{~S}_{45} \\ \mathrm{C}_{n+4}, \mathrm{~S}_{123}, \mathrm{~S}_{45} \\ \mathrm{C}_{\mathrm{n}+4}, \mathrm{~S}_{23}, \mathrm{~S}_{45} \\ \mathrm{~S}_{3} \\ \mathrm{~S}_{45} \end{gathered}$ | $\begin{aligned} & P, Y_{-1}, Y_{1}, \text { All } X \\ & P, Y_{-1}, Y_{1}, \text { All } X \\ & P, Y_{-1}, Y_{1}, \text { All } X \\ & P, Y_{-1}, Y_{1}, \text { All } X \\ & P, Y_{-1}, Y_{1}, \text { All } X, C_{n} \end{aligned}$ |
| $\begin{aligned} & x_{-1} \\ & x_{0} \\ & x_{1} \\ & x_{2} \\ & x_{3} \\ & x_{3} \\ & x_{4} \end{aligned}$ | $\begin{gathered} \mathrm{C}_{n+4}, \mathrm{~S}_{0123}, \mathrm{~S}_{45} \\ \mathrm{C}_{n+4}, \mathrm{~S}_{0123}, \mathrm{~S}_{45} \\ \mathrm{C}_{\mathrm{n}+4}, \mathrm{~S}_{123}, \mathrm{~S}_{45} \\ \mathrm{C}_{n+4}, \mathrm{~S}_{23}, \mathrm{~S}_{45} \\ \mathrm{~S}_{3} \\ \\ \\ \\ \\ \\ \mathrm{~S}_{45} \\ \mathrm{~S}_{45} \end{gathered}$ | $\mathrm{P}, \mathrm{Y}_{1}$, All k <br> $\mathrm{P}, \mathrm{Y}_{-1}, \mathrm{Y}_{1}$, All k <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All k <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All k, $C_{n}$ <br> P, $Y_{1}$, All k, $C_{n}$ |
| $\begin{aligned} & y_{-1} \\ & y_{0} \\ & y_{1} \end{aligned}$ | $\begin{aligned} & c_{n+4}, s_{0123}, s_{45} \\ & c_{n+4}, S_{0123}, S_{45} \\ & c_{n+4}, s_{0123}, s_{45} \end{aligned}$ | P, $X_{1}, X_{2}, X_{3}, X_{4}$, All k <br> $P, X_{1}, X_{2}, X_{3}, X_{4}$, All $k$ <br> $X_{0}, X_{1}, X_{2}, X_{3}, X_{4}$, All $k$ |

## JEFINITION OF TERMS

## ;UBSCRIPT TERMS:

$f$ HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ o indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
1 Input.

- LOW, applying to LOW logic level or when used with $V_{C C}$ to ndicate low $\mathrm{V}_{\mathrm{CC}}$ value.
o Output.


## FUNCTIONAL TERMS

$C_{n}$ The carry input to the high-speed adder.
$\mathrm{C}_{n+4}$ The carry output from the high-speed adder.
$k_{i}$ The constant field used for accumulating partial products.
$i=0,1,2,3$. At the beginning of the array the $K$ field can be used to add a 2 's complement number to the least significant half of the double length product.
$\overline{\mathbf{P}}$ The polarity control input. This input must be at a low-logic level for numbers in the active high logic representation, and held high for numbers in the active low logic representation.
$\mathbf{S}_{\mathrm{i}}$ The product outputs. $\mathrm{i}=0,1,2,3,4,5$.
$\mathbf{x}_{\mathrm{i}}$ The multiplicand inputs. $\mathrm{i}=-1,0,1,2,3,4$. At the first column
of the array $x_{-1}$ must be held at logic ' 0 ', and at the last column of the array $x_{4}$ is connected to $x_{3}$.
$y_{i}$ The multiplier inputs. $\mathrm{i}=-1,0,1$.
At the first row of the array $y_{-1}$ must be held at logic ' 0 '.

## OPERATIONAL TERMS:

$I_{\text {IL }}$ Forward input load current.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$\mathrm{I}_{\mathrm{cc}}$ The current drawn by the device from $\mathrm{V}_{\mathrm{cc}}$ power supply with input and output terminals open.
$\mathbf{I}_{\mathrm{IH}}$ Reverse input load current.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage.
$\mathbf{V}_{i N}$ Input voltage applied in $I_{I L}, I_{I H}$ tests.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current ${ }^{\text {OL }}$ flowing into output.

## MSI INTERFACING RULES

| Interfacing <br> Digital Family | Equivalent <br> Input Unit Load <br> HIGH |  |
| :--- | :---: | :---: |
| LOW |  |  |
| Advanced Micro Devices 54/7400 Series | 1 | 1 |
| Advanced Micro Devices $9300 / 2500$ Series | 1 | 1 |
| FSC Series 9300 | 1 | 1 |
| TI Series 54/7400 | 1 | 1 |
| Signetics Series 8200 | 2 | 2 |
| National Series DM 75/85 | 1 | 1 |
| DTL Series 930 | 12 | 1 |

OPERATION TABLE

| Y Multiplier |  |  | Operation <br> $\mathbf{X}$ <br> $\mathrm{y}_{-1}$ <br> 0 $\mathbf{y}_{0}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{y}$ | $\mathrm{y}_{1}$ | 0 | 0 |
| $\mathrm{~K}+0$ |  |  |  |
| 1 | 0 | 0 | $\mathrm{~K}+\mathrm{X}$ |
| 0 | 1 | 0 | $\mathrm{~K}+\mathrm{X}$ |
| 1 | 1 | 0 | $\mathrm{~K}+2 \mathrm{X}$ |
| 0 | 0 | 1 | $\mathrm{~K}-2 \mathrm{X}$ |
| 1 | 0 | 1 | $\mathrm{~K}-\mathrm{X}$ |
| 0 | 1 | 1 | $\mathrm{~K}-\mathrm{X}$ |
| 1 | 1 | 1 | $\mathrm{~K}-0$ |

Active Low Inputs and Outputs ' 1 ' = Low, ' 0 ' = High, $P=$ High Active High Inputs and Outputs

$$
\text { ' } 1 \text { ' }=\text { High, ' } 0 \text { ' }=\text { Low, } \bar{P}=\text { Low }
$$

| Am2505 <br> Input/Output | OADINGPin No.'s | RULES IN <br> Input <br> Unit Load |  | UNIT LOADS <br> Fanout |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Input HIGH | Input LOW | Output <br> HIGH | Output LOW |
| $\mathrm{x}_{4}$ | 1 | 1 | 1 | - | - |
| $\mathrm{C}_{n}$ | 2 | 1 | 1 | - | - |
| ${ }^{1}$ | 3 | 1 | 1 | - | - |
| $\mathrm{x}_{2}$ | 4 | 2 | 1 | - | - |
| $\mathrm{x}_{1}$ | 5 | 2 | 1 | - | - |
| $\mathrm{x}_{0}$ | 6 | 2 | 1 | - | - |
| $\mathrm{x}_{-1}$ | 7 | 1 | 1 | - | - |
| $\mathrm{S}_{0}$ | 8 | - | - | 12 | 6 |
| $\mathrm{S}_{1}$ | 9 | - | - | 12 | 6 |
| $\mathrm{S}_{2}$ | 10 | - | - | 12 | 6 |
| $\mathrm{S}_{3}$ | 11 | - | - | 12 | 6 |
| GND | 12 | 一 | - | - | - |
| $\mathrm{C}_{\mathrm{n}+4}$ | 13 | - | - | 12 | 6 |
| $\mathrm{S}_{4}$ | 14 | - | - | 12 | 6 |
| $\mathrm{S}_{5}$ | 15 | - | - | 12 | 6 |
| $\mathrm{k}_{3}$ | 16 | 2 | 2 | - | - |
| $\mathrm{k}_{2}$ | 17 | 2 | 2 | 一 | - |
| $k_{1}$ | 18 | 2 | 2 | - | - |
| $\mathrm{k}_{0}$ | 19 | 2 | 2 | - | - |
| $\overline{\mathrm{P}}$ | 20 | 3 | 3 | - | - |
| $y_{1}$ | 21 | 0.9 | 0.9 | - | - |
| $\mathrm{y}_{0}$ | 22 | 2 | 2 | - | - |
| $\mathrm{y}_{-1}$ | 23 | 0.9 | 0.9 | - | - |
| $\mathrm{V}_{\mathrm{Cc}}$ | 24 | - | - | - | - |

4. The parallelogram structure resulting from connecting multipliers in an array is not the arrangement that makes for the fastest speed. Multiplication is no more than a series of conditional additions and subtractions, and it
makes no difference to the final product in what order the series of conditional additions and subtractions, and it
makes no difference to the final product in what order the operations occur. A multiplier can be moved in the array operations occur. A multiplier can be moved in the array
as long as the arithmetic weight associated with the multiplier is not changed. When multipliers are moved the x and $y$ lines must go with the device; only the carry in,
carry out, and $k$ input lines can be broken. The fastest and $y$ lines must go with the device; only the carry in,
carry out, and $k$ input lines can be broken. The fastest array arrangement has usually a triangular shape.
5. For higher speed multiplication the array can be split into

For higher speed multiplication the array can be split into
several parts that can be added together with high-speed adders.
6. Rounding off to a single length product can be achieved

Rounding off to a single length product can be achieved
by adding a ' 1 ' to the array at the most significant positive k input of the array, ignoring the most significant product
digit, and using the remainder of the most significant part k input of the array, ignoring the most significant product
digit, and using the remainder of the most significant part of the product.
7. Truncation of a product without round off enables some of the multipliers in the array to be removed.

## USER NOTES

1. Arithmetic in the multiplier is performed in the 2 's complement notation, which requires a carry in at the first stage. This is accomplished by connecting the $y_{i}$ multiplier bit to the appropriate carry input terminal $i=1,3,5 \ldots$
2. The multiplier can perform multiplication in either the active high (positive logic) or active low (negative logic) representations by reinterpreting the active logic level and by grounding or leaving the polarity control pin $\overline{\mathrm{P}}$ open circuit respectively.
3. Multiplication can be performed in number representations other than 2's complement by either correcting the 2's complement product or adding in a correction at the beginning of the multiplication at the K inputs. 2 's complement numbers are represented as: $X_{2}=x-x_{s} 2^{n-1}$.

## Number representation

2's complement
1 's complement UnsIgned (magnitude)

Correction

## None

Add $x_{5} Y_{2}+y_{5} X_{2}+x_{5} y_{5}$ at $k$ inputs Extend multiplier and multiplicand one bit at the least significant end. Form $x_{0} y_{0}+y_{0} x+x_{0} y$ with conditional adder and add to array shifted two places up at $k$ inputs. Force $k_{s}, y_{s}, x_{s}=0$.
Sign magnitude
$x_{5}=0, y_{5}=0 \quad$ None
$x_{s}=1, y_{s}=0 \quad$ Form $\left[(X Y)_{2}+2^{n-1} y\right]$
$x_{s}=0, y_{5}=1 \quad$ Form $\left[(X Y)_{2}+2^{n-1} x\right]$
$x_{s}=1, y_{s}=1 \quad$ Add $2^{n-1}(x+y)-2^{2 n-2}$
his diagram shows how the multiplier can be expanded in both the multiplier and multiplicand directions. ( $G=$ ground)
Figure 2
INPUT/OUTPUT INTERFACE CONDITIONS
Figure 3
Current Interface Conditions - LOW
OUTPUT DRIVING INPUT LOAD


## Voltage Interface Conditions - LOW \& HIGH



# Am25L05 <br> Low Power Four-Bit by Two-Bit 2's Complement Multiplier 

## )istinctive Characteristics

- Provides 2's complement multiplication at high speed without correction.
Can be used in a combinatorial array or in a time sequenced mode.
Multiplies two 12-bit signed numbers typically in 335 ns.
- Multiplies in active HIGH (positive logic) or active LOW (negative logic) representations.
- Easy correction for unsigned, sign-magnitude or 1's complement multiplication.
- 100\% reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am25L05 is a high-speed digital multiplier that can multiply numbers represented in the 2's complement notation and produce a 2 's complement product without correction. The device consists of a $4 \times 2$ multiplier that can be connected to form iterative arrays able to multiply numbers either directly, or in a time sequenced arrangement. The device assumes that the most significant digit in a word carries a negative weight, and can therefore be used in arrays where the multiplicand and multiplier have different word lengths. The multiplier uses the quaternary algorithm and performs the function $S=X Y+K$ where $K$ is the input field used to add partial products generated in the array. At the beginning of the array the $K$ inputs are available to add a signed constant to the least significant part of the product. Multiplication of an $m$ bit number by an $n$ bit number in an array results in a product having $\mathrm{m}+\mathrm{n}$ bits so that all possible combinations of product are accounted for. If a conventional 2's complement product is required the most significant bit can be ignored, and overflow conditions can be detected by comparing the last two product digits.
Provision is made in the design for multiplication in the active high (positive logic) or active low (negative logic) representations simply by reinterpreting the active level of the input operands, the product, and a polarity control $\overline{\mathrm{P}}$. For a more complete description and applications, the user is referred to the Am2505 Application Note.

| LOADING RULES In Unit Loads (Notes) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | TTL LOADS | 93L LOADS |  |  |
| Input Load Factor | HIGH | LOW | HIGH | LOW |
| $Y_{1}, Y_{-1}$ | 0.45 | 0.25 | 0.9 | 0.9 |
| $x_{-1}, \times_{3}, x_{4}, \mathrm{C}_{\mathrm{n}}$ | 0.5 | 0.25 | 1.0 | 1.0 |
| $\times_{0}, \times_{1}, \times_{2}$ | 1.0 | 0.25 | 2.0 | 1.0 |
| $\mathrm{Y}_{0}, \mathrm{k}_{0}, \mathrm{k}_{1}, \mathrm{k}_{2}, \mathrm{k}_{3}$ | 1.0 | 0.5 | 2.0 | 2.0 |
| $\overline{\mathrm{P}}$ | 1.5 | 0.75 | 3.0 | 3.0 |
| Output Drive | HIGH | LOW | HIGH | LOW |
| All Outputs | 9 | 3 | 18 | 12 |

Notes:

1. A TTL unit load is specified as 0.4 V at $\mathbf{- 1 . 6 \mathrm { mA }}$ LOW, 2.4 V at $40 \mu \mathrm{~A}$ HIGH.
2. A 93 L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ HIGH.
3. Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .

## LOGIC DIAGRAM



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to +150 |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to +125 |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{r}$ |
| DC Input Voltage | -0.5 V to $+5 .!$ |
| Output Current, Into Outputs | 30 r |
| DC Input Current | -30 mA to +5.0 r |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am25L05XC | $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $V_{C C}=4.75 \mathrm{~V}$ to 5.25 V |
| :--- | :--- | :--- |
| Am25L05 CM | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=4.50 \mathrm{~V}$ to 5.50 V |


| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & V_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}=\text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{1} \mathrm{H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathrm{I}_{\mathrm{IL}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $V_{C C}=$ MAX., $V_{1 N}=0.3 V$ |  | -0.25 | -0.4 | mA |
| $\begin{aligned} & \mathrm{I}_{\mathrm{H}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| ISC | Output Short Circuit Current | $V_{C C}=$ MAX., $V_{\text {OUT }}=0.0 \mathrm{~V}$ | -5 | -17 | -40 | mA |
| $I_{\text {cc }}$ | Power Supply Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{Y}_{1}=0.0 \mathrm{~V}$ |  | 30 | 45 | mA |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathbf{C C}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

Switching Characteristics ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ )

| Parameters | From (Input) | To (Output) | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL }^{2} \end{aligned}$ | $c_{n}$ | $C_{n+4}$ | - See Test Table | $\begin{aligned} & 15 \\ & 17 \end{aligned}$ | $\begin{aligned} & 30 \\ & 35 \end{aligned}$ | $\begin{aligned} & \hline 45 \\ & 53 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | $c_{n}$ | $\mathrm{S}_{0,1,2,3}$ |  | $\begin{aligned} & 17 \\ & 18 \\ & \hline \end{aligned}$ | $\begin{aligned} & 35 \\ & 37 \\ & \hline \end{aligned}$ | $\begin{aligned} & 53 \\ & 56 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | $c_{n}$ | S4,5 |  | $\begin{aligned} & 23 \\ & 21 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 46 \\ & 42 \end{aligned}$ | $\begin{aligned} & 70 \\ & 63 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Any $k$ | $C_{n+4}$ | See Test Table | $\begin{aligned} & 13 \\ & 18 \\ & \hline \end{aligned}$ | $\begin{aligned} & 26 \\ & 36 \\ & \hline \end{aligned}$ | $\begin{aligned} & 39 \\ & 54 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Any k | $S_{0,1,2,3}$ |  | $\begin{aligned} & \hline 18 \\ & 18 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 36 \\ & 37 \end{aligned}$ | $\begin{aligned} & 54 \\ & 56 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Any $k$ | $S_{4,5}$ |  | $\begin{aligned} & \hline 13 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 45 \\ & 58 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 68 \\ & 87 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Any $\times$ | $C_{n+4}$ | See Test Table | $\begin{aligned} & \hline 36 \\ & 27 \end{aligned}$ | $\begin{aligned} & 72 \\ & 55 \end{aligned}$ | $\begin{gathered} 108 \\ 83 \end{gathered}$ | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Any x | $\mathrm{S}_{0,1,2,3}$ |  | $\begin{aligned} & 25 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 90 \end{aligned}$ | $\begin{gathered} 75 \\ 135 \\ \hline \end{gathered}$ | ns |
| tple tphL | Any x | $\mathrm{S}_{4,5}$ |  | $\begin{aligned} & 45 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 90 \\ & 80 \end{aligned}$ | $\begin{aligned} & 135 \\ & 120 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Any V | $C_{n+4}$ | See Test Table | $\begin{aligned} & 40 \\ & 35 \\ & \hline \end{aligned}$ | 80 70 | $\begin{aligned} & \hline 120 \\ & 105 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Any y | S0,1,2,3 |  | $\begin{aligned} & \hline 36 \\ & 47 \end{aligned}$ | $\begin{aligned} & 72 \\ & 95 \end{aligned}$ | $\begin{aligned} & 108 \\ & 142 \\ & \hline \end{aligned}$ | ns |
| tple tphL | Any y | $S_{4.5}$ |  | $\begin{aligned} & 47 \\ & 46 \end{aligned}$ | $\begin{aligned} & 95 \\ & 92 \end{aligned}$ | $\begin{aligned} & 142 \\ & 138 \end{aligned}$ | ns |

## SWITCHING TIME TEST TABLE

| Input | Outputs | Inputs at 0 V (remaining inputs at 4.5 V ) |
| :---: | :---: | :---: |
| $\mathrm{C}_{n}$ | $\mathrm{C}_{\mathrm{n}+4}, \mathrm{~S}_{0123}, \mathrm{~S}_{45}$ | $P, Y_{-1}, Y_{1}, A \\| X$ |
| $\begin{aligned} & \mathrm{k}_{0} \\ & \mathrm{k}_{1} \\ & \mathrm{k}_{2} \\ & \mathrm{k}_{3} \\ & \mathrm{k}_{3} \end{aligned}$ | $\begin{gathered} C_{n+4}, S_{0123}, S_{45} \\ C_{n+4}, S_{123}, s_{45} \\ C_{n+4}, s_{23}, s_{45} \\ S_{3} \\ S_{45} \end{gathered}$ | $\begin{aligned} & P, Y_{-1}, Y_{1}, A l l X \\ & P, Y_{-1}, Y_{1}, A l l X \\ & P, Y_{-1}, Y_{1}, A l l X \\ & P, Y_{-1}, Y_{1}, \text { All } X \\ & P, Y_{-1}, Y_{1}, A l l X, C_{n} \end{aligned}$ |
| $\begin{aligned} & x_{-1} \\ & x_{0} \\ & x_{1} \\ & x_{2} \\ & x_{3} \\ & x_{3} \\ & x_{4} \end{aligned}$ | $\begin{gathered} c_{n+4}, s_{0123}, s_{45} \\ c_{n+4}, s_{0123}, s_{45} \\ c_{n+4}, s_{123}, s_{45} \\ c_{n+4}, s_{123}, s_{45} \\ s_{3} \\ s_{45} \\ s_{45} \end{gathered}$ | P, $Y_{1}$, All k <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All $k, C_{n}$ <br> $P, Y_{1}$, All $k, C_{n}$ |
| $\begin{aligned} & y_{-1} \\ & y_{0} \\ & y_{1} \end{aligned}$ | $\begin{aligned} & c_{n+4}, s_{0123}, s_{45} \\ & c_{n+4}, s_{0123}, s_{45} \\ & c_{n+4}, s_{0123}, s_{45} \end{aligned}$ | $\begin{aligned} & P, x_{1}, x_{2}, x_{3}, x_{4}, \text { All } k \\ & P, x_{1}, x_{2}, x_{3}, x_{4}, \text { Allk } \\ & x_{0}, x_{1}, x_{2}, x_{3}, x_{4}, \text { All } k \end{aligned}$ |

## USER NOTES

1. Arithmetic in the multiplier is performed in the 2 's complement notation, which requires a carry in at the first stage. This is accomplished by connecting the $\mathrm{yi}_{\mathrm{i}}$ multiplier bit to the appropriate carry input terminal $i=1,3,5 \ldots$
2. The multiplier can perform multiplication in either the active high (positive logic) or active low (negative logic) representations by reinterpreting the active logic level and by grounding or leaving the polarity control pin $\bar{P}$ open circuit respectively.
3. Multiplication can be performed in number representations other than 2 's complement by either correcting the 2 's complement product or adding in a correction at the beginning of the multiplication at the $K$ inputs. 2's complement numbers are represented as: $X_{2}=x-x_{s} 2^{n-1}$.

Number

| representation | Correction |
| :---: | :---: |
| 2's complement | None |
| 1's complement Unsigned (magnitude) | Add $x_{s} Y_{2}+y_{s} X_{2}+x_{s} y_{s}$ at $k$ inputs |
|  |  |
|  | Extend multiplier and multiplicand one bit at the least significant end. |
|  | Form $\mathrm{x}_{0} \mathrm{y}_{0}+\mathrm{y}_{0} \mathrm{x}+\mathrm{x}_{0} \mathrm{y}$ with conditional adder and add to array shifted |
|  | two places up at $k$ inputs. Force |
|  | $\mathrm{k}_{\mathrm{s}}, \mathrm{y}_{\mathrm{s}}, \mathrm{x}_{\mathrm{s}}=0$. |

Sign magnitude $x_{s}=0, y_{s}=0$ None

$$
\begin{array}{ll}
x_{s}=1, y_{s}=0 & \text { Form }\left[(X Y)_{2}+2^{n-1} y\right] \\
x_{s}=0, y_{s}=1 & \text { Form }\left[(X Y)_{2}+2^{n-1} x\right] \\
x_{s}=1, y_{s}=1 & \text { Add } 2^{n-1}(x+y)-2^{2 n-2}
\end{array}
$$

4. For the highest speed array with the multipliers arranged in a parallelogram structure carries between certain multipliers are exchanged with the $y$ carry-ins needed for 2's complement subtract. The delays in the array are then equalized as best possible as shown in Figure 1.
5. For higher speed multiptication the array can be split into several parts that can be added together with highspeed adders.
6. Rounding off to a single length product can be achieved by adding a ' 1 ' to the array at the most significant positive $k$ input of the array, ignoring the most significant product digit, and using the remainder of the most significant part of the product.
7. Truncation of a product without round off enables some of the multipliers in the array to be removed.

## APPLICATION



Figure 1. $12 \times 12$ Low-Power Signed Multiplier


## Am2506 <br> Four-Bit Arithmetic Logic Unit/Function Generator with Output Latch

## listinctive Characteristics:

Provides 16 arithmetic operations including add, subtract, double and compare.
Provides ALL 16 possible logic operations of two variables in typically 22 ns .
Output latch provided to hold contents of operation. Typical add time for 4 bits of only 22 ns , and typical carry time of 12 ns .

- Full Look-ahead for high-speed arithmetic operation on long words.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


## FUNCTIONAL DESCRIPTION

The Am2506 is a 4-bit high-speed parallel Arithmeic Logic Unit (ALU)/ Digital Function Generator with Output Latch. When the mode contro 16 arithmetic operations, the most important being add and subtract, on two 4-bit parallel binary words. When the mode control is held HIGH the two 4-bit parallel binary words. When the mode control is held HIGH the
circuit performs, under control of the four function select lines sixteen logic operations on an individual bit basis between the two four-bit parallel words.
If the latch enable $E$ is held HIGH the result of an operation appears at the outputs $\bar{Q}_{0}$ to $\bar{Q}_{3}$ and is stored in the latch when $E$ goes LOW.
An internal full look-ahead carry scheme is used for high-speed arithmetic operations and provision made for further look-ahead by providing carry propagate ( P ) and carry generate (G) outputs. These carry signals form long word length high-speed parallel arithmetic logic units Addition time for sixteen-bit words with four Am2506 ALU's and one Am54/74182 look-ahead generator is only 34 ns .
For systems where ultra high-speed is not required, the carry output signal $\left(C_{n}+4\right)$ can be used to provide ripple-block arithmetic operations. The ALU can be used with either active HIGH or active LOW inputs and can also be expanded with the Am54/74182 look-ahead carry generator in either mode by reinterpreting the carry signals.


LOGIC DIAGRAM


Am2506 ORDERING INFORMATION


NOTE: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

## CONNECTION DIAGRAM Top View

 $v_{c C} \bar{A}_{1} \overline{1}_{1} \bar{A}_{2} \overline{\mathrm{~B}}_{2} \bar{A}_{3} \overline{\mathrm{~B}}_{3} \overline{\mathrm{G}} \mathrm{C}_{\mathrm{n}+4} \overline{\mathrm{p}} \mathrm{E} \overline{\mathrm{a}}_{3}$ $\square{ }_{24}{ }^{23} 22212019181716151413$$\bar{B}_{0} \bar{A}_{0} s_{3} s_{2} s_{1} s_{0} c_{n} M \overline{\mathrm{a}}_{0} \overline{\mathrm{a}}_{1} \overline{\mathrm{O}}_{2} \mathrm{GND}$
NOTE: Pin 1 is marked for orientation.

MAXIMUM RATINGS
(Above which the useful life may be impaired)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Temperature (Ambient) Under Bias $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous -0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State -0.5 V to $+\mathrm{V}_{\mathrm{cc}} \max$
DC Input Voltage -0.5 V to +5.5 V
Output Current, Into Outputs
DC Input Current -30 mA to +5 mA
ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$\mathrm{Am250659X}-\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad V_{C C}=4.75 \mathrm{~V}$ to 5.25 V
$\mathrm{Am}_{2} 5065 \mathrm{tX}_{\mathrm{X}}-\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{cC}}=4.5 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{v}_{\mathrm{HL}} \end{aligned}$ | 2.4 | 3.6 | . | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{12} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed voltage for all | input logical HIGH I inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed voltage for all | input logical LOW 1 inputs |  |  | 0.8 | Volts |
| $\mathrm{I}_{\text {IL }}$ (Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ (Note 2) | Unit Load Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 4.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $I_{\text {sc }}$ | Output Short Circuit Current Am250659X | $V_{C C}=M A X ., V_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -18 |  | -57 | mA |
| $I_{\text {Sc }}$ | Output Short Circuit Current Am250651X | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -20 |  | -55 | mA |
| ${ }^{\text {c }}$ c | Power Supply Current Am250651X | $V_{C C}=$ MAX | $\begin{aligned} & A_{0,3}=4.5 \mathrm{~V} \\ & B_{0,3}, C_{n}=0 \mathrm{~V} \end{aligned}$ |  | 88 | 127 | mA |
|  |  |  | $\mathrm{A}_{0-3}, \mathrm{~B}_{0-3}, \mathrm{C}_{\mathrm{n}}=0 \mathrm{~V}$ |  | 94 | 135 |  |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current Am250659X | $\mathrm{V}_{C C}=\mathrm{MAX}$. | $\begin{aligned} & \mathrm{A}_{0,3}=4.5 \mathrm{~V} \\ & \mathrm{~B}_{0,3} \mathrm{C}_{\mathrm{n}}=0 \mathrm{~V} \end{aligned}$ |  | 88 | 140 | mA |
|  |  |  | $\mathrm{A}_{0-3}, \mathrm{~B}_{0-3}, \mathrm{C}_{\mathrm{n}}=0 \mathrm{~V}$ |  | 94 | 150 |  |

Note 1. Typical limits are at $V C C=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
Note 2. For other input currents use Am2506 loading rules.
SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\wedge}=25^{\circ} \mathrm{C}, \mathrm{N}=10\left(\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega\right)$

| Parameter | From | To | See also Tables 1, 2, 3 | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{p d+}$ | $\mathrm{C}_{n}$ | $c_{n+4}$ |  | 8 | 12 | 18 | ns |
| $\mathrm{t}_{\text {pd- }}$ |  |  |  | 8 | 13 | 19 |  |
| $t_{\text {pd }+}$ | $\mathrm{C}_{\text {n }}$ | $\bar{Q}_{i}$ | $\mathrm{M}=0 \mathrm{~V}, \mathrm{E}=4.5 \mathrm{~V}$ <br> (SUM or DIFF mode) | 8 | 15 | 19 | ns |
| $\mathrm{t}_{\mathrm{pd}}{ }^{\text {d }}$ |  |  |  | 8 | 13 | 18 |  |
| $t_{p d+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{G}}$ | $\begin{gathered} M=0 V S_{0}=S_{3}=4.5 \mathrm{~V}, \\ S_{1}=S_{2}=0 V(S U M \text { mode }) \end{gathered}$ | 8 | 13 | 19 | ns |
| $\mathrm{t}_{\mathrm{pd}}{ }_{\text {d }}$ |  |  |  | 8 | 13 | 19 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{G}}$ | $M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}$, $\mathrm{S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V}$ (DIFF mode) | 11 | 17 | 25 | ns |
| $\mathrm{t}_{\text {pd- }}$ |  |  |  | 11 | 17 | 25 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{P}}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}, \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 8 | 15 | 19 | ns |
| $t_{\text {pd- }}$ |  |  |  | 8 | 15 | 22 |  |
| $t_{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{P}}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=0 \mathrm{~V}, \\ S_{1}=S_{2}=4.5 \mathrm{~V} \text { (DIFF mode) } \end{gathered}$ | 11 | 17 | 25 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ - |  |  |  | 11 | 17 | 25 |  |
| ${ }^{\text {t }}$ pd + | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\bar{Q}_{i+1}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}, \mathrm{E}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 14 | 22 | 29 | ns |
| $t_{\text {pd- }}$ |  |  |  | 14 | 21 | 30 |  |
| ${ }^{\text {pod }}+$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\bar{Q}_{i+1}$ | $\begin{gathered} \mathrm{M}=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \mathrm{E}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V} \text { (DIFF mode) } \end{gathered}$ | 17 | 27 | 36 | ns |
| $t_{p d}{ }_{\text {d }}$ |  |  |  | 15 | 23 | 32 |  |
| $t_{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{Q}}_{i}$ | $\mathrm{M}=4.5 \mathrm{~V}$ (LOGIC mode), $\mathrm{E}=4.5 \mathrm{~V}$ | 14 | 22 | 29 | ns |
| $t_{p d}$ - |  |  |  | 14 | 22 | 29 |  |
| $\mathrm{t}_{\mathrm{pd}+}+$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $c_{n+4}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 11 | 17 | 25 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ |  |  |  | 14 | 20 | 30 |  |
| $t_{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $C_{n+4}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=0 \mathrm{~V}, \\ S_{1}=S_{2}=4.5 \mathrm{~V} \text { (DIFF mode) } \end{gathered}$ | 14 | 21 | 32 | ns |
| $t_{\text {pd- }}$ |  |  |  | 14 | 20 | 30 |  |
| $t_{\text {pd }+}$ | Enable LOW to HIGH | $\overline{\mathrm{Q}}_{i}$ | $\begin{gathered} \mathrm{M}=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 8 | 15 | 23 | ns |
| $t_{p d}$ - |  |  |  | 7 | 14 | 21 |  |
| $t_{\text {pw }}$ (E) | Minimum Enable HIGH Time |  | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=4.5 \mathrm{~V} \\ S_{1}=S_{2}=0 \mathrm{~V}(\mathrm{SUM} \text { mode }) \end{gathered}$ |  | 5 | 10 | ns |
| $t_{s}(E)$ | Set Up Time, Q Outputs to enable HIGH to LOW |  |  | -18 |  | -8 | ns |

DIFF MODE TEST TABLE
FUNCTION INPUTS: $\mathrm{S}_{1}=\mathrm{S}_{2}=\mathrm{E}=4.5 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=\mathrm{M}=0 \mathrm{~V}$

| Parameter | Input Under Test | Other Input Same Bit |  | Other Data Inputs |  | Output <br> Under Test | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Apply | $\left\lvert\, \begin{gathered} \text { Apply } \\ \text { O V } \end{gathered}\right.$ | $\begin{aligned} & \text { Apply } \\ & \mathbf{4 . 5 5 V} \end{aligned}$ | $\begin{gathered} \text { Apply } \\ \text { OV } \end{gathered}$ |  |  |
| $\frac{t_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}-}}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | $\begin{gathered} \text { Remaining } \\ \bar{B}, \mathrm{C}_{\mathrm{n}} \\ \hline \end{gathered}$ | $\begin{gathered} \text { Remaining } \\ \bar{A} \end{gathered}$ | $\bar{Q}_{i+1}$ | 1 |
| $\begin{aligned} & t_{p d+} \\ & t_{p d-} \\ & \hline \end{aligned}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | $\begin{gathered} \text { Remaining } \\ \bar{B}, \mathrm{C}_{\mathrm{n}} \\ \hline \end{gathered}$ | $\operatorname{Remaining}_{\bar{A}}$ | $\bar{Q}_{i+1}$ | 2 |
| $\begin{aligned} & t_{\mathrm{pd}+} \\ & t_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | None | Remaining | $\stackrel{\rightharpoonup}{\mathbf{P}}$ | 1 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | $\begin{aligned} & \text { Remaining } \\ & \overline{\mathrm{A}} \text { and } \overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}} \end{aligned}$ | $\overline{\text { P }}$ | 2 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}} \\ & \hline \end{aligned}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathrm{G}}$ | 1 |
| $t_{p d+}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathrm{G}}$ | 2 |
| $\begin{aligned} & t_{\mathrm{pd}+} \\ & t_{\mathrm{pd}-} \end{aligned}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $C_{n+4}$ | 2 |
| $\frac{t_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}-}}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | Remaining <br> $\bar{A}$ and $\bar{B}, C_{n}$ | $C_{n+4}$ | 1 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}-} \end{aligned}$ | $\mathrm{C}_{\mathrm{n}}$ | None | None | $\overline{\mathrm{A}} \mathrm{All} \overline{\mathrm{~B}} \overline{\mathrm{~B}}$ | None | $\mathrm{C}_{n+4}$ | 1 |

Table 1

SUM MODE TEST TABLE
FUNCTION INPUTS: $\mathrm{S}_{0}=\mathrm{S}_{3}=\mathrm{E}=4.5 \mathrm{~V}, \mathrm{~S}_{1}=\mathrm{S}_{2}=\mathrm{M}=0 \mathrm{~V}$

| Parameter | Input <br> Under <br> Test | Other Input Same Bit |  | Other Data Inputs |  | Output <br> Under <br> Test | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Apply } \\ & 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \text { Apply } \\ \mathrm{OV} \end{gathered}$ | $\begin{aligned} & \text { Apply } \\ & \text { 4.5 V } \end{aligned}$ | $\begin{aligned} & \text { Apply } \\ & \text { OV } \end{aligned}$ |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}-} \end{aligned}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | $\mathrm{C}_{\mathrm{n}}$ | $\begin{array}{\|c\|} \text { Remaining } \\ \bar{A} \text { and } \\ \hline \end{array}$ | $\overline{\mathrm{a}}_{i+1}$ | 1 |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | $\mathrm{C}_{\mathrm{n}}$ | $\frac{\text { Remaining }}{\bar{A}} \text { and } \overline{\bar{B}}$ | $\bar{Q}_{i+1}$ | 1 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | $\bar{A}_{i}$ | $\bar{B}_{1}$ | None | None | Remaining <br> $\bar{A}$ and $\bar{B}, C_{n}$ | $\bar{P}$ | 1 |
| $\frac{\mathrm{t}_{\mathrm{pd}+}+}{\mathrm{t}_{\mathrm{pd}-}}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | $\begin{array}{\|l\|} \hline \text { Remaining } \\ \bar{A} \text { and } \overline{\mathrm{B}}, \mathrm{C}_{n} \end{array}$ | $\bar{P}$ | 1 |
| $\frac{\mathrm{t}_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}-}}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | $\begin{array}{\|c\|} \hline \text { Remaining } \\ \hline \end{array}$ | $\begin{gathered} \text { Remaining } \\ \bar{A}, C_{n} \\ \hline \end{gathered}$ | $\overline{\mathrm{G}}$ | 1 |
| $\begin{aligned} & \frac{\mathrm{t}_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}-}} \\ & \hline \end{aligned}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | $\begin{array}{\|c\|} \hline \text { Remaining } \\ \hline \end{array}$ | $\begin{gathered} \text { Remaining } \\ \bar{A}, C_{n} \\ \hline \end{gathered}$ | $\overline{\mathrm{G}}$ | 1 |
| $\frac{t_{\mathrm{pd}+}+}{t_{\mathrm{pd}-}}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\bar{B}$ | $\begin{gathered} \text { Remaining } \\ \bar{A}, C_{n} \end{gathered}$ | $C_{n+4}$ | 2 |
| $\begin{aligned} & t_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd} d} \end{aligned}$ | $\bar{B}_{i}$ | None | $\overline{A_{i}}$ | Remaining | $\begin{array}{\|c\|} \hline \text { Remaining } \\ \bar{A}, C_{n} \\ \hline \end{array}$ | $\mathrm{C}_{n+4}$ | 2 |
| $\xrightarrow{\mathrm{t}_{\mathrm{pd}+}}$ | $\mathrm{C}_{n}$ | None | None | $\overline{A l l} \bar{A}$ | $\frac{A l l}{B}$ | $\begin{array}{\|c\|} \hline \text { Any } \overline{\mathrm{Q}} \\ \text { or } \mathrm{C}_{n+4} \\ \hline \end{array}$ | 1 |

Table 2
LOGIC MODE TEST TABLE
FUNCTION INPUTS: $\mathrm{S}_{1}=\mathrm{S}_{2}=\mathrm{M}=4.5 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}$

| Parameter | Input Under Test | Other Input Same Bit |  | Other Data Inputs |  | Output <br> Under Test | Outpu Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Apply } \\ & 4.5 \mathrm{~V} \end{aligned}$ | $\left\lvert\, \begin{gathered} \text { Apply } \\ \mathbf{0} \mathbf{V} \end{gathered}\right.$ | $\begin{aligned} & \text { Apply } \\ & 4.5 \mathrm{y} \end{aligned}$ | $\begin{gathered} \text { Apply } \\ \text { O V } \end{gathered}$ |  |  |
| $-$ | $\bar{A}_{\text {i }}$ | None | $\bar{B}_{i}$ | None | $\begin{aligned} & \text { Remaining } \\ & \bar{A} \text { and } \bar{B}, \mathrm{C}_{n} \\ & \hline \end{aligned}$ | $\bar{Q}_{i}$ | 1 |
| $\xrightarrow{\mathrm{t}_{\mathrm{pd}+}} \mathrm{t}_{\mathrm{pd}-}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | $\overline{\text { Remaining }} \overline{\bar{B}}, \mathrm{C}_{n}$ | $\bar{Q}_{i}$ | 1 |

Table 3

## JEFINITION OF TERMS

## SUBSCRIPT TERMS:

1 HIGH, applying to a HIGH logic level or when used with $V_{C C}$ to ndicate high $\mathrm{V}_{\mathrm{CC}}$ value.
1 Input.
L. LOW, applying to LOW logic level or when used with $V_{C C}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
O Output.

## FUNCTIONAL TERMS:

$\overline{\mathrm{A}}_{\mathrm{i}} \quad$ Active LOW Data A inputs $\mathrm{i}=0,1,2,3$.
$\bar{B}_{i}$ Active LOW Data B inputs $i=0,1,2,3$.
$C_{n}$ Active HIGH Carry In to nth ALU bit.
$\mathrm{C}_{\mathrm{n}+4}$ Active HIGH Carry Out of $\mathrm{n}+4$ th ALU bit.
E Active HIGH output latch enable. The result of an operation is stored when the Enable goes from a HIGH Logic level to a LOW Logic level.
$\overline{\mathbf{Q}}_{\mathbf{i}}$ Active LOW Data Outputs of ALU latch $\mathrm{i}=0,1,2,3$.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
$\overline{\mathbf{G}}$ Active LOW carry generate output for use in multi-level lookahead schemes.
M Mode input controls whether arithmetic or logic operation.
$\overline{\mathbf{P}}$ Active LOW carry propagate output for use in multi-level lookahead schemes.
$\mathbf{S}_{\mathbf{i}}$ Control inputs determine the arithmetic or logic function obeyed $\mathrm{i}=0,1,2$, 3 .
Unit Load One $T^{2} L$ gate input load. In the HIGH state it is equal to $\mathbf{I}_{\mathrm{IH}^{\prime}}$ and in the LOW state it is equal to $\mathbf{I}_{\mathrm{IL}}$.

## OPERATIONAL TERMS:

$I_{\mathrm{LL}}$ Forward input load current.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{\mathrm{IH}}$ Reverse input load current.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current
$\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$V_{\text {ol }}$ Maximum logic LOW output voltage with output LOW current
$I_{\text {OL }}$ into output.
\(\left.$$
\begin{array}{llll}\hline & \text { MSI INTERFACING RULES } \\
\begin{array}{l}\text { Interfacing } \\
\text { Digital Family }\end{array}
$$ \& <br>
\hline Advanced Micro Devices 54/7400 Series \& \begin{array}{c}Equivalent <br>
Input Unit Load <br>

HIGH\end{array} \& LOW\end{array}\right]\)| Advanced Micro Devices 9300/2500 Series | 1 | 1 |
| :--- | :--- | :--- |
| FSC Series 9300 | 1 | 1 |
| TI Series 54/7400 | 1 | 1 |
| Signetics Series 8200 | 2 | 2 |
| National Series DM 75/85 | 1 | 1 |
| DTL Series 930 | 12 | 1 |

Table 4

## USER NOTES

1. Arithmetic operations are performed on a word basis.
2. Logic operations are performed on a bit basis.
3. Arithmetic in 1's complement requires an end around' carry.
4. Subtraction in 2's complement arithmetic requires a carry in ( $\mathrm{C}_{n}=$ HIGH) active LOW case, $\left(\overline{\mathrm{C}}_{\mathrm{n}}=\right.$ LOW $)$ active HIGH case.
5. In the active HIGH case the B field can be complemented, and in the active LOW case the A field can be complemented. The operation table is changed by complementing the appropriate variable for each operation.

OPERATION TABLE

| Control Inputs |  |  |  | Active LOW Inputs and Outputs |  | Active HIGH Inputs and Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Arithmetic ( $M=L, C_{n}=L$ ) | Logic ( $M=H$ ) | Arithmetic ( $M=L, \bar{C}_{n}=\mathbf{H}$ ) | Logic ( $M=H$ ) |
| L | L | L |  | A minus 1 | $\overline{\mathrm{A}}$ | A | $\bar{A}$ |
| H | L | L | L | $A B$ minus 1 | $\overline{A B}$ | $A+B$ | $\overline{A+B}$ |
| L | H | L | L | $A \bar{B}$ minus 1 | $\bar{A}+B$ | A $+\bar{B}$ | $\bar{A} B$ |
| H | H | L | L | minus 1 (2's comp.) | Logic ' 1 ' | minus 1 (2's comp.) | Logic ' 0 ' |
| L | L | H | L | A plus $[A+\bar{B}]$ | $\overline{A+B}$ | A plus $A \bar{B}$ | $\overline{A B}$ |
| H | L | H |  | $A B$ plus $[A+\bar{B}]$ | $\bar{B}$ | $A \bar{B}$ plus $[A+B]$ | $\overline{\mathrm{B}}$ |
| L | H | H | L | A minus B minus 1 | $\overline{\mathrm{A} \oplus \mathrm{B}}$ | A minus B minus 1 | $A \oplus B$ |
| H | H | H |  | $A+\bar{B}$ | $A+\bar{B}$ | $A \bar{B}$ minus 1 | $\bar{A} \bar{B}$ |
| L | L | L |  | A plus [ $A+B$ ] | $\overline{\mathrm{A}} \mathrm{B}$ | $A$ plus AB | $\overline{\mathrm{A}}+\mathrm{B}$ |
| H | L | L |  | A plus B | $A \oplus B$ | A plus B | $\bar{A} \oplus \bar{B}$ |
|  | H | L |  | $A \bar{B}$ plus $[A+B]$ | B | $A B$ plus $[A+\bar{B}]$ | B |
| H | H | L |  | $A+B$ | A+B | $A B$ minus 1 | $A B$ |
| L | L | H |  | A plus $\mathrm{A}(2 \times \mathrm{A})$ | Logic '0' | A plus $A(2 \times A)$ | Logic ' 1 ' |
| H | L | H | H | A plus AB | $A \bar{B}$ | A plus $[A+B]$ | $A+\bar{B}$ |
| L | H | H |  | A plus $A \bar{B}$ | AB | A plus $[\mathrm{A}+\overline{\mathrm{B}}]$ | $A+B$ |
|  | H | H |  | A | A | A minus 1 | A |

L = LOW Voltage Level
$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
Table 6


## Am2506 SET-UP and RELEASE TIMES

To determine the timing requirements for the enable input of the Am2506, it is helpful to consider the device as consisting of two parts, an ALU followed by a latch on the outputs. See the Figure. (In fact, the latch is an integral part of the ALU and does not contribute delay between the Am2506 inputs and outputs. The latch in the model therefore has a propagation delay of zero.) The delay between input changes on the ALU and steady data on the inputs of the latch is defined by the tpd's of the Am2506. In the model, a signal change on an ALU input will cause the data at the latch input to change sometime between $t_{p d}$ min and $t_{\text {pd }}$ max for that path in the Am2506 switching specification. The set-up and release times for the enable input may be defined in the ordinary manner; they are the maximum and minimum set-up times for the data inputs relative to the end of the enable pulse. To guarantee storing data, the data must be present at the latch input for at least $t_{s}$ max before the end of the enable. To guarantee not storing data, the latch inputs must not change until after $t_{s}$ min before the end of the enable. The maximum and minimum set-up times for the Am2506 are defined in this fashion for the latch in the model shown.
The timing requirements for the Am2506 can then be stated as follows: To guarantee storing data, the time between the application of steady data to the Am2506 inputs and the end of the latch enable must be at least $t_{p d}$ max plus $t_{s}$ max. To guarantee not storing data, the delay between a change on the Am2506 inputs and the end of the latch enable must be less than $t_{p d}$ min plus $t_{s}$ min. Since the set-up times are negative, the algebraic addition allows the latch enable to end before the data actually appears at the Am2506 output.


## Am2506 APPLICATION

## 16-WORD 4-BIT ARITHMETIC REGISTER SLICE



FUNCTION TABLE

|  | S, | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | Arithmetic ( $M=L, \bar{C}_{n}=H$ ) | Logic ( $M=\mathrm{H}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | A | $\overline{\mathrm{A}}$ |
| H | L | L | L | $\mathrm{A}+\overline{\mathrm{B}}$ | $\bar{A} B$ |
| L | H | L | L | $A+B$ | $\bar{A} \bar{B}$ |
| H | H | L | L | minus 1 (2's comp.) | Logic ' 0 ' |
| L | L | H | L | A plus AB | AB |
| H | L | H | L | $A B$ plus $[A+\bar{B}]$ | B |
| L | H | H | L | A plus B | $\overline{\mathrm{A} \oplus \mathrm{B}}$ |
| H | H | H | L | AB minus 1 | AB |
| L | L | L | H | A plus $A \bar{B}$ | $\overline{\mathrm{A}}+\overline{\mathrm{B}}$ |
| H | L | L | H | A minus B minus 1 | $A \oplus B$ |
| L | H | L | H | $A \bar{B}$ plus $[A+B]$ | $\bar{B}$ |
| H | H | L | H | $A \bar{B}$ minus 1 | $A \bar{B}$ |
| L | L | H | H | A plus $\mathrm{A}(2 \times \mathrm{A})$ | Logic '1' |
| H | L | H | H | A plus $[\mathrm{A}+\overline{\mathrm{B}}$ ] | A + B |
| L | H | H | H | A plus [ $A+B$ ] | $\mathrm{A}+\overline{\mathrm{B}}$ |
| H | H | H | H | A minus 1 | A |

L = Low Voltage Level
$H=H i g h$ Voltage Level

## PHYSICAL DIMENSIONS

Dual-In-Line

Hermetic


Molded


Flat Package


Metalization and Pad Layout
$90 \times 108$ Mils



ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

## Am25L06

## Low-Power Four-Bit Arithmetic Logic Unit/ Function Generator with Output Latch

## stinctive Characteristics

125 mw typical power dissipation.
Includes four-bit latch on outputs.
Typical add time for 4 bits of only 47 ns .

- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Provides all 16 possible logic operations of two variables typically in 42 ns .


## FUNCTIONAL DESCRIPTION

The Am25LO6 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU) Digital Function Generator with Output Latch. When the mode control (M) is held LOW the circuit performs under control of four function select lines 16 arithmetic operations, the most important being add and subtract, on two 4-bit parallel binary words. When the mode control is held HIGH the circuit performs, under control of the four function select lines sixteen logic operations on an individual bit basis between the two four-bit parallel words.
If the latch enable $E$ is held HIGH the result of an operation appears at the outputs $\bar{Q}_{0}$ to $\bar{Q}_{3}$ and is stored in the latch when $E$ goes LOW.
An internal fult look-ahead carry scheme is used for high-speed arithmetic operations and provision made for further look-ahead by providing
carry propagate $(\overline{\mathrm{P}}$ ) and carry generate ( $\overline{\mathrm{G}}$ ) outputs. These carry signals carry propagate $(P)$ and carry generate (G) outputs. These carry signals form long word length high-speed parallel arithmetic logic units. Addition time for sixteen-bit words with four Am25L06 ALU's and one Am54/74182 look-ahead generator is only 34 ns .
For systems where ultra high-speed is not required, the carry output signal $\left(C_{n+4}\right)$ can be used to provide ripple-block arithmetic operations. The ALU can be used with either active HIGH or active LOW inputs and can also be expanded with the Am54/74182 look-ahead carry generator in either mode by reinterpreting the carry signals.

| LOADING RULES <br> In Unit Loads (Notes) <br> TTL LOADS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 93L LOADS |  |  |  |
| Input Load Factor | HIGH | LOW | HIGH | LOW |
| M, E | 0.5 | 0.25 | 1.0 | 1.0 |
| all $\overline{\mathrm{A}}$, all $\overline{\mathrm{B}}$ | 1.5 | 0.75 | 3.0 | 3.0 |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$ | 2.0 | 1.0 | 4.0 | 4.0 |
| C | 2.5 | 1.25 | 5.0 | 5.0 |
| Output Drive | HIGH | LOW | HIGH | LOW |
| $\overline{\mathrm{F}}_{0}, \overline{\mathrm{~F}}_{1}, \overline{\mathrm{~F}}_{2}, \overline{\mathrm{~F}}_{3}, \overline{\mathrm{G}}, \overline{\mathrm{P}}, \mathrm{C}_{\mathrm{n}+4}$ | 10 | 3 | 20 | 12 |
|  |  |  |  |  |

NOTES:

1) A TTL unit load is specified as 0.4 V at $\mathbf{- 1 . 6} \mathrm{mA}$ LOW, 2.4 V at $40 \mu \mathrm{~A}$
2) A 931

A 93L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$
Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .

## LOGIC SYMBOLS

LOGIC DIAGRAM


Am25L06 ORDERING INFORMATION

|  |  | Temperature |
| :---: | :---: | :---: |

NOTE: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Blas | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathbf{m a x}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current (Note 1) | -30 mA to +5.0 mA |

Note 1. Maximum current defined by $D C$ input voltage.

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am25L0659X - $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad V_{C C}=4.75 \mathrm{~V}$ to 5.25 V
Am25L0651X $-\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $V_{0}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathbf{I}_{1 / 2} \\ & \text { (Note 2) } \\ & \hline \end{aligned}$ | 93L Unit Load Input Low Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $I_{\text {H }}$ (Note 2) | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$., $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{5 c}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -4.5 | -10 | -15 | mA |
| $\mathrm{l}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | 25 | 40 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtalned by multiplying unit load current by the 93 L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\wedge}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$

| Parameter | From (Input) | To (Output) | Test Conditions | Min | Typ | Max | Unite |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd }+}$ | $\mathrm{C}_{n}$ | $C_{n+4}$ |  | 12 | 36 | 54 | ns |
| $\mathrm{t}_{\text {pd- }}$ |  |  |  | 12 | 23 | 35 |  |
| $\mathrm{t}_{\text {pd+ }}$ | $\mathrm{C}_{n}$ | $\overline{\mathbf{Q}}_{i}$ | $\mathrm{M}=0 \mathrm{~V}, \mathrm{E}=4.5 \mathrm{~V}$ <br> (SUM or DIFF mode) | 12 | 31 | 47 | ns |
| $t_{\text {pd- }}$ |  |  |  | 12 | 24 | 36 |  |
| $t_{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{G}}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 12 | 31 | 47 | ns |
| $\mathrm{t}_{\text {pd- }}$ |  |  |  | 12 | 23 | 50 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathrm{G}}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=0 \mathrm{~V}, \\ S_{1}=S_{2}=4.5 \mathrm{~V} \text { (DIFF mode) } \end{gathered}$ | 12 | 35 | 53 | ns |
| $t_{\text {pd- }}$ |  |  |  | 12 | 26 | 54 |  |
| $t_{\text {pd }}+$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{P}}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=4.5 \mathrm{~V} \\ S_{1}=S_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 12 | 35 | 53 | ns |
| $t_{\text {pd }}$ |  |  |  | 12 | 26 | 39 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\overline{\mathbf{A}}_{i}$ or $\overline{\mathbf{B}}_{\mathrm{i}}$ | $\overline{\text { ¢ }}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=0 \mathrm{~V}, \\ S_{1}=S_{2}=4.5 \vee(\text { DIFF mode }) \end{gathered}$ | 12 | 37 | 56 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ |  |  |  | 12 | 34 | 51 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{Q}}_{\mathbf{i}+1}$ | $\begin{gathered} \mathrm{M}=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}, \mathrm{E}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V}(\mathrm{SUM} \text { mode) } \end{gathered}$ | 12 | 48 | 72 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ - |  |  |  | 12 | 47 | 71 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{Q}}_{\text {i }}{ }^{\text {l }}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \mathrm{E}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V} \text { (DIFF mode) } \end{gathered}$ | 12 | 53 | 80 | ns |
| $t_{\text {pd_ }}$ |  |  |  | 12 | 52 | 79 |  |
| $t_{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{Q}}{ }_{i}$ | $\mathrm{M}=4.5 \mathrm{~V}$ (LOGIC mode), $\mathrm{E}=4.5 \mathrm{~V}$ | 12 | 38 | 57 | ns |
| $t_{\text {pd- }}$ |  |  |  | 12 | 46 | 69 |  |
| ${ }^{\text {p }}$ d + | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $C_{n+4}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=4.5 \mathrm{~V} \\ S_{1}=S_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 20 | 40 | 60 | ns |
| $t_{\text {pd- }}$ |  |  |  | 20 | 44 | 66 |  |
| $\mathrm{t}_{\text {pd }+}$ | $\overline{\mathbf{A}}_{i}$ or $\overline{\mathbf{B}}_{\mathrm{i}}$ | $C_{n+4}$ | $M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}$, $S_{1}=S_{2}=4.5 \mathrm{~V}$ (DIFF mode) | 20 | 44 | 70 | ns |
| $t_{\text {pd- }}$ |  |  |  | 20 | 49 | 74 |  |
| $\mathrm{t}_{\text {pd }+}$ | Enable LOW to HIGH | $\bar{Q}_{i}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=4.5 \mathrm{~V} \\ S_{1}=S_{2}=0 V \text { (SUM mode) } \end{gathered}$ | 20 | 53 | 80 | ns |
| $\mathrm{t}_{\text {pd- }}$ |  |  |  | 20 | 50 | 75 |  |
| $t_{\text {pw }}$ (E) | Minimum Enable HIGH Time |  | $\begin{gathered} \mathrm{M}=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 5 | 14 | 21 | ns |
| $t_{s}(E)$ | Set Up Time, Q Outputs to enable HIGH to LOW |  | See Am2506 data sheet for explanation | -18 |  | -8 | ns |

OPERATION TABLE

|  | Control Inputs |  |  |  | Active Low Inputs and Outputs |  | Active HIGH Inputs and Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{S}_{1}$ |  |  | Arithmetic ( $M=L, C_{n}=L$ ) | Logic ( $M=H$ ) | Arithmelic ( $M=L, \bar{C}_{n}=H$ ) | Losic ( $\mathrm{M}=\mathrm{H}$ ) |
|  | L | L | L | L | A minus 1 | $\overline{\text { A }}$ | A | $\overline{\mathrm{A}}$ |
|  | H | L | L |  | AB minus 1 | $\overline{A B}$ | $A+B$ | $\overline{\overline{A+B}}$ |
|  | $L$ | H | L | L | $A \bar{B}$ minus 1 | $\bar{A}+B$ | $A+\bar{B}$ | $\bar{A} B$ |
|  | H | H | L | L | minus 1 (2's comp.) | Logic ' 1 ' | minus 1 (2's comp.) | Logic '0' |
|  | L | L | H | L | A plus $[\mathrm{A}+\overline{\mathrm{B}}]$ | $\overline{A+B}$ | A plus $A \bar{B}$ | $\overline{A B}$ |
|  | H | L | H | 1 | $A B$ plus $[A+B]$ | $\bar{B}$ | $A \bar{B}$ plus $(A+B]$ | $\bar{B}$ |
|  | L | H | H | L | A minus B minus 1 | $\overline{\mathrm{A} \oplus \mathrm{B}}$ | A minus B minus 1 | $A \oplus B$ |
|  | H | H | H | L | $\mathrm{A}+\overline{\mathrm{B}}$ | $A+\bar{B}$ | $A \bar{B}$ minus 1 | A $\bar{B}$ |
|  | L | L | L |  | A plus [ $A+B$ ] | $\overline{\mathrm{A}} \mathrm{B}$ | $A$ plus AB | $\overline{\bar{A}}+\mathrm{B}$ |
|  | H | L | L |  | A plus B | $A \oplus B$ | A plus B | $\bar{A} \oplus \bar{B}$ |
|  | L | H | L |  | $A \bar{B}$ plus [ $A+B]$ | B | AB plus [ $A+\bar{B}]$ | B |
|  | H | H | L |  | $A+B$ | A+B | $A B$ minus 1 | AB |
|  | L | L | H |  | A plus $A(2 \times A)$ | Logic ' 0 ' | A plus A ( $2 \times \mathrm{A}$ ) | Logic ' 1 ' |
|  | H | L | H |  | $A$ plus $A B$ | $A \bar{B}$ | $A$ plus $[A+B]$ | $A+\bar{B}$ |
|  | L | H | H | H | A plus $\bar{A} \bar{B}$ | AB | A plus [ $\mathrm{A}+\overline{\mathrm{B}}$ ] | A+B |
| 2.26 | H | H | H |  | A | A | A minus 1 | A |



ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am8284/8285 <br> Binary Hexadecimal/BCD Decade Synchronous Up-Down Counters 

Jescription: The Am8284 Binary Hexadecimal and the łm8285 BCD Decade Synchronous Up/Down Counters are functionally, electrically, and pin-for-pin an equivaent to the Signetics 8284 and 8285. They are available $n$ the hermetic dual-in-line package.

Distinctive Characteristics: $100 \%$ reliability assurance testing including high temperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL STD 883.
Mixing privileges for obtaining price discounts. Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.

## FUNCTIONAL DESCRIPTION

The Am8284 and Am8285 Up/Down Counters consist of four " $T$ " (trigger) flip flops driven synchronously by a buffered clock pulse (CP) input. The flip flop outputs $Q_{1}, Q_{2}, Q_{3}, Q_{4}$ and $\bar{Q}_{4}$ are available.

The outputs change states synchronously on the falling edge of the CP input. Count direction is controlled by a single Up/Down (U/D) input. Count Enable (CE) input, when LOW, inhibits the count mode. Carry In (CI) input, when LOW, inhibits the count mode and forces the Carry Out (CO) output to a LOW state.

The Am8284 output is in the 8-4-2-1 weighted binary code of 0 through 15. The Am8285 output is in the 8-4-2-1 BCD code of 0 through 9. A HIGH terminal count output, Carry Out (CO), is available when the following conditions are satisfied:

$$
\begin{aligned}
& \mathrm{CO}_{8284}=(\mathrm{Cl}) \cdot\left(\mathrm{Q}_{1} \mathrm{Q}_{2} \mathrm{Q}_{3} \mathrm{Q}_{4} U P+\overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{Q}}_{3} \overline{\mathrm{Q}}_{4} \overline{\mathrm{UP}}\right) \\
& \mathrm{CO}_{8285}=(\mathrm{Cl}) \cdot\left(\mathrm{Q}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{Q}}_{3} \mathrm{Q}_{4} U P+\bar{Q}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{Q}}_{3} \overline{\mathrm{Q}}_{4} \overline{U P}\right)
\end{aligned}
$$

The Set Input LOW sets the Am8284 and Am8285 asynchronously to their respective maximum counts of fifteen (15) and nine (9). Reset Input LOW sets both counters asynchronously to minimum count zero (0). Truth Table 1 describes the asynchronous and synchronous operating modes for both counters.


ORDERING INFORMATION


Note 10: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

CONNECTION DIAGRAM Top View

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage and Junction Temperature | $-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+15^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +6.0 V |
| Output Current, Into Outputs | 100 mA |
| DC Input Current (Note 1) | $\pm 30 \mathrm{~mA}$ |

## ELECTRICAL CHARACTERISTICS DC Characteristics (Notes 2, 3, 4)

N8284/N8285 $T_{\wedge}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| DC Characteristics (Notes 2, 3, 4) |  |  | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | +25 ${ }^{\circ} \mathrm{C}$ |  | $+75^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Part No. | Test Conditions | Min Max | Min Max | Min | Typ Max | Min Max | Min Max | Units |
| $\mathbf{V}_{\mathrm{OH}}$ ("1") <br> Output HIGH <br> Voltage | All | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=20 \mathrm{xI}_{\mathrm{R}}=-0.5 \mathrm{~mA}$ |  |  | 2.8 |  |  |  |  |
|  | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCL}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=20 \mathrm{xI}_{\mathrm{R}}=-0.5 \mathrm{~mA}$ <br> (Refer to Notes 6 and 9) | 2.6 |  |  | 3.0 |  | 2.6 | Volts |
|  | $\begin{aligned} & \text { N8284 } \\ & \text { N8285 } \end{aligned}$ |  |  | 2.6 |  | 3.0 | 2.6 |  |  |
| $\mathbf{V}_{\text {oL (" }}$ (") <br> Output LOW <br> Voltage | All | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=6 \times \mathrm{I}_{\mathrm{F}}=9.6 \mathrm{~mA}$ |  |  |  | 0.4 |  |  | Volts |
|  | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCL}}=4.75 \mathrm{v}, \mathrm{I}_{\mathrm{OL}}=6 \times \mathrm{I}_{\mathrm{F}}=9.6 \mathrm{~mA} \\ & \text { (Refer to Note } \end{aligned}$ | 0.4 |  |  | 0.2 |  | 0.4 |  |
|  | $\begin{aligned} & \hline \text { N8284 } \\ & \text { N8285 } \end{aligned}$ |  |  | 0.4 |  | 0.2 | 0.4 |  |  |
| $\mathbf{v}_{1 H}(\text { " } 1 \text { ") }$ <br> Input HIGH Voltage | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCL}}=4.75 \mathrm{~V}$ | 2.0 |  | 2.0 |  |  | 2.0 | Volts |
|  | $\begin{aligned} & \hline \text { N8284 } \\ & \text { N8285 } \end{aligned}$ |  |  | 2.0 | 2.0 |  | 2.0 |  |  |
| $\mathbf{v}_{\mathbf{I I}}\left({ }^{\prime} 0\right. \text { ") }$ <br> Input LOW <br> Voltage | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCL}}=4.75 \mathrm{~V}$ | 0.8 |  |  | 0.8 |  | 0.8 | Volts |
|  | $\begin{aligned} & \text { N8284 } \\ & \text { N8285 } \end{aligned}$ |  |  | 0.8 |  | 0.8 |  | 0.8 |  |
| $\mathrm{I}_{\mathrm{F}}$ ("0") <br> Input Load Current (CE,CP,U/D) | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0.4 \mathrm{~V}$ | -1.6 |  |  | -1.6 |  | -1.6 | mA |
|  | $\begin{aligned} & \hline \text { N8284 } \\ & \text { N8285 } \end{aligned}$ |  |  | -1.6 |  | -1.6 | -1.6 |  |  |
| $\mathbf{I f}_{\mathrm{f}}$ ("0") Input Load Current (CI) | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{1}=0.4 \mathrm{~V}$ | -3.2 |  |  | -3.2 |  | -3.2 | mA |
|  | $\begin{aligned} & \text { N8284 } \\ & \text { N8285 } \end{aligned}$ |  |  | -3.2 |  |  | -3.2 |  |  |
| $\mathrm{I}_{\mathrm{F}}$ ("0") Input Load Current (SET, RESET) | $\begin{aligned} & \hline \text { S8284 } \\ & \mathrm{S} 8285 \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0.4 \mathrm{~V}$ | -6.4 |  |  | -6.4 |  | -6.4 | mA |
|  | $\begin{aligned} & \text { N8284 } \\ & \text { N8285 } \end{aligned}$ |  |  | -6.4 |  |  | -6.4 |  |  |
| $\mathrm{I}_{\mathrm{R}}\left({ }^{(" 1 ")}\right.$ <br> Reverse Input Current (CE,CP,U/D) | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=4.5 \mathrm{~V}$ | 25 |  |  | 25 |  | 25 | nA |
|  | $\begin{aligned} & \text { N8284 } \\ & \text { N8285 } \end{aligned}$ |  |  | 25 |  | 25 | 25 |  |  |
| $\mathrm{I}_{\mathrm{R}}\left({ }^{( } 1^{\prime \prime}\right)$ <br> Reverse Input Current (Cl) | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=4.5 \mathrm{~V}$ | 75 |  |  | 75 |  | 75 | nA |
|  | $\begin{aligned} & \text { N8284 } \\ & \text { N8285 } \end{aligned}$ |  |  | 75 |  | 75 | 75 |  |  |
| $\mathrm{I}_{\mathrm{R}}$ ("1") <br> Reverse Input Current (SET, RESET) | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=4.5 \mathrm{~V}$ | 125 |  |  | 125 |  | 125 | nA |
|  | $\begin{aligned} & \hline \text { N8284 } \\ & \text { N8285 } \end{aligned}$ |  |  | 125 |  | 125 |  | 125 |  |
| $\mathbf{L V}_{\text {IN }}$ <br> Input Latch Voltage | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \\ & \text { N8284 } \\ & \text { N8285 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{NN}}=10 \mathrm{~mA} \\ & \text { (Refer to Note 8) } \end{aligned}$ |  |  | 6.0 |  |  |  | Volts |
| $I_{s c}$ Output Short Circuit Current | $\begin{aligned} & \hline \text { S8284 } \\ & \text { S8285 } \\ & \text { N8284 } \\ & \text { N8285 } \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |  | -20 | -70 |  |  | mA |
| $P_{0}$ Power Dissipation | S8284 S8285 N8284 N8285 | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}$ |  |  |  | 270. 360 | $\sim$ |  | mW |

Note 1. Maximum current defined by DC Input Voltage.

[^1]6. Output sink current is supplied through a resistor to Vcc.
7. One DC fan-out is defined as 0.8 mA
8. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
9. To set $Q_{2}$ and $Q_{3} \mathrm{HIGH}$ on the 8285 , connect $Q_{4}$ to CE , momentarily ground SET, and count down. The counter will stop at BCD-7 (0111).

| Switching Characteristics | Test Conditions Min |  | $\begin{gathered} +25^{\circ} \mathrm{C} \\ \text { Typ } \end{gathered}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {Off }}$ (Clock to Out) <br> $t_{\mathrm{ON}}$ (Clock to Out) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \text { Refer to Figure } 1 \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| $t_{\text {OFF }}$ (Set/Reset to Out) <br> $t_{\text {ON }}$ (Set/Reset to Out) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \text { Refer to Figure } 2 \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| $\mathrm{t}_{\text {OfF }}$ (CI to CO ) <br> $\mathrm{t}_{\mathrm{ON}}$ ( Cl to CO ) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \text { Refer to Figure } 3 \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Count Frequency Clock Min "1" Interval | $\mathrm{V}_{\text {cC }}=5.0 \mathrm{~V}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~ns} \end{aligned}$ |
| Set-Up Time <br> CI, CE, U/D | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 15 | 25 | ns |
| CI, CE, U/D Release Time | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 0 |  | ns |
| Set/Reset Hold Time | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 20 |  | ns |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

F Forward, applying to LOW inputs.
H HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
I Input.
L LOW, applying to a LOW logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
0 Output.
R Reverse, applying to HIGH inputs.

## FUNCTIONAL TERMS:

Asynchronous Inputs Outputs (flip flops) change state on command from these inputs independent of the clock pulse.
CE Count Enable LOW inhibits the counter. Outputs $Q_{1}, Q_{2}, Q_{3}, Q_{4}$ and $Q_{4}$ remain unchanged.
CI Carry In LOW inhibits the counter and forces Carry Out (CO) to LOW. Outputs $Q_{1}, Q_{2}, Q_{3}, Q_{4}$ and $\bar{Q}_{4}$ remain unchanged.
CO Carry Out output is HIGH whenever Carry in (CI) is HIGH and the counter is either in the "Up" count mode and at maximum count ( 9 for 8285; 15 for 8284) or in the "Down" count mode and at minimum count of zero.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
Hold Time The minimum time required for the logic level to be present in order for the outputs to respond.
Input Unit Load In the HIGH state it is equal to $I_{R}$ and in the LOW state it is equal one half $\mathrm{I}_{\mathrm{F}}$.
Maximum Count The highest number the counter can attain (9 for 8285 and 15 for 8284).
Minimum Count The lowest number the counter can attaain (zero for both counters).
$\mathbf{Q}_{1}, \mathbf{Q}_{2}, \mathbf{Q}_{3}, \mathbf{Q}_{4}$ Outputs The four TRUE outputs.
$\overline{\mathbf{O}}_{4}$ Output The FALSE output of the most significant bit.
Reset Input A LOW on this input causes the counter to reset asynchronously to zero. Simultaneous Set and Reset LOW is an undefined condition.
Rd Asynchronous direct Reset Input. A LOW on this input causes output Q to go LOW.
Sd Asynchronous direct Set Input. A LOW on this input causes output $Q$ to go HIGH.
Synchronous Counter All outputs (flip flops) change state on command from the clock.
T (trigger) Flop Flop The flip flop output changes state on the clock pulse when the $T$ input is HIGH. The output remains unchanged when the $T$ input is LOW.
Set Input A low on this input causes the counter to preset asynchronously to maximum count ( 9 for 8285 and 15 for 8284). Simultaneous Set and Reset LOW is an undefined condition.
U/D (Up/Down) Input This input controls the count direction. A HIGH for up count and a LOW for down count.

## OPERATIONAL TERMS:

$I_{f}$ ("0') Forward input load current for unit input load.
Input Latch Voltage The breakdown voltage of an input with other inputs of the same input transistor grounded.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathbf{I}_{\mathrm{OL}}$ Output LOW current forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$\mathrm{I}_{\mathrm{R}}$ (" 1 ") Reverse input load current with $\mathrm{V}_{\mathrm{R}}$ applied to input.
Negative Current Current flowing out of the device.
Output Short Circuit Current The amount of current a HIGH output can source when shorted to ground.
Positive Current Current flowing into the device.
Power Dissipation The product of the worst case supply current and the maximum supply voltage.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage.
$\mathbf{v}_{\mathrm{OH}}$ ("1") Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$V_{\text {OL }}(" 0$ ") Maximum logic LOW output voltage with output LOW current IoL into output.
$\mathbf{V}_{\mathrm{F}}$ Forward LOW input voltage, for forward input current ( $\mathbf{I}_{\mathrm{F}}$ ) test.
$\mathbf{V}_{\mathrm{R}}$ Input reverse HIGH voltage applied for input leakage current ( $I_{R}$ ) test.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level)
Clock Min " 1 " Interval The minimum clock pulse width required for proper counter operation.
Count Frequency The maximum clock input frequency allowed for proper counter operation.
Release Time The maximum time allowed for the logic level to be present at the input prior to the clock transition from HIGH to LOW in order for the counter not to respond.
Set Up Time Minimum time required for the logic level to be present at the input prior to the clock transition from HIGH to LOW in order for the counter to respond.
$t_{\text {Off }}$ (Clock to Out) The propagation delay from the clock signal HIGH-LOW transition to an output LOW-HIGH transition.
$t_{\mathrm{ON}}$ (Clock to Out) The propagation delay from the clock signal HIGH-LOW transition to an output HIGH-LOW transition.
$t_{\text {OFF }}$ (Set/Reset to Out) The propagation delay from the Set or Reset signal HIGH-LOW transition to the output signal LOW-HIGH transition.
$t_{\text {ON }}$ (Set/Reset to Out) The propagation delay from the Set or Reset signal HIGH-LOW transition to the output signal HIGH-LOW transition.
$t_{\text {OFf }}$ (Cl to $\mathbf{C O}$ ) The propagation delay from the Carry In signal LOW-HIGH transition to the Carry Out signal transition.
$t_{\text {ON }}$ (CI to CO) The propagation delay from the Carry in signal HIGH-LOW transition to the Carry Out signal HIGH-LOW transition. 2-29

## switching time test circuits/waverorms

Clock Q Outputs Propagation Delay ( $\mathrm{t}_{\mathrm{ON}}$ and $\mathrm{t}_{\text {OFF }}$ )

$V_{\text {IN }}$ PULSE AMPLITUDE $=2.6 \mathrm{~V}$
PULSE WIDTH $=25 \mathrm{~ns}$ AT 1.5 V
FREQUENCY $=5 \mathrm{MHz}$

Figure 1

Set/Reset Mode ( $t_{\text {ON }}$ and $t_{\text {OFF }}$ )


Figure 2

## Carry In/Carry Out ( $\mathrm{t}_{\mathrm{ON}}$ and $\mathrm{t}_{\mathrm{OFF}}$ )


CARRY IN
CARRY OUT
CARRY IN PULSE
PULSE AMPLITUOE $=2.6 \mathrm{~V}$
PULSE WIDTH $(0)=50 \mathrm{~ns}$
FREOUENCY $=10 \mathrm{MHz}$
$\mathrm{T}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=5 \mathrm{nS}$ AT $10 \%$ TO $90 \%$ POINTS


## PHYSICAL DIMENSIONS

Dual-In-Line
Dual-In-Line Molded


Metallization and Pad Layout
$85 \times 107$ Mils



# Am9300 <br> Four-Bit Shift Register 

## Distinctive Characteristics:

- $100 \%$ reliability assurance testing including high temperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL-STD-883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


## FUNCTIONAL DESCRIPTION

The Am9300 Four-Bit Shift Register can be operated in serial or parallel shifting modes. Synchronous shift occurs after the LOW to HIGH transition of the clock pulse (CP) input.

An asynchronous Master Reset (MR) input allows the setting of the four TRUE outputs to LOW, independent of the state of the other inputs.

The Parallel Enable (PE) input selects the operating mode:
Serial Shifting (Parallel Enable-HIGH)
Data is entered to the register first bit location, $Q_{0}$, via the $J$ and $\overline{\mathrm{K}}$ inputs synchronous with the Clock Pulse (CP). Data is shifted on consecutive clock pulses to $Q_{1}$, to $Q_{2}$, to $Q_{3}$, and out of the register via $Q_{3}$. J and $\bar{K}$ inputs can be operated separately or together as shown in Truth Tables I and II. There are no restrictions of the J or $\bar{K}$ inputs for logic operation ("ones trapping" not possible).
Parallel Shifting (Parallel Enable-LOW)
The register is operated as four synchonous clocked D-type flip-flops as described in Truth Table III. The four D flip-flop inputs are $P_{0}, P_{1}, P_{2}$ and $P_{3}$ and the corresponding four TRUE outputs are $Q_{0}, Q_{1}, Q_{2}$ and $Q_{3}$. The FALSE output $\bar{Q}_{3}$ of bit four is also provided. Data is entered synchronous with the clock pulse.


Am9300 ORDERING INFORMATION

| Package | Temperature <br> Range | Order <br> Type |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | U6M9300 |

## CONNECTION DIAGRAM

## Top View



NOTE: PIN 1 is marked for orientation.

MAXIMUM RATINGS
(Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | -30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am930051X $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{cc}}=4.50 \mathrm{~V}$ to 5.50 V

| Parameter | Description | Test Conditions |  | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.48 \mathrm{~mA} Q_{0-3} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{HH}} \text { or } \mathrm{V}_{\mathrm{IL}} \mathrm{I}_{\mathrm{OH}}=-0.64 \overline{\mathrm{Q}}_{3} \end{aligned}$ |  | 2.4 | 3.6 |  | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{12}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\begin{aligned} & \mathrm{I}_{\text {IL }} \\ & \text { (Note 2) } \\ & \hline \end{aligned}$ | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $I_{I H}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  |  | 4.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{iN}}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $I_{\text {sc }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -20 |  | -80 | mA |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | Am930051X |  | 60 | 86 | mA |
|  |  |  | Am930059X |  | 60 | 85 | mA |

Notes: 1) Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(T_{\wedge}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay (Clock to Q HIGH) | $\mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 10 | 20 | 35 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ | Turn On Delay (Clock to $\mathrm{Q}_{0-2}$ LOW) |  | 10 | 20 | 35 | ns |
|  | Turn On Delay (Clock to $\mathrm{Q}_{3}$ LOW) |  | 12 | 25 | 45 | ns |
| $\mathbf{C P}_{\text {pw }}$ | Min. Clock Pulse Width | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 15 | 35 | ns |
| $\mathrm{t}_{3}$ "H" | HIGH Data Set-up Time (J, $\bar{K}$, or P) |  | 0 | 17 | 35 | ns |
| $\mathrm{t}_{5}$.L" | LOW Data Set-up Time (J, $\overline{\mathrm{K}}$, or P) |  | 0 | 17 | 35 | ns |
| $t_{s}$ ( $\overline{\text { PE }}$ ) | Set-up Time for $\overline{\bar{E} E}$ |  | 10 | 26 | 45 | ns |
| $t_{p d}$ ( $(\overline{M R})$ | Reset Time ( $\overline{\mathrm{MR}}$ to $\mathrm{Q}_{3}$ LOW) |  | 10 | 35 | 65 | ns |
| $\mathrm{t}_{\text {rec }}$ ( $\overline{\mathrm{MR}}$ ) | Recovery Time for $\overline{\mathrm{MR}}$ |  |  | 20 | 35 | ns |
| $\overline{\mathbf{M R}}_{\mathrm{pw}}$ | Min. Reset Pulse Width |  |  | 15 | 35 | ns |
| $\mathrm{i}_{\mathrm{s}}$ | Maximum Shift Right Frequency | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 15 | 25 |  | MHz |

Note: The "set-up time" is defined as the time required, relative to the clock, for a LOW to HIGH edge (tsH) or a HIGH to LOW edge (tsL) to propagate through internal delays. Logic transitions occurring before ts max are guaranteed to be detected; those occurring after ts min. are guaranteed not to be detected. Transitions between ts max and ts min. may or may not be detected. The minimum set up time for a LOW is sometimes called the "release time" for a HIGH.

## IEFINITION OF TERMS

## UBSCRIPT TERMS:

HIGH, applying to a HIGH logic level or when used with $V_{C C}$ I indicate high $\mathrm{V}_{\mathrm{CC}}$ value.

Input.
LOW, applying to LOW logic level or when used with $V_{C C}$ to dicate low $\mathrm{V}_{\mathrm{CC}}$ value.

Output.

## UNCTIONAL TERMS:

D Input Asynchronous direct clear input.
Input The logic input for the D-type flip-flop.
-Type Flip Flop A delay memory element having a single input nd an output equal to the input one bit-time earlier.
an-Out The logic HIGH or LOW output drive capability in terms I Input Unit Loads.
put Unit Load One $T^{2} L$ gate input load. In the HIGH state it is qual to $I_{R}$ and in the LOW state it is equal to $I_{F}$.
$\overline{\text { C Flip Flop Properties similar to an RS Flip Flop except that }}$ $=K=1$ is allowed. Refer to Truth Table I.
$\bar{K}$ Inputs The logic inputs for setting the $Q_{0}$ flip flop of the igister in the JK Mode. Refer to Tables I and II.
$\overline{\mathbf{R}}$ Input The master reset input.
E Input The input for selection of parallel or serial shifting of the sister. Parallel Enable (PE) LOW selects parallel shifting operation.
${ }_{\text {, }}, \mathbf{P}_{1}, \mathbf{P}_{\mathbf{2}}, \mathbf{P}_{\mathbf{3}}$ Inputs The inputs for data entry into the four synchrosus clocked D-Type Flip Flops. Refer to Table III.
${ }_{0}, \mathbf{Q}_{1}, \mathbf{Q}_{2}, \mathbf{Q}_{3}$ Outputs The four outputs of the 9300 register flip Jps.
$0\left(t_{n}\right)$ The output after the $n$ 'th clock pulse.
$0\left(t_{n+1}\right)$ The output after the $(n+1)$ clock pulse.
Output The inverter output of the $Q_{3}$ register flip flop.

## PERATIONAL TERMS:

Forward input load current, for unit input load.
H Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
L Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
, Reverse input load current with $\mathrm{V}_{\mathrm{OH}}$ applied to input.

Negative Current Current flowing out of the device.
ICc The power dissipated within the circuit with input and output terminals open.

Positive Current Current flowing into the device.
$\mathbf{V}_{I H}$ Minimum logic HIGH input voltage. Refer to figure 4.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage. Refer to figure 4.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level)
CP Clock Pin, pulsed. The subscript, if any, refers to pulse waveshape.
$\mathbf{C P}_{\mathrm{pw}}$ The minimum clock pulse width required for proper register operation.
$f_{s r}$ The shift right frequency of the register.
$\overline{\mathbf{M R}}_{\mathrm{pw}}$ The minimum pulse width for resetting the register flip-flops. $\mathbf{t}_{\text {pd- }}$ The propagation delay from the clock signal LOW-HIGH transition to an output signal HIGH-LOW transition.
$t_{\text {pd }}$ The propagation delay from the clock signal LOW-HIGH transition to an output signal LOW-HIGH transition.
$t_{\text {pd_ }}(\overline{M R})$ The propagation delay from the master reset signal HIGH-LOW transition to the TRUE output signal HIGH-LOW transition. Refer to Figure 2.
$t_{\text {rec }}(\overline{M R})$ Recovery time for MR defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order for the flip flop(s) to respond to the clock.
$t_{s}$ Set-up time defined as the time required for the logic level to be present at the data inputs prior to the clock transition from LOW to HIGH in order for the flip flop(s) to respond. Good data should be present at all times between $t_{s}$ max and $t_{s} \min$.
$t_{5}(\overline{\mathrm{PE}})$ Set-up time for the Parallel Enable is defined as the time required for the logic level to be present at the Parallel Enable ( $\overline{\mathrm{PE}}$ ) prior to the clock transition from LOW to HIGH in order for the flip flop(s) to respond.

## PERFORMANCE CURVES

## Input Characteristics

Input Current Versus Input Voltage

$\overline{P E}$

$\overline{M R}, J, \bar{K}, P_{0}, P_{1}, P_{2}, \& P_{3}$


## Output Characteristics

## Output Current Versus Output Voltage

$$
\left(\mathbf{Q}_{0}, \mathbf{Q}_{1}, \mathbf{Q}_{2}, \mathbf{Q}_{3}\right)
$$



High State


## Switching Characteristics




SWITCHING TIME WAVEFORMS


## TRUTH TABLES

Serial Shift (ParalleI Enable - HIGH)
K Input - Active LOW

| $J$ | $\bar{K}$ | $Q_{0}\left(t_{n+1}\right)$ |
| :--- | :--- | :--- |
| $L$ | $L$ | $L$ |
| $L$ | $H$ | $Q_{0}\left(t_{n}\right)$ no change |
| $H$ | $L$ | $Q_{0}\left(t_{n}\right)$ toggle |
| $H$ | $H$ | $H$ |

Table I

| $J \& \bar{K}$ <br> Connected | $Q_{0}\left(t_{n+1}\right)$ |
| :---: | :---: |
| $L$ | $L$ |
| $H$ | $H$ |

Table II

Parallel Shift (Parallel Enable - LOW)

| D-Input <br> $\left(P_{0}, P_{1}, P_{2}\right.$ or $\left.P_{3}\right)$ | Output $Q\left(t_{n+1}\right)$ <br> $\left(Q_{0}, Q_{1}, Q_{2}\right.$ or $\left.Q_{3}\right)$ |
| :---: | :---: |
| $L$ | $L$ |
| $H$ | $H$ |

Table III
Mode Selection

|  | $\overline{P E}$ | $P_{0}$ | $P_{1}$ | $P_{2}$ | $P_{3}$ | $J$ | $\bar{K}$ | $\overline{M R}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Shift | $H$ | $X$ | $X$ | $X$ | $X$ | Refer to <br> Table I \& II | H |  |
| Parallel Shift | L | Refer to Table III | $X$ | $X$ | $H$ |  |  |  |

$H=$ HIGH Voltage Level
$L=$ LOW Voltage Level
X = Don't Care

Am9300 LOADING RULES (in unit loads)
Output Drive (Note)

| Input/Output | Pin No.'s | Input <br> Unit Load | Output <br> HIGH | Output <br> LOW |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{MR}}$ | 1 | 1 | - | - |
| J | 2 | 1 | - | - |
| $\bar{K}$ | 3 | 1 | - | - |
| $\mathrm{P}_{0}$ | 4 | 1 | - | - |
| $\mathrm{P}_{1}$ | 5 | 1 | - | - |
| $\mathrm{P}_{2}$ | 6 | 1 | - | - |
| $\mathrm{P}_{3}$ | 7 | 1 | - | - |
| GND | 8 | - | - | - |
| $\overline{\mathrm{PE}}$ | 9 | 2.3 | - | - |
| CP | 10 | 2 | - | - |
| $\bar{Q}_{3}(\mathrm{~F})$ | 11 | - | 16 | 10 |
| $\mathrm{Q}_{3}$ | 12 | - | 12 | 10 |
| $\mathrm{Q}_{2}$ | 13 | - | 12 | 10 |
| $\mathrm{Q}_{1}$ | 14 | - | 12 | 10 |
| $\mathrm{Q}_{0}$ | 15 | - | 12 | 10 |
| $\mathrm{~V}_{\mathrm{CC}}$ | 16 | - | - | - |

Note: 10 loads are allowed on any output, but the total number of loads on all outputs must not exceed 30. A unit load is defined as $40 \mu \mathrm{~A}$ at 2.4 V and 1.6 mA at 0.4 V .

MSI INTERFACING RULES

| Interfacing <br> Digital Family | Equivalent <br> Input Unit Load <br> HIGH |
| :--- | :---: | :---: |
| LOW |  |

## INPUT/OUTPUT INTERFACE CONDITIONS



Figure 4


Pulse Generator Output

1. Switching Time ( $t_{\text {pd }+} \& t_{\text {pd- }}$ ) Tests Rise Time $<15 \mathrm{~ns}$ Fall Time $<15 \mathrm{~ns}$
Amplitude $\simeq 4 \mathrm{~V}$
Freq. $=2 \mathrm{MHz}$ with pulse width adjustment so that $V_{I N}$ has duty cycle of approx. $50 \%$.
2. Shift Right Frequency Test Rise Time $<15 \mathrm{~ns}$
Fall Time $<15 \mathrm{~ns}$
Amplitude $\simeq 4 \mathrm{~V}$
Freq. $=15 \mathrm{MHz}$ with pulse width adjustment so that $V_{\text {IN }}$ has duty cycle of approx. $50 \%$.

Figure 5

## PHYSICAL DIMENṠIONS Dual-In-Line

## Hermetic



Flat Package


Metallization and Pad Layout

$74 \times 96$ Mils


ADVANCED MICRO DEVICES INC. 901 Thompson Place Sunnyvale California 94086 (408) 732-2400

TWX: 910-339-9280 TELEX: 34-6306

# Am93L00 <br> Low-Power Four-Bit Shift Register 

## Distinctive Characteristics

- 75 mW typical power dissipation
- 10 MHz typical shift rate
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- Fully synchronous shifting and loading


## FUNCTIONAL DESCRIPTION

The Am93L00 is a four-bit universal register consisting of four D-type master-slave flip-flops. The flip-flops are all clocked by $\mathrm{C}_{p}$, accepting data into the masters when $\mathrm{C}_{p}$ is LOW and transferring data to the slaves when $\mathrm{C}_{\mathrm{p}}$ is HIGH.
The outputs of the four flip-flops are $Q_{0}, Q_{1}, Q_{2}$, and $Q_{3}$. $A$ complemented output of $Q_{3}$ is also provided. Data enters the flip-flops synchronously from either of two sources, depending on the state of the parallel enable ( $\overline{\mathrm{PE}}$ ). When PE is LOW, then each flip-flop accepts data from its corresponding $P$ input ( $P_{0}, P_{1}, P_{2}$, and $P_{3}$ ). When PE is HIGH, a right shift occurs, with the last three flip-flops accepting data from the flip-flops on their left and the first flip-flop accepting data via the $J$ and $\bar{K}$ inputs. The $J$ and $\bar{K}$ inputs may be tied together to form a single D input to the first stage. A synchronous master reset (MR) forces all flip-flops to the " 0 " state (outputs LOW) regardless of any other inputs.
The 93L00 may be used as a parallel to serial converter, a serial to parallel converter, a left/right shift register (by tying $Q_{n}$ to $P_{n-1}$ ), a four-bit counter, or as four $D$ flip-flops.

LOADING RULES
In Unit Loads (Notes)

| LOADING RULES <br> In Unit Loads (Notes) <br> TTL Loads |  |  |  |  | 93L Loads |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Loading | HIGH | LOW | HIGH | LOW |  |  |
| $\mathrm{J}, \overline{\mathrm{K}}, \mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}, \overline{\mathrm{MR}}$ | 0.5 | 0.25 | 1.0 | 1.0 |  |  |
| C | 1.0 | 0.5 | 2.0 | 2.0 |  |  |
| $\overline{\mathrm{C}}$ | 1.15 | 0.575 | 2.3 | 2.3 |  |  |
| Output Drive | HIGH | LOW | HIGH | LOW |  |  |
| All Outputs | 9 | 3 | 18 | 12 |  |  |

notes:

1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$
2) A 93 L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ High.
3) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .

## Am93L00 ORDERING INFORMATION



Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to ${ }^{\circ}+125^{\circ} \mathrm{C}$ temperature ranges.


| Am93LOO ORDERING INFORMATION | MAXIMUM RATINGS (Above which the useful life may be impaired) |
| :---: | :---: |
| Package Temperature Order | Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | Temperature (Amblent) Under Blas $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 16-Pin Hermetic DIP $\quad 0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ UH7B93L0059X | Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous -0.5 V to +7 V |
| 16-Pin Hermetic DIP $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ U U7B93L0051X | DC Voltage Applied to Outputs for High Output State $\quad-0.5 \mathrm{~V}$ to $+\mathrm{V}_{\mathrm{cc}}$ max |
| 16-Pin Hermetic Flat Pak $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ U4L93L0051X | DC Input Voltage -0.5 V to +5.5 V |
| +1** | Output Current, Into Outputs $\quad 30 \mathrm{~mA}$ |
|  | DC Input Current. (Note 1) $\quad-30 \mathrm{~mA} \mathrm{to}+5.0 \mathrm{~mA}$ |
| and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. | Note 1. Maximum current defined by DC input voltage. |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am93L0059X $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V
$\begin{array}{lll}\text { Am93L0051X } & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \\ \mathrm{CC} & =4.50 \mathrm{~V} \text { to } 5.50 \mathrm{~V}\end{array}$

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.36 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathrm{I}_{1 \mathrm{~L}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\begin{aligned} & \mathrm{I}_{\text {(Note 2) }} \\ & \text { (Nan } \end{aligned}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{5 \mathrm{C}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -2.5 | -16 | -25 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $V_{C C}=M A X$. |  | 15 | 23 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ amblent and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(T_{\wedge}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd }}+$ | Turn Off Delay (Clock to $\mathrm{Q}_{3}$ HIGH) | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 28 | 55 | 65 | ns |
| $t_{\text {pd- }}$ | Turn On Delay (Clock to $\mathrm{Q}_{3}$ LOW) |  | 33 | 65 | 75 | ns |
| $\mathrm{CP}_{\mathrm{pw}}$ | Min. Clock Pulse Width | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 25 | 50 | 60 | ns |
| $\mathbf{t s}^{\text {' }}$ H' ${ }^{\text {' }}$ | HIGH Data Set-up Time (J, $\bar{K}$, or P) |  | 35 | 55 | 85 | ns |
| $t_{s}$ ' $L^{\prime}$ ' | LOW Data Set-up Time (J, $\bar{K}$, or P) |  | 20 | 30 | 50 | ns |
| $t_{s}(\overline{P E})$ | Set-up Time for $\overline{\mathrm{PE}}$ |  |  | 70 | 110 | ns |
| $\mathrm{t}_{\mathrm{pd}-}(\overline{\mathrm{MR}})$ | Reset Time ( $\overline{\mathrm{MR}}$ to $\mathrm{Q}_{3}$ LOW) |  | 40 | 80 | 100 | ns |
| $\mathrm{t}_{\mathrm{rec}}(\overline{\mathrm{MR}})$ | Recovery Time for $\overline{M R}$ |  | 28 | 55 | 80 | ns |
| $\overline{\mathrm{MR}}_{\mathrm{pw}}$ | Min. Reset Pulse Width |  | 25 | 50 | 70 | ns |
| $\mathrm{f}_{\text {sr }}$ | Maximum Shift Right Frequency | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | 10 |  | MHz |

Note: The "set-up time" is defined as the time required, relative to the clock, for a LOW to HIGH edge (tsH) or a HIGH to LOW edge (tsL) to propagate through internal delays. Logic transitions occurring before ts max are guaranteed to be detected; those occurring after ts min. are guaranteed not to be detected. Transitions between ts max and ts min. may or may not be detected. The minimum set up time for a LOW is sometimes called the "release time" for a HIGH.

## SWITCHING TIME WAVEFORMS




ADVANCED MICRO DEVICES INC.
901 Thompson Place Sunnyvale California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

## Am 9301 <br> Demultiplexer/One-of-Ten Decoder

## Distinctive Characteristics:

- 22 ns typical propagation delay
- Does not respond to codes above 9
- 100\% reliability assurance testing in compliance with MIL-STD-883
- Can be used as one-of-eight decoder with active LOW enable


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| 930159 X | $\mathrm{T}_{\mathrm{A}}=0{ }^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $V_{\text {cc }}=5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :--- | :--- |
| 930151 X | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%$ |


| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=16.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{1}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $I_{\text {IL }}$ (Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$., $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{Sc}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -20 |  | -70 | mA |
| $\mathrm{I}_{\mathrm{Cc}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | 930151X |  | 27 | 44 | mA |
|  |  |  | 930159X |  | 27 | 42 |  |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathbf{C C}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (see Loading Rules).

## Switching Characteristics ( $+25^{\circ} \mathrm{C}$ )

| Parameters |  | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pd+ }}$ | Turn Off Delay | $\mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 10 | 23 | 35 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ | Turn On Delay | Refer to figure 4. | 10 | 20 | 30 | ns |

## PERFORMANCE CURVES

## Input/Output Characteristics




Output


## Switching Characteristics



$$
T_{A} \cdot \text { AMBIENT TEMP. } .^{\circ} \mathrm{C}
$$

Turn Off Delay Time


## IEFINITION OF TERMS

## UBSCRIPT TERMS:

HIGH, applying to a HIGH-signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ , indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
Input.
LOW, applying to a LOW signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to idicate low $\mathrm{V}_{\mathrm{CC}}$ value.
Output.

## UNCTIONAL TERMS:

CD Binary coded decimal notation represents each of the ten ecimal digits by a code consisting of a group of four (4) binary igits.
lecoder/Demultiplexer On the basis of an applied instruction, hannels of communication are selected which connect certain ources of information to certain destinations e.g., the distribution $f$ timing signals; the interconnection between arithmetic registers. an-Out The logic HIGH or LOW output drive capability in terms f Input Unit Loads.
init load One $T^{2}$ L gate input load. In the HIGH state it is equal to $0 \mu \mathrm{~A}$ at 2.4 V and in the LoW state it is equal to -1.6 mA at 0.4 V .

## OPERATIONAL TERMS:

$I_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{\mathrm{cc}}$ The current drawn by the device under a +5.0 V power supply, bias input terminals grounded and output terminals open.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{I H}$ Minimum logic HIGH input voltage.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage.
$\mathbf{V}_{\text {OH }}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level).
$t_{p d+}$ The propagation delay measured from the input address transition to a corresponding output signal LOW-HIGH transition.
$t_{\text {pd- }}$ The propagation delay measured from the input address transition to a corresponding output signal HIGH-LOW transition. 2-43


## INPUT/OUTPUT INTERFACE CONDITIONS



## SWITCHING TIME TEST CIRCUITS \& WAVEFORMS



DIGITAL DEMULTIPLEXER


| ADDRESS |  |  | OUTPUT LINE |
| :---: | :---: | :---: | :---: |
| ${ }^{A} 0 A_{1} A_{2}$ |  |  |  |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 2 |
| 1 | 1 | 0 | 3 |
| 0 | 0 | 1 | 4 |
|  | 0 | 1 | 5 |
| 0 | 1 | 1 | 6 |
|  | 1 | 1 | 7 |

Data may be routed from a source to any of eight (0-7) outputs by addressing that output. The seven non-addressed outputs remain clear.

## ADDITIONAL APPLICATIONS

## ONE-OUT-OF-THIRTY-TWO DECODER



Figure 6


## Am 93L01 <br> Low-Power Demultiplexer/One-of-Ten Decoder

## Jistinctive Characteristics

45 mw typical power dissipation.
50 ns typical propagation delay.

- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- Fan-out of three to standard TTL circuits.


## FUNCTIONAL DESCRIPTION

The Am93L01 low-power decoder accepts a four-bit binary address and selects one-of-ten mutually exclusive active LOW outputs. The outputs are designated by the decimal equivalent of the binary code which selects them. Non-selected outputs are HIGH, and if the input code is greater than nine all outputs are HIĠH.
Since codes greater than nine do not select any output, the $93 \mathrm{LO1}$ can be used as a one-of-eight decoder with an enable. The three-bit code is applied to inputs $A_{0}, A_{1}$, and $A_{2}$. If $A_{3}$ is LOW, one of the outputs 0 through 7 will go LOW; if $A_{3}$ is HIGH, then either output 8 or 9 , or none of the outputs will go LOW. Hence, input $A_{3}$ becomes an active LOW enable for a one-of-eight decoder. The device can also be used as a demultiplexer by applying data to input $A_{3}$ and an address to inputs $A_{0}, A_{1}$, and $A_{2}$. The addressed output will follow the data on $A_{3}$.


LOADING RULES
In Unit Loads (Notes)

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| TTL loads |  |  | 93L loads |  |
| Input loading | HIGH | LOW | HIGH | LOW |
| All Inputs | 0.5 | 0.25 | 1.0 | 1.0 |
| Output Drive | HIGH | LOW | HIGH | LOW |
| All Outputs | 10 | 3 | 12 | 12 |

## NOTES:

1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$
2) A 93L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ 2) AIGH.
3) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .

LOGIC SYMBOL

$V_{C C}=$ PIN 16
GND $=$ PIN 8

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Blas | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current (Note 1) | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am93L0159X $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V
Am93L0151X $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $V_{0}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{1+}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathrm{I}_{\mathrm{IL}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $I_{1}$ (Note 2) | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -2.5 | -16 | -25 | mA |
| $\mathrm{l}_{\mathrm{CC}}$ | Power Supply Current | $V_{C C}=$ MAX |  | 9.0 | 13 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ amblent and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(\mathrm{T}_{\wedge}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd }+}$ | Delay Address to Output HIGH | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 20 | 48 | 65 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ | Delay Address to Output LOW | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 20 | 50 | 70 | ns |

SWITCHING TIME WAVEFORMS



ADVANCEL
MICRC
DEVICES INC
901 Thompson Place Sunnyvalє
California 9408t
(408) 732-240C

TWX: 910-339-928C
TELEX: 34-630€

## Am9304 <br> Dual Full Adder

listinctive Characteristics: 100\% reliability assurance esting including high-temperature bake, temperature ycling, centrifuge and package hermeticity testing in :ompliance with MIL-STD-883.

Mixing privileges for obtaining price discounts. Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.

## FUNCTIONAL DESCRIPTION

The Am9304 Dual Full Adder is two carry dependent sum full adders. In ripple-carry applications the propagation delay has been minimized. Adder FA2 has provision for active HIGH or active LOW inputs. The adders produce a LOW carry and both LOW and HIGH sum with active HIGH inputs. A HIGH carry and HIGH \& LOW sum are produced when active LOW inputs are used. This duality is shown in the logic symbols. The Am9304 is also a logically powerful gating element as illustrated under applications. The logical representation of the Am9304 is shown in Truth Tables I and II.

## LOGIC symbols


$V_{C C}=$ PIN 16 GND $=$ PIN 8

## LOGIC DIAGRAM

## Adder 1



Adder 2


## Am9304 ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | U6M930459X |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}^{\circ} \mathrm{C}$ | U7B930459X |
| Hermetic DIP | $5^{5} 5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U7B930451X |
| Flat Pak | $5^{55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}}$ | U4L930451X |
| Dice | Note | UXX9304XXD |

Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

CONNECTION DIAGRAM Top View


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +71 |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{cc}} \mathrm{ma}$ |
| DC Input Voltage | -0.5 V to +5.5 |
| Output Current, Into Outputs for Low Output State | 30 mm |
| DC Input Current | -30 mA to +5.0 m |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am930459X $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Am930451X $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| Parameters | Description | Test Condlitions | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \overline{\mathrm{~S}}, \mathrm{~S} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \mathrm{I}_{\mathrm{OH}}=-0.56 \mathrm{~mA} \overline{\mathrm{C}}, \mathrm{c} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \overline{\mathrm{~S}}, \mathrm{~S} \\ & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I}_{\mathrm{OL}}=11.2 \mathrm{~mA} \overline{\mathrm{C}}, \mathrm{C} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $V_{1 H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{12}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| ILI (Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{1 \mathrm{H}}{ }^{(\text {Note } 2)}$ | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $I_{\text {SC }}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \\ & \mathrm{V}_{\mathrm{OUT}}=0.0 \mathrm{~V} \end{aligned}$ | $-30$ | -60 | $-100$ | mA |
| $I_{\text {cc }}$ | Power Supply Current | $\begin{aligned} & \left.A_{2}, B_{2} \text { (Pins, } 13,14=0.0 \mathrm{~V}\right) \\ & V_{C C}=M A X . \end{aligned}$ |  | 34 | 55 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

SWITCHING CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}\left(\mathrm{C}_{1} \overline{\mathrm{C}}_{01}\right)$ | $\mathrm{C}_{1}$ to $\overline{\mathrm{C}}_{01}$ (see definitions) | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 4 | 8 | 15 | ns |
| $t_{p d-}\left(C_{1} \bar{C}_{01}\right)$ | $\mathrm{C}_{1}$ to $\overline{\mathrm{C}}_{01}$ (see definitions) |  | 4 | 8 | 15 | ns |
| $t_{p d+}\left(A_{1} \mathrm{~S}_{1}\right)$ | $\mathrm{A}_{1}$ to $\bar{S}_{1}$ (see definitions) |  | 4 | 16 | 25 | ns |
| $t_{\text {pd }}\left(A_{1} \bar{S}_{1}\right)$ | $A_{1}$ to $\bar{S}_{1}$ (see definitions) |  | 4 | 16 | 25 | ns |
| $t_{p d+}\left(A_{1} S_{1}\right)$ | $A_{1}$ to $S_{1}$ (see definitions) |  | 8 | 21 | 30 | ns |
| $t_{\text {pd- }}\left(\mathrm{A}_{1} \mathrm{~S}_{1}\right)$ | $A_{1}$ to $S_{1}$ (see definitions) |  | 8 | 21 | 30 | ns |
| $t_{\text {pd }}+\left(\bar{A}_{2} \mathrm{~S}_{2}\right)$ | $\overline{\mathrm{A}}_{2}$ to $\mathrm{S}_{2}$ (see definitions) |  | 4 | 16 | 25 | ns |
| $t_{p d}-\left(\bar{A}_{2} S_{2}\right)$ | $\bar{A}_{2}$ to $S_{2}$ (see definitions) |  | 4 | 16 | 25 | ns |
| $\mathrm{t}_{\mathrm{pd}+}\left(\mathrm{A}_{2} \mathrm{~S}_{2}\right)$ | $\mathrm{A}_{2}$ to $\overline{\mathrm{S}}_{2}$ (see definitions) |  | 12 | 26 | 40 | ns |
| $t_{\text {pd- }}\left(A_{2} \bar{S}_{2}\right)$ | $\mathrm{A}_{2}$ to $\bar{S}_{2}$ (see definitions) |  | 12 | 26 | 40 | ns |
| $t_{p d}+\left(A_{2} S_{2}\right)$ | $\mathrm{A}_{2}$ to $\mathrm{S}_{2}$ (see definitions) |  | 8 | 21 | 30 | ns |
| $t_{\text {pd- }}\left(\mathrm{A}_{2} \mathrm{~S}_{2}\right)$ | $\mathrm{A}_{2}$ to $\mathrm{S}_{2}$ (see definitions) |  | 8 | 21 | 30 | ns |
| $\mathrm{t}_{\mathrm{pd}+}\left(\mathrm{C}_{2} \mathrm{C}_{02}\right)$ | $\overline{\mathrm{C}}_{2}$ to $\mathrm{C}_{02}$ (see definitions) |  | 4 | 8 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}-}\left(\mathrm{C}_{2} \mathrm{C}_{02}\right)$ | $\overline{\mathrm{C}}_{2}$ to $\mathrm{C}_{02}$ (see definitions) |  | 4 | 8 | 15 | ns |

## IEFINITION OF TERMS

## UBSCRIPT TERMS:

Forward, applying to LOW inputs.
HIGH, applying to a HIGH logic level or when used with $V_{C C}$ to dicate high $\mathrm{V}_{\mathrm{CC}}$ value.
Input.
LOW, applying to LOW logic level or when used with $V_{C C}$ to dicate low $\mathrm{V}_{\mathrm{CC}}$ value.

Output.
Reverse, applying to HIGH inputs.
UNCTIONAL TERMS:
, $\mathrm{B}_{1}$ Inputs The TRUE data inputs for Adder FA1.
${ }_{2}, \overline{\mathbf{A}}_{2}, \mathbf{B}_{2}, \overline{\mathbf{B}}_{2}$ Inputs The TRUE and FALSE data inputs for Adder 42.
${ }_{1}, \overline{\mathbf{C}}_{2}$ Inputs The Carry or 3rd data input for Adders FA1 and 42.
${ }_{0}$ O Output The FALSE Carry Output for Adder FA1.
${ }_{02}$ Output The TRUE Carry Output for Adder FA2.
an-Out The logic HIGH or LOW output drive capability in terms : Input Unit Loads.
put Unit Load One $T^{2}$ L gate input load. In the HIGH state it is qual to $I_{R}$ and in the LOW state it is equal to $I_{F}$.
ipple Carry Parallel Adder The sum of two binary numbers is rmed one bit time after the presence of these data at the adder puts. The bit time is chosen to allow the carry term to propagate om the least significant addition to the most significant addition. efer to Figure
, $\mathrm{S}_{2}$ Output The TRUE Sum Outputs for Adders FA1 and FA2.
,,$\overline{\mathbf{S}}_{2}$ Output The FALSE Sum Outputs for Adders FA1 and FA2.

## PERATIONAL TERMS:

Forward input load current, for unit input load.
iH Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
1 Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test. Reverse input current with $\mathrm{V}_{\mathrm{R}}$ applied to input.
d The current drawn by the device under maximum power supply perating voltage and current conditions.
egative Current Current flowing out of the device.
ositive Current Current flowing into the device.
: Forward LOW input voltage, for forward input current ( $\mathrm{I}_{\mathrm{F}}$ ) test. it Minimum logic HIGH input voltage.
in Maximum logic LOW input voltage.
OH Minimum logic HIGH output voltage with output HIGH current iH flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current
$I_{0 L}$ into output.
$\mathbf{V}_{\mathrm{R}}$ Input reverse HIGH voltage applied for input leakage current, $\left(I_{R}\right)$ test.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level)
$\mathrm{t}_{\mathrm{pd}+}\left(\mathbf{C C}_{0}\right)$ The propagation delay measured from the Carry Input signal transition of either adder to the corresponding LOW-HIGH transition of the Carry Output signal.
$\mathbf{t}_{\mathrm{pd}-}\left(\mathbf{C C}_{0}\right)$ The propagation delay measured from the Carry Input signal transition of either adder to the corresponding HIGH-LOW transition of the Carry Output signal.
$\mathbf{t}_{\mathrm{pd}+}\left(\mathbf{A}_{\mathbf{1}} \overline{\mathbf{S}}_{\mathbf{1}}\right)$ The propagation delay measured from Adder 1 A or B Data Input signal transition to the LOW-HIGH transition of the FALSE Sum Output signal.
$\mathbf{t}_{\mathrm{pd}-}\left(\mathbf{A}_{1} \overline{\mathbf{S}}_{\mathbf{1}}\right)$ The propagation delay measured from Adder 1 A or B Data Input signal transition to the HIGH-LOW transition of the FALSE Sum Output signal.
$t_{\mathrm{pd}+}\left(\mathbf{A}_{1} \mathbf{S}_{1}\right)$ The propagation delay measured from Adder 1 A or B Data Input signal transition to the LOW-HIGH transition of the TRUE Sum Output signal.
$\mathbf{t}_{\text {pd- }}\left(\mathbf{A}_{\mathbf{1}} \mathbf{S}_{\mathbf{1}}\right)$ The propagation delay measured from Adder 1 A or B Data Input signal transition to the HIGH-LOW transition of the TRUE Sum Output signal.
$\mathbf{t}_{\text {pd+ }}\left(\overline{\mathbf{A}}_{2} \mathbf{S}_{2}\right)$ The propagation delay measured from Adder 2 A or B FALSE Data Input signal transition to the LOW-HIGH transition of the TRUE Sum Output signal.
$\mathbf{t}_{\text {pd_ }}\left(\overline{\mathbf{A}}_{2} \mathbf{S}_{2}\right)$ The propagation delay measured from Adder 2 A or B FALSE Data Input signal transition to the HIGH-LOW transition of the TRUE Sum Output signal.
$t_{\text {pd+ }}\left(A_{2} \bar{S}_{2}\right)$ The propagation delay measured from Adder 2 A or $B$ Data Input signal transition to the HIGH-LOW transition of the FALSE Sum Output signal.
$\mathbf{t}_{\mathrm{pd}-}\left(\mathbf{A}_{2} \overline{\mathbf{S}}_{2}\right)$ The propagation delay measured from Adder 2 A or B Data Input signal transition to the LOW-HIGH transition of the FALSE Sum Output signal.
$t_{\text {pd }+}\left(A_{2} \mathbf{S}_{2}\right)$ The propagation delay measured from Adder 2 A or $B$ Data Input signal transition to the LOW-HIGH transition of the TRUE Sum Output signal.
$\mathbf{t}_{\text {pd_ }}\left(\mathbf{A}_{2} \mathbf{S}_{2}\right)$ The propagation delay measured from Adder 2 A or B Data Input signal transition to the HIGH-LOW transition of the true Sum Output signal.

## PERFORMANCE CURVES

## Input Characteristics

Input Current Versus
Input Voltage
Pins 1, 2, 3, 4, 12, 15


## Output Characteristics



## Switching Characteristics



Turn Off Delay Data In to Sum Output
( $A_{2}$ to $S_{2}$ )


Input Current Versus
input Voltage
Pins 13, 14



Turn On Delay Data In to Sum Out ( $A_{2}$ to $S_{2}$ )


\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{\begin{tabular}{l}
TRUTH TABLES \\
Adder 1
\end{tabular}} \& \multicolumn{5}{|l|}{Am9304 LOADING RULES (in unit loads)} \\
\hline \multicolumn{4}{|c|}{Inputs} \& \& \multicolumn{4}{|c|}{Outputs} \& \multirow[b]{2}{*}{Input/Output} \& \multirow[b]{2}{*}{Pin No.s} \& \multirow[t]{2}{*}{\[
\frac{\begin{array}{c}
\text { Input } \\
\text { Unit Load }
\end{array}}{4}
\]} \& \multicolumn{2}{|l|}{Output Drive HIGH LOW} \\
\hline c \& \& \& \(\mathrm{A}_{1}\) \& \& \(\overline{\mathbf{C}}_{01}\) \& \& \({ }_{1}\) \& \(S_{1}\) \& \& \& \& - \& - \\
\hline L \& \& \& L \& \& H

$H$ \& L \& \& L \& $\mathrm{B}_{1}$ \& 3 \& 4 \& - \& - <br>
\hline L \& \& \& L \& \& H \& L \& \& H \& $\mathrm{C}_{1}$ \& 4 \& 4 \& - \& - <br>
\hline L \& \& \& ${ }^{\text {H }}$ \& \& H \& H \& \& H \& $\mathrm{A}_{2}$ \& 14 \& 1 \& - \& - <br>
\hline H
$H$ \& \& \& L \& \& H \& L \& \& ${ }_{\text {H }}$ \& $\overline{\mathrm{A}}_{2}$ \& 1 \& 4 \& - \& - <br>
\hline H \& \& \& L \& \& L \& H \& \& L \& $\mathrm{B}_{2}$ \& 13 \& 1 \& - \& - <br>
\hline H \& \& \& H \& \& L \& \& \& H \& $\bar{B}_{2}$ \& 15 \& 4 \& - \& - <br>

\hline \& \& \& \& ble \& \& \& \& \& $$
\begin{aligned}
& \mathrm{D}_{2} \\
& \overline{\mathrm{C}}_{2} \\
& \hline
\end{aligned}
$$ \& 12 \& 4 \& - \& - <br>

\hline \& \& \& \& der \& \& \& \& \& S \& 7 \& \& 20 \& 10 <br>
\hline \& \& npu \& \& \& \& \& utput \& \& $\overline{\text { s}}$ \& 6 \& \& 20 \& 10 <br>
\hline $\bar{C}_{2}$ \& $\mathrm{B}_{2}$ \& $\mathrm{A}_{2}$ \& $\bar{B}_{2}$ \& $\bar{A}_{2}$ \& \& $\mathrm{C}_{\mathrm{O}_{2}}$ \& $\mathrm{S}_{2}$ \& $\bar{S}_{2}$ \& \& 5 \& \& 14 \& 7 <br>

\hline L \& L \& L \& L \& L \& \& H \& H \& $$
\begin{aligned}
& \mathrm{I} \\
& \mathrm{H}
\end{aligned}
$$ \& $\bar{S}_{2}$ \& 9 \& - \& 20 \& 10 <br>

\hline L \& L \& L \& H \& L \& \& , \& L \& H \& $\mathrm{S}_{2}$ \& 10 \& - \& 20 \& 10 <br>
\hline L \& L \& L \& H \& ${ }^{H}$ \& \& L \& H \& L \& $\mathrm{C}_{02}$ \& 11 \& - \& 14 \& 7 <br>
\hline L \& L \& H \& L \& L \& \& H \& H \& L \& \& \& \& \& <br>
\hline L \& L \& H \& L \& H \& \& H \& H \& L \& GND \& 8 \& - \& - \& - <br>
\hline L \& L \& H \& H \& L \& \& ${ }^{\text {H }}$ \& L \& H \& $\mathrm{V}_{\text {cc }}$ \& 16 \& - \& - \& - <br>
\hline L \& L \& H \& H \& H \& \& H \& L \& H \& \& \& \& \& <br>
\hline L \& H \& L \& L \& L. \& \& H \& H \& L \& \& \& \& \& <br>
\hline L \& H \& L \& L \& H \& \& H \& L \& H \& \& \& \& \& <br>
\hline L \& H \& L \& H \& L \& \& \& H \& L \& \& \& \& \& <br>
\hline L \& H \& L \& H \& H \& \& H \& L \& H \& \& \& \& \& <br>
\hline L \& H \& H \& L \& L \& \& H \& H \& L \& \& \& \& \& <br>
\hline L \& H \& H \& L \& H \& \& H \& H \& L \& \& \& \& \& <br>
\hline L \& H \& H \& H \& L \& \& H \& H \& L \& \& MSt \& erfacing \& Les \& <br>
\hline L \& H \& H \& H \& H \& \& H \& H \& L \& \& \& \& \& alent <br>
\hline H \& L \& L \& L \& L \& \& H \& L \& H \& Interfacing \& \& \& \& it Load <br>
\hline H \& L \& $L$ \& L \& H \& \& L \& H \& $L$ \& Digital Fam \& \& \& \& LOW <br>
\hline H \& L \& L \& H \& L \& \& ${ }^{\text {L }}$ \& H \& H \& Advanced Mi \& ro Devices \& 9300/2500 \& ries \& 1 <br>
\hline H \& L \& L \& H \& H \& \& L \& L \& H \& \& \& \& \& <br>
\hline H \& L \& H \& L \& L \& \& H \& \& H \& FSC Series 9 \& \& \& \& 1 <br>
\hline H \& L \& H \& L \& H \& \& L \& L \& H \& Tl Series 54/7 \& 400 \& \& \& 1 <br>
\hline H
H \& L \& H
H \& H

$H$ \& L \& \& $\stackrel{L}{L}$ \& H \& L \& Signetics Ser \& es 8200 \& \& \& 2 <br>
\hline H \& H \& L \& L \& L \& \& H \& L \& H \& National Serie \& DM 75/8 \& \& \& 1 <br>
\hline H \& H \& L \& L \& H \& \& L \& H \& L \& DTL Series 930 \& \& \& \& 1 <br>
\hline H \& H \& L \& H \& L \& \& H \& L \& H \& \& \& \& \& <br>
\hline H \& H \& L \& H \& H \& \& L \& H \& L \& \& \& \& \& <br>
\hline H \& H \& H \& L \& L \& \& H \& L \& H \& \& \& \& \& <br>
\hline H \& H \& H \& L \& H \& \& H \& L \& H \& \& \& \& \& <br>
\hline H \& H \& H \& H \& L \& \& \& L \& H \& \& \& \& \& <br>
\hline H \& H \& H \& H \& H \& \& H \& L \& H \& \& \& \& \& <br>

\hline \multicolumn{9}{|l|}{$$
\begin{aligned}
& \mathrm{H}=\mathrm{HIGH} \text { Voltage Level } \\
& \mathrm{L}=\text { LOW Voltage Level }
\end{aligned}
$$} \& \& \& \& \& <br>

\hline
\end{tabular}

sWitching time test circuit and waveforms


## Am9304 APPLICATIONS

## gating Elements



Figure 5 RIPPLE CARRY PARALLEL ADDITION



PROPAGATION DELAY AND PACKAGE COUNT AGAINST WORD LENGTH FOR RIPPLE CARRY ADDITION


Shown above is a high-speed ripple carry parallel addition scheme. Only one and-or-not gate delay is incurred at each stage allowing a typical addition speed of $(N+1) \times 8 \mathrm{~ns}$, where N is the number of bits in the word. The curve shows propagation delay of the ripple-Carry Adder drawn in Figure 5. Plotted on the same diagram is a curve showing the low package count resulting from this Ripple Scheme.




## Am9306/2501

# BCD Decade/Binary Hexadecimal Synchronous Up-Down Counters 

## Distinctive Characteristics:

- $100 \%$ reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL STD 883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


## FUNCTIONAL DESCRIPTION

The Am9306 BCD Synchronous Up-Down Decade Counter is functionally, electrically, and pin-for-pin equivalent to the Fairchild 9306. The Am2501 is a Binary Hexidecimal version of the 9306. They are both available in the hermetic dual-inline package. These counters consist of four master-slave JK flip-flops driven synchronously by a buffered clock pulse (CP) input.

During the CP LOW-to-HIGH transition the master flip-flop stage is inhibited from further change. Following master flipflop lock out, data is transferred from the master to the slave flip-flop outputs, $Q_{0}, Q_{1}, Q_{2}$ and $Q_{3}$. With CP HIGH the master flip-flop is inhibited from data entry and the master slave data transfer path remains established. The data entry/transfer procedure is reversed during the CP HIGH-to-LOW transition.
The $\overline{C D}$ input is a single line up/down control. When the CD input is LOW, and if counting is not inhibited the counter will count down on the next clock pulse and if the CD input is HIGH the counter will count up on the next clock pulse.
The parallel enable ( $\overline{\mathrm{PE}}$ ), when LOW, allows the counters to be synchronously preset from the four parallel inputs, $P_{0}, P_{1}$, $P_{2}$ and $P_{3}$. PE HIGH inhibits presetting. The state diagrams in Figure 7 indicate the count sequence of the counters after presetting to any of sixteen (16) possible states. The circuits count on the LOW-to-HIGH transition of the clock input. The 9306 counts in a 8-4-2-1 binary coded decimal (BCD) code; the 9306B counts in a 8-4-2-1 binary code.
The terminal count (TC) output is active HIGH when the counters are at terminal count. The terminal count logic equations are:

Am9306 TC $=\left(C D \bullet \overline{\mathrm{Q}}_{0} \bullet \overline{\mathrm{Q}}_{1} \bullet \overline{\mathrm{Q}}_{2} \bullet \overline{\mathrm{Q}}_{3}+\overline{\mathrm{CD}} \bullet \mathrm{Q}_{0} \bullet \overline{\mathrm{Q}}_{1} \bullet \overline{\mathrm{Q}}_{2} \bullet \mathrm{Q}_{3}\right)$
Am2501 TC $=\left(C D \bullet \bar{Q}_{0} \bullet \bar{Q}_{1} \bullet \bar{Q}_{2} \bullet \bar{Q}_{3}+\overline{C D} \bullet Q_{0} \bullet Q_{1} \bullet Q_{2} \bullet Q_{3}\right)$
The count mode is enabled when all six CE inputs are in the HIGH state. The multistage counter in Figure 9 illustrates the high-speed look-ahead carry technique made available by the six CE inputs.

The clock pulse must be HIGH during the HIGH-to-LOW transition of a CE input with all remaining CE inputs HIGH and during the LOW-to-HIGH transition of PE for correct logic operation. Any change of $\overline{C D}$ must be made only when CP is HIGH. The Am2501 is also available in a 16-pin package with only two count enables.


The basic cell for the Am9306 and Am2501 is illustrated in Figure 8.

Am9306/2501 ORDERING INFORMATION


Note 4: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

CONNECTION DIAGRAM


NOTE: PIN 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 V to +71 |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{cc}} \mathrm{ma}$; |
| DC input Voltage | -0.5 V to +5.5 l |
| Output Current, Into Outputs | $30 \mathrm{~m} /$ |
| DC Input Current (Note 1) | -30 mA to $+5 \mathrm{~m} /$ |

## ELECTRICAL CHARACTERISTICS

U6N930659X/AM250159X $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
U6N930651X/AM250151 $\quad T_{\wedge}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

DC Characteristics (Note 2) $\quad-55^{\circ} \mathrm{C} \quad 0^{\circ} \mathrm{C} \quad \begin{array}{llllll}\text { LIMITS } & +25^{\circ} \mathrm{C} & +75^{\circ} \mathrm{C} & +125^{\circ} \mathrm{C} & \text { Units }\end{array}$

| Parameters | Part No. | Test Conditions | $-55^{\circ} \mathrm{C}$ |  | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+75^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Typ | Max | Min | Max | Min Max |  |
| $\mathrm{v}_{\mathrm{OH}}$ <br> Output HIGH <br> Voltage | $\begin{aligned} & \text { Am930651X } \\ & \text { Am250151 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCL}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=6 \mathrm{XI}_{\mathrm{R}}=-0.36 \mathrm{~mA}$ | 2.40 |  |  |  | 2.40 | 2.7 |  |  |  | 2.40 | Volts |
|  | $\begin{gathered} \text { Am930659X } \\ \text { Am250159 } \end{gathered}$ | $\mathrm{V}_{\mathrm{CCL}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=6 \mathrm{xI}_{\mathrm{R}}=-0.36 \mathrm{~mA}$ |  |  | 2.40 |  | 2.40 | 3.0 |  | 2.40 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ <br> Output LOW <br> Voltage | $\begin{aligned} & \text { Am930651X } \\ & \text { Am250151 } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCH}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=6 \times \mathrm{I}_{\mathrm{F}}=9.6 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{ClL}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=6 \times \mathrm{I}_{\mathrm{F}}=7.44 \mathrm{~mA} \end{aligned}$ |  | 0.40 |  |  |  | 0.2 | 0.40 |  |  | 0.40 | Volts |
|  | $\begin{aligned} & \text { Am930659X } \\ & \text { Am250159 } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=6 \times \mathrm{I}_{\mathrm{F}}=9.6 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CCL}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=6 \times \mathrm{I}_{\mathrm{F}}=8.5 \mathrm{~mA} \end{aligned}$ |  |  |  | 0.45 |  | 0.2 | 0.45 |  | 0.45 |  |  |
| $\mathbf{V}_{\mathrm{IH}}$ <br> Input HIGH <br> Voltage | $\begin{aligned} & \text { Am930651X } \\ & \text { Am250151 } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCH}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CCL}}=4.5 \mathrm{~V} \\ & \hline \end{aligned}$ | 2.00 |  |  |  | 1.70 |  |  |  |  | 1.40 | Volts |
|  | $\begin{array}{\|c\|} \hline \text { Am930659X } \\ \text { Am250159 } \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CCL}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | 1.90 |  | 1.80 |  |  | 1.60 |  |  |  |
| $\mathrm{V}_{12}$ <br> Input LOW <br> Voltage | $\begin{gathered} \hline \text { Am930651X } \\ \text { Am250151 } \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCH}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CCL}}=4.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 0.80 |  |  |  |  | 0.90 |  |  | 0.80 | Volts |
|  | $\begin{array}{\|c\|} \hline \text { Am930659X } \\ \text { Am250159 } \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CCL}}=4.75 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  |  | 0.85 |  |  | 0.85 |  | 0.85 |  |  |
| $I_{F}$ (Note 3) Input Load Current ( $\overline{C D}, C E$ ) | $\begin{array}{\|c\|} \hline \text { Am930651x } \\ \text { Am250151 } \\ \hline \end{array}$ | $\begin{array}{ll} \mathrm{V}_{\mathrm{CCH}}=5.5 \mathrm{~V} & \mathrm{~V}_{\mathrm{F}}=0.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CCL}}=4.5 \mathrm{~V} & \\ \hline \end{array}$ |  | $\begin{aligned} & -1.60 \\ & -1.24 \\ & \hline \end{aligned}$ |  |  |  |  | -1.60 <br> -1.24 |  |  | $\begin{aligned} & -1.60 \\ & -1.24 \\ & \hline \end{aligned}$ | mA |
|  | $\begin{array}{\|c\|} \hline \text { Am } 930659 \mathrm{X} \\ \text { Am250159 } \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{F}}=0.45 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CCL}}=4.75 \mathrm{~V} \end{aligned}$ |  |  |  | $\begin{array}{r} -1.60 \\ -1.41 \\ \hline \end{array}$ |  | $\begin{array}{r} -1.00 \\ -0.90 \\ \hline \end{array}$ | $\begin{array}{r} -1.60 \\ -1.41 \\ \hline \end{array}$ |  | $\begin{aligned} & -1.60 \\ & -1.41 \\ & \hline \end{aligned}$ |  |  |
| $I_{R} \quad$ (Note 3) <br> Reverse Input <br> Current <br> ( $\overline{C D}, C E$ ) | $\begin{array}{\|c\|} \hline \text { Am930651X } \\ \text { Am250151 } \\ \hline \end{array}$ | $\mathrm{V}_{\mathrm{CCH}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{R}}=4.5 \mathrm{~V}$ |  | 60 |  |  |  | 15 | 60 |  |  | 60 | $\mu \mathrm{A}$ |
|  | $\begin{gathered} \text { Am930659X } \\ \text { Am250159 } \end{gathered}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=4.5 \mathrm{~V}$ |  |  |  | 60 |  | 15 | 60 |  | 60 |  |  |
| $\mathrm{I}_{\mathrm{PD}}$ <br> Power Supply <br> Current | $\begin{aligned} & \text { Am930651X } \\ & \text { Am250151 } \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |  |  |  |  | 91 |  |  |  |  | mA |
|  | $\begin{array}{\|c\|} \hline \text { Am930659X } \\ \text { Am250159 } \\ \hline \end{array}$ | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  |  |  |  |  | 96 |  |  |  |  |  |

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| ${ }_{\text {t }}{ }_{\text {d }+}$ | Turn Off Delay - Q Outputs |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ - | Turn On Delay - Q Outputs |
| $\mathrm{t}_{\mathrm{pd}+}$ (TC) | Turn Off Delay TC |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ (TC) | Turn On Delay TC |
| $\mathrm{t}_{5}$ (CE) | Set-up Time CE |
| $\mathrm{t}_{\mathrm{r}}$ (CE) | Release Time CE |
| $\mathrm{t}_{5}$ | Set-up Time P-Inputs |
| $t_{r}$ | Release Time P-Inputs |
| $t_{s}(\overline{\text { PE }}$ ) | Set-up Time $\overline{\text { PE }}$ |
| $\mathbf{t}_{r}$ ( $\overline{\text { PE }}$ ) | Release Time $\overline{\text { PE }}$ |
| $t_{s}(\overline{C D})$ | Set-up Time $\overline{\mathrm{CD}}$ |
| $\mathrm{t}_{r}(\overline{\mathrm{CD}})$ | Release Time $\overline{\mathrm{CD}}$ |
| Count Frequency |  |

Test Conditions
$V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}$ (Refer to Figure 1)
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Refer to Figure 2)
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Refer to Figure 3)
$\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$
(Refer to Figure 4,5)
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$

Min Typ Max
Unit:

Note 1. Max current defined by D.C. input voltage
2. Pulse tested

2-56 3. For CP, $\overline{P E}, P_{0}, P_{1}, P_{2}$ and $P_{3}$ input currents use Am 9306/2501 loading rules.

## IEFINITION OF TERMS

## UBSCRIPT TERMS:

Forward, applying to LOW inputs.
HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to idicate high $\mathrm{V}_{\mathrm{CC}}$ value.

Input.
LOW, applying to LOW logic level or when used with $V_{C C}$ to idicate low $\mathrm{V}_{\mathrm{CC}}$ value.
1 Output.
: Reverse, applying to HIGH inputs.

## UNCTIONAL TERMS:

synchronous (ripple) Counter All outputs (flip flops) change state n command from a preceding stage.
$\overline{\mathrm{D}}$ Input The Up/Down control. A LOW on this input forces the ounter to count DOWN on receipt of a clock pulse. A HIGH on this iput forces the counter to count UP on receipt of a clock pulse.
E Inputs The count mode is inhibited by a LOW on any of the ix CE inputs. Outputs $T C, Q_{0}, Q_{1}, Q_{2}$ and $Q_{3}$ remain unchanged. iefer to Truth Table II.
an-Out The logic HIGH or LOW output drive capability in terms f Input Unit Loads.
pput Unit Load One $T^{2}$ L gate input load. In the HIGH state it is qual to $I_{R}$ and in the LOW state it is equal to $I_{F}$.
K Flip Flop Properties similar to an RS Flip Flop except that $=K=1$ is allowed. Refer to Truth Table I .
, K Inputs The logic inputs for setting the JK flip flop of the egister. Refer to Table I.
$\bar{E}$ Input The input for selection of parallel data entry to the egister. Parallel Enable ( $\overline{\mathrm{PE}}$ ) LOW allows parallel data entry.
${ }^{\prime}{ }_{0}, \mathbf{P}_{1}, \mathbf{P}_{2}, \mathbf{P}_{3}$ Inputs The inputs for data entry into the four synchroious clocked JK Flip Flops. Refer to Table II.
$\mathbf{2}_{0}, \mathbf{Q}_{1}, \mathbf{Q}_{2}, \mathbf{Q}_{\mathbf{3}}$ Outputs The four outputs of the 9306/Am2501 egister flip flops.
$i_{0}\left(t_{n}\right)$ The output after the n'th clock pulse.
$\lambda_{0}\left(t_{n+1}\right)$ The output after the ( $n+1$ ) clock pulse.
jynchronous Counter All outputs (flip flops) change state on ommand from the clock.
erminal Count The highest number a counter can attain when perated in the count mode and counting up or the lowest number i counter can attain when operated in the count mode and countng down.

- C Output This output is HIGH when CD is LOW and the counter $s$ in state $0\left(Q_{0}, Q_{1}, Q_{2}, Q_{3}\right.$ are all LOW), or when $C D$ is HIGH and $n$ the case of the 9306, the counter is in state $9\left(Q_{0}, Q_{3}\right.$ are HIGH, $2_{1}, Q_{2}$ are LOW), or when CD is HIGH and in the case of the tm2501 the counter is in the state $15\left(Q_{0}, Q_{1}, Q_{2}, Q_{3}\right.$ are all HIGH).


## JPERATIONAL TERMS:

Forward input load current for unit input load.
OH Output HIGH current forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
oL Output LOW current forced into the output in $V_{O L}$ test.
${ }_{R}$ Reverse input load current with $V_{R}$ applied to input.

Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}} \quad$ Minimum logic HIGH input voltage. Refer to Figure 6.
$\mathbf{V}_{\text {IL }}$ Maximum logic LOW input voltage. Refer to Figure 6.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output.
$\mathbf{V}_{F}$ Forward LOW input voltage, for forward input current $\left(I_{F}\right)$ test. $\mathbf{V}_{\mathrm{R}}$ Input reverse HIGH voltage applied for input leakage current, ( $I_{R}$ ) test.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level)
CP Clock Pin, pulsed. The subscript, if any, refers to pulse waveshape.
$\mathbf{t}_{\text {pd- }}$ The propagation delay from the clock signal LOW-HIGH transition to an output signal HIGH-LOW transition. Refer to Figure 1.
$t_{\mathrm{pd}+}$ The propagation delay from the clock signal LOW-HIGH transition to an output signal LOW-HIGH transition. Refer to Figure 1.
$\mathrm{t}_{\mathrm{pd}+}$ (TC) The propagation delay from the clock signal LOW-HIGH transition to the TC output LOW-HIGH transition. Refer to Figure 1.
$\mathbf{t}_{\text {pd_ }}(T C)$ The propagation delay from the clock signal LOW-HIGH transition to the TC output HIGH-LOW transition. Refer to Figure 1.
$t_{s}$ Set-up time defined as the minimum time required for the logic level to be present at the data inputs prior to the clock transition from LOW to HIGH in order for the flip flop(s) to respond. Refer to Figure 3.
$\mathbf{t}_{\mathrm{r}}$ Release time defined as the maximum time allowed for the logic level to be present at the data inputs prior to the clock transition from LOW to HIGH in order for the flip flop(s) not to respond. Refer to Figure 3.
$t_{s}(C E)$ The minimum time required for the logic level to be present at a CE input prior to the clock transition from LOW to HIGH in order for the flip flop(s) not to respond. Refer to Figure 2.
$t_{r}(C E)$ The maximum time allowed for the logic level to be present at a CE input prior to the clock transition from LOW to HIGH in order for the flip flop(s) not to respond. Refer to Figure 2.
$\mathbf{t}_{s}(\overline{\mathrm{PE}})$ Set-up time for the Parallel Enable is defined as the minimum time required for the logic level to be present at the Parallel Enable (PE) prior to the clock transition from LOW to HIGH in order for the flip flop(s) to respond. Refer to Figure 3.
$\mathbf{t}_{r}(\overline{\mathrm{PE}})$ Release time for the Parallel Enable is defined as the maximum time allowed for the logic level to be present at the Parallel Enable logic input prior to the clock transition from LOW to HIGH in order for the flip flop(s) not to respond. Refer to Figure 3.
$t_{s}(\overline{C D})$ The minimum time which must elapse between any change of state of $\overline{\mathrm{CD}}$ and the CP HIGH to LOW transition in order to ensure correct counter operation. Refer to Figure 4, 5.
$t_{r}(\overline{C D})$ The maximum time which must elapse between any change of state of $\overline{C D}$ and the CP LOW to HIGH transition for correct counter operation. Refer to Figure 4, 5.

SWITCHING WAVEFORMS


оитРит $=\sqrt{\text { Figure } 2} 1.5 \mathrm{~V}$
Figure 2



Figure 4


Figure 5

Switching tests are performed with CP input driven by a TT $\mu \mathrm{L} 9002$ gate and the outputs loaded by 15 pF capacitance to include jig capacitance. All unused inputs are tied to $\mathrm{V}_{\mathrm{CC}}$. The pulse generator driving the $\mathrm{TT}_{\mu}$ L. 9002 is set up in the following condition:
Rise Time <15 ns
Fall Time $<15 \mathrm{~ns}$
Amplitude $\approx 4 \mathrm{~V}$
Frequency $=2 \mathrm{MHz} \pm 5 \%$ at $50 \%$ duty cycle

INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH



Figure 6


Current Interface Conditions - HIGH



The state diagrams show the count sequence after the counters are preset to any one of the sixteen possible states．

Figure 7

## Am9306／2501 BASIC CELL



This basic cell illustrates how data is entered and controlled internally．Count enable gating is also shown．

Am9306／2501 LOADING RULES

| Input／Output | Pin No．＇s | input Unít Load | Fanout |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Output HIGH | Output LOW |
| CP | 1 | 2 | － | － |
| $\overline{\mathrm{CD}}$ | 2 | 1 | － | － |
| $Q_{0}$ | 3 | － | 6 | 6 |
| $Q_{1}$ | 5 | 一 | 6 | 6 |
| $\mathrm{Q}_{2}$ | 8 | 一 | 6 | 6 |
| $\mathrm{Q}_{3}$ | 10 | 一 | 6 | 6 |
| TC | 11 | － | 6 | 6 |
| GND | 12 | － | － | － |
| CE | 13－18 | 1 | － | － |
| $P_{3}$ | 19 | $2 / 3$ | 一 | － |
| $\mathrm{P}_{2}$ | 20 | 2／3 | － | － |
| $\mathrm{P}_{1}$ | 21 | 2／3 | － | － |
| $\mathrm{P}_{0}$ | 22 | 2／3 | － | － |
| $\overline{P E}$ | 23 | 2 | － | － |
| $\mathrm{V}_{\mathrm{CC}}$ | 24 | 二 | － | － |

MSI INTERFACING RULES
$\left.\begin{array}{lcc}\begin{array}{l}\text { Interfacing } \\ \text { Digital Family }\end{array} & \begin{array}{c}\text { Equivalent } \\ \text { Input Unit Load } \\ \text { HIGH }\end{array} \\ \hline \text { LOW }\end{array}\right]$

## TRUTH TABLES

Mode Selection

| $\mathbf{C E}$ | $\overline{\mathbf{C D}}$ | $\overline{\text { PE }}$ | Mode |
| :---: | :---: | :---: | :--- |
| H | H | H | Count Up |
| H | L | H | Count Down |
| L | X | H | Count Inhibited |
| X | X | L | Presetting |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$\mathrm{X}=$ Don＇t Care
TABLE II

JK Flip Flop

| $J$ | K | $\mathrm{a}_{0}(\mathrm{tn}+1)$ |
| :---: | :---: | :---: |
| L | L | $\mathrm{Q}_{0}(\mathrm{tn})$ No change |
| L | H | L |
| H | L | H |
| H | H | $\overline{\mathrm{Q}}_{0}(\mathrm{tn})$ Toggle |

$$
\begin{aligned}
& \mathrm{J}=\mathrm{J}_{1} \cdot \mathrm{~J}_{2} \bullet \mathrm{~J}_{3} \\
& \mathrm{~K}=\mathrm{K}_{1} \cdot \mathrm{~K}_{2} \cdot \mathrm{~K}_{3}
\end{aligned}
$$

TABLE 1

Figure 8

## Am9306/2501 APPLICATIONS



Figure 9

## Multistage Counting

Counter stages can be cascaded, as shown above, to provide multiple stage BCD or binary synchronous counting by using the Am9306 or the Am2501 respectively. With a TC fan-out of six the above scheme allows seven stages to operate at the maximum frequency equivalent to a two stage counter. The $\overline{\mathrm{PE}}$ control can be used as an additional count enable input by connecting counter outputs to the corresponding parallel inputs.


Figure 10
Serial Output
The counter can be connected as a shift register by using the parallel load facility and connecting the counter outputs to the corresponding higher stage input. Input $P_{0}$.is grounded so as to initialize the counter to zero during the shifting operation.


Figure 11

## Parallel-Serial Output

Count results may be shifted out four bits at a time from cascaded counters for display in the case of the Am9306 BCD decade counter or for further parallel serial computation.


Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. (3)

# Am9308 <br> Dual Four-Bit Latch 

## Distinctive Characteristics:

- $100 \%$ reliability assurance testing including hightemperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL STD 883.
- Two independent enables on each latch.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.
FUNCTIONAL DESCRIPTION
The Am 9308 provides 8 bits of latch storage divided into two
blocks of 4 bits. Data enters into a latch when both enable
inputs to the 4-bit latch block are LOW. While this condition
exists the output of the latch follows the input. If either enable
input goes HIGH the data present in the latch at that time
is held in the latch and is no longer affected by the data input.
An active LOW master reset is provided for each 4-bit latch.
This reset overrides all other input conditions and when acti-
vated forces the outputs of all the latches LOW.

| Storage Temperature |
| :--- |
| Temperature (Ambient) Under Bias |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous |
| DC Voltage Applied to Outputs for High Output State |
| DC Input Voltage |
| Output Current, Into Outputs |
| DC Input Current (Note 1) |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$\begin{array}{lll}\text { Am930859X } & T_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\ \text { Am930851X } & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\end{array}$

| Parameters | Description | Test Conditions |  | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.72 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{HH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=14.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{I}_{\text {IL }}$ ( Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{1+}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$., $\mathrm{V}_{\mathrm{IN}}=5.5 \cdot \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \\ & \mathrm{V}_{\mathrm{OUT}}=0.0 \mathrm{~V} \end{aligned}$ |  | -20 |  | -70 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | All other inputs $=4.5 \mathrm{~V}$ $V_{C C}=M A X .$ | Am930851X |  | 65 | 100 | mA |

Notes: 1) Typical Limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

SWITCHING CHARACTERISTICS $\left(T_{\wedge}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}(\bar{E})$ | Enable to Output HIGH | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ | 10 | 19 | 30 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ ( $\overline{\mathrm{E}}$ ) | Enable to Output LOW |  | 6 | 12 | 18 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ (D) | Data to Output HIGH |  | 8 | 16 | 20 | ns |
| $\mathrm{t}_{\text {pd_ }}$ (D) | Data to Output LOW |  | 6 | 12 | 18 |  |
| $\mathrm{t}_{5}$ " ${ }^{\text {H }}$ | HIGH Data Set-up Time |  | -4 | 0 | 6 | ns |
| $\mathrm{t}_{5}$ "L" | LOW Data Set-up Time |  | 4 | 7 | 10 |  |
| $t_{\text {pw }}(\underline{E})$ | Min. Enable Pulse Width |  |  | 8 | 15 | ns |
| $t_{\text {pw }}(\overline{\mathrm{MR}})$ | Min. Master Reset Pulse Width |  |  | 10 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ ( $\left.\overline{\mathrm{MR}}\right)$ | Master Reset to Output LOW |  | 7 | 14 | 20 |  |
| $\mathrm{t}_{\text {rec }}(\overline{\mathrm{MR}})$ | Master Reset Recovery Time |  |  | -1 | 10 | ns |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $\mathrm{V}_{C C}$ value.
1 Input.
L LOW, applying to LOW logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
O Output.

## FUNCTIONAL TERMS:

$D_{0}, D_{1}, D_{2}, D_{3}$ Inputs The four data inputs of each of the 9308 latch blocks.
$\overline{\mathbf{E}}_{0}, \overline{\mathbf{E}}_{1}$ Inputs The two Enable inputs. Both of these inputs must be LOW for insertion of data into the latches.
Fan Out The logic HIGH or LOW output drive capability in terms of input unit loads.
Input Unit Load One $T^{2}$ L gate input load. In the HIGH state it is equal to $40 \mu \mathrm{~A}$ at 2.4 V and in the LOW state it is equal to 1.6 mA at 0.4 V .

Latch A storage element which stores one bit of data on receipt of a single transition on an Enable signal.
$\overline{\mathrm{MR}}$ Input The master reset input.
$\mathbf{Q}_{0}, \mathbf{Q}_{1}, \mathbf{Q}_{\mathbf{2}}, \mathbf{Q}_{\mathbf{3}}$ Outputs The four outputs of each of the 9308 latch blocks.
$\mathbf{Q}\left(\mathbf{t}_{\mathrm{n}}\right)$ The output of a latch at time $\mathrm{t}_{\mathrm{n}}$.
$\mathbf{Q}\left(\mathbf{t}_{n+1}\right)$ The output of a latch at time $t_{n+1}$ when input conditions at time $t_{n}$ have been realized by the output.

## OPERATIONAL TERMS:

$\mathbf{1}_{\text {IL }}$ Forward input load current for unit input load.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$\mathbf{I}_{\mathrm{IH}}$ Reverse input load current with $\mathrm{V}_{\mathrm{OH}}$ applied to input.
Negative Current Current flowing out of the device. Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage. Refer to Figure 6.
$\mathbf{v}_{\mathrm{IL}}$ Maximum logic LOW input voltage. Refer to Figure 6.
$\mathrm{V}_{\text {OH }}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current IoL into output.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level.)
$\mathbf{t}_{\mathrm{pw}}(\overline{\mathrm{E}})$ The minimum time that both Enable inputs $\overline{\mathrm{E}}_{0}$ and $\overline{\mathrm{E}}_{1}$ must be LOW in order for data to be correctly entered into the latches.
$t_{\rho_{w}}(\overline{M R})$ The minimum pulse width for resetting the latches.
$t_{\text {pd+ }}$ (DQ) The propagation delay from the D input LOW to HIGH transition to the Q output LOW to HIGH transition. Refer to Figure 1.
$t_{\text {pd- }}$ (DQ) The propagation delay from the $D$ input HIGH-LOW transition to the Q output HIGH to LOW transition. Refer to Figure 1. $t_{\mathrm{pd}+}(\overline{\mathrm{E} Q})$ The propagation delay from the Enable signal HIGH-LOW transition to the Q output LOW to HIGH transition. Refer to Figure 1.
$\mathbf{t}_{\text {pd_ }}(\mathbf{E} Q)$ The propagation delay from the Enable signal HIGH to LOW transition to the Q output HIGH to LOW transition. Refer to Figure 1.
$t_{s}$ " H " (DE) The time required for a HIGH logic level to be present and remain present at a data input prior to the Enable transition from LOW to HIGH in order for the latch to retain a HIGH Jogic level. Refer to Figure 1. HIGH data must be steady at all times between $t_{s H}$ max and $t_{s L}$ min.
$t_{s}$ 'ㄴ." ( $\overline{\mathrm{DE}}$ ) The time required for a LOW logic level to be present and remain present at a data input prior to the Enable transition from LOW to HIGH in order for the latch to retain a LOW logic level. LOW data must be steady at all times between $\mathrm{t}_{\mathrm{sL}}$ max and $t_{s H} \mathrm{~min}$.
$t_{\text {rec }}$ (MR) Recovery time for MR is the minimum time required between the end of the reset pulse and the Enable transition from LOW to HIGH in order for the latches to respond to new data. Refer to Figure 1.
$\mathrm{t}_{\mathrm{pd}-}$ ( $\left.\overline{\mathrm{MR}}\right)$ The propagation delay from the master reset signal HIGH-LOW transition to the output HIGH-LOW transition. Refer to Figure 1.

## SWITCHING WAVEFORMS



Note: The "set-up Time" is defined as the time required, relative to the enable, for a LOW to HIGH edge (tsH) or a HIGH to LOW edge (tsL) to propagate through internal detays. Logic transitions occurring before ts max are guaranteed to be detected; those nccurring after ts min are guaranteed not to be detected. Transitions between ts max and ts min may or may not be detected. The minimum set up time for a LOW is sometimes called the "release time" for a HIGH

## KEY TO TIMING DIAGRAM

| WAVEFORM | INPUTS | outputs |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
| $\pi 111$ | MAY Change FROM H TOL | WILL BE CHANGING FROM HTOL |
| N1715 | MAY Change FROMLTOH | WILL BE changing FROMLTOH |
| XNW | DON'T CARE: ANY CHANGE PERMITTED | Changing STATE UNKNOWN |

Figure 1


9308 APPLICATIONS


Figure 3

## Latch Selection

The Am 9308 can be selected by using an Am9301 decoder. The active LOW outputs of the Decoder conform with the active LOW jnput enables of the latch blocks. The diagram shows one 4-bit latch being selected out of ten possible latch blocks.

## PHYSICAL DIMENSIONS

Dual-In-Line

## Hermetic

Molded



Metallization and Pad Layout



ADVANCED
MICRO DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

## Am93L08 <br> Low-Power Dual Four-Bit Latch

## Distinctive Characteristics

- 100 mw typical power dissipation.
- 30 ns typical propagation delay.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Compatible with 7400 and 9300 series devices.

| FUNCTIONAL DESCRIPTION <br> The Am93L08 consists of two independent four-bit latches. Each latch has two active LOW enables. When both enables are LOW, data on the inputs $\left(D_{0}, D_{1}, D_{2}, D_{3}\right)$ are fed through to the outputs $\left(Q_{0}, Q_{1}, Q_{2}, Q_{3}\right)$. If either enable goes $H I G H$, then the four outputs are inhibited from further change and the last data on the inputs before the enable went HIGH are stored. Each latch also has an active LOW master reset input which forces all outputs to the LOW state regardless of any other inputs. | LOGIC DIAGRAM |
| :---: | :---: |
| LOADING RULES <br> In Unit Loads (Notes) <br> notes: <br> 1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$ HIGH. <br> 2) A 93 L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ HIGH. <br> 3) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V . | LOGIC SYMBOL $\begin{aligned} & \mathrm{VCC}=\mathrm{PIN} 24 \\ & \mathrm{GND}=\mathrm{PIN} 12 \end{aligned}$ |
|  <br> Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. | MAXIMUM RATINGS (Above which the usefus life may be impaired) <br> Note 1. Maximum current defined by DC input voltage. |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am93L0859X Am93L0851X | $\begin{array}{ll} =00 \mathrm{C}+0+75^{\circ} \mathrm{C} & \mathrm{~V}_{\mathrm{cC}}=4.75 \mathrm{~V} \\ =-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \mathrm{~V}_{\mathrm{cC}}=4.50 \mathrm{~V} \end{array}$ | 25 V |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { MIN., } \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{1 H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & I_{1 / 2} \\ & \text { (Note 2) } \\ & \hline \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
|  | 93L Unit Load Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
| (Note 2) | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\text {S }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -2.5 | -16 | -25 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $V_{C C}=$ MAX . |  | 20 | 33 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93 L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd+ }}(\bar{E})$ | Enable to Output HIGH | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ | 16 | 33 | 75 | ns |
| $t_{\text {pd- }}(\bar{E})$ | Enable to Output LOW |  | 15 | 30 | 60 |  |
| $t_{\text {pd+ }}$ (D) | Data to Output HIGH |  | 12 | 25 | 55 | ns |
| $t_{\text {pd- }}$ (D) | Data to Output LOW |  | 15 | 30 | 60 |  |
| $t_{s}$ "H" | HIGH Data Set-up Time |  | 2.0 |  | 20 | ns |
| $t_{\text {s }}$ "L' ${ }^{\prime}$ | LOW Data Set-up Time |  | 3.0 |  | 35 |  |
| $t_{\text {pw }}(\bar{E})$ | Min. Enable Pulse Width |  |  | 32 | 45 | ns |
| $\mathbf{t}_{\text {pw }}(\overline{\mathrm{MR}})$ | Min. Master Reset Puise Width |  |  | 27 | 40 | ns |
| $t_{\text {pd- }}(\overline{M R})$ | Master Reset to Output LOW |  | 15 | 29 | 60 |  |
| $\mathrm{t}_{\mathrm{rec}}(\overline{\mathrm{MR}})$ | Master Reset Recovery Time |  |  | 20 | 30 | ns |

## SWITCHING TIME WAVEFORMS




DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306


## Am9309 <br> Dual Four-Input Multiplexer

## Distinctive Characteristics:

- $100 \%$ reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL-STD-883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


## FUNCTIONAL DESCRIPTION

The 9309 Dual Four-Input Multiplexer is the logic implementation of a two-pole four-position switch with the position of the switch set by the logic levels supplied to the Select Inputs $S_{0}$ and $S_{1}$. Both TRUE and FALSE outputs are provided. The logic equations for each multiplexer output are given below:
$Z_{a}=I_{0 a} \cdot \bar{S}_{1} \cdot \bar{S}_{0}+I_{1 a} \cdot \bar{S}_{1} \cdot S_{0}+I_{2 a} \cdot S_{1} \cdot \bar{S}_{0}+I_{3 a} \cdot S_{1} \cdot S_{0}$
$Z_{b}=I_{0 b} \cdot \bar{S}_{1} \cdot \bar{S}_{0}+I_{1 b} \cdot \bar{S}_{1} \cdot S_{0}+I_{2 b} \cdot S_{1} \cdot \bar{S}_{0}+I_{3 b} \cdot S_{1} \cdot S_{0}$
The logical representation of the 9309 is shown in Truth Table 1.
The 9309 will select and direct word data from multiple word registers to a common output buss. Multiple word data bussing using the 9309 is illustrated in Figure 4.

LOGIC DIAGRAM/SYMBOL

$V_{c c}=\operatorname{Pin} 16$ Gnd. $=\operatorname{Pin} 8$

CONNECTION DIAGRAM
Top View


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | -30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am930959X <br> Am 930951X | $\begin{array}{ll} T_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 10 \% \end{array}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { MIN., } \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{I H} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 | . |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| $\begin{aligned} & \mathbf{I}_{11} \\ & \text { (Note 2) } \end{aligned}$ | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -1.0 | -1.6 | mA |
| $\begin{aligned} & \mathrm{I}_{\text {IH }} \\ & \text { (Note 2) } \end{aligned}$ | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{5 C}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | $-30$ |  | -100 | mA |
| $I_{C C}$ | Power Supply Current | $V_{C C}=M A X$. |  | 30 | 44 | mA |

Notes: 1) Typical Limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

## SWITCHING TIME TEST CIRCUIT



Switching Characteristics $\left(T_{\wedge}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description |  | Test Conditions | $+25^{\circ} \mathrm{C}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{pd}+}$ (ST) | Turn Off Delay | Select Input/TRUE Output |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to figures $1 \& 3$ ) | 10 | 24 | 32 | ns |
| $\mathrm{t}_{\text {pd_ }}$ (ST) | Turn On Delay | Select Input/TRUE Output | 10 |  | 24 | 32 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (SF) | Turn Off Delay | Select Input/FALSE Output | 5 |  | 16 | 21 | ns |
| $\mathrm{t}_{\text {pd_ }}$ (SF) | Turn On Delay | Select Input/FALSE Output | 5 |  | 17 | 23 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (DT) | Turn Off Delay | Data Input/TRUE Output | 8 |  | 17 | 24 | ns |
| $t_{\text {pd_ }}$ (DT) | Turn On Delay | Data Input/TRUE Output | 8 |  | 17 | 24 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (DF) | Turn Off Delay | Data Input/FALSE Output | 2 |  | 9 | 14 | ns |
| $\mathrm{t}_{\text {pd_ }}$ (DF) | Turn On Delay | Data Input/FALSE Output | 3 |  | 10 | 15 | ns |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH-signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate $\mathrm{HIGH} \mathrm{V}_{\mathrm{CC}}$ value.
I Input.
L LOW, applying to a LOW signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate LOW $\mathrm{V}_{\mathrm{CC}}$ value.
0 Output.

## FUNCTIONAL TERMS:

Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
$\mathbf{I}_{\mathrm{i} \mathrm{a}}, \mathbf{l}_{\mathrm{ib}}$ Data Inputs One of the four multiplexer data inputs for multiplexers a or $\mathrm{b}, \mathrm{j}=0,1,2,3$.
Input Unit Load One $T^{2}$ L gate input load. In the HIGH state it is equal to $\mathrm{I}_{\mathrm{R}}$ and in the LOW state it is equal to $\mathrm{I}_{\mathrm{F}}$.
Z Output The logic TRUE output of the four input multiplexers.
$\overline{\mathbf{z}}$ Output The logic FALSE output of the four input multiplexers.

## OPERATIONAL TERMS:

$I_{l L}$ Forward input load current, for unit input load. Refer to Figure 2. $\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test. Refer to figure 2.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test. Refer to Figure 2.
$\mathbf{I}_{\mathrm{PD}}$ The current drawn by the device under a +5.0 V power supply bias with input and output terminals open.
$\mathrm{I}_{\mathrm{IH}}$ Reverse input load current with $\mathrm{V}_{\mathrm{OH}}$ applied to input. Refer to Figure 2.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{I H}$ Minimum logic HIGH input voltage. Refer to Figure 2.
$\mathbf{V}_{\text {IL }}$ Maximum logic LOW input voltage. Refer to Figure 2.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output. Refer to Figure 2.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output. Refer to Figure 2.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level).
$t_{\text {pd+ }}$ (ST) The propagation delay from a Select Input signal transition to the corresponding TRUE output LOW-HIGH transition. Refer to Figure 1.
$t_{\text {pd... }}$ (ST) The propagation delay from a Select Input signal transition to the corresponding TRUE output HIGH-LOW transition. Refer to Figure 1.
$\mathbf{t}_{\mathrm{pd}+}$ (SF) The propagation delay from a Select Input signal transition to the corresponding FALSE output LOW-HIGH transition. Refer to Figure 1.
$t_{\text {pd__ }}(S F)$ The propagation delay from a Select Input signal transition to the corresponding FALSE output HIGH-LOW transition. Refer to Figure 1.
$t_{\text {pd+ }}$ (DT) The propagation delay from a Data Input signal transition to the TRUE output LOW-HIGH transition. Refer to Figure 1.
$t_{\text {pd_ }}(\mathbf{D T})$ The propagation delay from a Data Input signal transition to the TRUE output HIGH-LOW transition. Refer to Figure 1.
$t_{\text {pd+ }}$ (DF) The propagation delay from a Data Input signal transition to the FALSE output LOW-HIGH transition. Refer to Figure 1.
$t_{\text {pd- }}$ (DF) The propagation delay from a Data Input signal transition to the FALSE output HIGH-LOW transition. Refer to Figure 1.


## PERFORMANCE CURVES

## Input Characteristics



## Output Characteristics




Output LOW Current Versus Output Voltage


## Switching Characteristics



Turn Off Delay
Select Input to FALSE Output


Turn Off Delay Select Input to TRUE Output


Turn On Delay
Data Input to FALSE Output


Turn On Delay Select Input to FALSE Output


Turn Off Delay
Data Input to FALSE Output



## MULTIPLE WORD BUSSING



Figure 4
The interconnection of five 9309 Dual Four-Input Multiplexers will switch a two bit data word from one of sixteen two bit words onto a data buss. The selection of the word transferred to the buss is made by the address supplied to the $W_{0}, W_{1}, W_{2}$, and $W_{3}$ inputs.



## Am93L09 <br> Low-Power Dual Four-Input Multiplexer

## Distinctive Characteristics

- 30 ns typical propagation delay.
- 38 mw typical power dissipation.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Compatible with 7400 and 9300 series devices

FUNCTIONAL DESCRIPTION
The Am93L09 consists of two four-input multiplexers controlled by two common select lines. The logic levels on the two select lines $S_{0}$ and $S_{1}$ determine which of the four inputs will be fed to the outputs of each multiplexer, so the device can select two bits of data from any one of four sources. Both assertion and negation outputs are provided for each multiplexer; the negation outputs are slightly faster. The Am93L09 can also be used to generate a random function of three variables by connecting two of the variables to the select inputs and connecting the multiplexer inputs HIGH or LOW or to the true or complement of the third variable.

DATA SELECTION TABLE

| Select lines |  |  |  |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{0}$ | $\mathrm{~S}_{\mathrm{I}}$ | $\mathrm{Z}_{\mathrm{a}}$ | $\overline{Z_{a}}$ | $\mathrm{Z}_{\mathrm{b}}$ | $\overline{Z_{\mathrm{b}}}$ |  |  |  |  |  |  |
| L | L | $\mathrm{I}_{\mathrm{Oa}}$ | $\overline{I_{0 \mathrm{a}}}$ | $\mathrm{I}_{0 \mathrm{~b}}$ | $\overline{I_{0 \mathrm{~b}}}$ |  |  |  |  |  |  |
| H | L | $\mathrm{I}_{1 \mathrm{a}}$ | $\overline{I_{1 \mathrm{a}}}$ | $\mathrm{I}_{1 \mathrm{~b}}$ | $\overline{I_{1 \mathrm{~b}}}$ |  |  |  |  |  |  |
| L | H | $\mathrm{I}_{2 \mathrm{a}}$ | $\overline{I_{2 \mathrm{a}}}$ | $\mathrm{I}_{2 \mathrm{~b}}$ | $\overline{\mathrm{I}_{2 \mathrm{~b}}}$ |  |  |  |  |  |  |
| H | H | $\mathrm{I}_{3 \mathrm{a}}$ | $\overline{I_{3 \mathrm{a}}}$ | $\mathrm{I}_{3 \mathrm{~b}}$ | $\overline{I_{3 \mathrm{~b}}}$ |  |  |  |  |  |  |

LOADING RULES
In Unit Loads (Notes)

| LOADING RULES <br> In Unit Loads (Notes) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | TTL loads |  |  |  |
| Input Load Factor | HIGH | LOW | HIGH loads | LOW |
| All Inputs | 0.5 | 0.25 | 1.0 | 1.0 |
| Output Drive | HIGH | LOW | HIGH | LOW |
| All Outputs | 10.0 | 3.0 | 20.0 | 12.0 |

## NOTES:

1) A TTL unit load is specified as 0.4 V at $\mathbf{- 1 . 6} \mathrm{mA}$ LOW, 2.4 V at $40 \mu \mathrm{~A}$ HIGH.
2) A 93 L . unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$
3) Enough output LOW current is available to mix TTL and 93L. loads and
still meet the 93 L requirement of $a \mathrm{~V}$ 期 of 0.3 V . still meet the 93L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .

LOGIC DIAGRAM


## LOGIC SYMBOL


$V_{C C}=$ PIN 16
GND $=$ PIN 8

Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current (Note 1) | -30 mA to +5.0 mA |

Note 1. Maximum current defined by DC input voltage.

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am93L0959X $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V
Am93L0951X $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{cC}}=4.50 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $V_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{iH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathbf{I}_{1 / 2} \\ & \text { (Note 2) } \\ & \hline \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$., $\mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\underset{\text { (Note 2) }}{\mathrm{I}_{\mathrm{H}}}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -10 | -26 | -40 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $V_{C C}=M A X$. |  | 7.5 | 11.5 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd+ }}$ (SZ) | Select to Z Output HIGH | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 19 | 38 | 70 | ns |
| $t_{\text {pd- }}(S Z)$ | Select to Z Output LOW |  | 19 | 38 | 65 | ns |
| $\mathrm{t}_{\mathrm{pd}+}(\mathrm{S} \overline{\mathrm{Z}}$ ) | Select to $\bar{Z}$ Output HIGH |  | 12 | 24 | 50 | ns |
| $\mathrm{t}_{\mathrm{pd}-}(\mathrm{SZ})$ | Select to $\overline{\text { Z Output LOW }}$ |  | 14 | 27 | 55 | ns |
| $t_{\text {pd+ }}$ ( Dz ) | Data Input to Z Output HIGH |  | 22 | 43 | 70 | ns |
| $\mathrm{t}_{\text {pd- }}$ (DZ) | Data Input to $\mathbf{Z}$ Output LOW |  | 18 | 35 | 65 | ns |
| $t_{\text {pd+ }}$ (DZ) | Data input to $\overline{\mathbf{Z}}$ Output HIGH |  | 11 | 22 | 40 | ns |
| $t_{\text {pd- }}$ ( $D \bar{Z}$ ) | Data Input to $\overline{\text { Z O Output LOW }}$ |  | 15 | 30 | 60 | ns |

## SWITCHING TIME WAVEFORMS




ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am 9310/9316 <br> BCD Decade Counter/Four-Bit Binary Counter 

## Distinctive Characteristics:

- Fully synchronous counting and parallel loading
- Electrically tested and optically inspected dice for the assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- $100 \%$ reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL STD 883.


## FUNCTIONAL DESCRIPTION

The Am9310 and Am9316 are four-bit synchronous up-counters. The 9310 is a modulo 10 counter and the 9316 is a hexadecimal counter. Each counter contains four master-slave flip-flops driven by a common clock input (CP). When CP is LOW, data is entered into the masters of the flip-flops. If the Parallel enable ( $\overline{\mathrm{PE}})$ is HIGH, then data is entered into each master from the slaves of the other flip-flops via $J$ and $K$ type inputs. If PE is $\left(\mathrm{PO}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}\right.$ ). When the clock changes from LOW to H pherallel inputs (PO, $P_{1}, P_{2}, P_{3}$. When the clock changes from LOW to HIGH, the
data in the masters is transferred to the slaves and the outputs data in the masters is transferred to the slaves and the outputs ( $Q_{0}, Q_{1}$, $\left.Q_{2}, Q_{3}\right)$. The masters are inhibited from change as long as the clock is
HIGH. In the count mode (PE HIGH), there are two count enables, count enable parallel (CEP) and count enable trickle (CET). Both must be HIGH enable parallel (CEP) and count enable trickle (CET). Both must be HIGH 9310 and 15 for the 9316 ) is decoded and ANDed with the CET input to produce a terminal count output (TC). Long synchronous counter systems are constructed by connecting the TC output of the first counter to the CEP inputs of all other counters and the TC output of each counter after the first to the CET input of the next counter. Both counters have an asynchronous master reset ( $\overline{\mathrm{MA}}$ ) which clears all tour flip-flops independent of any other inputs.
For proper operation, the $\overline{P E}$ input must not change from LOW to HIGH during the clock LOW time uniess the $P$ inputs are identical to the $Q$ outputs. If CEP and CET are both HIGH at any time during the clock LOW time, (and $\overline{\text { PE }}$ is HIGH), then the count will increment when the clock goes HIGH.

## LOGIC SYMBOL


$V_{C C}=$ PIN 16
GND $=$ PIN 8

The basic cell for the Am9310/9316 is illustrated in Figure 8.

LOGIC DIAGRAMS


Am9310 ORDERING INFORMATION

| Part Number | Package Type |  |  |
| :---: | :---: | :---: | :---: |
| 99310 | d | Ro | 6M531059x |
| Am9310 | Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | J7B931059X |
| Am9310 | Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | J7B931051X |
| Am9310 | ermetic Flat | $5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U4L931051X |
| Am9310 | Dice |  | UXX9310XXD |
| Am9316 | Molded DIP | $0^{\circ}$ to +75 | U6M931659X |
| Am9316 | Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | U7B931659X |
| Am9316 | Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U7B931651X |
| Am9316 | Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U4L931651 |
| Am9316 | Dice | Note | UXX9316XX |
| Note : The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. |  |  |  |

CONNECTION DIAGRAM
Top View


NOTE: Pin 1 is marked for orientation.

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{cc}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current (Note 1) | -30 mA to +5 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am 931059X/Am 931659X $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad V_{c C}=5.0 \mathrm{~V} \pm 5 \%$
Am931051X/Am931651X $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V} \pm 10 \%$

| Parameters | Description | Test Condition |  | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{I}_{\text {IL }}$ (Note 2) | Unit Load Input LoW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\mathrm{HH}}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $I_{\text {Sc }}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \\ & \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V} \end{aligned}$ |  | -20 |  | -80 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $V_{C C}=$ MAX. | Am931051X |  | 65 | 100 | mA |
|  |  |  | $\begin{aligned} & \text { Am931059X } \\ & \text { Am931659X } \end{aligned}$ |  | 65 | 94 |  |

Notes: 1) Typical Limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

SWITCHING CHARACTERISTICS $\left(T_{\lambda}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {pd }}+$ | Turn Off Delay-Q Outputs | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 1) | 10 | 20 | 30 | ns |
| $\mathrm{t}_{\text {pd- }}$ | Turn On Delay-Q Outputs |  | 7 | 15 | 25 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (TC) | Turn Off Delay TC |  | 17 | 35 | 50 | ns |
| $\mathrm{t}_{\text {pd_( }}$ (TC) | Turn On Delay TC |  | 10 | 20 | 30 | ns |
| $\mathrm{t}_{5}$ (CE) | Set-up Time CEP or CET | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 2) | 0 | 13 | 30 | ns |
| $\mathrm{t}_{5}(\mathrm{P})$ | Set-up Time P-Inputs | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 3) | 0 | 18 | 38 | ns |
| $\mathrm{t}_{3}$ ( $\overline{\text { PE }}$ ) | Set-up Time PE |  | 7 | 29 | 45 | ns |
| $t_{\text {pd_ }}(\overline{\mathrm{MR}})$ | Turn-on Delay for MR | $V_{C C}=5.0 \mathrm{~V}, C_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 1) | 15 | 33 | 48 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (CET to TC) | Turn Off Delay for CET to TC | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 4) | 7 | 14 | 30 | ns |
| $t_{\text {pd_ }}$ (CET to TC) | Turn On Delay for CET to TC |  | 7 | 14 | 30 | ns |
| ${ }_{\text {c }}$ | Count Frequency | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 20 | 28 |  | MHz |

## IEFINITION OF TERMS

## UBSCRIPT TERMS:

Forward, applying to LOW inputs.
HIGH, applying to a HIGH logic level or when used with $V_{C C}$ to dicate high $\mathrm{V}_{\mathrm{CC}}$ value.
Input.
LOW, applying to LOW logic level or when used with $V_{C C}$ to dicate low $\mathrm{V}_{\mathrm{CC}}$ value.

Output.
Reverse, applying to HIGH inputs.

## JNCTIONAL TERMS:

synchronous (ripple) Counter All outputs (flip flops) change state I command from a preceding stage.
, Input Asynchronous direct clear input.
IP Input The count mode is inhibited by a LOW input. Outputs ;, $Q_{0}, Q_{1}, Q_{2}$ and $Q_{3}$ remain unchanged. Refer to Truth Table II.
ET Input The count mode is inhibited and Terminal Count (TC) itput is forced LOW by a LOW input. Outputs $Q_{0}, Q_{1}, Q_{2}$ and $Q_{3}$ main unchanged. Refer to Truth Table II.
in-Out The logic HIGH or LOW output drive capability in terms Input Unit Loads.
put Unit Load One T$T^{2}$ L gate input load. In the HIGH state it is jual to $I_{R}$ and in the LOW state it is equal to $I_{F}$.
: Flip Flop Properties similar to an RS Flip Flop except that $=K=1$ is allowed. Refer to Truth Table I.
K Inputs The logic inputs for setting the JK flip flop of the gister. Refer to Table I.
$\overline{7}$ Input The master reset input.
! Input The input for selection of parallel data entry to the jister. Parallel Enable (PE) LOW allows parallel data entry.
, $\mathbf{P}_{6}, \mathbf{P}_{2}, \mathbf{P}_{3}$ Inputs The inputs for data entry into the four synchro- us clocked JK Flip Flops. Refer to Table 11.
, $\mathbf{Q}_{1}, \mathbf{Q}_{2}, \mathbf{Q}_{3}$ Outputs The four outputs of the 9310/9316 register , flops.
( $t_{n}$ ) The output after the $n$ 'th clock pulse.
$\left(t_{n+1}\right)$ The output after the $(n+1)$ clock pulse.
nchronous Counter All outputs (flip flops) change state on mmand from the clock.
rminal Count The highest number a counter can attain when erated in the count mode.
: Output This output is HIGH when CET is HIGH and the counter at terminal count. The output is LOW when CET is LOW or the unter not at terminal count.

## 'ERATIONAL TERMS:

Forward input load current for unit input load.
1 Output HIGH current forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
Output LOW current forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$\mathbf{I}_{\mathrm{LL}}$ Reverse input load current with $\mathrm{V}_{\mathrm{IL}}$ applied to input.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{I H}$ Minimum logic HIGH input voltage. Refer to Figure 6.
$\mathbf{V}_{\text {IL }}$ Maximum logic LOW input voltage. Refer to Figure 6.
$\mathrm{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{l}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $I_{\text {OL }}$ into output.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level)
CP Clock Pin, pulsed. The subscript, if any, refers to pulse waveshape.
$t_{p d-}$ The propagation delay from the clock signal LOW-HIGH transition to an output signal HIGH-LOW transition. Refer to Figure 1.
$\mathrm{t}_{\mathrm{pd}+}$ The propagation delay from the clock signal LOW-HIGH transition to an output signal LOW-HIGH transition. Refer to Figure 1.
$t_{\text {pd_ }}(\overline{\text { MR }})$ The propagation delay from the master reset signal HIGH-LOW transition to the TRUE output signal HIGH-LOW transition. Refer to Figure 4.
$t_{\text {pd }+}$ (CET to TC) The propagation delay from the CET input LOWHIGH transition to the TC output LOW-HIGH transition. Refer to Figure 5.
$t_{\text {pd_ }}$ (CET to TC) The propagation delay from the CET input HIGHLOW transition to the TC output HIGH-LOW transition. Refer to Figure 5.
$t_{\text {pd+ }}$ (TC) The propagation delay from the clock signal LOW-HIGH transition to the TC output LOW-HIGH transition. Refer to Figure 1. $t_{\text {pd_( }}$ (TC) The propagation delay from the clock signal LOW-HIGH transition to the TC output HIGH-LOW transition. Refer to Figure 1.
$\mathbf{t}_{s}$ (CE) The set-up time of the count enable inputs (CET or CEP) relative to either edge of the clock. To inhibit counting, one of the count enables must be LOW by $\mathrm{t}_{\mathrm{s}}$ (CE) max before the clock goes LOW and must remain LOW until after $\mathrm{t}_{\mathrm{s}}$ (CE) min before the clock goes HIGH. To enable counting, both of the count enables must be HIGH before $t_{s}$ (CE) max before the clock goes HIGH.
$\mathbf{t}_{s}$ (P) The set-up time for data on the P inputs, relative to the clock LOW to HIGH transition. In order to correctly load data into the counter, the $P$ inputs must be steady between $t_{s}(P)$ max and $t_{s}(P)$ min before the clock goes HIGH.
$t_{s}(\overline{\mathrm{PE}})$ The set-up time on the parallel enable input. To load data from the P inputs into the counter, the parallel enable must be LOW by $t_{s}(\overline{\mathrm{PE}})$ max before the clock goes HIGH and must remain LOW until after $\mathrm{t}_{\mathrm{s}}(\overline{\mathrm{PE}}) \mathrm{min}$ before the clock goes HIGH.

## SWITCHING TIME WAVEFORMS



Figure 1


Figure 3


Figure 4

Switching tests are performed with CP input driven by a $\mathrm{TT}_{\mu} \mathrm{L} 9002$ gate and the outputs loaded by 15 pF capacitance to include jig capacitance. All unused inputs are tied to $\mathrm{V}_{\mathrm{CC}}$. The pulse generator driving the $\mathrm{TT} \mu \mathrm{L} .9002$ is set up in the following condition:
Rise Time $<15 \mathrm{~ns}$
Fall Time $<15 \mathrm{~ns}$
Amplitude $\approx 4 \mathrm{~V}$
Frequency $=2 \mathrm{MHz} \pm 5 \%$ at $50 \%$ duty cycle

INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH


DRIVING DEVICE


Current Interface Conditions - LOW


Current Interface Conditions - HIGH



## MULTI-STAGE SYNCHRONOUS COUNTER



Figure 9

## Am9310/9316 APPLICATION

Counter stages can be cascaded, as shown above, to provide multiple stage BCD or Binary synchronous counting by using the 9310 or the 9316 respectively. With a TC fan-out of six the above scheme allows seven stages to operate at the maximum frequency equivalent to a two stage counter.

Each stage is enabled for counting when both its CEP and CET inputs are HIGH. CEP of subsequent stages are HIGH when the first stage is at Terminal Count. CET of a stage is HIGH when all of its preceding stages (first stage not included) are at Terminal Count.

This indicates that CET $_{n}$ is enabled by $\mathrm{TC}_{n-1}, \mathrm{TC}_{n-1}$ in turn is HIGH when CET $_{n-1}$ is enabled. CET ${ }_{n-1}$ is enabled by $\mathrm{TC}_{n-2}$, until the second stage, where the $\mathrm{CET}_{2}$ is always open (HIGH). This TC/CET look ahead ripple is initiated when the second stage reaches Terminal Count and must arrive at the CET input of the last stage before the first stage reaches Terminal Count again. This will happen ten clock pulses (sixteen for the 9316) after the look ahead ripple is initiated.

A multi stage counter as illustrated above can operate at a typical clock frequency of 20 MHz .


Advanced Micro Devices can not assume responsibllity for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. (3

# Am93L10/93L16 <br> Low-Power BCD Decade Counter/Four-Bit Binary Counter 

## Jistinctive Characteristics

- 75 mw typical power dissipation.
- 13 MHz typical count rate
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- Fully synchronous counting and parallel loading


## FUNCTIONAL DESCRIPTION

The Am93L10 and Am93L16 are four-bit synchronous up-counters. The 93 L 10 is a modulo 10 counter and the 93 L 16 is a hexadecimal counter. Each counter contains four master-slave flip-flops driven by a common clock input (CP). When CP is LOW, data is entered into the masters of the flip-flops. If the parallel enable (PE) is HIGH, then data is entered into each master from the slaves of the other flip-flops via $J$ and $K$ type inputs. If $\overline{P E}$ is LOW, then data is entered into the masters via the D-type paraltel inputs ( $\mathrm{Po}_{\mathrm{c}}, \mathrm{P}_{1}, P_{2}, P_{3}$ ). When the clock changes from LOW to HIGH, the data in the masters is transferred to the slaves and the outputs ( $\mathrm{Qo}_{0}$, $\mathrm{Q}_{1}$, HIGH. in the count mode ( PE HIGH), there are two count enables, count enable parallel (CEP) and count enable trickle (CET). Both must be HIGH enable paralle (CEP) and count enable trickle (CET). Both must be HIGH $93 L 10$ and 15 for the 93L16) is decoded and ANDed with the CET input to produce a terminal count output (TC), Long synchronous counter systems produce a terminal count output (TC), Long synchronous counter systems
are constructed by connecting the TC output of the first counter to the CEP are constructed by connecting the TC output of the first counter to the CEP first to the CET input of the next counter. Both counters have an asynchronous master reset ( $\overline{M R}$ ) which clears all four flip-flops independent of any other inputs.
For proper operation, the $\overline{\mathrm{PE}}$ input must not change from LOW to HIGH during the clock LOW time unless the $P_{i}$ inputs are identical to the $Q_{i}$ outputs. If CEP and CET are both HIGH at any time during the clock LOW time, (and $\overline{P E}$ is HIGH), then the count will increment when the clock goes HIGH.


LOADING RULES
In Unit Loads (Notes)
TTL LOADS 93L LOADS

| Input Load Factor | HIGH | LOW | HIGH | LOW |
| :---: | :---: | :---: | :---: | :---: |
| CEP, $\overline{\mathrm{MR}}$ | 0.5 | 0.25 | 1.0 | 1.0 |
| CET, CP, $\overline{\mathrm{PE}}$ | 1.0 | 0.5 | 2.0 | 2.0 |
| $\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}$ | 0.34 | 0.17 | 0.68 | 0.68 |
| Output Drive | HIGH | LOW | HIGH | LOW |
| $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}$, TC | 9 | 3 | 18 | 12 |

## NOTES:

1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$
2) A 93L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ High.
3) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .


ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am93L1059X, Am93L1659X Am93L1051X, Am93L1651X
$\begin{aligned} T_{A} & =0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ T_{A} & =-55^{\circ} \mathrm{C} \text { to }+12\end{aligned}$
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=4.75 \mathrm{~V}$ to 5.25 V


Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

## SWITCHING CHARACTERISTICS $\left(\mathrm{T}_{\wedge}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd }+}$ | Turn Off Delay-Q Outputs | $V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}$ <br> (Refer to Figure 1) | 18 | 35 | 50 | ns |
| $t_{\text {pd }}$ | Turn On Delay-Q Outputs |  | - 20 | 40 | 55 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (TC) | Turn Off Delay TC |  | 40 | 80 | 95 | ns |
| $t_{\text {pd_ }}(\mathrm{TC})$ | Turn On Delay TC |  | 18 | 35 | 45 | ns |
| $t_{s}(C E)$ | Set-up Time CEP or CET | $V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}$ <br> (Refer to Figure 2) | 10 | 50 | 80 | ns |
| $t_{s}(P)$ | Set-up Time P-Inputs | $V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}$ <br> (Refer to Figure 3) | 30 | 70 | 110 | ns |
| $t_{s}(\overline{P E})$ | Set-up Time $\overline{\mathrm{PE}}$ |  | 10 | 45 | 80 | ns |
| $\mathbf{t}_{\mathrm{pd}-}(\overline{\mathrm{MR}})$ | Turn-on Delay for $\overline{\mathrm{MR}}$ | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 1) | 26 | 52 | 95 | ns |
| $t_{p d+}$ (CET to TC) | Turn Off Delay for CET to TC | $V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}$ <br> (Refer to Figure 4) | 18 | 35 | 55 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { _ }}$ (CET to TC) | Turn On Delay for CET to TC |  | 20 | 40 | 60 | ns |
| $\mathrm{f}_{\mathrm{c}}$ | Count Frequency | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 8 | 13 |  | MHz |

## SWITCHING TIME WAVEFORMS



Figure 1


Figure 2


Figure 3


Figure 4


ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

## Am9311•Am54/74154 Demultiplexer/One of Sixteen Decoder

## Distinctive Characteristics:

- $100 \%$ reliability assurance Testing including high-temperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL-STD-883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


## FUNCTIONAL DESCRIPTION

The Am9311 Demultiplexer/One-of-Sixteen Decoder accepts four inputs and selects one of sixteen mutually exclusive active LOW outputs as shown in Table II. The Am9311 is enabled by a LOW signal on $\bar{E}_{0}$ and $\bar{E}_{1}$ inputs.
Incoming data on either $\bar{E}_{0}$ or $\bar{E}_{1}$ with the other enable input held LOW can be demultiplexed to any one of the sixteen outputs, zero through fifteen, with binary addressing at inputs $A_{0}, A_{1}, A_{2}$ and $A_{3}$. This demultiplexing capability is shown in Figure 9.

LOGIC SYMBOL


LOGIC DIAGRAM


Am9311/Am54/74154 ORDERING INFORMATION


Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.


NOTE: PIN 1 is marked for orientation.

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 V to +7 |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{mi}$ |
| DC Input Voltage | -0.5 V to +5.5 |
| Output Current, Into Outputs | 30 n |
| DC Input Current | -30 mA to +5 n |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$\begin{array}{lll}\text { Am931159X } & \text { Am74154 } & T_{\wedge}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C}\end{array} \begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 5 \% \\ & \text { Am931151X Am54154 } \\ & \mathrm{T}_{\wedge}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%\end{aligned}$

| Parameters | Description | Test Conditio |  | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{12}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{I}_{\text {LL }}$ (Note 2) | Unit Load Input LOW Current. | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\text {H }}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $\mathrm{I}_{5 \mathrm{C}}$. | \|Output Short Circuit Current| | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | $-20$ |  | -70 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | Am931151X Am54154 |  | 35 | 49 | mA |
|  |  |  | Am931159X Am74154 |  | 35 | 56 |  |

Notes: 1) Typical Limits are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

## Switching Characteristics $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Parameters |  | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {pd }+}(A \bar{O})$ | Turn Off Delay A input to output | $V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}$ <br> Refer to Figure 6 | 10 | 22 | 31 | ns |
| $\mathrm{t}_{\text {pd- }}(\mathrm{A} \overline{\mathrm{O}})$ | Turn On Delay A input to output |  | 7 | 21 | 28 | ns |
|  | Turn Off Delay Enable input to output |  | 10 | 15 | 23 | ns |
| $2.86{ }^{\text {tad_ }}$ ( $\overline{\mathrm{E}} \mathrm{O}^{\prime}$ ) | Turn On Delay Enable input to output |  | 7 | 15 | 22 | ns |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
$l$ input.
L LOW, applying to LOW logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
O Output.

## OPERATIONAL TERMS:

$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$\mathbf{1}_{\mathrm{IH}}$ Reverse input load current with $\mathrm{V}_{\mathrm{OH}}$ applied to input.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}} \quad$ Minimum logic HIGH input voltage. Refer to Figure 7.
$\mathbf{V}_{\mathrm{IL}} \quad$ Maximum logic LOW input voltage. Refer to Figure 7.
$\mathrm{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current IoL into output.

## FUNCTIONAL TERMS:

Decoder/Demultiplexer On the basis of an applied instruction, channels of communication are selected which connect certain sources of information to certain destinations e.g., the distribution of timing signals; the interconnection between arithmetic registers. $\overline{\mathbf{E}}_{0}, \overline{\mathbf{E}}_{\mathbf{1}}$ Enable Inputs. The device is enabled when both the Enable inputs are LOW.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
Input Unit Load One $\mathrm{T}^{2} \mathrm{~L}$ gate input load. In the HIGH state it is equal to $40 \mu \mathrm{~A}$ at 2.4 V and in the LOW state it is equal to 1.6 mA at 0.4 V . $\overline{\mathrm{O}} \mathrm{j}$ Active LOW output of Demultiplexer/Decoder $\mathrm{j}=0-15$.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level)
$t_{\mathrm{pd}+}(\mathrm{A} \overline{\mathrm{O}})$ The propagation delay from input address transition to the output LOW to HIGH transition.
$t_{\text {pd_ }}(A \bar{O})$ The propagation delay from input address transition to the output HIGH to LOW transition.
$\mathbf{t}_{\mathrm{pd}+}(\overline{\mathrm{E}} \overline{\mathrm{O}})$ The propagation delay from input Enable LOW to HIGH transition to the output LOW to HIGH transition.
$\mathbf{t}_{\mathrm{pd}-}(\overline{\mathrm{E}} \overline{\mathrm{O}})$ The propagation delay from input Enable HIGH to LOW transition to the output HIGH to LOW transition.

## PERFORMANCE CURVES

## Input/Output Characteristics



Figure 1


Figure 2


Figure 3

## Switching Characteristics



Figure 4


Figure 5

SWITCHING TIME TEST CIRCUIT \& WAVEFORMS



Figure 6


## Am9311 APPLICATIONS



Decode any BCD code using a 9311 element. Any 4 bit BCD code may be decoded by selecting outputs, examples are shown in the table.

## Decode any 4 blt BCD code



The Am9311 can be used as a clock demultiplexer. The binary address designates to which register or counter the clock is sent. Up to 5 register counter stages can be driven by one decoder output allowing word lengths of 20 bits to be controlled. Any sequential circuit in the 9300 MSI family can be used in this configuration.

Figure 9


Advanced Micro Devices can not assume responsibility for use of any circultry described other than circuitry entirely embodied in an Advanced Micro Devices product. (4)

# Am93L11 <br> Low-Power One-of-Sixteen Decoder 

## Distinctive Characteristics:

- 58 mw typical power dissipation.
- 50 ns typical propagation delay.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Compatible with 7400 and 9300 series devices

| FUNCTIONAL DESCRIPTION <br> The AM93L11 one-of-sixteen decoder/demultiplexer accepts a four-bit code on the four address inputs $A_{0}, A_{1}, A_{2}, A_{3}$ and turns on a corresponding active LOW output. The outputs are designated by the decimal equivalent of the binary code which selects them. All non-selected outputs will be HIGH. The device is enabled by LOW levels on both enable pins $\mathrm{E}_{0}$ and $\bar{E}_{1}$. If either enable is HIGH, then all outputs will be HIGH. Data can be demultiplexed by applying an address to the address inputs and a data stream to one of the enable inputs, with the other enable held LOW. The output corresponding to the address will then follow the input data. | LOGIC DIAGRAM |
| :---: | :---: |
| LOADING RULES <br> In Unit Loads (Notes) <br> NOTES: <br> 1) A TTL unit load is specified as 0.4 V at -1.6 mA Low, 2.4 V at $40 \mu \mathrm{~A}$ HIGH. <br> 2) A 93 L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ HIGH. <br> 3) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93L requirement of a $V_{\mathrm{OL}}$ of 0.3 V . | LOGIC SYMBOL <br> 12345678910111314151617 $\begin{aligned} & V_{C C}=\operatorname{PIN} 24 \\ & G N D=P I N 12 \end{aligned}$ |
| Am93L11 ORDERING INFORMATION <br> Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. | MAXIMUM RATINGS (Above which the useful life may be impaired) <br> Note 1. Maximum current defined by DC jnput voltage. |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am93L1159x Am93L1151X | $T_{\wedge}^{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \quad V_{c \mathrm{CC}}=4.50 \mathrm{~V} \text { to } 5.50 \mathrm{~V}$ |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & I_{1 L} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ (Note 2) | 93L Unit Load Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\text {S }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -2.5 | -16 | -25 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | 11.5 | 16.5 | mA |

Notes: 1) Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}(\mathbf{A} \overline{\mathrm{O}})$ | Address to Output HIGH | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{gathered}$ | 22 | 44 | 70 | ns |
| $t_{\text {pd }-}$ ( $A \bar{O}$ ) | Address to Output LOW |  | 25 | 50 | 75 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (EO) | Enable to Output HIGH |  | 20 | 40 | 60 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ (EO) | Enable to Output Low |  | 20 | 40 | 60 | ns |

## SWITCHING TIME WAVEFORMS




ADVANCED MICRO DEVICES INC. 901 Thompson Place Sunnyvale California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

# Am9312 <br> Eight-Input Multiplexer 

## Distinctive Characteristics:

- 10 ns typical propagation delay
- Both true and complement outputs provided
- 100\% reliability assurance testing in compliance with MIL-STD-883
- Can be used to generate any function of four variables


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathbf{m a x}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | $\mathbf{3 0 \mathrm { mA }}$ |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am931259X | $T_{\wedge}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :--- | :--- |
| Am931251X | $\mathrm{T}_{\wedge}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ |


| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH LeveI | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| $1 / 1$ | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -35 |  | -100 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $V_{C C}=\mathrm{MAX}$. |  | 27 | 44 | mA |

Notes: 1) Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

SWITCHING CHARACTERISTICS ( $T_{\wedge}=25^{\circ} \mathrm{C}$ )


## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH; applying to a HIGH-signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate HIGH $\mathrm{V}_{\mathrm{CC}}$ value.
I Input.
L. LOW, applying to a LOW signal level or when used with $\mathrm{V}_{\mathrm{cc}}$ to indicate LOW $V_{\mathrm{cc}}$ value.
0 Output.

FUNCTIONAL TERMS:
Enable Input ( $\overline{\mathbf{E}}$ ) is active LOW to enable data selection from one of eight data inputs. Enable Input HIGH inhibits all data source selection. Refer to Truth Table.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
$I_{j}$ Data Inputs designates one of the elght multiplexer data inputs $j=0,7$.
Unit load One $T^{2}$ L gate input load. In the HIGH state it is equal to $40 \mu \mathrm{~A}$ at 2.4 V and in the LOW state it is equal to -1.6 mA at 0.4 V .
$\mathbf{Z}$ Output The logic TRUE output of the multiplexer.
$\mathbf{Z}$ Output The complement of the $\mathbf{Z}$ output.

## OPERATIONAL TERMS:

$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$\mathrm{I}_{\mathrm{cc}}$ The current drawn by the device under a +5.0 V power supply bias with input and output terminals open.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $J_{O L}$ into output.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level).
$\mathbf{t}_{\mathrm{pd}+}(\mathbf{S T})$ The propagation delay from a Select Input signal transition to the corresponding TRUE output LOW-HIGH transition.
$\mathrm{t}_{\mathrm{pd}}$ (ST) The propagation delay from a Select Input signal transition to the corresponding TRUE output HIGH-LOW transition.
$\mathbf{t}_{\mathrm{pd}+}$ (SF) The propagation delay from a Select Input signal transition to the corresponding FALSE output LOW-HIGH transition.
$\mathbf{t}_{\text {pd_ }}$ (SF) The propagation delay from a Select Input signal transition to the corresponding FALSE output HIGH-LOW transition.
$t_{\text {pd }+}$ (DT) The propagation delay from a Data Input signal transition to the TRUE output LOW-HIGH transition.
$\boldsymbol{t}_{\mathrm{pd}}$ (DT) The propagation delay from a Data Input signal transition to the TRUE output HIGH-LOW transition.
$t_{\text {pd }+}$ (DF) The propagation delay from a Data Input signal transition to the FALSE output LOW-HIGH transition.
$\mathrm{t}_{\mathrm{pd}}$ (DF) The propagation delay from a Data Input signal transition to the FALSE output HIGH-LOW transition.
$\mathbf{t}_{\mathrm{pd}+}(\overline{\mathrm{E} T})$ The propagation delay from an Enable Input signal transition to the TRUE output LOW-HIGH transition.
$t_{\text {pd_- }}(\bar{E} T)$ The propagation delay from an Enable Input signal transition to the TRUE output HIGH-LOW transition.
$\mathbf{t}_{\mathrm{pd}+}(\overline{\mathrm{EF}})$ The propagation delay from an Enable Input signal transition to the FALSE output LOW-HIGH transition.
$t_{p d-}(\bar{E} F)$ The propagation delay from an Enable Input signal transition to the FALSE output HIGH-LOW transition.

## Input Characteristics

## PERFORMANCE CURVES




## Output Characteristics

HIGH



LOW


## PERFORMANCE CURVES

## Switching Characteristics

Turn Off Delay
Data Input to FALSE Output


Turn On Delay Select Input to FALSE Output


Turn On Delay Data Input to FALSE Output


Turn Off Delay Select Input to FALSE Output


Turn On Delay Select Input to TRUE Output


Turn Off Delay Enable Input to FALSE Output


Turn On Delay Enable Input to FALSE Output


switching time waveforms


## switching time test circuit



PHYSICAL DIMENSIONS
Dual-In-Line
Molded


Metallization and Pad Layout

$68 \times 73$ Mils


ADVANCED
MICRO DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am93L12 <br> Low-Power Eight-Input Multiplexer 

## Distinctive Characteristics

- 45 mw typical power dissipation.
- 30 ns typical propagation delay.
- 100\% reliability assurance testing in compliance with MIL STD 883
- Fan-out to three standard TTL loads.

| FUNCTIONAL DESCRIPTION <br> The Am93L12 is a low-power eight-input multiplexer or data selector. A three-bit select code, $\mathrm{S}_{0} \mathrm{~S}_{1} \mathrm{~S}_{2}$, determines which one of the eight inputs, lo through $l_{7}$, will be routed through to the outputs. Both true and complement outputs are available; the complement output is slightly faster. An active LOW enable ( $\bar{E}$ ) is provided. When the enable is HIGH, the two outputs go to their inactive levels, with the $\mathbf{Z}$ output LOW and the $Z$ output HIGH. The device can also be used to generate any logic function of four variables. | LOGIC DIAGRAM |
| :---: | :---: |
|  LOADING RULES <br> In Unit Loads (Notes)    <br> TTL loads 93L loads    <br> Input Loading HIGH LOW HIGH LOW <br> All Inputs 0.5 0.25 1.0 1.0 <br> Output Drive HIGH LOW HIGH LOW <br> All Outputs 10 3 20 12 <br> NOTES: <br> 1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$ HIGH. <br> 2) A 93L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ HIGH. <br> 3) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V . | LOGIC SYMBOL |
| Am93L12 ORDERING INFORMATION <br> Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ temperature ranges. | MAXIMUM RATINGS (Above which the useful life may be impaired) <br> Note 1. Maximum current defined by DC input voltage. |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am93L1259X $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V
Am93L1251X $\quad \mathrm{T}_{\mathrm{A}}^{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & I_{1 L} \\ & \text { (Note 2) } \\ & \hline \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\begin{aligned} & \mathbf{I}_{\text {IH }} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{iN}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -10 | -22 | -40 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $V_{C C}=M A X$. |  | 9.0 | 13.3 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(T_{\wedge}=25^{\circ} \mathrm{C}\right)\left(\mathrm{V} c \mathrm{c}=5.0 \mathrm{~V}, \mathrm{C}_{\llcorner }=15 \mathrm{pF}\right)$

| Parameters | Description | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}}+(\mathrm{ST})$ | Turn Off Delay-Select Input to TRUE Output HIGH | 26 | 53 | 105 | ns |
| $\mathrm{t}_{\mathrm{pd}}-(\mathrm{ST})$ | Turn On Delay-Select Input to TRUE Output LOW | 28 | 56 | 110 | ns |
| $\mathrm{t}_{\mathrm{pd}}+(\mathrm{SF})$ | Turn Off Delay-Select Input to FALSE Output HIGH | 23 | 45 | 100 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ (SF) | Turn On Delay-Select Input to FALSE Output LOW | 23 | 45 | 90 | ns |
| $t_{p d}+(D T)$ | Turn Off Delay-Data Input to TRUE Output HIGH | 20 | 40 | 90 | ns |
| $\mathrm{t}_{\mathrm{pd}}$-(DT) | Turn On Delay-Data Input to TRUE Output LOW | 18 | 36 | 80 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (DF) | Turn Off Delay-Data Input to FALSE Output HIGH | 11 | 22 | 55 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ (DF) | Turn On Delay-Data Input to FALSE Output LOW | 16 | 31 | 70 | ns |
| $t_{p d}+(E T)$ | Turn Off Delay-Enable Input to TRUE Output HIGH | 24 | 47 | 100 | ns |
| $\mathrm{t}_{\mathrm{pd}}$-(ET) | Turn On Delay-Enable Input to TRUE Output LOW | 23 | 45 | 100 | ns |
| $t_{p d}+(E F)$ | Turn Off Delay-Enable Input to FALSE Output HIGH | 18 | 36. | 90 | ns |
| $\mathrm{t}_{\text {pd }}$-(EF) | Turn On Delay-Enable Input to FALSE Output LOW | 19 | 38 | 80 | ns |

## SWITCHING TIME WAVEFORMS




ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product.

## Am9314

## Four-Bit Latch

## Distinctive Characteristics

- Each latch can be used as single line "D" latch
- Each latch can be used as Set/Reset latch with reset override
- Overriding common master reset
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Mixing privileges for obtaining price discounts. Refer to price list
- Available in highly reliable molded epoxy, hermetic dual-in-line or hermetic flat package.


## FUNCTIONAL DESCRIPTION

The 9314 is a four-bit latch with a common active LOW enable and overriding active LOW master reset. Each of the four latches can be used as a single line " $D$ " latch by tying the appropriate $\overline{\mathrm{S}}$ input LOW, or as an active LOW Set/Reset latch with Reset override with the D input as the reset input and the $\overline{\mathrm{S}}$ input as the set input.
Data is transferred into the latch when the enable goes LOW and the latch stores the information when the enable goes HIGH. With the enable HIGH the latch is no longer affected by the $\bar{S}$ and D inputs. When the Master Reset goes LOW all latches are reset independent of all other input conditions.

LOGIC SYMBOL

$V_{c c}=$ PIN 16 $\mathrm{GND}=$ PIN 8

LOGIC DIAGRAM


## Am9314 ORDERING INFORMATION



## CONNECTION DIAGRAM Top View



NOTE: PIN 1 is marked for orientation.

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current | Note 9 |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am931459X $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ Am931451X $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| Parameters | Description | Test Conditions | Min | Typ (Note 1 ) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{HH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| $I_{1 L}($ Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\text {IH }}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$., $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \\ & \mathrm{v}_{\mathrm{OUT}}=0.0 \mathrm{~V} \end{aligned}$ | $-30$ |  | -100 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | 35 | 55 | mA |

Notes: 1) Typical Limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

SWITCHING CHARACTERISTICS $\left(T_{\wedge}=25^{\circ} \mathrm{C}\right)\left(\mathrm{V} c \mathrm{cc}=5.0 \mathrm{~V}, \mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}\right)$

|  | Parameters | Description |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{t}_{\mathrm{pd}+}$ ( $\overline{\text { E }}$ ) | Turn Off Delay Enable to Output | See Fig. 13 | 8 | 19 | 25 | ns |
|  | $t_{\text {pd- }}$ ( $\overline{\text { E }}$ ) | Turn On Delay Enable to Output |  | 7 | 14 | 22 | ns |
|  | $\mathrm{t}_{\mathrm{pd}+}$ (D) | Turn Off Delay Data to Output | See Fig. 13 | 5 | 10 | 16 | ns |
|  | $\mathrm{t}_{\mathrm{pd}-}$ (D) | Turn On Delay Data to Output |  | 7 | 14 | 22 | ns |
|  | $\mathrm{t}_{\text {st }}(\overline{\mathrm{DE}})$ | Set Up Time LOW Data to Enable | See Fig. 14 | 0 | 10 | 16 | ns |
|  | $\mathrm{t}_{\mathrm{sH}}(\overline{\mathrm{DE}})$ | Set Up Time HIGH Data to Enable |  | -5 | -1 | 5 | ns |
|  | $t_{\text {pw }}(\underline{\text { E }}$ ) | Minimum Enable Pulse Width |  |  | 11 | 18 | ns |
|  | $\mathrm{t}_{\mathrm{pw}}(\overline{\mathrm{MR}})$ | Minimum Master Reset Pulse Width |  |  | 13 | 18 | ns |
|  | $\mathrm{t}_{\mathrm{pd}-}(\overline{\mathrm{MP}})$ | Turn On Delay Master Reset to Output |  | 7 | 14 | 20 | ns |
|  | $t_{\text {rec }}(\overline{M R})$ | Master Reset Recovery Time |  |  | -4 | 0 | ns |
|  | $\mathrm{t}_{\mathrm{pd}+}(\overline{\mathrm{S}})$ | Turn Off Delay Set Input to Output |  |  | 13 | 22 | ns |
| 2-102 | $t_{s}$ (DS]) | Set Up Time HIGH Data to $\overline{\text { Set }}$ Input | See Fig. 15 | -6 | 1 | 8 | ns |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $V_{C C}$ to indicate high $V_{C C}$ value.
I Input.
L LOW, applying to LOW logic level or when used with $V_{C C}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
O Output.

## FUNCTIONAL TERMS:

$\bar{E}$ Active LOW Common Enable. When this input goes HIGH information present in the four latches is stored.
$D_{i}$ Active HIGH Data Inputs. Can also be used as active LOW Reset Input in Set/Reset Mode. $\mathrm{i}=0$-3.
$\overline{\mathbf{S}}_{i}$ Active LOW Set Inputs. This input is held LOW for " $D$ " operation. $\mathbf{i}=0-3$.
Fan Out The logic HIGH or LOW output drive capability in terms of input unit loads.

Input Unit Load One $T^{2}$ L gate input load. In the HIGH state it is equal to $40 \mu \mathrm{~A}$ at 2.4 V and in the LOW state it is equal to 1.6 mA at 0.4 V .

Latch A storage element which stores one bit of data on receipt of a single transition on an Enable signal.
$\overline{M R}$ Input The master reset input.
$\mathbf{Q}_{0}, \mathbf{Q}_{1}, \mathbf{Q}_{2}, \mathbf{Q}_{\mathbf{3}}$ Outputs The four outputs of the 9314 latch
$\mathbf{Q}\left(t_{n}\right)$ The output of a latch at time $t_{n}$.
$\mathbf{Q}\left(t_{n+1}\right)$ The output of a latch at time $t_{n+1}$ when input conditions at time $t_{n}$ have been realized by the output.

## OPERATIONAL TERMS:

$\mathbf{I}_{\text {IL }}$ Forward input load current, for unit input load.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{C C}$ The current drawn by the device under a +5.0 V power supply bias with input and output terminals open.
$I_{I H}$ Reverse input load current with $\mathrm{V}_{\mathrm{OH}}$ applied to input.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{I H}$ Minimum logic HIGH input voltage. Refer to figure 13.
$V_{\text {IL }}$ Maximum logic LOW input voltage. Refer to figure 13.
$V_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{O}_{\mathrm{OH}}$ flowing out of output.
$\mathrm{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current OH flowing out of output.
$V_{\text {ol }}$ Maximum logic LOW output voltage with output LOW current lol into output.

## Typical Input/Output Characteristics

## Input Current Versus Input Voltage



## Output Current Versus Output Voltage

## Low State Figure 3



High State Figure 4


## Switching Characteristics

The active input is driven by a 9002 $\mathrm{T} \mathrm{T}_{\mu} \mathrm{L}$ or equivalent gate with the output loaded with 15 pF (includes jig and probe). Outputs under test are loaded with 15 pF (includes jig and probe). Pins not reference are not connected.
The TYP curves are for both 51 X and 59X grade devices. The MAX, MIN curves are for 51 X grade devices only. The MAX, MIN curves for 59X grade are offset from the 51X grade curves by the parameter difference at $25^{\circ} \mathrm{C}$.

## Data Input to Enable Input Figure 7



Master Reset Input Pulse Width Master Reset Input to Output Figure 10


Enable Input to Output Figure 5


Data Input to Enable Input Figure 8


Master Reset Recovery Time Figure 11


## SWITCHING TIME WAVEFORMS

Switching Delays Figure 13


Release of $D$ input to set latch with $\overline{\mathrm{S}}$ input Figure 15
Input Timing Figure 14




$2-106$
Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product.(1)

# Am93L14 <br> Low-Power Four-Bit Latch 

## Distinctive Characteristics

- 50 mw typical power dissipation.
- 32 ns typical propagation delay.
- 100\% reliability assurance testing in compliance with MIL STD 883
- Can be used as single line " $D$ " latch or as set/reset latch


## FUNCTIONAL DESCRIPTION

The Am93L14 is a four-bit latch with a common active LOW enable and overriding active LOW master reset. Each of the four latches can be used as a single line "D" latch by tying the appropriate $\overline{\mathrm{S}}$ input LOW, or as an active LOW Set/Reset latch with reset override with the $D$ input as the active LOW reset input and the $\overline{\mathrm{S}}$ input as the set input.
Data is transferred into the latch when the enable goes LOW and the latch stores the information when the enable goes HIGH. With the enable HIGH the latch is no longer affected by the $\bar{S}$ and $D$ inputs. When the master reset goes LOW all latches are reset independent of all other input conditions.

TRUTH TABLE

| $\overline{M R}$ | $\bar{E}$ | D | $\bar{S}$ | $Q_{(t n+1)}$ | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | X | X | X | L | Reset |
| H | L | L | L | L |  |
| H | L | H | L | H | D Mode |
| H | H | X | X | $Q_{(t n)}$ |  |
| H | L | L | $L$ | L |  |
| H | L | H | L | H | R/S Mode |
| H | L | L | H | L |  |
| H | L | H | H | $Q_{(+n)}$ |  |
| H | H | X | X | $Q_{(t n)}$ |  |

$H=H I G H$ Voltage Level $L=$ LOW Voltage Level $X=$ Don't Care

LOGIC DIAGRAM


LOADING RULES
In Unit Loads (Notes)
TTL LOADS 93L LOADS

| Input Load Factor | HIGH | LOW | HIGH | LOW |
| :---: | :---: | :---: | :---: | :---: |
| $E, S_{0}, S_{1}, S_{2}, S_{3}$ | 0.5 | 0.25 | 1.0 | 1.0 |
| $D_{0}, D_{1}, D_{2}, D_{3}$ | 0.75 | 0.375 | 1.5 | 1.5 |
| Output Drive | HIGH | LOW | HIGH | LOW |
| $Q_{0}, Q_{1}, Q_{2}, Q_{3}$ | 9 | 3 | 18 | 12 |

## NOTES:

1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$ 2) A 93L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ High.
) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $V_{O L}$ of 0.3 V .

## LOGIC SYMBOL

$$
V_{C C}=\text { PIN } 16
$$

$$
\mathrm{GND}=\mathrm{PIN} 8
$$

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current (Note 1) | -30 mA to +5.0 mA |

[^2]ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted) Am93L1459X $\quad \mathrm{T}_{\wedge}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{cC}}=4.75 \mathrm{~V}$ to 5.25 V
Am93L1451X $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{cc}}=4.50 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.36 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$, | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & I_{11} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\begin{aligned} & \mathrm{I}_{\mathrm{IH}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}$., $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\text {c }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}_{\text {. }, ~} \mathrm{~V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -10 | -22 | -40 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $V_{C C}=$ MAX |  | 10 | 16.5 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ amblent and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(T_{\wedge}=25^{\circ} \mathrm{C}\right)\left(V_{c C}=5.0 \mathrm{~V}, \mathrm{C}_{L}=15 \mathrm{pF}\right)$

| Parameters | Description |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {pd+ }}(\overline{\text { E }}$ ) | Turn Off Delay Enable to Output | See Fig. 1 | 21 | 43 | 90 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ (E) ${ }_{\text {E }}$ | Turn On Delay Enable to Output |  | 19 | 38 | 80 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (D) | Turn Off Delay Data to Output | See Fig. 1 | 10 | 19 | 45 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { _ }}$ (D) | Turn On Delay Data to Output |  | 16 | 32 | 70 | ns |
| $t_{s t}(\overline{D E})$ | Set Up Time Low Data to Enable | See Fig. 2 | 4 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{s}}(\overline{\text { DE }}$ ( $)$ | Set Up Time HIGH Data to Enable |  | -3 |  | 15 | ns |
| $t_{\text {pw }}$ ( ${ }^{\text {E }}$ ) | Minimum Enable Pulse Width |  | 13 | 26 | 50 | ns |
| $\mathrm{t}_{\mathrm{pw}}(\overline{\mathrm{MR}})$ | Minimum Master Reset Pulse Width |  | 12 | 24 | 45 | ns |
| $t_{\text {pd- }}(\overline{\mathrm{MR}})$ | Turn On Delay Master Reset to Output |  | 16 | 33 | 65 | ns |
| $t_{\text {rec }}(\overline{\mathrm{MR}})$ | Master Reset Recovery Time |  | 8 | 16 | 35 | ns |
| $\mathrm{t}_{\mathrm{pd}+}(\underline{\mathbf{S}})$ | Turn Off Delay Set Input to Output |  | 14 | 27 | 60 | ns |
| $\mathrm{t}_{8}(\mathrm{DS}$ ) | Set Up Time HIGH Data to Set Input | See Fig. 3 | 1 |  | 15 | ns |

## SWITCHING TIME WAVEFORMS



Fig. 1
Switching Delays

Fig. 2 Input Timing



Fig. 3
Release of $\mathbf{D}$ input to set latch with $\bar{S}$ input


ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

[^3]
# Am9318 <br> Eight-Input Priority Encoder 

## Jistinctive Characteristics:

- Provides address of most significant active input.
- $100 \%$ reliability assurance testing including high temperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL STD 883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DESCRIPTION
The Am9318 is an active LOW input Priority Encoder. The Encoder accepts 8 inputs and produces a binary weighted code of the highest order input on three active LOW outputs $\overline{\mathrm{A}}_{0}, \overline{\mathrm{~A}}_{1}, \overline{\mathrm{~A}}_{2}$. When two or more inputs are simultaneously active the address of the input with the highest number is represented on the three outputs. Input seven $\left(\bar{T}_{7}\right)$ has the highest priority. An active LOW Enable Input (EI) and Enable Output (EO) allow several encoders to be cascaded to allow encoding of more than 8 inputs. Enable Input HIGH will force all outputs HIGH. The Enable Output is LOW when all inputs ( $\bar{T}_{0}$ to $\bar{T}_{7}$ ) are HIGH and the Enable input is LOW. A LOW Group Signal ( $\overline{\mathrm{GS}}$ ) indicates that one of the 8 inputs is LOW. When the Enable Input is LOW, the Enable Output is the logic inverse of the Group Signal.

LOGIC SYMBOL

$V_{C C}=$ PIN 16
GND $=$ PIN 8


Am9318 ORDERING INFORMATION


Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

CONNECTION DIAGRAM
Top View


NOTE: PIN 1 is marked for orientation.

MAXIMUM RATINGS
(Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ ( |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to $+7{ }^{\prime}$ |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{ma}$ |
| DC Input Voltage | -0.5 V to $+5.5{ }^{\prime}$ |
| Output Current, Into Outputs | 30 m . |
| DC Input Current | -30 mA to +5 m |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted) $\begin{array}{lll}\text { Am931859XX } & T_{\hat{A}}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\ \text { Am931851X } & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 10 \%\end{array}$

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{iH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{L}}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| IIL (Note 2) | Unit Load Input Low Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\text {IH }}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 4.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}$., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -30 |  | -100 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $V_{C C}=M A X$. |  | 50 | . 77 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (see Loading Rules).

Swltching Characteristics $\left(\mathrm{T}_{\wedge}=25^{\circ} \mathrm{C}\right)$

| Parameters |  |  | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pd+ }}$ (İ $\overline{\mathrm{E}} \mathrm{O}_{\text {) }}$ | Turn Off Delay | Data Input to Enable Output | $V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}$ <br> (Refer to Figure 4) | 2 | 6 | 10(Note) | ns |
| $\mathrm{t}_{\mathrm{pd}-}(\overline{\mathrm{I}} \overline{\mathrm{EO}})$ | Turn On Delay | Data Input to Enable Output |  | 7 | 16 | 25 |  |
| $t_{\text {pd }}$ ( (El $\overline{\mathrm{GS}}$ ) | Turn Off Delay | Enable Input to Group Signal | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 5) | 4 | 10 | 15 | ns |
| $t_{\text {pd - }}$ (El $\left.\overline{\mathrm{GS}}\right)$ | Turn On Delay | Enable Input to Group Signal |  | 12 | 16 | 25 |  |
| $t_{\text {pd }+}$ ( $\overline{\text { El }}$ EOO) | Turn Off Delay | Enable Input to Enable Output | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 6) | 4 | 10 | 15 | ns |
| $t_{\text {pd - }}$ ( $\overline{\text { El }}$ EO) | Turn On Delay | Enable Input to Enable Output |  | 14 | 21 | 32 |  |
| $t_{\text {pd+ }}(\bar{E} \mid \bar{A})$ | Turn Off Delay | Enable Input to Data Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 7) | 4 | 11 | 18 | ns |
| $t_{\text {pd_ }}(\overline{E l} \bar{A})$ | Turn On Delay | Enable Input to Data Output |  | 10 | 15 | 25 |  |
| $t_{p d+}(\bar{T} \overline{G S})$ | Turn Off Delay | Data Input to Group Signal | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 8) | 12 | 20 | 35 | ns |
| $t_{\text {pd_ }}(\overline{\mathrm{I} G S})$ | Turn On Delay | Data Input to Group Signal |  | 10 | 15 | 23 |  |
| $\mathrm{t}_{\mathrm{pd}+}(\overline{1} \overline{\mathrm{~A}})$ | Turn Off Delay | Data Input to Data Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> (Refer to Figure 9) | 5 | 16 | 25 | ns |
| $t_{p d}$ ( $\left.\bar{I} \bar{A}\right)$ | Turn On Delay | Data Input to Data Output |  | 5 | 17 | 27 |  |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH-signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $V_{C C}$ value.
I Input.
L LOW, applying to a LOW signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate low $V_{C C}$ value.
0 Output.

## FUNCTIONAL TERMS:

$\bar{A}_{j}$ Address Data Outputs. LOW address of most significant LOW Data Input ( $j=0-3$.)
El LOW Enable Input. Enable Input HIGH forces all outputs HIGH. EO LOW Enable Output indicates that Enable Input is LOW and no input is active.
FANOUT The logic HIGH or LOW output drive capability in terms of input Unit Loads.
GS LOW Group Signal if Enable Input is LOW indicates when any input is active.
$\bar{I}_{j}$ Data Inputs designates one of the eight active LOW Inputs ( $j=0-7$.)
UNIT LOAD One $T^{2}$ L gate input load. In the HIGH state it is equal to $I_{R}$ and in the LOW state it is equal to $I_{F}$.

## OPERATIONAL TERMS:

$I_{\text {IL }}$ Forward input load current, for unit input load.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$I_{\mathrm{OL}}$ Output LOW current, forced into output in $V_{O L}$ test.
$\mathbf{I}_{\mathrm{IH}}$ Reverse input load current with $\mathrm{V}_{\mathrm{OH}}$ applied to input.
$I_{\text {CC }}$ The current drawn by the device with input terminals grounded and output terminals open.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current
$\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current $I_{O L}$ into output.

## SWITCHING TERMS:

$\boldsymbol{t}_{\mathrm{pd}+}(\overline{\mathrm{I}} \overline{\mathrm{EO}})$ The propagation delay from a Data Input signal HIGH to LOW transition to the EO output LOW to HIGH transition.
$t_{\text {pd_ }}$ (IEO) The propagation delay from a Data Input signal LOW to HIGH transition to the EO output HIGH to LOW transition.
$\mathbf{t}_{\mathrm{pd}+}$ (EIGS) The propagation delay from the EI input signal LOW to HIGH transition to the GS output LOW to HIGH transition.
$t_{\text {pd. (EIGS) }}$ (The propagation delay from the EI input signal HIGH to LOW transition to the GS output HIGH to LOW transition.
$\mathbf{t}_{\text {pd }+}$ (EIEO) The propagation delay from the EI input LOW to HIGH transition to the EO output LOW to HIGH transition.
$\mathbf{t}_{\text {pd_ }}$ (EIEO) The propagation delay from the EI input HIGH to LOW transition to the EO output HIGH to LOW transition.
$t_{\mathrm{pd}+}$ ( $\left.\bar{E} \mid \bar{A}\right)$ The propagation delay from the $\overline{\mathrm{EI}}$ input LOW to HIGH transition to the Data $\bar{A}$ output LOW to HIGH transition.
$t_{\text {pd_ }}$ (EIA $\left.\bar{A}\right)$ The propagation delay from the EI input HIGH to LOW transition to the Data $\bar{A}$ output HIGH to LOW transition.
$\mathbf{t}_{\mathrm{pd}+}$ (īGS) The propagation delay from the Data Input signal LOW to HIGH transition to the GS output LOW to HIGH transition.
$t_{\text {pd_ }}$ (ĪGS) The propagation delay from the Data Input signal HIGH to LOW transition to the GS output HIGH to LOW transition.
$\mathbf{t}_{\mathrm{pd}+}(\overline{\bar{A}} \overline{\mathrm{~A}})$ The propagation delay from the Data Input signal transition to the LOW to HIGH Data $\bar{A}$ output transition.
$\mathbf{t}_{\text {pd_ }}(\bar{I} \bar{A})$ The propagation delay from the Data Input signal transition to the HIGH to LOW Data $\bar{A}$ output transition.

## Switching Characteristics

The active input is driven by a $9002 \mathrm{TT} \mu \mathrm{L}$ gate. The input and output pins under test are loaded with a 15 pF capacitance. (This includes probe and jig capacitance.)


Figure 1

Enable Input To



Figure 4



Figure 2

Data Input To Group Signal



Figure 5

Enable Input To Enable Output



Figure 3

Data Input To



Figure 6


INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH


Current Interface Conditions - LOW


Current Interface Conditions - HIGH


Figure 7


Figure 8


Figure 9

## 16-INPUT PRIORITY ENCODER

The number of priority levels can be increased by cascading 9318 encoders. This may be accomplished by connecting the most significant encoder's enable output (EO) to the next most significant encoder's enable input (EI) and using OR gates to combine outputs. A higher speed expansion method is to use multiplexers to combine output signals as shown in Figure 9 .

## PHYSICAL DIMENSIONS

## Dual-In-Line



# Am93L18 <br> Low-Power Eight-Input Priority Encoder 

## Distinctive Characteristics

- 75 mw typical power dissipation.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- 29 ns typical propagation delay.
- Fan-out of three to standard TTL devices.

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am93L1859X $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad V_{C C}=4.75 \mathrm{~V}$ to 5.25 V
Am93L1851X $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Leve! | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathrm{I}_{\mathrm{IL}} \\ & \text { (Note 2) } \\ & \hline \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\begin{aligned} & \mathrm{t}_{1 \mathrm{H}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $I_{S C}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -10 | -22 | -40 | mA |
| $I_{C C}$ | Power Supply Current | $V_{C C}=M A X$. |  | 15 | 22 | mA |

Notes: 1) Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93 L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(\Gamma_{\wedge}=25^{\circ} \mathrm{C}\right)$

| Parameters |  |  | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pd }+(\bar{l}}(\overline{\mathrm{EO}})$ | Turn Off Delay | Data Input to Enable Output HIGH | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | 10 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}-}(\overline{\mathrm{I}} \overline{\mathrm{O}})$ | Turn On Delay | Data Input to Enable Output LOW |  | 20 | 40 | 60 |  |
| $t_{\text {pd }+}$ ( $\overline{\mathrm{El}} \overline{\mathrm{GS}}$ ) | Turn Off Delay | Enable Input to Group Signal HIGH |  | 5 | 18 | 27 | ns |
| $t_{\text {pd_- }}$ (EI $\overline{\mathrm{GS}}$ ) | Turn On Delay | Enable Input to Group Signal LOW |  | 14 | 28 | 42 |  |
| $t_{\text {pd }+(E I E O}$ ( ${ }^{\text {EI }}$ | Turn Off Delay | Enable Input to Enable Output HIGH |  | 5 | 18 | 27 | ns |
| $t_{\text {pd }-(E I E O) ~}^{\text {( }}$ | Turn On Delay | Enable Input to Enable Output LOW |  | 21 | 42 | 63 |  |
| $t_{p d+}(\overline{E I} \bar{A})$ | Turn Off Delay | Enable Input to Data Output HIGH |  | 5 | 19 | 28 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ (EIX $\left.\bar{A}\right)$ | Turn On Delay | Enable Input to Data Output LOW |  | 13 | 26 | 39 |  |
| $\left.t_{\text {pd }+(\bar{l}} \overline{\mathrm{GS}}\right)$ | Turn Off Delay | Data Input to Group Signal HIGH |  | 24 | 48 | 72 | ns |
| $t_{\text {pd_- }}(\overline{\mathrm{I}} \overline{\mathrm{GS}})$ | Turn On Delay | Data Input to Group Signal LOW |  | 13 | 27 | 40 |  |
| $t_{\text {pd+ }}(\overline{1} \bar{A})$ | Turn Off Delay | Data Input to Data Output HIGH |  | 9 | 29 | 43 | ns |
| $\mathrm{t}_{\mathrm{pd}-}(\overline{\mathrm{A}}$ ) | Turn On Delay | Data Input to Data Output LOW |  | 9 | 29 | 43 |  |

## SWITCHING TIME WAVEFORMS




ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am9321 <br> Dual Demultiplexer/One-of-Four Decoder 

## Jistinctive Characteristics

- Dual 1-of-4 Decoder
- Active LOW enable for each decoder
- Can be used as dual four channel Demultiplexer
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am9321 dual demultiplexer/one-of-four decoder consists of two identical independent decoders. Each decoder accepts two address inputs which select one-of-four mutually exclusive outputs. An active LOW enable is also provided on each decoder for expansion and demultiplexing applications. When this enable is at a HIGH logic level all the decoder outputs are forced HIGH.
In the demultiplexing mode data is presented at the enable input and appears noninverted at the selected output.
The Am9321 is an ideal MSI element for use in decoding in high-speed memory systems.

## LOGIC SYMBOL



## LOGIC DIAGRAM



Note: Only one decoder shown.

| Am9321 ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  | Temperature | Order |
| Package | Range | Number |
| Type | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 9321 PC |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 9321 DC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $9321 \times \mathrm{C}$ |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 9321 DM |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 9321 FM |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 9321 XM |

## CONNECTION DIAGRAM <br> Top View



Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | -30 mf |
| DC Input Current | $-30+5.0 \mathrm{mf}$ |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

$9321 \times \mathrm{C} \quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
$9321 \times \mathrm{M}$ $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

$$
v_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%
$$

Parameter

| Parameters | Description | Test Conditions | Min. | Typ.(Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-0.8 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | 2.4 | 3.6 |  | Voits |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOL}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{1 \mathrm{H}} \text { or } \mathrm{V}_{1 \mathrm{LL}} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logic HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $v_{\text {IL }}$ | Input Low Level | Guaranteed input logic LOW voltage for all inputs |  |  | 0.8 | Volts |
| IIL | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ |  | -1.0 | -1.6 | mA |
| $\mathbf{I H}^{\text {H }}$ | Unit Load <br> Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -20 | -40 | -70 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | 30 | 50 | mA |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Turn Off Delay A Input to Output | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |  | 13 | 20 | ns |
| ${ }_{\text {tPHL }}$ | Turn On Delay A Input to Output |  |  | 10 | 21 | ns |
| ${ }^{\text {tPLH }}$ | Turn Off Delay E Input to Output |  |  | 9 | 14 | ns |
| tPHL | Turn On Delay $\bar{E}$ Input to Output |  |  | 10 | 18 | ns |

## PERFORMANCE CURVES

## Input/Output Characteristics



## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH-signal level or when used with $V_{C C}$ to indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
1 Input.
L LOW, applying to a LOW signal level or when used with $V_{C C}$ to indicate low $V_{C C}$ value.
O Output.

## FUNCTIONAL TERMS:

Decoder/Demultiplexer On the basis of an applied instruction, channels of communication are selected which connect certain sources of information to certain destinations e.g., the distribution of timing signals; the interconnection between arithmetic registers. Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
Unit load One $T^{2} \mathrm{~L}$ gate input load. In the HIGH state it is equal to $40 \mu \mathrm{~A}$ at 2.4 V and in the LOW state it is equal to -1.6 mA at 0.4 V .

## OPERATIONAL TERMS:

$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test. $\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{\text {CC }}$ The current drawn by the device under a +5.0 V power supply, bias input terminals grounded and output terminals open.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathrm{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
$V_{I L}$ Maximum logic LOW input voltage.
$\mathrm{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$V_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current $\mathrm{IOL}_{\mathrm{OL}}$ into output.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level).
$\mathbf{t}_{\text {PLH }}$ The propagation delay measured from the input transition to a corresponding output signal LOW-HIGH transition.
$\mathbf{t}_{\text {PHL }}$ The propagation delay measured from the input transition to a corresponding output signal HIGH-LOW transition.

| MSI INTERFACING RULES |  |  |  |  |  |  |  | LOADING RULES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interfacing Digital Family |  |  |  |  | Equivalent Input Unit Load HIGH LOW |  |  | Input/Output |  |  | Input | $\underset{\text { Output }}{\text { Fal }}$ | out Output |
|  |  |  |  |  | Pin No.'s | Unit Load | HIGH |  |  | LOW |
| Advanced Micro Devices 9300/2500 Series |  |  |  |  |  |  |  |  | 1 | 1 | $\overline{\mathrm{E}}$ Decoder 1 |  | 1 | 1 | - | - |
| FSC Series 9300 |  |  |  |  |  | 1 | 1 | ${ }^{A_{0}}$ |  | 2 | 1 | - | - |
| Advanced Micro Devices 54/7400 Series |  |  |  |  |  | 1 | 1 | ${ }^{\text {A }}$ |  | 3 | 1 | - | - |
| Tl Series 54/7400 |  |  |  |  |  | 1 | 1 | $\overline{\overline{0}}$ |  | 4 | - | 20 | 10 |
| Signetics Series 8200 |  |  |  |  |  | 2 | 2 | $\overline{\overline{1}}$ |  | 5 | - | 20 | 10 |
| National Series DM 75/85 |  |  |  |  |  | 1 | 1 | $\overline{2}$ |  | 6 | - | 20 | 10 |
| DTL Series 930 |  |  |  |  |  | 12 | 1 | $\frac{3}{\text { GND }}$ |  | 7 | - | 20 | 10 |
| TRUTH TABLE <br> For Each Decoder |  |  |  |  |  |  |  |  |  | 8 | - | - | - |
|  |  |  |  |  |  |  |  | $\overline{\overline{3}}_{\text {out }}$ Decoder 2 |  | 9 | - | 20 | 10 |
|  |  |  |  |  |  |  |  | $\overline{2}$ |  | 10 | - | 20 | 10 |
|  |  |  |  |  |  |  |  | $\overline{\text { i }}$ |  | 11 | - | 20 | 10 |
|  |  |  |  |  |  |  |  | $\overline{0}$ |  | 12 | - | 20 | 10 |
|  |  |  |  |  |  |  |  | ${ }^{\text {A }}$ |  | 13 | 1 | - | - |
|  |  |  |  |  |  |  |  | $\mathrm{A}_{0}$ |  | 14 | 1 | - | - |
|  | $\overline{\mathrm{E}} \quad \mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\overline{0}$ | $\overline{1}$ | $\overline{\overline{2}}$ | $\overline{3}$ |  | $\bar{E}$ | 1 | 15 | 1 | - | - |
|  | L L | L | L | H | H | H |  | $\mathrm{v}_{\mathrm{cc}}$ |  | 16 | - | - | - |
|  | L H | L | H | L | H | H |  |  |  |  |  |  |  |
|  | L L | H | H | ${ }_{\text {H }}$ | L | ${ }^{\text {H }}$ |  |  |  |  |  |  |  |
|  | L H | H | H | H | H | L |  |  |  |  |  |  |  |
|  | H X | x |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{H}=\mathrm{HIGH} \text { Voltage Level } \\ & \mathrm{L}=\text { LOW Voltage Level } \\ & \mathrm{X}=\text { Don't Care } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |

## INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH


Current Interface Conditions - LOW


Current Interface Conditions - HIGH



BASIC DEMULTIPLEXER/DECODER APPLICATIONS


Dual 4 Output Demultiplexer
A 2-Bit Data Field $D_{0}, D_{1}$ is routed to one of four channels $E, F, G, H$ under control of the address Field A.

## ADDITIONAL APPLICATIONS

## ONE-OUT-OF-THIRTY-TWO DECODER



Am9321 Dual 1-of-4 Decoder can be used with other decoders such as the Am9301 1-of-10 Decoder or Am9311 1-of-16 Decoder to build large decoding trees or to form multi channel Demultiplexers.


## Am93L21 <br> Low-Power Dual Demultiplexer/One-of-Four Decoder

## Distinctive Characteristics

- 45 mW typical power dissipation.
- Can act as dual four way demultiplexer.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Fan-out of three standard TTL circuits.


## FUNCTIONAL DESCRIPTION

The Am93L21 low-power dual demultiplexer/one-of-four decoder consists of two identical independent decoders. Each decoder accepts two address inputs which select one-of-four mutually exclusive outputs. An active LOW enable is also provided on each decoder for expansion and demultiplexing applications. When this enable is at a HIGH logic level all the decoder outputs are forced HIGH.
In the demultiplexing mode data is presented at the enable input and appears noninverted at the selected output.
The Am93L21 is an ideal MSI element for use in decoding in high-speed memory systems.


Note: Only one decoder shown.
$\left.\begin{array}{ccccc} & \begin{array}{c}\text { LOADING RULES } \\ \text { In Units Loads (Notes) }\end{array} \\ & \text { TTL Loads }\end{array}\right)$ 93L Loads

Notes:

1. A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$ HIGH.
2. A 93 L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ HiGH.
3. Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $V_{O L}$ of 0.3 V .

## LOGIC SYMBOL

—

## Am93L21 ORDERING INFORMATION

| Package | Temperature <br> Range | Order <br> Type |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 93 L 21 PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 93 L 21 DC |
| Dice | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 93 L 21 XC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 93 L 21 DM |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 93 L 21 FM |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 93 L 21 XM |


| MAXIMUM RATINGS (Above which the useful life may be impaired) |  |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential <br> (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for <br> High Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current (Note 1) | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am93L21XC Am93L21XM | $\begin{aligned} & T_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \\ & V_{C C}=4.50 \mathrm{~V} \text { to } 5.50 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}_{\mathrm{I},}, \mathrm{IOL}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logic HIGH voltage for all inputs | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logic LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \text { IIL } \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\begin{aligned} & I_{1 H} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $I_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -2.5 | -16 | -25 | mA |
| ${ }^{\text {I CC }}$ | Power Supply Current | $V_{C C}=$ MAX . |  | 9.0 | 13.2 | mA |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. Actual input currents are obtained by multiplying unit load current by the 93 L input load factor. (See loading rules)

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t PHL }}$ | Delay Address to Output HIGH | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |  | 30 | 50 | ns |
| ${ }^{\text {t PLH }}$ | Delay Address to Output LOW |  |  | 43 | 65 | ns |
| ${ }_{\text {t PHL }}$ | Delay'Enable to Output HIGH |  |  | 23 | 40 | ns |
| tPLH | Delay Enable to Output LOW |  |  | 34 | 52 | ns |




ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

## Am54/74157•Am9322 <br> Quad Two-Input Multiplexer

## Distinctive Characteristics:

- Selects four of eight data inputs with single select line and over-riding enable.
- $100 \%$ reliability assurance testing including hightemperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL STD 883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in highly reliable molded epoxy, hermetic dual-in-line or Hermetic flat package.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


## FUNCTIONAL DESCRIPTION

The Am9322 Quad Two-Input Multiplexer is the logic implementation of a four-pole, two-position switch with the position of the switch set by the logic level supplied to the select input. An active low enable is provided. The logic equations describing the device are given below.

$$
\begin{aligned}
& Z_{\mathrm{a}}=E\left(\mathrm{l}_{0 \mathrm{a}} \overline{\mathrm{~S}}+\mathrm{I}_{1 \mathrm{a}} \mathrm{~S}\right) \\
& Z_{c}=E\left(l_{0 c} \bar{S}+I_{1 c} S\right) \\
& Z_{b}=E\left(l_{0 b} \bar{S}+1_{1 b} S\right) \\
& Z_{d}=E\left(I_{o d} \bar{s}+I_{1 d} S\right)
\end{aligned}
$$

The Am9322 is useful for data bussing and general logic design. Some typical applications are shown in Figures 6 and 7.

LOGIC SYMBOL

$\mathrm{V}_{\mathrm{CC}}=$ PIN 16 GND $=$ PIN 8


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | -30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am932259X | $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $V_{\mathrm{cC}}=5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :--- | :--- |
| Ams32251X | $\mathrm{T}_{\wedge}=55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ |


| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $I_{\text {IL }}($ Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $\mathbf{I}_{\text {IH }}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  |  | 4.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -30 |  | -100 | mA |
| ${ }^{\text {I cc }}$ | Power Supply Current | $v_{c c}=M A X .$ <br> All inputs and outputs HIGH | Am932251X |  | 30 | 47 | mA |
|  |  |  | Am932259X |  | 30 | 47 | mA |

Notes: 1) Typical Limits are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Amblent and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

Am9322 Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

|  | Am9322 Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |  | Test Conditions | Am932251X |  |  | Am932259X |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Parameters |  | iption |  | Min | Typ | Max | Min | Typ | Max |  |
|  | $t_{\text {pd+ }}(S)$ | Turn Off Delay | Select Input/Output | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ | 8 | 17 | 25 | 8 | 17 | 30 | ns |
|  | $t_{\text {pd_ }}$ (S) | Turn On Delay | Select Input/Output |  | 10 | 20 | 27 | 10 | 20 | 31 | ns |
|  | $t_{\text {pd }+}$ (D) | Turn Off Delay | Data Input/Output |  | 4 | 10 | 17 | 5 | 10 | 22 | ns |
|  | $t_{\text {pd_ }}$ (D) | Turn On Delay | Data Input/Output | (Refer to Figures 1 \& 4) | 4 | 11 | 16 | 5 | 11 | 18 | ns |
|  | $t_{\text {pd }+}(\bar{E})$ | Turn Off Delay | Enable Input/Output |  | 6 | 12 | 20 | 6 | 12 | 24 | ns |
| 2-126 | $\mathrm{t}_{\mathrm{pd} \text { - }}(\overline{\mathrm{E}})$ | Turn On Delay | Enable Input/Output |  | 9 | 19 | 23 | 9 | 19 | 26 | ns |

Am54/74157 Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameter | Description | Test Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{p d+}$ | Data to Output | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ |  |  | 14 | ns |
| ${ }^{\text {tpd- }}$ |  |  |  |  | 14 |  |
| ${ }^{\text {tpd }}+$ | Strobe to Output |  |  | , | 20 | ns |
| ${ }^{\text {t }} \mathrm{pd}$ - |  |  |  |  | 21 |  |
| ${ }^{\text {tpd }}+$ | Select to Output |  |  |  | 23 | ns |
| ${ }^{\text {t }} \mathrm{pd}$ - |  |  |  |  | 27 |  |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH-signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate HIGH $V_{C C}$ value.
I input.
L LOW, applying to a LOW signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate LOW $\mathrm{V}_{\mathrm{CC}}$ value.
O Output.

## FUNCTIONAL TERMS:

Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
Input Unit Load One $T^{2} L$ gate input load. In the HIGH state it is equal to $I_{R}$ and in the LOW state it is equal to $I_{F}$.
$\mathbf{I}_{i a}, \mathbf{I}_{i b}, \mathbf{I}_{i c}, \mathbf{I}_{i d}$ Data Inputs One of the two multiplexer data inputs for multiplexers $\mathrm{a}, \mathrm{b}, \mathrm{c}$ or $\mathrm{d} . \mathrm{i}=0,1$.
$\mathbf{Z}_{\boldsymbol{j}}$ Output The logic output of the two input multiplexers.
$\mathrm{j}=\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}$

## OPERATIONAL TERMS:

$I_{\text {IL }}$ Forward input load current, for unit input load. Refer to Figure 5. $\mathbf{I O H}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test. Refer to figure 5.
$I_{\text {OL }}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test. Refer to Figure 5.
$I_{c c}$ The current drawn by the device with input and output terminals open.
$\mathbf{I}_{\mathrm{IH}}$ Reverse input load current with $\mathrm{V}_{\mathrm{OH}}$ applied to input. Refer to Figure 5.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage. Refer to Figure 5.
$\mathbf{V}_{1 L}$ Maximum logic LOW input voltage. Refer to Figure 5.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output. Refer to Figure 5.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $I_{\text {OL }}$ into output. Refer to Figure 5.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level).
$\mathbf{t}_{\text {pd }}$ (D) The propagation delay from a Data Input signal transition to the output LOW-HIGH transition. Refer to Figure 1.
$t_{\text {pd_ }}$ (D) The propagation delay from a Data Input signal transition to the output HIGH-LOW transition. Refer to Figure 1.
$\mathbf{t}_{\mathrm{pd}+}(\overline{\mathrm{E}})$ The propagation delay from the Enable Signal transition to the $Z_{\mathrm{a}}$ output LOW-HIGH transition. Refer to Figure 1.
$\mathbf{t}_{\text {pd_ }}(\overline{\mathbf{E}})$ The propagation delay from the Enable Signal transition to the $Z_{\mathrm{a}}$ output HIGH-LOW transition. Refer to Figure 1.
$\mathbf{t}_{\mathrm{pd}+}(\mathbf{S})$ The propagation delay from the Select Input signal transition to the $\mathrm{Z}_{\mathrm{a}}$ output LOW-HIGH transition. Refer to Figure 1.
$\mathbf{t}_{\mathrm{pd}}$ (S) The propagation delay from the Select Input signal transition to the $Z_{a}$ output HIGH-LOW transition. Refer to Figure 1.

## switching time waveforms



All inputs are outputs of $T T_{\mu} L$ series gates loaded with 15 pF . All outputs are loaded with the same capacitance (referred to as $\mathrm{C}_{\mathrm{L}}$ ) and only with capacitance.

Figure 1

## PERFORMANCE CURVES

## Input Characteristics



Figure 2

## Output Characteristics

Output Current Versus
Output Voltage
(Output High)


Output Current Versus
Output Voltage
(Output Low)

$\mathrm{V}_{\text {OUT }}$ - OUTPUT VOLTAGE - VOLTS

Figure 3

## Switching Characteristics

Turn Off Delay Time
Versus Ambient Temperature ( S to $\mathrm{Z}_{\mathrm{d}}$ )


Turn On Delay Time
Versus Amblent Temperature
( $\mathbf{E}$ to $\mathbf{Z}_{\mathrm{a}}$ )


Turn On Delay Time



Versus Ambient Temperature ( $\mathbf{S}$ to $\mathrm{Za}_{\mathrm{a}}$ )


Turn Off Delay Time
Versus Ambient Temperature
( $\mathrm{I}_{0 \mathrm{a}}$ to $\mathrm{Z}_{\mathrm{a}}$ )
,

Turn Off Delay Time Versus Ambient Temperature ( E to $\mathrm{Z}_{\mathrm{a}}$ )


Turn On Delay Time
Versus Ambient Temperature


Figure 4

TRUTH TABLE

| Enable | Select <br> Input | Data Inputs |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{E}}$ | S | $\mathrm{I}_{\mathrm{oi}}$ | $\mathrm{I}_{\mathrm{i}}$ | $\mathbf{Z}_{\mathrm{i}}$ |
| H | X | X | X | L |
| L | H | X | L | L |
| L | H | X | H | H |
| L | L | L | X | L |
| L | L | H | X | H |

$H=$ HIGH Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$\mathrm{X}=$ Don't Care
$\mathbf{i}=\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}$

TABLE I


TABLE III

## INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH


Current Interface Conditions - LOW


Current Interface Conditions - HIGH


Figure 5

## Am9322 APPLICATIONS



Dual 10 -Input Multiplexer
Two 10-Input Muitiplexers are shown above with the select lines common to the two multiplexers. Inputs are selected by an 8421 BCD Address.

Shift Left, Shift Right, Parallel Load Register
This register will shift left, shift right, and load 4 bits of parallel data according to the operation code applied to A and B .

Figure 6

## PHYSICAL DIMENSIONS

Dual-In-Line
Hermetic


Metallization and Pad Layout



ADVANCED MICRO
DEVICES INC.
901 Thompson Place Sunnyvale California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am93L22 <br> Low-Power Quad Two-Input Multiplexer 

## Distinctive Characteristics

- 45 mw typical power dissipation.
- 31 ns typical propagation delay.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- Guaranteed fan-out of three with standard TTL circuits


## FUNCTIONAL DESCRIPTION

The Am93L22 Quad Two-Input Multiplexer is the logic implementation of a four-pole two-position switch with the position of the switch set by the logic level supplied to the select input. An active LOW enable is provided. The logic equations describing the device are given below.

$$
\begin{aligned}
& Z_{\mathrm{a}}=E\left(\mathrm{l}_{0 \mathrm{a}} \overline{\mathrm{~S}}+\mathrm{I}_{1 \mathrm{a}} \mathrm{~S}\right) \\
& Z_{c}=E\left(l_{0 c} \bar{S}+I_{1 c} S\right) \\
& Z_{b}=E\left(l_{0 b} \bar{S}+I_{1 b} S\right) \\
& Z_{d}=E\left(I_{o d} \bar{S}+I_{I d} S\right)
\end{aligned}
$$

The Am93L22 is useful for data bussing and general logic design.

TRUTH TABLE

| Enable | Select <br> Input | Data Inputs | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{E}}$ | S | $\mathrm{I}_{0 \mathrm{i}}$ | $\mathrm{I}_{\mathrm{li}}$ | $\mathbf{Z}_{\mathrm{i}}$ |  |  |
| H | X | X | X | L |  |  |
| L | H | X | L | L |  |  |
| L | H | X | H | H |  |  |
| L | L | L | X | L |  |  |
| L | L | H | X | H |  |  |
| $\mathrm{H}=$ HIGH Voltage Level |  |  |  |  |  | $\mathrm{X}=$ Don't Care |
| $\mathrm{L}=$ LOW Voltage Level | $\mathrm{i}=\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}$ |  |  |  |  |  |



ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am93L2259X
A $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $V_{O L}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all ihputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathrm{I}_{1 \mathrm{~L}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\mathbf{I}_{1 \mathrm{H}}$ <br> (Note 2) | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -10 | -21 | -40 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  | 9.0 | 13.2 | mA |

Notes: 1) Typical limits are. at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual Input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(T_{\Lambda}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd+ }}(S)$ | Turn Off Delay | Select Input/Output | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 12 | 24 | 36 | ns |
| $\mathrm{t}_{\text {pd_ }}$ (S) | Turn On Delay | Select Input/ Output |  | 17 | 33 | 49 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (D) | Turn Off Delay | Data Input/Output |  | 9 | 17 | 25 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { _ }}$ (D) | Turn On Delay | Data Input/Output |  | 11 | 21 | 31 | ns |
| $t_{\text {pd }+(E)}$ ( | Turn Off Delay | Enable Input/Output |  | 10 | 19 | 29 | ns |
| $\mathrm{t}_{\text {pd_ }}$ (E) | Turn On Delay | Enable Input/Output |  | 14 | 28 | 42 | ns |

## SWITCHING TIME WAVEFORMS




# Am9324 <br> Five-Bit Comparator 

## Distinctive Characteristics:

- Compares two 5 -bit binary words and provides separate outputs: $A>B, A=B, A<B$
- Active LOW enable input controls all outputs
- Can be connected in series or parallel with additional comparators for comparing long words
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Mixing privileges for obtaining price discounts. Refer to price list


## FUNCTIONAL DESCRIPTION

The Am9324 is a high-speed expandable comparator which compares two 5 -bit words, $A$ and $B$, and gives outputs of "A greater than $B$," "A equal to $B$ " and "A less than B." An active LOW enable is provided which forces the three outputs LOW when the enable goes HIGH.
Comparators can be connected in series or parallel to obtain comparison over large word lengths. For series connection the $A>B$ and $A<B$ outputs are connected to the least significant $A_{0}$ and $B_{0}$ inputs of the next most significant comparator. Parallel connection uses the same number of devices as the series method and is considerably faster when comparing over large word lengths. Parallel connection is accomplished by comparing the $A>B, A<B$ outputs of several comparators by additional comparators as shown in Figure 8.

LOGIC SYMBOL


## LOGIC DIAGRAM



Am9324 ORDERING INFORMATION

| Package | Temperature <br> Range | Order |
| :---: | :---: | :---: |
| Type | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | Uumber |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | U7B932459X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U7B932459X |
| Hermetic DIP | $-55^{\circ}$ |  |
| Hermetic FlatPak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U4L932451X |
| Olce | Note | UXX9324XXD |

Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

CONNECTION DIAGRAM Top View


NOTE: PIN 1 is marked for orientation.

MAXIMUM RATINGS
(Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+\mathbf{1 5 0 ^ { \circ } \mathrm { C }}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | -30 mA to +5.0 mA |
| DC Input Current |  |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am932459X | $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $\mathrm{V}_{C \mathrm{C}}=5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :--- | :--- |
| Am932451X | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ |


| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=16.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{I}_{\mathrm{IL}}$ | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $I_{1 H}$ | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 4.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $I_{\text {S }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -20 | -25 | -60 | mA |
| $I_{C C}$ | Power Supply Current | $V_{C C}=M A X .$ <br> All Inputs HIGH | Am932451X |  | 39 | 64 | mA |
|  |  |  | Am932459X |  | 39 | 69 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (see Loading Rules).

Switching Characteristics ( $T_{\wedge}=25^{\circ} \mathrm{C}$ )

|  | Parameters |  | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $t_{p d+}(\underline{E}-A=B)$ | Turn Off Delay | Enable Input to $A=B$ Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> Refer to Figure 1 |  | 11 | 17 | ns |
|  | $t_{p d-}(\bar{E}-A=B)$ | Turn On Delay | Enable Input to $A=B$ Output |  |  | 11 | 17 | ns |
|  | $t_{p d+}(\bar{E}-A \neq B)$ | Turn Off Delay | Enable to $A \neq B$ Output | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 10 | 16 | ns |
|  | $t_{\text {pd_ }}(\overline{\mathrm{E}}-\mathrm{A} \neq \mathrm{B})$ | Turn On Delay | Enable to $A \neq B$ Output |  |  | 10 | 16 | ns |
|  | $t_{p d+}\left(A_{2}-A>B\right)$ | Turn Off Delay | $A_{2}$ Input to $A>B$ Output | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> Refer to Figure 2 |  | 17 | 25 | ns |
|  | $t_{\text {pd_ }}\left(A_{2}-A>B\right)$ | Turn On Delay | $A_{2}$ Input to $A>B$ Output |  |  | 16 | 24 | ns |
|  | $t_{p d+}\left(A_{2}-A<B\right)$ | Turn Off Delay | $A_{2}$ Input to $A<B$ Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{l}}=15 \mathrm{pF}$ <br> Refer to Figure 3 |  | 21 | 31 | ns |
|  | $t_{p d+}\left(A_{2}-A<B\right)$ | Turn On Delay | $A_{2}$ Input to $A<B$ Output |  |  | 22 | 33 | ns |
|  | $t_{\text {pd }+}$ ( $A_{2}$ or $B_{2}$ | Turn Off Delay | Any Input to $A=B$ Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> Refer to Figure 4 |  | 30 | 45 | ns |
|  | $t_{\mathrm{pd}-}$ to $\left.A=B\right)$ | Turn On Delay | Any Input to $A=B$ Output |  |  | 26 | 40 | ns |
|  | $\mathrm{t}_{\mathrm{pd}+}\left(\mathrm{A}_{4}\right.$ or $\mathrm{B}_{4}$ | Turn Off Delay | Any Input to $A<B$ Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> Refer to Fig. 5 which shows input-output pins \& conditions for worst case maximum propagation delay. |  | 29 | 44 | ns |
|  | $t_{\text {pd- }}$ to $\left.A<B\right)$ | Turn On Delay | Any Input to $A<B$ Output |  |  | 33 | 49 | ns |
|  | $t_{p d+}\left(A_{4}\right.$ or $B_{4}$ | Turn Off Delay | Any Input to $A>B$ Output |  |  | 29 | 44 | ns |
| 2-134 | $t_{\text {pd- }}$ to $A>B$ ) | Turn On Delay | Any Input to $A>B$ Output |  |  | 33 | 49 | ns |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH-signal level or when used with $V_{C C}$ to indicate $\mathrm{HIGH} \mathrm{V}_{\mathrm{CC}}$ value.
I input.
L LOW, applying to a LOW signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate LOW $V_{C C}$ value.
O Output.

## FUNCTIONAL TERMS:

A $>$ B Output HIGH when the A word is greater than the B word. $A<B$ Output HIGH when the A word is less than the B word.
$A=B$ Output HIGH when the $A$ word is the same as the $B$ word.
$A_{i}$ Data $A$ inputs $i=0,1,2,3,4$
$B_{i}$ Data $B$ inputs $i=0,1,2,3,4$
$\overline{\mathbf{E}}$ Active LOW Enable Input, all outputs are LOW when enable is HIGH.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
Input Unit Load One $T^{2}$ L gate input load. In the HIGH state it is equal to $I_{I H}$ and in the LOW state it is equal to $I_{I L}$.

## OPERATIONAL TERMS:

$\mathbf{I}_{\mathrm{IL}}$ Forward input load current, for unit input load.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$I_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{P D}$ The current drawn by the device under a +5.0 V power supply bias with input and output terminals open.
$I_{I H}$ Reverse input load current with $\mathrm{V}_{\mathrm{OH}}$ applied to input.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{1 H}$ Minimum logic HIGH input voltage. Refer to figure 5.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage. Refer to figure 5.
$\mathbf{V}_{\text {OH }}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level).
$\mathbf{t}_{\mathrm{pd}+}\left(\mathbf{A}_{\mathbf{i}}\right.$ or $\left.\mathbf{B}_{\mathrm{i}}-\mathbf{A}<\mathbf{B}\right)$ The propagation delay from a transition on any $A$ or $B$ input to the $A<B$ LOW to HIGH transition.
$t_{p d-}\left(A_{i}\right.$ or $\left.B_{i}-A<B\right)$ The propagation delay from a transition on any $A$ or $B$ input to the $A<B$ HIGH to LOW transition.
$t_{\text {pd+ }}(\bar{E}-A \neq B)$ The propagation delay from HIGH to LOW Enable input transition to $\mathrm{A}>\mathrm{B}$ (or $\mathrm{B}>\mathrm{A}$ ) output LOW to HIGH transition. $t_{\text {pd_ }}(\bar{E}-A \neq B) \quad$ The propagation delay from LOW to HIGH Enable input transition to $A>B$ (or $B>A$ ) output HIGH to LOW transition. $\mathbf{t}_{\mathrm{pd}+}(\overline{\mathrm{E}}-\mathbf{A}=\mathbf{B})$ The propagation delay from a HIGH to LOW Enable input transition to the $A=B$ output LOW to HIGH transition.
$t_{\text {pd- }}(\bar{E}-\mathbf{A}=\mathbf{B})$ The propagation delay from a LOW to HIGH Enable input transition to the $A=B$ output HIGH to LOW transition.
$t_{\text {pd }}\left(A_{4}-A>B\right)$ The propagation delay from a LOW to HIGH $A_{4}$ input transition to the $A>B$ output LOW to HIGH transition.
$t_{\text {pd- }}\left(A_{4}-A<B\right)$ The propagation delay from a LOW to HIGH $A_{4}$ input transition to the $A<B$ output HIGH to LOW transition.
$t_{\text {pd }+}\left(A_{2}-A>B\right)$ The propagation delay from a LOW to HIGH $A_{2}$ input transition to the LOW to HIGH $A>B$ output transition.
$t_{p d}$ _ $\left(A_{2}-A>B\right)$ The propagation delay from a HIGH to LOW $A_{2}$ input transition to the HIGH to LOW $A>B$ output transition.
$t_{\text {pd }+}\left(A_{2}-A<B\right)$ The propagation delay from a HIGH to LOW $A_{2}$ input transition to a LOW to HIGH A $<B$ output transition.
$t_{\mathrm{pd}-}\left(A_{2}-\mathbf{A}<\boldsymbol{B}\right)$ The propagation delay from a LOW to HIGH $A_{2}$ input transition to the HIGH to LOW $A<B$ output transition.
$t_{p d+}\left(A_{i}-A=B\right) \quad$ The propagation delay from any input transition to the LOW to HIGH A = B output transition.
$t_{\text {pd_ }}\left(A_{i}-A=B\right)$ The propagation delay from any input transition to the HIGH to LOW $A=B$ output transition.

## SWITCHING TIME WAVEFORMS

All inputs and outputs loaded with 15 pF capacitance only. Output capacitance is referred to as $\mathrm{C}_{\mathrm{L}}$.


Turn Off Delay Time Versus Ambient Temperature ( E TOA $=\mathrm{B}$ )


Turn On Delay Time Versus Amblent Temperature ( E TO A = B )


Figure 1
$V_{\text {OUT }} A<B-A_{2}$
(PIN 2)

Turn Off Delay Time Versus Ambient Temperature
( $\mathrm{A}_{2}$ TO A $<\mathrm{B}$ )


Turn On Delay Time Versus Ambient Temperature $\left(A_{2}\right.$ TOA $<B$ )


Figure 3
$t_{\text {pd_ }}\left(A_{4} T O A<B\right)$


Conditions
Pin $1,6,11,12,13=$ GND
All other inputs high


Turn Off Delay Time Versus Ambient Temperature
$\left(A_{2}\right.$ TO A $>B$ )



Figure 2


Turn Off Delay Time Versus Ambient Temperature
$\left(A_{2}\right.$ TO A $=B$ )



Turn On Delay Time Versus Ambient Temperature $\left(A_{2}\right.$ TO A $=B$ )


Figure 4

## Turn Off Delay Time Versus Ambient Temperature

$\left(A_{4}\right.$ TO A $>B$ )


Turn On Delay Time Versus Ambient Temperature
( $\mathrm{A}_{4} \mathbf{T O A} \mathrm{~A}<\mathrm{B}$ )


Figure 5


## INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH


Current Interface Conditions - LOW


Current Interface Conditions - HIGH


Figure 6

## Am9324 APPLICATIONS



SERIAL EXPANSION
Figure 7


PARALLEL EXPANSION
This method of expansion is much faster than the serial method for large word lengths and uses the same number of packages.

Figure 8



# Am93L24 <br> Low-Power Five-Bit Comparator 

## Distinctive Characteristics

- 68 ns typical compare time.
- 52 mw typical power dissipation.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883


## FUNCTIONAL DESCRIPTION

The Am93L24 is a high-speed expandable comparator which compares two 5 -bit words, A and B , and gives outputs of "A greater than $B$," "A equal to $B$ " and "A less than $B$." An active LOW enable is provided which forces the three outputs LOW when the enable goes HIGH.
Comparators can be connected in series or parallel to obtain comparison over large word lengths. For series connection the $\mathrm{A}>\mathrm{B}$ and $\mathrm{A}<\mathrm{B}$ outputs are connected to the least significant $A_{0}$ and $B_{0}$ inputs of the next most significant comparator. Parallel connection uses the same number of devices as the series method and is considerably faster when comparing over large word lengths. Parallel connection is accomplished by comparing the $A>B, A<B$ outputs of several comparators by additional comparators.

TRUTH TABLE
Inputs

| nputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Data | $\bar{E}$ | $\mathrm{A}>\mathrm{B}$ | $\mathrm{A}=\mathrm{B}$ | $\mathrm{A}<\mathrm{B}$ |
| X | H | L | L | L |
| $A>B$ | L | H | L | L |
| $A=B$ | L | L | H | $L$ |
| $A<B$ | L | L | L | H |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$X=$ Don't Care
Table I


ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)


| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{M} I \mathrm{~N} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathbf{I}_{\text {IL }} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\underset{\text { (Note 2) }}{\mathbf{I}_{[\mathrm{H}}}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\text {S }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -2.5 |  | -25 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $V_{C C}=$ MAX . |  | 10.4 | 21 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(T_{\wedge}=25^{\circ} \mathrm{C}\right)$

| Parameters |  | Description | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd+ }}(\bar{E}-A=B)$ | Turn Off Delay | Enable Input to $\mathrm{A}=\mathrm{B}$ Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 10 | 21 | 32 | ns |
| $t_{\text {pd_ }}(\overline{\mathrm{E}}-\mathrm{A}=\mathrm{B})$ | Turn On Delay | Enable Input to $A=B$ Output |  | 15 | 30 | 45 | ns |
| $t_{\text {pd+ }}(\bar{E}-A \neq B)$ | Turn Off Delay | Enable to $A<B$ and $A>B$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 15 | 20 | 30 | ns |
| $t_{\text {pd_ }}(\bar{E}-A \neq B)$ | Turn On Delay | Enable to $A<B$ and $A>B$ |  | 12 | 24 | 36 | ns |
| $t_{p d+}\left(A_{2}-A>B\right)$ | Turn Off Delay | $A_{2}$ Input to $A>B$ Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 18 | 36 | 54 | ns |
| $t_{p d-}\left(A_{2}-A>B\right)$ | Turn On Delay | $A_{2}$ Input to $A>B$ Output |  | 22 | 43 | 65 | ns |
| $t_{\text {pd }+}\left(A_{2}-A<B\right)$ | Turn Off Delay | $A_{2}$ Input to $A<B$ Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 22 | 44 | 66 | ns |
| $t_{\text {pd_ }}\left(A_{2}-A<B\right)$ | Turn On Delay | $A_{2}$ Input to $A<B$ Output |  | 25 | 49 | 74 | ns |
| $t_{p d+}\left(A_{2}-A=B\right)$ | Turn Off Delay | $A_{2}$ Input to $A=B$ Output | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 34 | 68 | 102 | ns |
| $t_{p d-}\left(A_{2}-A=B\right)$ | Turn On Delay | $A_{2}$ Input to $A=B$ Output |  | 26 | 51 | 76 | ns |
| $t_{\text {pd+ }}\left(A_{4}\right.$ or $\left.B_{4}\right)$ | Turn Off Delay | Any Input to $A<B$ Output | Worst case maximum propagation delay. | 23 | 45 | 67 | ns |
| $t_{\text {pd- }}$ to $A<B$ | Turn On Delay | Any Input to $A<B$ Output |  | 34 | 67 | 90 | ns |
| $\left\lvert\, \begin{aligned} & \left(A_{4} \text { or } B_{4}\right) \\ & \text { to } A>B\end{aligned}\right.$ | Turn Off Delay | Any Input to $A>B$ Output |  | 27 | 54 | 80 | ns |
|  | Turn On Delay | Any Input to $A>B$ Output |  | 28 | 56 | 84 | ns |

## SWITCHING TIME WAVEFORMS




ADVANCED
MICRO
DEVICES INC.
901 Thompson Place
Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am9328 <br> Dual 8-Bit Shift Register 

## Distinctive Characteristics:

- $100 \%$ reliability assurance testing including hightemperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL-STD-883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


## FUNCTIONAL DESCRIPTION

The Am9328 low-power dual 8-bit shift register provides 16 bits of high-speed serial storage in two identical shift registers, each consisting of 8 master slave RS flip-flops.
Data to each register is selected from one of two sources, $D_{0}$ and $D_{1}$, by a two input multiplexer controlled by DS (data select). When DS is HIGH, data is entered from the $D_{1}$ input; when DS is LOW data is entered from the $D_{0}$ input.
The two shift registers have separate clock inputs and a common clock input. The common clock is OR'ed with the separate clock inputs, so that for each register one clock input can be used as a clock line and the other as an active LOW shift enable. The registers can then be operated with a common clock and independent shift enables or with independent clocks and a common shift enable.
Data is entered into the masters of the flip-flops while the clock is LOW. During the clock pulse LOW-to-HIGH transition the masters are inhibited from further change, and the data is transferred to the slaves. As long as the clock is HIGH, the masters cannot change and the slaves are connected to the masters. When the clock goes from HIGH to LOW, the slaves are inhibited from changing and new data is entered into the masters.
An asynchronous active LOW master reset ( $\overline{\mathrm{MR}}$ ) resets all 16 bits of shift register to the " 0 " state independent of any other inputs to the device.

LOGIC DIAGRAM


## Am9328 ORDERING INFORMATION



Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.


NOTE: Pin 1 is marked for orientation

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{ma}$ |
| DC Input Voltage | -0.5 V to +5.5 |
| Output Current, Into Outputs | 30 m |
| DC Input Current | -30 mA to +5.0 m |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$\begin{array}{lll}\text { Am932859X } & T_{A}=0{ }^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\ \text { Am93285 } & \mathrm{T}_{A}=-55{ }^{\circ} \mathrm{C} \text { to }+125{ }^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 10 \%\end{array}$
Am932851X $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| Parameters | Description | Test Conditio |  | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & V_{\mathrm{IN}}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $V_{1 H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| 112 (Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\text {IH }}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  |  | 6.0 | 40 | $\mu \mathrm{A}$. |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{SC}}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} . \\ & \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V} \end{aligned}$ |  | $-20$ |  | $-70$ | mA |
| ${ }^{\prime} \mathrm{Cc}$ | Power Supply Current | $V_{C C}=M A X$. | 932851X |  | 60 | 77 | mA |
|  |  |  | 932859X |  | 60 | 88 |  |

Notes: 1) Typical Limits are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

SWITCHING CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

|  | Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay ( $\left.\mathrm{Q}_{7}, \overline{\mathrm{Q}_{7}}\right)$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | 8 | 13 | 23 | ns |
|  | $\mathrm{t}_{\mathrm{pd} \text { - }}$ | Turn On Delay ( $\left.\mathrm{Q}_{7}, \mathrm{Q}_{7}\right)$ |  | 14 | 22 | 39 | ns |
|  | $\mathrm{t}_{\mathrm{pd}}$ ( $(\overline{\mathrm{M}}$ ) | Turn On Delay ( $\overline{M R}$ to $Q_{p}$ ) |  |  | 35 | 66 | ns |
|  | $\mathrm{CP}_{\mathrm{pw}}$ | Min. Clock LoW Pulse Width |  |  | 14 | 22 | ns |
|  | $\overline{M R}_{p w}(\mathrm{CPH})$ | Min. Reset Pulse Width with CP HIGH |  |  | 20 | 30 | ns |
|  | $\overline{M R}_{p w}(\mathrm{CPL})$ | Min. Reset Pulse Width with CP LOW |  |  | 28 | 40 | ns |
|  | $\mathrm{t}_{5}\left(\mathrm{D}_{0}, \mathrm{D}_{1}\right)$ | Data Set-up Time |  | 0 |  | 16 | ns |
|  | $\mathrm{t}_{5}$ (DS) | Set-up Time, Select Input |  | 0 |  | 16 | ns |
| 2.142 | $\mathrm{f}_{\text {s }}$ | Shift Frequency |  | 20 | 30 |  | MHz |

## EFINITION OF TERMS

## JBSCRIPT TERMS:

Forward, applying to LOW inputs.
HIGH, applying to a HIGH logic level or when used with $V_{C C}$ indicate high $V_{C C}$ value.
Input.
LOW, applying to LOW logic level or when used with $V_{C C}$ to dicate low $V_{C C}$ value.
Output.
Reverse, applying to HIGH inputs.

## INCTIONAL TERMS:

, Input Asynchronous direct clear input.
, Clock Pulse. The subscript, if any, to pulse waveshape.
${ }^{2} C$ The clock input common to the two shift registers.
n-Out The logic HIGH or LOW output drive capability in terms Input Unit Loads.
put Unit Load One $\mathrm{T}^{2} \mathrm{~L}$ gate input load. In the HIGH state it is jual to $I_{R}$ and in the LOW state it is equal to $I_{F}$.
; FLIP FLOP Flip Flop which sets when $S$ input is HIGH and R out is LOW and is reset when $S$ is LOW and $R$ is HIGH. $R=S=$ GH is undefined.

The $D$ input to the 8 bit shift register selected when DS is LOW. The $D$ input to the 8 bit shift register selected when DS is HIGH.
; The input select control which determines whether data on $D_{0}$
$D_{1}$ enters the shift register.
$\overline{\mathbf{R}}$ The common asychronous active LOW master reset input.
, The true output of the last stage of a shift register.
, The false output of the last stage of a shift register.

## OPERATIONAL TERMS:

$I_{\mathrm{IL}}$ Forward input load current, for unit input load.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{\text {CC }}$ The current drawn by the device with input and output terminals open.
$I_{I H}$ Reverse input load current with $V_{O H}$ applied to input.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{I H}$ Minimum logic HIGH input voltage. Refer to figure 4.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage. Refer to figure 4.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $I_{O L}$ into output.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level)
$\mathbf{C P}_{\mathrm{pw}}$ The minimum clock pulse width required for proper register operation.
$\mathbf{f}_{s}$ The shift frequency of the register.
$\overline{\mathrm{MR}}_{\mathrm{pw}}$ The minimum pulse width for resetting the register flip-flops. $\boldsymbol{t}_{\text {pd- }}$ The propagation delay from the clock signal LOW-HIGH transition to an output signal HIGH-LOW transition. Refer to Figure 1. $t_{\text {pd }+}$ The propagation delay from the clock signal LOW-HIGH transition to an output signal LOW-HIGH transition. Refer to Figure 1.
$\mathbf{t}_{\mathrm{pd}}(\overline{\mathrm{MR}})$ The propagation delay from the master reset signal HIGH-LOW transition to the TRUE output signal HIGH-LOW transition.
$t_{s}$ Set-up time defined as the minimum time required for the logic level to be present at the data inputs prior to the clock transition from LOW to HIGH in order for the flip flop(s) to respond.

## SWITCHING TIME WAVEFORMS



KEY TO TIMING DIAGRAM


Note: The "set-up time" is defined as the time required, relative to the clock, for a LOW to HIGH edge (tsH) or a HIGH to LOW edge (isL) to propagate through internal delays. Logic transitions occurring before ts max are guaranteed to be detected; those occurring after ts min. are guaranteed not to be detected. Transitions between ts max and ts min. may or may not be detected. The minimum set up time for a LOW is sometimes called the "release time" for a HIGH.


## INPUT/OUTPUT INTERFACE CONDITIONS



Figure 4

## Am9328 APPLICATIONS



PARALLEL/SERIAL MEMORY
The Am9328 can be used as a high speed parallel/serial memory. Parallel data enters the memory under control of the DS input, acting as an ENTER/CIRCULATE control, and at a later time appears in parallel at the outputs. A typical use for such a memory would be in multiplex display systems where the four parallel outputs represent an 8421 BCD decade of information.


Advanced Micro Devices can not assume responsibllity for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. (4

# Am93L28 <br> Low-Power Dual 8-Bit Shift Register 

## Distinctive Characteristics

- 80 mW typical power dissipation
- 16 MHz typical shift frequency
- 100\% reliability assurance testing in compliance with MIL STD 883
- Guaranteed fan-out of three with standard TTL circuits


## FUNCTIONAL DESCRIPTION

The Am93L28 low-power dual 8-bit shift register provides 16 bits of high-speed serial storage in two identical shift registers, each consisting of 8 master slave RS flip-flops.
Data to each register is selected from one of two sources, $D_{0}$ and $D_{1}$, by a two input multiplexer controlled by DS (data select). When DS is HIGH, data is entered from the $D_{1}$ input; when DS is LOW data is entered from the $D_{0}$ input.
The two shift registers have separate clock inputs and a common clock input. The common clock is OR'ed with the separate clock inputs, so that for each register one clock input can be used as a clock line and the other as an active LOW shift enable. The registers can then be operated with a common clock and independent shift enables or with independent clocks and a common shift enable.
Data is entered into the masters of the flip-flops while the clock is LOW. During the clock pulse LOW-to-HIGH transition the masters are inhibited from further change, and the data is transferred to the slaves. As long as the clock is HIGH, the masters cannot change and the slaves are connected to the masters. When the clock goes from HIGH to LoW, the slaves are inhibited from changing and new data is entered into the masters.
An asynchronous active LOW master reset ( $\overline{\mathrm{MR}}$ ) resets all 16 bits of shift register to the " 0 " state independent of any other inputs to the device.

## LOGIC DIAGRAM



LOADING RULES
In Unit Loads (Notes)
TTL LOADS
93L LOADS

| Input Load Factor | HIGH | LOW | HIGH | LOW |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{MR}}, \mathrm{D}_{0}, \mathrm{D}_{1}$ | 0.5 | 0.25 | 1.0 | 1.0 |
| Separate CP (Pin 7 \& 10) | 0.75 | 0.375 | 1.5 | 1.5 |
| $\mathrm{D}_{\mathrm{S}}$ | 1.0 | 0.5 | 2.0 | 2.0 |
| Common CP (Pin 2) | 1.5 | 0.75 | 3.0 | 3.0 |
| Output Drive | HIGH | LOW | HIGH | LOW |
| $\mathrm{Q}_{7}, \overline{\mathrm{Q}}_{7}$ | 8 | 3 | 16 | 12 |

## NOTES:

1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$
2) A 93L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$

HIGH.
3) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .

LOGIC SYMBOL


VCC $=$ PIN 16 GND $=$ PIN $B$

## Am93L28 ORDERING INFORMATION



Note: The dice supplied wit contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Amblent) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current (Note 1) | -30 mA to +5.0 mA |

Note 1. Maximum current defined by DC input voltage.

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)


Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (see loading rules)

SWITCHING CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & t_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}-} \end{aligned}$ | Turn Off Delay ( $\left.\mathrm{Q}_{7}, \overline{\mathrm{Q}_{7}}\right)$ Turn On Delay ( $\mathrm{Q}_{7}, \overline{\mathrm{Q}_{7}}$ ) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 43 \end{aligned}$ | $\begin{aligned} & 45 \\ & 80 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{p d-}(\overrightarrow{M R})$ | Turn On Delay (MR to $Q_{7}$ ) |  |  | 50 | 110 | ns |
| $C P_{\text {pw }}$ | Min. Clock LOW Pulse Width |  |  | 30 | 55 | ns |
| $\overline{\mathrm{MR}}_{\mathrm{pw}}(\mathrm{CPH})$ | Min. Reset Pulse Width with CP HIGH |  |  | 28 | 60 | ns |
| $\overline{M R}_{p w}(C P L)$ | Min. Reset Pulse Width with CP LOW |  |  | 38 | 70 | ns |
| $t_{s}\left(D_{0}, D_{1}\right)$ | Data Set-up Time |  | 0 |  | 30 | ns |
| $t_{s}$ (DS) | Set-up Time, Select Input |  | -1 |  | 30 | ns |
| $\mathrm{f}_{5}$ | Shift Frequency |  | 10 | 16 |  | MHz |



Note: The "set-up Time" is defined as the time required, relative to the clock, for a LOW to HIGH edge (tsH) or a HIGH to LOW edge (tsL) to propagate through internal delays. Logic transitions occurring before ts max are guaranteed to be detected; those occurring after ts min are guaranteed not to be detected. Transitions between ts max and ts min may or may not be detected. The minimum set up time for a LOW is sometimes called the "release time" for a HIGH.


901 Thompson Place Sunnyvale
California 94086 (408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

## Am9334

8-Bit Addressable Latch

## Distinctive Characteristics

All eight outputs available
Serial-to-parallel storage

- Addressable data entry
- Active LOW common clear
- One-of-eight decoder
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am9334 is an 8-bit addressable latch featuring four separate modes of operation. These are: addressable latch, memory, eight-channel demultiplexer and clear. The Am9334 contains eight separate latches with active-LOW common clear and active-LOW input enable on the single data input.
ADDRESSABLE LATCH: When the enable is LOW and the clear is HIGH, the addressed latch output follows the data input. The addressed latch stores the last data input when the enable goes HIGH. The seven non-addressed latches remain unchanged. The three address lines should remain unchanged while the enable is LOW in this mode.
MEMORY: When the enable and clear are HIGH, all eight latches retain their previous state and are unaffected by either the data or address inputs. To avoid transient wrong address codes, this mode should be used while changing the address inputs when operating the Am9334 as an addressable latch.

DEMULTIPLEXER: With the enable and clear both LOW, the addressed latch output follows the data input. The seven non-addressed outputs remain LOW. Thus, when the data input is HIGH, the addressed latch output is uniquely HIGH.
CLEAR: When the enable is HIGH and the clear is brought LOW, alt eight latch outputs are forced LOW regardless of other inputs.

LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 16$
$G N D=\operatorname{Pin} 8$


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 l |
| Output Current, Into Outputs | 30 mP |
| DC Input Current | -30 mA to +5.0 mf |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| $\begin{aligned} & \text { Am9334×c } \\ & \text { Am9334×M } \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & =5.0 \mathrm{~V} \pm 5 \% \\ & =5.0 \mathrm{~V} \pm 10 \% \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions | Min. | Typ.(Note 1) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}_{\mathrm{OH}}=-0.72 \mathrm{~mA} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=9.6 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| IIL (Note 2) | Unit Load Input LoW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 4.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $V_{\text {CC }}=$ MAX., $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| Isc | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -30 | -65 | -100 | mA |
| ${ }^{\text {I c C }}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | 56 | 86 | mA |

Notes: 1. Typical Limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

| Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) |  |  |  | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| ${ }^{\text {tpLH }}$ tpHL | Turn-Off Delay Enable to Output Turn-On Delay Enable to Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (See Figure 1) |  | $\begin{aligned} & 16 \\ & 15 \end{aligned}$ | $\begin{aligned} & 23 \\ & 24 \end{aligned}$ | ns |
| ${ }^{\text {tpLH }}$ <br> tpHL | Turn-Off Delay Data to Output Turn-On Delay Data to Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (See Figure 2) |  | $\begin{aligned} & 28 \\ & 16 \end{aligned}$ | $\begin{aligned} & 35 \\ & 24 \end{aligned}$ | ns |
| tpLH $t_{\mathrm{PHL}}$ | Turn-Off Delay Address to Output Turn-On Delay Address to Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (See Figure 3) |  |  | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | ns |
| ${ }_{\text {tPHL }}$ | Turn-On Delay Clear to Output | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, (See Figure 5) |  | 21 |  | ns |
| $\begin{aligned} & t_{s}(H) \\ & t_{h}(H) \end{aligned}$ | Set-up Time HIGH Data to Enable Hold Time HIGH Data to Enable (See Note 5) |  | $\begin{gathered} 20 \\ 0 \end{gathered}$ | $\begin{gathered} 13 \\ -10 \end{gathered}$ |  | ns |
| $\begin{aligned} & t_{s}(L) \\ & t_{h}(L) \end{aligned}$ | Set-up Time LOW Data to Enable Hold Time LOW Data to Enable (See Note 5) | $\mathrm{VCC}^{\text {a }}=5.0 \mathrm{~V}$, (See Figure 4) | $\begin{gathered} 17 \\ 0 \end{gathered}$ | $\begin{gathered} 10 \\ -13 \end{gathered}$ |  | ${ }^{\text {ns }}$ |
| $\mathrm{t}_{5}(\mathrm{~A}-\bar{E})$ | Set-up Time Address to Enable (See Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, (See Figure 6) | 5 | 0 |  | ns |
| ${ }_{\mathrm{p} w}(\overline{\mathrm{E}})$ | Enable Pulse Width | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, (See Figure 1) | 17 | 11 |  | ns |

[^4]
## SWITCHING TEST TIME WAVEFORMS



Other Conditions: $\overline{\mathbf{C}}=H, A=$ Stable
Figure 1. Turn-On \& Turn-Off Delays Enable to Output and Enable Pulse Width


Other Conditions: $\bar{E}=L, \vec{C}=H, A=$ Stable
Figure 2. Turn-On \& Turn-Off Delays Data to Output


Other Conditions: $\overline{\mathrm{E}}=\mathrm{L}, \overline{\mathrm{C}}=\mathrm{L}, \mathrm{D}=\mathrm{H}$
Figure 3. Turn-On \& Turn-Off Delays Address to Output


Other Conditions: $\bar{C}=H, A=$ Stable
Figure 4. Set-up \& Hold Time Data to Enable (See Notes 4 \& 5)


Other Conditions: $\bar{E}=H$
Figure 5. Turn-On Delay Clear to Output


Other Conditions: $\overline{\mathbf{C}}=\mathbf{H}$

Figure 6. Set-up Time Address to Enable (See Note 4)

PERFORMANCE CURVES INPUT/OUTPUT CHARACTERISTICS

## Input



Output

Low State


High State


## DEFINITION OF TERMS

## SUBSCRIPT TERMS

H HIGH, applying to a HIGH logic level or when used with $V_{C C}$ to indicate high $V_{C C}$ value.
1 Input.
L LOW, applying to LOW logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate low $V_{C C}$ value.
O Output.

## FUNCTIONAL TERMS

$A_{0-2}$ Write address field. Data on $D$ is written into the location specified by the A address field.
$\bar{E}$ On going from a HIGH logic level to a LOW logic level (clear HIGH), the addressed latch output will follow the information on the $D$ input. When the enable input goes from a LOW logic level to a HIGH logic level, the data on the D input is stored in the addressed latch.
$\overline{\mathbf{C}}$ The clear input is used in conjunction with the enable input to select the operating mode of the device. See the mode selection table for definition of states.
D Information on the $D$ input is written into the latch specified by the $A$ address field when the enable goes from a LOW logic level to a HIGH logic level.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
Input Unit Load One T2L gate input load. In the HIGH state it is equal to $40 \mu \mathrm{~A}$ at 2.4 V and in the LOW state it is equal to -1.6 mA at 0.4 V .
$\mathrm{O}_{0-7}$ The eight individual latch outputs.

## OPERATIONAL TERMS

$\mathrm{I}_{\mathrm{IL}}$ Forward input load current.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.

IOL Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test. $I_{\mathrm{CC}}$ The current drawn by the device from $\mathrm{V}_{\mathrm{CC}}$ power supply with input and output terminals open.
$\mathrm{I}_{\mathrm{IH}}$ Reverse input load current.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathrm{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
$V_{I L}$ Maximum logic LOW input voltage.
$V_{I N}$ Input voltage applied in $I_{I L}, I_{I H}$ tests.
$\mathrm{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
VOL Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ flowing into output.

## SWITCHING TERMS

tplh Propagation delay time for LOW-to-HIGH output transition. The time between the specified reference p,ints on the input and output voltage waveforms (TTL $=1.5$ volts) with the output changing from the LOW level to the HIGH level.
tpHL Propagation delay time for HIGH-to-LOW output transition. The time between the specified reference points on the input and output voltage waveforms (TTL $=1.5$ volts) with the output changing from the HIGH level to the LOW level.
$t_{h}$ Hold time. The time interval for which a signal is retained at a specified level for a specified input terminal after an active transition occurs at another specified input terminal.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at a specified level for a specified input terminal before an active transition occurs at another specified input terminal.
$\mathrm{t}_{\mathrm{pw}}$ The minimum LOW enable pulse width required to write data into the addressed latch. Refer to Figure 1.

## INPUT/OUTPUT INTERFACE CONDITIONS



Current Interface Conditions - LOW


Current Interface Conditions - HIGH


| MSI INTERFACING RULES |  |  |  |  | LOADING RULES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interfacing Digital Family |  |  | Equiv Input Un HIGH | ent Load LOW | Input/Output | Pin No.'s | Input <br> Unit Load | $\begin{gathered} \quad \text { Far } \\ \text { Output } \\ \text { HIGH } \end{gathered}$ |  |
| Advanced Micro Devices 9300/2500 Series |  |  | 1 | 1 | $\mathrm{A}_{0}$ | 1 | 1 | - | - |
| FSC Series 9300 |  |  | 1 | 1 | $\mathrm{A}_{1}$ | 2 | 1 | - | - |
| Advanced Micro Devices 54/7400 Series |  |  | 1 | 1. | $\mathrm{A}_{2}$ | 3 | 1 | - | - |
| TI Series 54/7400 |  |  | 1 | 1 | $\mathrm{a}_{0}$ | 4 | - | 18 | 6 |
| Signetics Series 8200 |  |  | 2 | 2 | $0_{1}$ | 5 | - | 18 | 6 |
| National Series DM 75/85 |  |  | 1 | 1 |  |  |  |  |  |
| DTL Series 930 |  |  | 12 | 1 | $\mathrm{a}_{2}$ | 6 | - | 18 | 6 |
|  |  |  |  |  | $\mathrm{O}_{3}$ | 7 | - | 18 | 6 |
| FUNCTION TABLE |  |  |  |  | GND | 8 | - | - | - |
|  |  |  |  |  | $\mathrm{O}_{4}$ | 9 | - | 18 | 6 |
|  |  |  |  |  | $\mathrm{O}_{5}$ | 10 | - | 18 | 6 |
|  |  |  |  |  | $\mathrm{O}_{6}$ | 11 | - | 18 | 6 |
|  | $\overline{\bar{E}}$ 信 | Mode |  |  | $\mathrm{O}_{7}$ | 12 | - | 18 | 6 |
|  | L H | Addressable Latch <br> Memory <br> Active HIGH Eight-Channel Demultiplexer <br> Clear |  |  | D | 13 |  | - | - |
|  | H |  |  |  | $\bar{E}$ | 14 | 1.5 | - | - |
|  | L L |  |  |  | $\overline{\mathbf{c}}$ | 15 | 1 | - | - |
|  | H L |  |  |  | $\mathrm{V}_{\mathrm{cc}}$ | 16 | - | - | - |

## TRUTH TABLE

| Input States |  |  |  |  |  |  |  | Present Output States |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{c}}$ | $\overline{\mathrm{E}}$ | D | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{o}_{0}$ | $\mathrm{a}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{4}$ | $\mathrm{a}_{5}$ | $\mathrm{Q}_{6}$ | $\mathrm{Q}_{7}$ | MODE |
| L | H | x | X | X | X | L | L | L | L | L | L | L | L | CLEAR |
| L | L | L | L | L | L | L | L | L. | L | L | L | L | L | demultiplex |
| L | L | H | L | L | L | H | L | L | L | L | L | L | L |  |
| L | L | L | H | L | L | L | L | L | L | L | L | L | L |  |
| L | L | H | H | L | L | L. | H | L |  | L | L | L | L |  |
| - | - | - |  | - |  |  |  |  | . |  |  |  |  |  |
| L | L | L | H | H | H | L | L | L. | L | L | L | L | L |  |
| L | $L$ | H | H | H | H | L | L | L | L | L | L | L | H | 1 |
| H | H | x | $\times$ | $\times$ | x | $\mathrm{Q}_{\mathrm{N}-1}$ | - |  |  |  |  |  | - | MEMORY |
| H | L | L | L | L | L | L | $\mathrm{Q}_{\mathrm{N}-1}$ | $\mathrm{a}_{\mathrm{N}-1}$ | $\mathrm{a}_{\mathrm{N}-1}$ |  |  | - |  | ADDRESSABLE |
| H | L | H | L | L | L | H | $\mathrm{Q}_{\mathrm{N}-1}$ | $\mathrm{a}_{\mathrm{N}-1}$ |  |  |  |  | - | LATCH |
| H | L | L | H | L | L | $\mathrm{a}_{\mathrm{N}-1}$ | L | $\mathrm{a}_{\mathrm{N}-1}$ |  |  |  |  | - |  |
| H | L | H | H | L | L | $\mathrm{Q}_{\mathrm{N}-1}$ | H | $\mathrm{Q}_{\mathrm{N}-1}$ |  |  |  |  | - |  |
| - | - | - |  | - |  |  |  |  |  |  |  |  |  |  |
| . | - | - |  | - |  |  |  |  |  |  |  |  |  |  |
| H | $L$ | L | H | H | H | $\mathrm{a}_{\mathrm{N}-1}$ | - | - |  |  | - | $\mathrm{a}_{\mathrm{N}-1}$ | L |  |
| H | L | H | H | H | H | $\mathrm{a}_{\mathrm{N}-1}$ |  |  |  |  |  | $\mathrm{a}_{\mathrm{N}-1}$ | H | $\dagger$ |

X = Dont't Care Condition
$L=$ LOW Voltage Level
$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{Q}_{\mathrm{N}-1}=$ Previous Output State

## APPLICATIONS

## 32-BIT ADDRESSABLE LATCH AND 1-OF-32 DECODER/DEMULTIPLEXER



## PHYSICAL DIMENSIONS <br> Dual-In-Line



Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 12-3

# Am9338 <br> 8-Bit Multiple Port Register 

## Distinctive Characteristics:

- 8 word $\times 1$ bit simultaneous read-write three address register.
- Access time of 48 ns typical.
- Slave enable allows scanning of memory contents.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Mixing privileges for obtaining price discounts. Refer to price list
- Available in highly reliable molded, hermetic dual in-line or hermetic flat package


| Storage Temperature |
| :--- |
| Temperature (Ambient) Under Bias |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous |
| DC Voltage Applied to Outputs for High Output State |
| DC Input Vostage |
| Output Current, Into Outputs |
| DC Input Current |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

## Am933859X

 Am933851X| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}_{1}, \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=16.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| $\mathrm{I}_{1 L}$ ( Note 2 ) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ (Note 2) | Unit Load Input HIGH Current | $V_{C C}=M A X ., V_{I N}=2.4 \mathrm{~V}$ |  | 4.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $I_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -10 | -35 | -70 | mA |
| $I_{\text {cc }}$ | Power Supply Current | $V_{C C}=M A X$ |  | 64 | 99 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (see Loading Rules).

SWITCHING CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)\left(v_{C C}=5.0 \mathrm{v}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\right)$

| Parameters |  | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {p }}{ }_{\text {d }}$ | Turn Off Delay CP to Output | $A_{0,1,2}=B_{0,1,2}=C_{0,1,2}$ | 12 | 24 | 42 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ | Turn On Delay CP to Output | $\overline{\text { SLEE }}=\mathrm{H}$ | 10 | 19 | 40 | ns |
| $t_{\text {pd }+}\left(D_{A} \cdot z\right)$ | Turn Off Delay Data to Output | $\overline{S T E}=1, C_{P}=1$ | 17 | 35 | 75 | ns |
| $t_{\text {pd }}\left(D_{A}-Z\right)$ | Turn On Delay Data to Output | SLE $=L, C_{P}=L$ | 20 | 42 | 68 | ns |
| $t_{\text {pd }+( }(B, C-Z)$ | Turn Off Delay Address to Output |  | 13 | 26 | 43 | ns |
| $\mathrm{t}_{\text {pd }-(~}^{\text {(B,C-Z }}$ ) | Turn On Delay Address to Output |  | 24 | 48 | 81 | ns |
| $t_{s H}\left(D_{A}\right)$ | Set Up Time HIGH Data |  | 7 | 15 | 23 | ns |
| $t_{\text {LL }}\left(D_{A}\right)$ | Set Up Time LOW Data |  | 3 | 8 | 13 |  |
| $t_{5}(A)$ | Set Up Time, Address Inputs |  | 3 | 10 | 23 | ns |
| $\mathrm{CP}_{\text {pw }}$ 'L' | Minimum LOW Clock Pulse Width |  |  | 11 | 16 |  |
| $\mathrm{CP}_{\mathrm{pw}}{ }^{\prime} \mathrm{H}^{\prime}$ | Minimum HIGH Clock Pulse Width |  |  | 10 | 15 | ns |

## TYPICAL INPUT AND OUTPUT CHARACTERISTICS



Figure 1


Figure 2

Output Current Versus Output Voltage $\mathbf{Z}_{\mathrm{B}}$ and $\mathbf{Z}_{\mathrm{C}}$ (Low State)


Figure 3

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
1 Input.
L LOW, applying to LOW logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
O Output.

## FUNCTIONAL TERMS:

$A_{0-2}$ Write address field. Data on $D_{A}$ is written into the location specified by the A address field.
$\mathbf{B}_{0-2}$ Read address field. Data stored in the master latch specified by the B Read Address Field is transferred to the B slave latch and appears at the $Z_{B}$ output when the clock pulse goes from a LOW logic level to a HIGH logic level.
$\mathbf{C}_{0-2}$ Read Address Field. Data stored in the master latch specified by the $C$ Read Address Field is transferred to the $C$ slave latch and appears at the $Z_{C}$ output when the clock pulse goes from a LOW logic level to a HIGH logic level.
CP Clock Pulse. On going from a HIGH logic level to a LOW logic level the information on the $D_{A}$ input is stored in the master latch specified by the Write A Address Field. When the clock pulse goes from a LOW logic level to a HIGH logic level information from the master latch or latches specified by the B and C Read Address Fields are stored in the two slave latches and appears at the outputs $Z_{B}, Z_{C}$.
$\mathbf{D}_{\mathrm{A}}$ Information on the $\mathrm{D}_{\mathrm{A}}$ input is written into the master latch specified by the A Address Field when the clock goes from a HIGH logic level to a LOW logic level.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
Input Unit Load One $T^{2} L$ gate input load. In the HIGH state it is equal to $I_{I H}$ and in the LOW state it is equal to $I_{I L}$.
$\overline{\text { SLE }}$ Slave Enable. When LOW continuously allows information from the master latch addressed by the two read fields B, C to appear at the outputs $Z_{B}, Z_{C}$.
$\mathbf{Z}_{B}$ The $B$ read address output.
$\mathbf{Z}_{\mathrm{C}}$ The C read address output.

## OPERATIONAL TERMS:

$I_{1 L}$ Forward input load current.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$I_{O L}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{c c}$ The current drawn by the device from $V_{c c}$ power supply with input and output terminals open.
$I_{I H}$ Reverse input load current!
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{I H}$ Minimum logic HIGH input voltage.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage.
$\mathbf{V}_{\text {iN }}$ Input voltage applied in $I_{I L}, I_{I H}$ tests.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{v}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $I_{\text {OL }}$ flowing into output.

## switching terms

$t_{\text {pd }+ \text {. The propagation delay from the clock input LOW to HIGH }}$ transition to the $\mathbf{Z}$ output LOW to HIGH transition. Refer to Figure 4. $t_{\text {pd- }}$ The propagation delay from the clock input HIGH to LOW transition to the $Z$ output HIGH to LOW transition. Refer to Figure 4. $t_{s L}\left(D_{A}\right)$ The time required for a LOW logic level to be present at the $D_{A}$ input prior to the clock input transition from LOW to HIGH in order for the master latch to retain a LOW logic level. Refer to Figure 7. LOW data must be present at all times between $\mathrm{t}_{\mathrm{st}}$ max. and $t_{s H}$ min.
$\mathbf{t}_{\mathrm{sH}}\left(\mathbf{D}_{\mathrm{A}}\right)$ The time required for a HIGH logic level to be present at the $D_{A}$ input prior to the clock input transition from LOW to HIGH in order for the master latch to retain a HIGH logic level. Refer to Figure 7. HIGH data must be present at all times between $\mathrm{t}_{\mathrm{sH}}$ max. and $\mathrm{t}_{\mathrm{sL}} \mathrm{min}$.
$\mathbf{t}_{s}(A)$ The time, relative to either clock edge, required for the device to respond to changes on the $A$ address inputs.
$\mathbf{t}_{\mathrm{pd}+}\left(\mathrm{D}_{\mathrm{A}}\right)$ The propagation delay from the data input LOW to HIGH transition to the $Z$ output LOW to HIGH transition. Refer to Figure 5. $t_{\text {pd- }}\left(D_{A}\right)$ The propagation delay from the data input HIGH to LOW transition to the $Z$ output HIGH to LOW transition. Refer to Figure 5. $\boldsymbol{t}_{\mathrm{pd}+}(\mathbf{B}, \mathbf{C}-\mathbf{Z})$ The propagation delay from the B or C address input transition to the $\mathbf{Z}$ output LOW to HIGH transition. Refer to Figure 6.
$\mathrm{t}_{\text {pd_ }}(\mathrm{B}, \mathrm{C}-\mathrm{Z})$ The propagation delay from the $\mathrm{B}, \mathrm{C}$ address input transition to the $Z$ output HIGH to LOW transition. Refer to Figure 6. $\mathbf{C P _ { p w }}$ 'L' The minimum Low clock pulse width required to write data into the master latch. Refer to Figure 8.
$\mathbf{C P}_{\mathrm{pw}}$ ' H ' The minimum HIGH clock pulse width required to store information into the slave latch. Refer to Flgure 9.

All inputs and outputs loaded with 15 pF capacitance only. Output capacitance is referred to as $\mathrm{C}_{\mathrm{L}}$.



Figure 8
Hisk

Set Up, Release Time Versus
Ambient Temperature


Figure 7


Figure 9

## SWITCHING TIME WAVEFORMS



KEY TO TIMING DIAGRAM

| WAVEFORM | inPuts | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
| $0111$ | MAY CHANGE FROM H TOL | WILL BE CHANGING FROM H TO L |
| W717 | MAY CHANGE FROMLTOH | WILL bE CHANGING FROMLTOH |
| $x 0 y$ | DON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |

$\qquad$

A typical three address arithmetic register system where two operands can be taken from any two registers, operated upon, and the result written in to any register in the system.



Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product.

## Am93L38 <br> Low-Power 8-Bit Multiple Port Register

## Distinctive Characteristics:

- Three address register
- Synchronous or asynchronous operation
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- 80 mW typical power dissipation.


## FUNCTIONAL DESCRIPTION

The Am93L38 is a three-address eight-bit register organized as eight words of one bit per word. The register is designed for high-speed memory applications and is particularly suitable as the high-speed scratch pad memory in military and commercial three-address computers. Data can be written into one location and simultaneously read from any two locations.
The register is organized in a master slave arrangement where there are eight master latches and two slave latches. Data on the $\mathrm{D}_{\wedge}$ input is stored in the master latch selected by the write address field A during the clock LOW time. Data from the eight masters is then selected by the two independent read address fields B, C and stored in the two slave latches during the clock HIGH time. This eight master two slave arrangement makes the register indistinguishable from an eight master eight slave system and allows both the two read addresses $B$ and $C$ and the write address $A$ to be simultaneously applied to the register at the start of a clock cycle. A slave enable is provided which if held LOW continuously enables the two slave latches and immediately transfers information from the master latches to the outputs so that the memory contents can be scanned asynchronously.

LOADING RULES
In Unit Loads (Notes)

|  | TTL LOADS |  | 93L LOADS |  |
| :---: | :---: | :---: | :---: | :---: |
| Input Load Factor |  | HIGH | LOW | HIGH |
| LOW |  |  |  |  |
| All Inputs | .313 | .156 | .625 | .625 |
| Output Drive | HIGH | LOW | HIGH | LOW |
| $\mathrm{Z}_{\mathrm{B}}, \mathrm{Z}_{\mathrm{C}}$ | 6 | 3 | 12 | 12 |

## NOTES:

1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$
) A 93L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$
) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .

Am93L38 ORDERING INFORMATION


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Amblent) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | $-0.5 \mathrm{~V} \mathrm{to}+5.5 \mathrm{~V}$ |
| Output Current, Into Outputs | 30 mA |
| DC Input Current (Note 1) | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am93L4059X | $T_{\wedge}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $V_{C C}=4.75 \mathrm{~V}$ to 5.25 V |
| :--- | :--- | :--- |
| Am93L4051X | $T_{\wedge}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=4.50 \mathrm{~V}$ to 5.50 V |


| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{iL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{HL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & I_{1 / 2} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\begin{aligned} & \mathrm{I}_{\text {IH }} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{5 \mathrm{C}}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -10 | -22 | -40 | mA |
| $\mathrm{I}_{\mathrm{Cc}}$ | Power Supply Current | $V_{C C}=$ MAX. |  | 22 | 37 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtalned by multiplying unit load current by the 93 L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(\tau_{A}=25^{\circ} \mathrm{C}\right)\left(v_{C C}=5.0 \mathrm{v}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\right)$

| Parameters |  | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay CP to Output | $A_{0,1,2}=B_{0,1,2}=C_{0,1,2}$ | 23 | 45 | 100 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ | Turn On Delay CP to Output |  | 22 | 41 | 90 | ns |
| $t_{\text {pd }+}\left(D_{\wedge} \cdot z\right)$ | Turn Off Delay Data to Output | $\overline{\text { SLE }}=\mathrm{L}$ | 45 | 85 | 175 | ns |
| $t_{\text {pd }-}\left(D_{A} \cdot z\right)$ | Turn On Delay Data to Output |  | 55 | 100 | 202 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ (B,C-Z) | Turn Off Delay Address to Output | $\mathrm{C}_{\mathrm{p}}=\mathrm{H}$ | 20 | 50 | 111. | ns |
| $t_{\text {pd- }}(B, C-Z)$ | Turn On Delay Address to Output |  | 50 | 125 | 254 | ns |
| $t_{s H}\left(D_{A}\right)$ | Set Up Time HIGH Data |  | 20 | 49 | 75 | ns |
| $t_{s L}\left(D_{A}\right)$ | Set Up Time LOW Data |  | 18 | 31 | 47 | ns |
| $t_{s}(A)$ | Set Up Time, Address Inputs |  | 18 | 38 | 75 |  |
| $\mathrm{CP}_{\mathrm{pw}}{ }^{\text {L' }}$ ' | Minimum LOW Clock Puise Width |  |  | 24 | 37 | ns |
| $\mathrm{CP}_{\mathrm{pw}}$ ' H ' | Minimum HIGH Clock Pulse Width |  |  | 22 | 34 |  |

## SWITCHING TIME WAVEFORMS




ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306


# Am9340 <br> Four-Bit Arithmetic Logic Unit 

## Distinctive Characteristics

- Provides addition and subtraction and two logic functions.
- Typical add time of only 20 ns and subtract time of only 25 ns for 4 bits.
- Provision made for full look-ahead arithmetic over 16bit words without additional carry package.
- Can be operated in ripple-block mode to give typical addition time of only 47 ns for 28 -bit words without additional carry packages.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Mixing privileges for obtaining price discounts. Refer to price list


## FUNCTIONAL DESCRIPTION

The Am9340 is a high speed Arithmetic Logic Unit which can perform two arithmetic operations and two logic functions on two binary 4-bit words. The arithmetic operations are add and subtract and the logic functions are AND and EXCLUSIVE OR for active LOW data inputs and OR and EQUIVALENCE for active HIGH data inputs. The operation performed by the Arithmetic Logic Unit is determined by two select inputs So and Si, The Am9340 can perform arithmetic operations in 1's or 2's complement arithmetic and incorporates full internal look-ahead for high-speed opera-
tions.
Provision is made for external look-ahead by using the ( $\overline{C P}$ ) carry propagate and (CO/CG) carry out/carry generate functions. An input carry network on the Arithmetic Logic Unit allows full look-ahead over the first sixteen bits of a word and ripple-block carry between subsequent word increments of 12 bits. This ripple-block carry method of cascading units is accomplished by having the (COE) carry out enable input HIGH at the the carry out/carry the carry-in signal to the next block. The COE inputs for all other units are tied to ground as shown in Figure 3. This ripple-block method of addition and subtraction gives high-speed operation 60 ns typical addition time for 40-bit words, without additional carry packages.
The Am9340 can be used with either active LOW or active HIGH data inputs. In the active HIGH case although the look.-ahead carry inputs and outputs are not carry generate and carry propagate, but are labelled $\mathrm{Cx}_{\mathrm{x}}$ and $\mathrm{C}_{Y}$ respectively they are still connected in the same manner as the active LOW case.

## LOGIC SYMBOL


$V_{\mathrm{CC}}=$ PIN 24


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 V to +71 |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{ma}$ |
| DC Input Voltage | -0.5 V to +5.5 l |
| Output Current, Into Outputs | 30 mi |
| DC Input Current | -30 mA to +5.0 m |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am934059X $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
$\begin{array}{lll}\text { Am934059X } & T_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} & V_{\mathrm{cC}}=5.0 \mathrm{~V} \pm 5 \% \\ \text { Am934051X } & \mathrm{T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{\mathrm{cC}}=5.0 \mathrm{~V} \pm 10 \%\end{array}$

| Parameters | Description | Test Conditions |  | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { MIN., } I_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{1 \mathrm{~L}} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| IIL (Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{\text {IH }}$ (Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  |  | 6.0 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\begin{aligned} & V_{C C}=M A X . \\ & V_{\text {OUT }}=0.0 \mathrm{~V} \end{aligned}$ | Am934051X | -30 |  | -100 | mA |
|  |  |  | Am934059X | -30 |  | -100 |  |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\begin{aligned} & \mathrm{S}_{\mathrm{O}}=\mathrm{B}_{0.3}=0 \mathrm{~V} \\ & \text { All other inputs }=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MAX} . \end{aligned}$ | Am934051X |  | 85 | 127 | mA |
|  |  |  | Am934059X |  | 85 | 128 |  |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

| Swit | ing Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay ( $\overline{\mathrm{B}}_{0}$ to $\overline{\bar{F}}_{3}$ ) Add Mode | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ <br> Refer to test Table and Figure 1 | 10 | 20 | 30 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ | Turn On Delay ( $\overline{\mathrm{B}}_{0}$ to $\overline{\mathrm{F}}_{3}$ ) Add Mode |  | 10 | 20 | 30 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay ( $\overline{\mathrm{B}}_{0}$ to $\bar{F}_{3}$ ) Subtract Mode |  | 12 | 25 | 38 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ | Turn On Delay ( $\overline{\mathrm{B}}_{0}$ to $\bar{F}_{3}$ ) Subtract Mode |  | 12 | 24 | 36 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay ( $\overline{\mathrm{B}}_{0}$ to $\overline{\mathrm{CO} / \mathrm{CG}}$ ) Add Mode |  | 7 | 13 | 19 | ns |
| $t_{\text {pd- }}$ | Turn On Delay ( $\overline{\mathrm{B}}_{0}$ to $\left.\overline{\mathrm{CO} / \mathrm{CG}}\right)$ Add Mode |  | 7 | 13 | 19 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay ( $\overline{\mathrm{B}}_{0}$ to $\overline{\mathrm{CO} / \mathrm{CG}}$ ) Subtract Mode |  | 9 | 17 | 25 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ | Turn On Delay ( $\overline{\mathrm{B}}_{0}$ to $\overline{\mathrm{CO} / \mathrm{CG}}$ ) Subtract Mode |  | 9 | 17 | 25 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay ( $\overline{\mathrm{CG}}_{-3}$ to $\overline{\mathrm{CO} / \mathrm{CG}}$ ) |  | 7 | 13 | 19 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ | Turn On Delay ( $\overline{\mathrm{CG}}_{-3}$ to $\overline{\mathrm{CO} / \mathrm{CG}}$ ) |  | 7 | 13 | 19 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay ( $\overline{\mathrm{C}}_{-3}$ to $\overline{\mathrm{F}}_{3}$ ) |  | 11 | 23 | 35 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ | Turn On Delay ( $\overline{\mathrm{CG}}_{-3}$ to $\overline{\mathrm{F}}_{3}$ ) |  | 10 | 19 | 29 | ns |

## IEFINITION OF TERMS

## UBSCRIPT TERMS:

Forward, applying to LOW inputs.
HIGH, applying to a HIGH logic level or when used with $V_{C C}$ to idicate high $\mathrm{V}_{\mathrm{Cc}}$ value.
Input.
LOW, applying to LOW logic level or when used with $\mathrm{V}_{\mathrm{Cc}}$ to idicate low $\mathrm{V}_{\mathrm{CC}}$ value.
1 Output.
Reverse, applying to HIGH inputs.

## UNCTIONAL TERMS:

i Active LOW Data $A$ inputs $\mathbf{i}=0,1,2,3$.
Active LOW Data B inputs $\mathbf{i}=0,1,2,3$.
$\bar{G}_{-i}$ Active LOW Carry Generate input from i'th previous ALU $=1,2,3$.
$\overline{\operatorname{P}}_{-i}$ Active LOW Carry Propagate input from i'th previous ALU $=1$, 2 .
:OE Carry Out Enable input. When this input is HIGH the $\overline{\mathrm{CO} / \mathrm{CG}}$ utput is a carry out signal and can be used to form a block ripple arry ALU. When the COE input is LOW CO/CG output is the carry enerate signal which is used for lookahead operation.
$\overline{O / C G}$ Active LOW Carry Out/Carry Generate output. A HIGH ugic level on COE input gives Carry Out, a LOW level Carry Genrate.
$\overline{\mathrm{P}}$ Active LOW Carry Propagate output used in conjunction with ther $\overline{C G}$ and $\overline{C P}$ signals for lookahead operation.
; Active LOW Data Outputs of ALU $i=0,1,2,3$.
an-Out The logic HIGH or LOW output drive capability in terms f Input Unit Loads.
; Control inputs determine the arithmetic or logic function obeyed $=0,1$.
Init Load One $T^{2} L$ gate input load. In the HIGH state it is equal to $1.2 \mu \mathrm{~A}$ at 2.4 V and in the LOW state it is equal to 1.6 mA at 0.4 V .

## OPERATIONAL TERMS:

$I_{\text {IL }}$ Forward input load current.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{\mathrm{IH}}$ Reverse input load current.
$I_{\mathrm{CC}}$ The current drawn by the device under a +5.0 V power supply bias with inputs $S_{0}, \bar{B}_{0}, \overline{\mathrm{~B}}_{1}, \overline{\mathrm{~B}}_{2}, \overline{\mathrm{~B}}_{3}$ at 0 V and all other inputs and outputs open circuit.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage. Refer to Figure 2.
$\mathbf{V}_{\mathbf{I L}} \quad$ Maximum logic LOW input voltage. Refer to Figure 2.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current Iol into output.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level.)
$\mathbf{t}_{\text {pd }+}\left(\bar{B}_{0} \bar{F}_{3}\right)$ The propagation delay from the $\bar{B}_{0}$ input transition to the $\bar{F}_{3}$ output LOW to HIGH transition.
$\mathbf{t}_{\mathrm{pd}-}\left(\overline{\mathbf{B}}_{0} \overline{\mathrm{~F}}_{3}\right)$ The propagation delay from the $\overline{\mathrm{B}}_{0}$ input transition to the $\bar{F}_{3}$ output HIGH to LOW transition.
$\mathbf{t}_{\mathrm{pd}+}\left(\overline{\mathrm{B}}_{0} \overline{\mathbf{C O / C G}}\right)$ The propagation delay from the $\overline{\mathrm{B}}_{0}$ input transition to the $\overline{\mathrm{CO} / \mathrm{CG}}$ output LOW to HIGH transition.
$\mathbf{t}_{\text {pd- }}\left(\bar{B}_{0} \overline{\mathbf{C O} / C G}\right)$ The propagation delay from the $\overline{\mathrm{B}}_{0}$ input transition to the $\overline{\text { CO/CG }}$ output HIGH to LOW transition.
$\boldsymbol{t}_{\mathrm{pd}+}\left(\overline{\mathbf{C G}}_{-3} \overline{\mathbf{C O} / \mathbf{C G}}\right)$ The propagation delay from the $\overline{\mathrm{CG}}_{-3}$ input transition to the $\overline{C O / C G}$ LOW to HIGH transition. $\mathbf{t}_{\text {pd- }}\left(\overline{\mathbf{C G}}_{-3} \overline{\mathbf{C O} / \mathbf{C G}}\right)$, The propagation delay from the $\overline{\mathrm{CG}}_{-3}$ input transition to the $\overline{C O / C G}$ HIGH to LOW transition.
$\mathbf{t}_{\text {pd }+}\left(\overline{\mathbf{C G}}_{-3} \overline{\mathrm{~F}}_{3}\right)$ The propagation delay from the $\overline{\mathrm{CG}}_{-3}$ input transition to the $\bar{F}_{3}$ output LOW to HIGH transition.
$\mathbf{t}_{\text {pd- }}\left(\overline{\mathbf{C G}}_{-3} \overline{\mathrm{~F}}_{3}\right)$ The propagation delay from the $\overline{\mathrm{CG}}_{-3}$ input transition to the $\overline{\mathrm{F}}_{3}$ output HIGH to LOW transition.

SWITCHING TEST TABLE

| Parameter | Operation | Inputs at 4.5 V | Inputs at GND | Waveform |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+}\left(\overline{\mathrm{B}}_{0} \overline{\mathrm{~F}}_{3}\right) \\ & \mathrm{t}_{\mathrm{pd}-}\left(\overline{\mathrm{B}}_{0} \overline{\mathrm{~F}}_{3}\right) \end{aligned}$ | Add | $\mathrm{S}_{0}, \overline{\mathrm{CG}}_{-1}, \overline{\mathrm{CP}}_{-1}, \overline{\mathrm{~B}}_{1} \overline{\mathrm{~B}}_{2}$ | $\mathrm{S}_{1}, \overline{\mathrm{~A}}_{0}, \overline{\mathrm{~A}}_{1}, \overline{\mathrm{~A}}_{2}, \overline{\mathrm{~A}}_{3}, \overline{\mathrm{~B}}_{3}$ | 1 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{td}+}\left(\overline{\mathrm{B}}_{0} \overline{\mathrm{~F}}_{3}\right) \\ & \mathrm{t}_{\mathrm{pd}-}\left(\overline{\mathrm{B}}_{0} \overline{\mathrm{~F}}_{3}\right) \end{aligned}$ | Subtract | $\overline{C G}_{-1}, \overline{\mathrm{CP}}_{-1}, \overline{\mathrm{~B}}_{3}$ | $\begin{gathered} \mathrm{S}_{0}, \mathrm{~S}_{1}, \overline{\mathrm{~A}}_{0}, \overline{\overline{\mathrm{~A}}_{1}}, \overline{\mathrm{~A}}_{2}, \overline{\bar{A}}_{3} \\ \overline{\mathrm{~B}}_{1}, \overline{\mathrm{~B}}_{2} \end{gathered}$ | 2 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+}\left(\overline{\mathrm{B}}_{0} \overline{\overline{\mathrm{CO} / \mathrm{CG}})}\right. \\ & \mathrm{t}_{\mathrm{pd}-}\left(\overline{\mathrm{B}}_{0} \overline{\mathrm{CO} / \mathrm{CG}}\right) \end{aligned}$ | Add | $\mathrm{S}_{0}, \overline{\mathrm{CG}}_{-1}, \overline{\mathrm{CP}}_{-1}, \overline{\bar{B}}_{1}, \overline{\mathrm{~B}}_{2}, \overline{\mathrm{~B}}_{3}$ | $S_{1}, \operatorname{COE}, \bar{A}_{0}, \bar{A}_{1}, \bar{A}_{2}, \bar{A}_{3}$ | 1 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+}\left(\overline{\mathrm{B}}_{0} \overline{\overline{\mathrm{CO} / \mathrm{CG}})}\right. \\ & \mathrm{t}_{\mathrm{pd}-}\left(\overline{\mathrm{B}}_{0} \overline{\mathrm{CO} / \mathrm{CG}}\right) \end{aligned}$ | Subtract | $\overline{\mathrm{CG}}_{-1}, \overline{\mathrm{CP}}_{-1}$ | $\begin{gathered} \mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{COE}, \overline{\mathrm{~A}}_{0}, \overline{\mathrm{~A}}_{1}, \overline{\mathrm{~A}}_{2}, \overline{\mathrm{~A}}_{3} \\ \overline{\mathrm{~B}}_{1}, \overline{\mathrm{~B}}_{2}, \overline{\mathrm{~B}}_{3} \end{gathered}$ | 2 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+}\left(\overline{\mathrm{CG}}_{-3} \frac{\overline{\mathrm{CO} / \mathrm{CG}})}{\left(\overline{\mathrm{CG}}_{-3}\right.} \overline{\mathrm{CO} / \overline{\mathrm{CG}})}\right. \end{aligned}$ | Add | $\begin{aligned} & \mathrm{S}_{0}, \overline{\mathrm{CG}}_{-1}, \overline{\mathrm{CG}}_{-2}, \\ & \mathrm{COE}, \bar{A}_{0}, \overline{\mathrm{~A}}_{1}, \overline{\mathrm{~A}}_{2}, \overline{\mathrm{~A}}_{3} \end{aligned}$ | $\mathrm{S}_{1}, \frac{\bar{B}_{0}, \overline{\mathrm{~B}}_{1}, \overline{\mathrm{~B}}_{2}, \overline{\mathrm{~B}}_{3}}{\mathrm{CP}_{-1}, \overline{\mathrm{CP}}_{-2}}$ | 1 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+}\left(\begin{array}{c} \left.\overline{\mathrm{CG}}_{-3} \overline{\mathrm{~F}}_{3}\right) \\ \mathrm{t}_{\mathrm{pd}-}\left(\overline{\mathrm{CG}}_{-3} \bar{F}_{3}\right) \end{array}\right. \end{aligned}$ | Add | $\begin{aligned} & \mathrm{S}_{0} 0 \overline{\mathrm{C}}_{-1}, \overline{\mathrm{C}}_{-2}, \overline{\mathrm{~B}}_{3} \\ & \overline{\mathrm{~A}}_{0}, \overline{\mathrm{~A}}_{1}, \overline{\overline{\mathrm{~A}}_{2}}, \overline{\mathrm{~A}}_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{S}_{1}, \overline{\bar{B}}_{0}, \overline{\mathrm{~B}}_{1}, \overline{\mathrm{~B}}_{2}, \\ & \mathrm{CP}_{-1}, \overline{\mathrm{CP}}_{-2} \end{aligned}$ | 1 |

## SWITCHING WAVEFORMS



Figure 1

INPUT/OUTPUT INTERFACE CONDITIONS


| InterlacingDigi INTERFACING RULEDigamily | Am9340 LOADING RULES (in unit loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input/Output | Pin No.'s | Input <br> Unit <br> Load | Output Drive HIGH LOW |  |
| Advanced Micro Devices 9300/2500 Series |  |  |  |  |  |
| FSC Series 9300 |  |  |  |  |  |
| TI Series 54/7400 | COE | 1 | 1.5 | - | - |
| Signetics Series 8200 | $\mathrm{S}_{0}$ | 2 | 1 | - | - |
| National Series DM 75/85 | $\mathrm{S}_{1}$ | 3 | 1 | - | - |
| DTL Series 930 | $\bar{A}_{3}$ | 4 | 3 | - | - |
| Table 1 | $\bar{A}_{2}$ | 5 | 3 | - | - |
|  | $\bar{A}_{1}$ | 6 | 3 | - | - |
|  | $\bar{A}_{0}$ | 7 | 3 | - | - |
|  | $\overline{\mathrm{B}}_{3}$ | 8 | 3 | - | - |
|  | $\overline{\text { B }}_{2}$ | 9 | 3 | - | - |
|  | $\bar{B}_{1}$ | 10 | 3 | - | - |
|  | $\bar{B}_{0}$ | 11 | 3 | - | - |
|  | GND | 12 | - | - | - |
| USER NOTES | $\overline{C P}_{-1}$ | 13 | 1 | - | - |
| 1. Arithmetic operations are performed on a word basis.2. Logic operations are performed on a bit basis. |  | 14 | 3 | - | - |
|  | ${\overline{\mathrm{CP}} \mathrm{P}_{-2}}^{\text {chen }}$ | 15 | 1 | - | - |
| 3. Arithmetic in 1 's complement requires an end-around carry. This is obtained by connecting the $\mathrm{CO} / \mathrm{C}$ ALU to the $\overline{\mathrm{CG}}$ -1 input of the first ALU . <br> 4. Subtraction in 2 's complement requires a carry-in $\overline{C G}_{-1}=$ LOW) active LOW case, (CX $-1=$ HIGH) active HIGH case. This is obtained by connecting $\mathrm{S}_{0}$ to $\overline{\mathrm{CG}}_{-1}$ for the active LOW case and $\mathrm{S}_{0}$ through an inverter to $\mathrm{CX}_{-1}$ for the active HIGH case. | $\overline{\mathrm{CG}}_{-2}$ | 16 | 2 | - | - |
|  | $\overline{C G}_{-3}$ | 17 | 1 | - | - |
|  | $\bar{F}_{0}$ | 18 | - | 20 | 10 |
|  | $\bar{F}_{1}$ | 19 | - | 20 | 10 |
|  | $\bar{F}_{2}$ | 20 | - | 20 | 10 |
|  | $\bar{F}_{3}$ | 21 | - | 20 | 10 |
|  | $\overline{\mathrm{CO} / \mathrm{CG}}$ | 22 | - | 20 | 10 |
|  | $\overline{\mathrm{CP}}$ | 23 | - | 20 | 10 |
|  | $\mathrm{v}_{\mathrm{cc}}$ | 24 | - | - | - |
|  | Table II |  |  |  |  |

## OPERATION TABLE

| Control Inputs | Active LOW Inputs and Outputs |  |  | Active HIGH Inputs and Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{0} \quad \mathrm{~S}_{\mathbf{1}}$ | Function |  |  | Function |  |  |
| L L | A | SUBTRACT | B | A | SUBTRACT | B |
| H L | A | ADD | B | A | ADD | B |
| L H | A | EXCLUSIVE OR | B | A | EQUIVALENCE | B |
| H H | A | AND | $B^{\prime}$ | A | OR | B |

$H=H I G H$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level

## Am9340 APPLICATION



16-Bit Full Look-ahead ALU
Four Am9340 ALU's can be connected together to form a 16-bit full look-ahead ALU. This ALU can work in 1's or 2's complement arithmetic representations and in the active LOW or active HIGH logic representations. If longer word lengths are required 12-bit ALU blocks connected as shown in the dashed portion of the diagram can be cascaded at the end of the 16-bit full look-ahead portion.

Figure 3

PHYSICAL DIMENSIONS
Hermetic Dual In-Line


PHYSICAL DIMENSIONS
Molded Dual-In-Line

| WORD LENGTH <br> (in bits) | ADD <br> (in ns) | SUBTRACT <br> (in ns) |
| :---: | :---: | :---: |
| $1-4$ | 20 | 25 |
| $5-16$ | 34 | 39 |
| $17-28$ | 47 | 52 |
| $29-40$ | 60 | 65 |
| $41-52$ | 73 | 78 |
| $53-64$ | 86 | 91 |
| $65-76$ | 99 | 104 |
| $77-88$ | 114 | 127 |
| $89-100$ | 127 | 140 |




# Am93L40 <br> Low-Power Four-Bit Arithmetic Logic Unit 

## Distinctive Characteristics

- 110 mw typical power dissipation.
- 56 ns typical four bit add time.
- 100\% reliability assurance testing in compliance with MIL STD 883
- Look-ahead carry between packages with no other components.


## FUNCTIONAL DESCRIPTION

The Am93L40 is a high-speed arithmetic logic unit which can perform two arithmetic operations and two logic functions on two binary 4-bit words. The arithmetic operations are add and subtract and the logic functions ERe AND and EXCLUSIVE OR for active LOW data inputs and OR and Arithmetic Logic Unit is determined by two select inputs $S_{0}$ and $S_{1}$. The Am93L40 can perform arithmetic operations in 1's or 2's complement arithmetic and incorporates full internal look-ahead for high-speed operations. Provision is made for external look-ahead by using the ( $\overline{\mathrm{CP}}$ ) carry propagate and $(\overline{\mathrm{CO} / \mathrm{CG}}$ ) carry out/carry generate functions. An input carry network on the Arithmetic Logic Unit allows full look-ahead over the first sixteen bits of a word and ripple block carry between subsequent word increments of 12 bits. This ripple block carry method of cascading units is accomplished by having the (COE) carry out enable input HIGH at the most significant unit in each block so as to give a carry out signal from the carry ould cary generate output. This carry out signal is then used as the carry in
signal to the next block. The COE inputs for all other units are tied to ground. signal to the next block. The COE inputs for all other units are tied to ground. inputs. In the active HIGH case the look-ahead carry inputs and outputs are not carry generate and carry propagate, but are labelled Cx and Cy respectively. They are still connected in the same manner as the active LOW case.

## LOGIC SYMBOL

Active LOW
Active HIGH


LOADING RULES
In Unit Loads (Notes)
TTL LOADS 93L LOADS

|  | ITL LOADS |  | 93L LOADS |  |
| :---: | :---: | :--- | :---: | :---: |
| Input Load Factor | HIGH | LOW | HIGH | LOW |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}, \overline{\mathrm{CP}}_{-1}, \overline{\mathrm{CP}}_{-2}, \overline{\mathrm{CG}}_{-3}$ | 0.5 | 0.25 | 1.0 | 1.0 |
| $\overline{\mathrm{COE}}^{\overline{\mathrm{CG}}_{-2}}$ | 0.5 | 0.375 | 1.0 | 1.5 |
| All $\overline{\mathrm{A}}$, all $\overline{\mathrm{B}}, \overline{\mathrm{CG}}_{-1}$ | 1.0 | 0.5 | 2.0 | 2.0 |
| Output Drive | 1.5 | 0.75 | 3.0 | 3.0 |
| All outputs | HIGH | LOW | HIGH | LOW |

## NOTES:

1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$
2) A 93 L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$ HIGH.
3) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .

Am93L40 ORDERING INFORMATION

| Package | Temperature | Order |
| :---: | :---: | :---: |
| Type | Range | Number |
| 24-Pin Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM93L4059C |
| 24-Pin Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | U6N93L4059X |
| 24-Pin Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U6N93L4051X |
| 24-Pin Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U4M93L4051X |
| Dice Un $^{*}$ | Note | UXX93L40XXD |

Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current (Note 1) | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$\begin{array}{lll}\text { Am93L3859X } & T_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} & V_{\mathrm{CC}}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \\ \text { Am93L3851X } & T_{\wedge}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V} \text { to } 5.50 \mathrm{~V}\end{array}$

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.24 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{HH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{12}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & I_{1 /} \\ & \text { (Note 2) } \\ & \hline \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
| (Note 2) | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$., $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -2.5 |  | -25 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | 16 | 33 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L Input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)\left(v_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\right)$

| Parameters |  | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd }+}$ | Turn Off Delay CP to Output |  | 23 | 45 | 68 | ns |
| $t_{\text {pd - }}$ | Turn On Delay CP to Output |  | 22 | 41 | 63 | ns |
| $t_{p d+}\left(D_{A}-Z\right)$ | Turn Off Delay Data to Output | $\overline{\text { SLE }}=\mathrm{L}$ | 45 | 85 | 130 | ns |
| $t_{\text {pd }-(~}^{\left(D_{A}-Z\right)}$ | Turn On Delay Data to Output |  | 55 | 100 | 156 | ns |
| $t_{\text {pd }}$ ( $\mathrm{B}, \mathrm{C}-\mathrm{Z}$ ) | Turn Off Delay Address to Output | $\mathrm{C}_{\mathrm{p}}=\mathrm{H}$ | 20 | 50 | 78 | ns |
| $t_{\text {pd }-(B, C-Z) ~}^{\text {( }}$ | Turn On Delay Address to Output |  | 50 | 125 | 195 | ns |
| $t_{s H}\left(D_{A}\right)$ | Set Up Time HIGH Data |  | 20 | 49 | 75 | ns |
| $t_{s L}\left(D_{A}\right)$ | Set Up Time LOW Data |  | 18 | 31 | 47 | ns |
| $t_{s}$ (A) | Set Up Time, Address Inputs |  | 18 | 38 | 75 | ns |
| $\mathrm{CP}_{\mathrm{pw}}$ 'L' | Minimum LOW Clock Pulse Width |  |  | 24 | 37 |  |
| $\mathbf{C P}_{\mathrm{pw}}{ }^{\prime} \mathrm{H}^{\prime}$ | Minimum HIGH Clock Pulse Width |  |  | 22 | 34 | ns |

## SWITCHING TIME WAVEFORMS




ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am9341- Am54/74181 <br> Four Bit Arithmetic Logic Unit/Function Generator 

## Distinctive Characteristics:

- Provides 16 arithmetic operations including add, subtract, double and compare.
- Provides ALL 16 possible logic operations of two variables in typically 19 ns .
- Typical add time for 4 bits of only 19 ns , and typical carry time of 12 ns .
- Full look-ahead for high-speed arithmetic operation on long words.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Mixing privileges for obtaining price discounts. Refer to price list.


## FUNCTIONAL DESCRIPTION

The Am54/74181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU)/Digital Function Generator. When the mode control (M) is held LOW the circuit performs under control of four function select lines 16 arithmetic operations, the most important being add and subtract, on two 4-bit parallel binary words. When the mode control is held HIGH the circuit performs, under control of the four function select lines sixteen logic operations on an individual bit basis between the two four-bit parallel words.
An open collector $A=B$ output is provided so that equivalence of two parallel words can be made by connecting $A=B$ outputs of several ALU's together.
An internal full look-ahead carry scheme is used for high-speed arithmetic operations and provision made for further look-ahead by providing carry propagate $(P)$ and carry generate $(G)$ outputs. These carry signals can be used as inputs to the Am54/74182 look-ahead carry generator to form long word length high-speed parallel arithmetic logic units. Addition time for sixteen-bit words with four Am54/74181 ALU's and one Am $54 / 74182$ look-ahead generator is only, 31 ns.
For systems where ultra high-speed is not required, the carry output signal $\left(\mathrm{C}_{n+4}\right)$ can be used to provide ripple-block arithmetic operations. The ALU can be used with either active HIGH or active LOW inputs and can also be expanded with the Am54/74182 look-ahead carry generator in either mode. The interconnection patterns are identical for both cases.


LOGIC DIAGRAM


| Storage Temperature |
| :--- |
| Temperature (Ambient) Under Bias |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous |
| DC Voltage Applied to Outputs for HIGH Output State |
| DC Input Voltage |
| Output Current, Into Outputs |
| DC Input Current |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted)

| Am74181 | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Am54181 | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

$V_{C C}=5.0 V \pm 5 \%$ (COM'L)
$\mathrm{MIN} .=4.75 \mathrm{~V}$
MIN. $=4.5 \mathrm{~V}$
Test Conditions (Note 1)

| VOH | Output HIGH Voltage (Except $A=B$ Output) |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { MIN., } \mathrm{IOH}_{\mathrm{OH}}=-800 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 2.4 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOL | Output LOW Voltage |  | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOL}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  |  |  | 0.2 | 0.4 | Volts |
| $\mathbf{V}_{\text {IH }}$ | Input HIGH Level |  | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage |  | $\mathrm{V}_{C C}=$ MIN., $\mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| $\mathrm{IOH}^{\prime}$ | Output HIGH Current for $\mathrm{A}=\mathrm{B}$ Output |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { MIN., } \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \end{aligned}$ | $H=5.5 \mathrm{~V}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| IIL <br> (Note 3) | Input LOW Current | M | $V_{C C}=M A X ., V_{1 N}=0.5 V$ |  |  |  |  | -1.6 |  |
|  |  | $\overline{\bar{A}_{i}}$ or $\bar{B}_{i}$ |  |  |  |  |  | -4.8 | mA |
|  |  | $\mathrm{S}_{\boldsymbol{i}}$ |  |  |  |  |  | -6.4 | mA |
|  |  | $\mathrm{C}_{\mathrm{n}}$ |  |  |  |  |  | -8 |  |
| IIH <br> (Note 3) | Input HIGH Current | M | $V_{C C}=$ MAX:, $V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 40 |  |
|  |  | $\bar{A}_{i}$ or $\bar{B}_{i}$ |  |  |  |  |  | 120 |  |
|  |  | $\mathrm{S}_{\mathrm{i}}$ |  |  |  |  |  | 160 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{C}_{\mathrm{n}}$ |  |  |  |  |  | 200 |  |
| 11 | Input HIGH Current |  | $V_{C C}=$ MAX., $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| ISC | Output Short Circuit Current (Note 4) (Except A=B Output) |  | $V_{C C}=$ MAX . |  | Am54 | -20 |  | -55 | mA |
|  |  |  | Am74 | -18 |  | -57 | , |
| ${ }^{\prime} \mathrm{Cc}$ | Power Supply Current |  |  |  | $V_{C C}=$ MAX. | Note 5 | Am54 |  | 88 | 127 | mA |
|  |  |  | A | Am74 |  |  | 88 | 140 |  |
|  |  |  | Note 5 | Am54 |  |  | 94 | 135 |  |
|  |  |  |  | Am74 |  |  | 94 | 150 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at $\mathrm{V}_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ United Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ICC is measured under two conditions.
$A$. $S_{i}, M, A_{i}$ at 4.5 V ; all other inputs grounded; outputs open
B . $\mathrm{S}_{\mathrm{i}}, \mathrm{M}$ at 4.5 V ; all other inputs grounded; outputs open.

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $V_{C C}$ to indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
1 Input.
L LOW, applying to LOW logic level or when used with $V_{C C}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
0 Output.

## FUNCTIONAL TERMS:

$\overline{\mathbf{A}}_{\mathbf{i}}$ Active LOW Data $\mathbf{A}$ inputs $\mathbf{i}=\mathbf{0}, 1,2,3$.
$\mathbf{A}=\mathbf{B}$ Open collector output. This output can be 'AND tied' to other $A=B$ outputs to form equivalence over complete word length.
$\overline{\mathbf{B}}_{\mathbf{i}} \quad$ Active LOW Data $B$ inputs $\mathrm{i}=0,1,2,3$.
$\mathbf{C}_{n}$ Active HIGH Carry In to $n$th ALU bit.
$\mathbf{C}_{n+4}$ Active HIGH Carry Out of $n+4$ th ALU bit.
$\bar{F}_{\mathbf{i}}$ Active LOW Data Outputs of ALU $\mathbf{i}=0,1,2,3$.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
$\overline{\mathbf{G}}$ Active LOW carry generate output for use in multi-level lookahead schemes.
$\mathbf{2 . 1 7 2 M}$ Mode input controls whether arithmetic or logic operation.
$\overline{\mathbf{P}}$ Active LOW carry propagate output for use in multi-level lookahead schemes.
$\mathbf{S}_{\mathbf{i}}$ Control inputs determine the arithmetic or logic function obeyec $\mathbf{i}=0,1,2,3$.
Unit Load One $T^{2} L$ gate input load. In the HIGH state it is equal $t_{1}$ $40 \mu \mathrm{~A}$ at 2.4 V and in the LOW state it is equal to 1.6 mA at 0.4 V

## OPERATIONAL TERMS:

$I_{\text {IL }}$ Forward input load current, for unit input load.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{I H}$ Reverse input load current with $V_{O H}$ applied to input.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage. Refer to figure 3.
$\mathbf{V}_{\text {IL }}$ Maximum logic LOW input voltage. Refer to figure 3.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH curren $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW currer $\mathrm{I}_{\mathrm{OL}}$ into output.

DIFF MODE TEST TABLE
FUNCTION INPUTS: $\mathrm{S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=\mathrm{M}=0 \mathrm{~V}$

| Parameter | Input Under Test | Other Input Same Bit |  | Other Data Inputs |  | Ouiput Under Test | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|c\|} \hline \text { Apply } \\ 4.5 \mathrm{~V} \end{array}$ | $\begin{array}{\|c\|} \hline \text { Apply } \\ 0 V \end{array}$ | $\begin{aligned} & \text { Apply } \\ & 4.5 \mathrm{~V} \end{aligned}$ | Apply 0 V |  |  |
| $t_{\mathrm{pd}+}^{\mathrm{t}_{\mathrm{pd}-}}$ | $\overrightarrow{A_{i}}$ | None | $\overline{B_{i}}$ | $\operatorname{Remaining~}_{\bar{A}}$ | $\begin{gathered} \text { Remaining } \\ \overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}} \end{gathered}$ | $F_{i}\left(\geq_{i}{ }_{i}\right)$ | 1 |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\vec{B}_{i}$ | $\overline{A_{i}}$ | None | Remaining | $\begin{gathered} \text { Remaining } \\ \bar{B}, C_{n} \end{gathered}$ | $F_{i}\left({ }_{i} \geq_{i}\right)$ | 2 |
| $\frac{t_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}-}}$ | $\vec{A}_{i}$ | None | $\bar{B}_{i}$ | $\begin{gathered} \text { Remaining } \\ \bar{B}, C_{n} \end{gathered}$ | ${\underset{A}{A}}_{\text {Remaining }}$ | $\bar{F}_{i+1}$ | 1 |
| $\frac{t_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}}-}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | $\begin{gathered} \text { Remaining } \\ \overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}} \end{gathered}$ | $\operatorname{Remaining}_{\bar{A}}$ | $\bar{F}_{i+1}$ | 2 |
| $\begin{aligned} & t_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}}- \\ & \hline \end{aligned}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathrm{F}}$ | 1 |
| $\frac{t_{\mathrm{pd}+}}{t_{\mathrm{pd}}}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | Remaining $\vec{A}$ and $\bar{B}, C_{n}$ | $\overline{\text { 戸 }}$ | 2 |
| $t_{\mathrm{pdt}}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining <br> $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathrm{G}}$ | 1 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}-} \end{aligned}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathrm{G}}$ | 2 |
| $\frac{\mathrm{t}_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}-}}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | $\begin{array}{\|c\|} \hline \text { Remaining } \\ \overline{\mathrm{A}} \\ \hline \end{array}$ | Remaining $\bar{B}, C_{n}$ | $A=B$ | 1 |
| $\frac{t_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}-}}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | $\operatorname{Remaining~}_{\bar{A}}$ | $\begin{gathered} \text { Remaining } \\ \bar{B}, C_{n} \end{gathered}$ | $A=B$ | 2 |
| $\frac{t_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}-}}$ | $\vec{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $C_{n+4}$ | 2 |
| $\frac{t_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}}}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | $\begin{array}{\|l\|} \text { Remaining } \\ \overline{\mathrm{A}} \text { and } \overline{\mathrm{B}}, \mathrm{C}_{n} \\ \hline \end{array}$ | $C_{n+4}$ | 1 |
| $\frac{t_{\text {pd }}}{}$ | $\mathrm{C}_{n}$ | None | None | $\overline{\mathrm{A}} \text { and } \overline{\mathrm{B}}$ | None | $\mathrm{C}_{n+4}$ | 1 |

Table 1

SUM MODE TEST TABLE
FUNCTION INPUTS: $\mathrm{S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}, \mathrm{~S}_{1}=\mathrm{S}_{2}=\mathrm{M}=0 \mathrm{~V}$

| Parameter | Input Under Test | Other Input. Same Bit |  | Other Data Inputs |  | Output Under Test | Outpu Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Apply } \\ & 4.5 \text { V } \end{aligned}$ | $\begin{gathered} \text { Apply } \\ 0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \text { Apply } \\ 4.5 \mathrm{~V} \end{gathered}$ | Apply OV |  |  |
| $t_{p d+}$ | $\mathrm{A}_{\text {i }}$ | $\mathrm{B}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}$ | Cn | $F_{i}\left({ }_{i} \geq_{i}\right)$ | 1 |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\mathrm{B}_{\text {i }}$ | $\mathrm{A}_{\mathrm{i}}$ | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}$ | C | $F_{i}\left({ }_{i} \geq_{i}\right)$ | 1 |
| $\frac{t_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd} d}}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | $\mathrm{C}_{n}$ | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}$ | $\bar{F}_{i+1}$ | 1 |
| $\frac{t_{\mathrm{pd}+}}{t_{\mathrm{pd}}}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | C | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}$ | $\bar{F}_{i+1}$ | 1 |
| $\frac{t_{p d+}}{t_{p d-}}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining <br> $\bar{A}$ and $\bar{B}, C_{n}$ | $\overline{\mathbf{P}}$ | 1 |
| $\frac{t_{p d+}}{t_{p d-}}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | Remaining <br> $\bar{A}$ and $\bar{B}, C_{n}$ | $\bar{P}$ | 1 |
| $\frac{t_{\mathrm{pd}+}}{\mathrm{t}_{\mathrm{pd}-}}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining | $\begin{gathered} \text { Remaining } \\ \overline{\mathrm{A}}, \mathrm{C}_{\mathrm{n}} \end{gathered}$ | $\overline{\mathrm{G}}$ | 1 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}-} \\ & \hline \end{aligned}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | $\frac{R_{B}}{B}$ | $\begin{gathered} \text { Remaining } \\ \bar{A}, C_{n} \end{gathered}$ | $\overline{\mathrm{G}}$ | 1 |
| $\frac{t_{p d+}}{t_{p d-}}$ | $A_{i}$ | None' | $\bar{B}_{i}$ | $\underset{\bar{B}}{ }$ | $\begin{gathered} \text { Remaining } \\ \bar{A}, C_{n} \end{gathered}$ | $\mathrm{C}_{\mathrm{n}+4}$ | 2 |
| $\begin{aligned} & t_{\mathrm{pd}+} \\ & \mathrm{t}_{\mathrm{pd}-} \end{aligned}$ | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | $\begin{array}{c\|} \text { Remaining } \\ \overline{\mathrm{B}} \\ \hline \end{array}$ | $\begin{gathered} \text { Remaining } \\ \bar{A}, C_{n} \end{gathered}$ | $\mathrm{C}_{\mathrm{n}+4}$ | 2 |
| $\frac{t_{\text {pd }+}}{t_{\text {pd }-}}$ | $\mathrm{C}_{\text {n }}$ | None | None | $\bar{A} \bar{A}$ | $\frac{A l l}{B}$ | $\begin{array}{\|c\|} \text { Any } \bar{F} \\ \text { or } \mathrm{C}_{\mathrm{n}+4} \end{array}$ | 1 |

Table 2
LOGIC MODE TEST TABLE
FUNCTION INPUTS: $\mathrm{S}_{1}=\mathrm{S}_{2}=\mathrm{M}=4.5 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}$


Table 3

## ;WITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{N}=10\left(\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega\right)$



## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



Figure 1
Note 5. The pulse generator has the following characteristics: frequency $=1 \mathrm{MHz}, Z_{\text {out }} \approx 50 \Omega$. 6. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
7. All diodes are 1 N3064.


Figure 2

## INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH


Figure 3

Current Interface Conditions - LOW


Current Interface Conditions - HIGH


| MSI INTERFACING RULES |  |  |
| :--- | :--- | :---: |
| Interfacing <br> Digital Family | Equivalent <br> Input Unit Load <br> HIGH | LOW |

Table 4

## USER NOTES

1. Arithmetic operations are performed on a word basis.
2. Logic operations are performed on a bit basis.
3. Arithmetic in 1's complement arithmetic requires an end around carry.
4. Subtraction in 2's complement arithmetic requires a carry in ( $\mathrm{C}_{\mathrm{n}}=\mathrm{HIGH}$ ) active LOW case, ( $\overline{\mathrm{C}}_{\mathrm{n}}=$ LOW $)$ active HIGH case.

| Am54/74181 LOADING RULES (in unit loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.'s | Input Unit Load | Output Drive |  |
|  |  |  | Output <br> HIGH | Output |
| $\bar{B}_{0}$ | 1 | 3 | - | - |
| $\bar{A}_{0}$ | 2 | 3 | - | - |
| $\mathrm{S}_{3}$ | 3 | 4 | - | - |
| $\mathrm{S}_{2}$ | 4 | 4 | - | - |
| $\mathrm{S}_{1}$ | 5 | 4 | - | - |
| $\mathrm{S}_{0}$ | 6 | 4 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 7 | 5 | - | - |
| M | 8 | 1 | - | - |
| $\bar{F}_{0}$ | 9 | - | 20 | 10 |
| $\bar{F}_{1}$ | 10 | - | 20 | 10 |
| $\bar{F}_{2}$ | 11 | - | 20 | 10 |
| GND | 12 | - | - | - |
| $\mathrm{F}_{3}$ | 13 | - | 20 | 10 |
| $A=B$ | 14 | - | O/C | 10 |
| $\overline{\mathrm{P}}$ | 15 | - | 20 | 10 |
| $\mathrm{C}_{\mathrm{n}+4}$ | 16 | - | 20 | 10 |
| $\overline{\mathrm{G}}$ | 17 | - | 20 | 10 |
| $\bar{B}_{3}$ | 18 | 3 | - | - |
| $\bar{A}_{3}$ | 19 | 3 | - | - |
| $\overline{\mathrm{B}}_{2}$ | 20 | 3 | - | - |
| $\bar{A}_{2}$ | 21 | 3 | - | - |
| $\bar{B}_{1}$ | 22 | 3 | - | - |
| $\bar{A}_{1}$ | 23 | 3 | - | - |
| $\mathrm{V}_{\mathrm{cc}}$ | 24 | - | - | - |
| O/C = Open Collector |  |  |  |  |
| A unit load is defined as $40 \mu \mathrm{~A}$ at 2.4 V and 1.6 mA at 0.4 V Table 5 |  |  |  |  |

OPERATION TABLE

| Control Inputs |  |  |  | Active LOW Inputs and Outputs |  | Active HIGH Inputs and Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | S, | $\mathrm{S}_{2}$ |  | Arithmetic ( $M=L, C_{n}=L$ ) | Logic ( $M=\mathrm{H}$ ) | Arithmetic ( $\mathrm{M}=\mathrm{L}, \overline{\mathrm{C}}_{\mathrm{n}}=\mathrm{H}$ ) | Logic ( $M=\mathrm{H}$ ) |
| L | L | L | L | A minus 1 | $\overline{\mathrm{A}}$ | A | $\overline{\mathrm{A}}$ |
| H | L | L | L | $A B$ minus 1 | $\overline{\mathrm{AB}}$ | $A+B$ | $\overline{A+B}$ |
| L | H | L | L. | $A \bar{B}$ minus 1 | $\bar{A}+B$ | $A+\bar{B}$ | $\overline{\text { Al }}$ |
| H | H | L | L | minus 1 (2's comp.) | Logic '1' | minus 1 (2's comp.) | Logic ' 0 ' |
| L | L | H | L | A plus [ $\mathrm{A}+\overline{\mathrm{B}}$ ] | $\overline{A+B}$ | A plus $\bar{A} \bar{B}$ | $\overline{A B}$ |
| H | L | H | L | $A B$ plus $[A+\bar{B}]$ | $\bar{B}$ | $A \bar{B}$ plus [ $A+B]$ | $\bar{B}$ |
| L | H | H | L | A minus B minus 1 | $\overline{\mathrm{A} \oplus \mathrm{B}}$ | A minus B minus 1 | $A \oplus B$ |
| H | H | H | L | $A+\bar{B}$ | $\bar{A}+\bar{B}$ | $A \bar{B}$ minus 1 | $A \bar{B}$ |
| L | L | L | H | $A$ plus $[A+B]$ | $\overline{\mathrm{A}} \mathrm{B}$ | A plus AB | $\bar{A}+B$ |
| H | L | L |  | A plus B | $A \oplus B$ | A plus B | $\overline{\mathrm{A} \oplus \mathrm{B}}$ |
| L | H | L |  | $A \bar{B}$ plus $[A+B]$ | B | $A B$ plus $[A+\bar{B}]$ | B |
| H | H | L |  | $A+B$ | $A+B$ | $A B$ minus 1 | AB |
| L | L | H | H | A plus $\mathrm{A}(2 \times \mathrm{A})$ | Logic '0' | A plus A ( $2 \times \mathrm{A}$ ) | Logic '1' |
| H | L | H |  | A plus AB | $A \bar{B}$ | A plus [ $A+B]$ | $A+\bar{B}$ |
| L | H | H | H | A plus $A \bar{B}$ | AB | A plus $[\mathrm{A}+\overline{\mathrm{B}}]$ | $A+B$ |
| H | H | H | H | A | A | A minus 1 | A |

L = LOW Voltage Level
$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
Table 6

## Am54/74181 APPLICATIONS

16-Bit ALU'Ripple Carry


Figure 4

32-Bit ALU Two-Level Look-Ahead Over 16-Bit Groups


Figure 5

Typical addition times for various configurations are given in the table below. Subtraction times are approximately 5 ns longer.

TYPICAL ADDITION TIMES

|  | Total |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| No. of |  |  |  |  |
| Bits | Addition Time <br> (ns) | Add Time <br> Per Bit <br> (ns) | Package Count <br>  <br> $n n n y y y$ <br> $\mathbf{5 4 / 7 4 1 8 1}$ |  |
| 4 | 19 | 4.8 | $\mathbf{5 4 / 7 4 1 8 2}$ |  |
| 8 | 31 | 3.9 | 2 |  |
| 12 | 43 | 3.6 | 3 |  |
| 12 | 31 | 2.6 | 3 | 1 |
| 16 | 55 | 3.5 | 4 |  |
| 16 | 31 | 2.0 | 4 | 1 |
| 32 | 103 | 3.2 | 8 |  |
| 32 | 79 | 2.5 | 8 | 1 |
| 32 | 56 | 1.8 | 8 | 2 |
| 48 | 151 | 3.2 | 12 |  |
| 48 | 127 | 2.6 | 12 | 1 |
| 48 | 104 | 2.2 | 12 | 2 |
| 48 | 81 | 1.7 | 12 | 3 |
| 48 | 57 | 1.2 | 12 | 4 |
| 64 | 199 | 3.1 | 16 |  |
| 64 | 152 | 2.4 | 16 | 2 |
| 64 | 129 | 2.0 | 16 | 3 |
| 64 | 106 | 1.7 | 16 | 4 |
| 64 | 57 | 0.9 | 16 | 5 |

Table 7


Metallization and Pad Layout $90 \times 102$ Mils


ADVANCED MICRO DEVICES INC. 901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280

# Am93L41 <br> Low-Power Four Bit Arithmetic Logic Unit/Function Generator 

## listinctive Characteristics

125 mw typical power dissipation.
Typical add time for 4 bits of only 48 ns .

- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Provides all 16 possible logic operations of two variables typically in 42 ns .


## FUNCTIONAL DESCRIPTION

The Am93L41 is a 4-bit high-speed parallel arithmetic logic unit (ALU)/ digital function generator. When the mode control $(M)$ is held LOW the circuit performs under control of four function select lines 16 arithmetic operations, the most important being add and subtract, on two 4-bit parallel binary words. When the mode control is held HIGH the circuit performs, under control of the four function select lines sixteen logic operations on an individual bit basis between the two four-bit parallel words. An open collector $A=B$ output is provided so that equivalence of two parallel words can be made by connecting $A=8$ outputs of several ALU's together.
An internal full look-ahead carry scheme is used for high-speed arithmetic operations and provision is made for further look-ahead by providing carry propagate ( P ) and carry generate $(G)$ outputs. These carry signals can be used as inputs to the Am9342 look-ahead carry generator to form long word length high speed parallel arithmetic logic units.
For systems where ultra high speed is not required, the carry output signal ( $\mathrm{C}_{n}+4$ ) can be used to provide ripple block arithmetic operations. The ALU can be used with either Active HIGH or Active LOW inputs and can be expanded with the Am9342 look-ahead carry generator In elther mode. The interconnection patterns are identical for both cases.
LOADING RULES
In Unit Loads (Notes)

TTL LOADS $\quad$ 93L LOADS

LOADING RULES

TTL LOADS

1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$
2) A 93L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$

Enough output LOW current is available to mix TTL and 93 L loads and still meet the 93 L requirement of a $V_{O L}$ of 0.3 V .


## Am93L41 ORDERING INFORMATION



NOTE: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

| MAXIMUM RATINGS (Above which the useful life may be impaired) |  |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current (Note 1) | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am93L4159X | $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $V_{C C}=4.75 \mathrm{~V}$ to 5.25 V |
| :--- | :--- | :--- |
| Am93L4151X | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=4.50 \mathrm{~V}$ to 5.50 V |


| Parameters | Description | Test Conditions | MIn. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathrm{I}_{1 \mathrm{~L}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\begin{aligned} & \mathrm{I}_{\mathrm{IH}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{S C}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -4.5 | -10 | -15 | mA |
| $\mathrm{I}_{C C}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | 25 | 40 | mA |

Notes: 1) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ amblent and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by the 93L Input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\wedge}=25^{\circ} \mathrm{C}$,

| Parameter | From (Input) | To (Output) | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}$ | C | $C_{n+4}$ |  | 18 | 36 | 54 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ |  |  |  | 12 | 23 | 35 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\mathrm{C}_{\mathrm{n}}$ | any $\overline{\mathrm{F}}$ (Note 3) | $\begin{gathered} \mathrm{M}=0 \mathrm{~V} \\ \text { (SUM or DIFF mode) } \end{gathered}$ | 16 | 31 | 47 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ |  |  |  | 12 | 34 | 36 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{G}}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}, \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 16 | 31 | 47 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ |  |  |  | 12 | 23 | 35 |  |
| $t_{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{G}}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \\ S_{1}=S_{2}=4.5 \vee \text { (DIFF mode) } \end{gathered}$ | 18 | 35 | 53 | ns |
| $\mathrm{t}_{\text {pd- }}$ |  |  |  | 13 | 26 | 39 |  |
| $t_{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{P}}$ | $\begin{gathered} M=0 V \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 18 | 35 | 53 | ns |
| ${ }_{\text {pd }}{ }_{\text {- }}$ |  |  |  | 13 | 26 | 39 |  |
| ${ }_{\text {p }}{ }_{\text {d }}+$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{P}}$ | $\begin{gathered} M=0 \vee, S_{0}=S_{3}=0 \mathrm{~V} \\ S_{1}=S_{2}=4.5 \vee \text { (DIFF mode) } \end{gathered}$ | 19 | 37 | 56 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ |  |  |  | 17 | 34 | 51 |  |
| ${ }_{\text {p }}{ }_{\text {d }}+$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\underset{\text { (Note 3) }}{\bar{F}}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}, \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 24 | 48 | 72 | ns |
| ${ }_{\text {tpd }}{ }_{\text {d }}$ |  |  |  | 24 | 47 | 71 |  |
| ${ }_{\text {p }}^{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\begin{gathered} \bar{F} \\ (\text { Note 3) } \end{gathered}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \\ \left.\mathrm{~S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V} \text { (DIFF mode }\right) \end{gathered}$ | 27 | 53 | 80 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ |  |  |  | 27 | 52 | 79 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\bar{F}_{\mathbf{i}}$ | $\mathrm{M}=4.5 \mathrm{~V}$ (LOGIC mode) | 19 | 38 | 57 | ns |
| ${ }_{\text {pd_ }}{ }_{\text {d }}$ |  |  |  | 23 | 46 | 69 |  |
| ${ }_{\text {p }}^{\text {p }}+$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $C_{n+4}$ | $\begin{gathered} \mathrm{M}=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}, \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 20 | 40 | 60 | ns |
| $t_{\text {pd- }}$ |  |  |  | 22 | 44 | 66 |  |
| $t_{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $C_{n+4}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=0 \mathrm{~V}, \\ \left.S_{1}=S_{2}=4.5 \vee \text { (DIFF mode }\right) \end{gathered}$ | 22 | 44 | 66 | ns |
| $t_{\text {pd }}$ |  |  |  | 25 | 49 | 74 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $A=B$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \\ \left.\mathrm{~S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V} \text { (DIFF mode }\right) \end{gathered}$ | 27 | 53 | 80 | ns |
| $t_{\text {pd- }}$ |  |  |  | 25 | 50 | 75 |  |

## Note 3: F3 output is worst case.

## OPERATION TABLE

| Control Inputs |  |  |  | Active LOW Inputs and Outputs |  | Active HIGH Inputs and Outpuls |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ |  | Arithmetic ( $M=L, C_{n}=L$ ) | Logic ( $\mathrm{M}=\mathrm{H}$ ) | Arithmetic ( $M=L, \bar{C}_{n}=\boldsymbol{H}$ ) | Logic ( $M=H$ ) |
| L | L | L | L | A minus 1 | $\overline{\mathrm{A}}$ | A | $\overline{\bar{A}}$ |
| H | L | L | L | $A B$ minus 1 | $\overline{A B}$ | A + B | $\overline{A+B}$ |
| L | H | L | L | $A \bar{B}$ minus 1 | $\overline{\mathrm{A}}+\mathrm{B}$ | $A+\bar{B}$ | $\overline{\text { AlB }}$ |
| H | H | L | L | minus 1 (2's comp.) | Logic ' 1 ' | minus 1 (2's comp.) | Logic '0' |
| L | L | H | L | A plus $[A+\bar{B}]$ | $\overline{A+B}$ | A plus $\mathrm{A} \overline{\mathrm{B}}$ | $\overline{A B}$ |
| H | $L$ | H | L | $A B$ plus $[\mathrm{A}+\overline{\mathrm{B}}]$ | $\overline{\text { B }}$ | A $\bar{B}$ plus $[A+B]$ | $\overline{\text { B }}$ |
| L | H | H | L | A minus B minus 1 | $\overline{\mathrm{A} \oplus \mathrm{B}}$ | A minus B minus 1 | $A \oplus B$ |
| H | H | H |  | $A+\bar{B}$ | $A+\bar{B}$ | $A \bar{B}$ minus 1 | $A \bar{B}$ |
| L | L | L |  | A plus [ $A+B$ ] | $\bar{A} \bar{B}$ | A plus AB | $\bar{A}+B$ |
| H | L | L |  | A plus B | $A \oplus B$ | A plus B | $\overline{A \oplus B}$ |
| L | H | L |  | $A \bar{B}$ plus $[A+B]$ | B | AB plus $[\mathrm{A}+\overline{\mathrm{B}}]$ | B |
| H | H | L |  | $A+B$ | A + B | $A B$ minus 1 | AB |
| L | L | H | H | A plus A ( $2 \times \mathrm{A}$ ) | Logic '0' | A plus $\mathrm{A}(2 \times \mathrm{A})$ | Logic '1' |
| H | L | H | H | $A$ plus $A B$ | $A \bar{B}$ | $A$ plus $[A+B]$ | $A+\bar{B}$ |
| L | H | H |  | A plus $\bar{A} \bar{B}$ | AB | $A$ plus $[A+\bar{B}]$ | $A+B$ |
| H | H | H | H | A | A | A minus 1 | A |



ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am9342-Am54/74182 <br> Look-Ahead Carry Generator 

## Distinctive Characteristics:

- Provides look-ahead carries across a group of four ALU's
- Capability of multi-level look-ahead for high-speed arithmetic operation over large word lengths
- Typical carry propagation delay of 13 ns
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in highly reliable molded epoxy, hermetic dual-in-line or Hermetic flat package.

FUNCTIONAL DESCRIPTION
The Am54/74182 is a high-speed look-ahead carry generator which accepts up to four pairs of active LOW carry propagate and carry generate signals and an active HIGH carry input and provides anticipated active HIGH carries across four groups of binary adders. The device also has active LOW carry propagate and carry generate outputs which may be used for further levels of look-ahead.
The Am54/74182 is generally used with the Am54/74181 arithmetic logic unit to provide look-ahead over word lengths of more than four bits.
The look-ahead carry generator can be used with binary ALUs in an active LOW or active HIGH input operand mode by reinterpreting the carry functions. The connections to and from the ALU to the look-ahead carry generator are identical in both cases.
The logic equations provided at the outputs are:

$$
\begin{aligned}
& C_{n+x}=G_{0}+P_{0} C_{n} \\
& C_{n+y}^{n+x}=G_{1}+P_{1} G_{0}+P_{1} P_{0} C_{n} \\
& C_{n+z}=G_{2}+P_{2} G_{1}+P_{2} P_{1} G_{0}++P_{2} P_{1} P_{0} C_{n} \\
& G=G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0} \\
& \mathrm{P}=\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}
\end{aligned}
$$

## LOGIC DIAGRAM



## Am54/74182 Am9342 ORDERING INFORMATION




NOTE: PIN 1 is marked for orientation.

| Storage Temperature | $-65^{\circ} \mathrm{C} \mathrm{to}+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current | $-30 \mathrm{~mA} \mathrm{to}+5.0 \mathrm{~mA}$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am74182, Am934259x $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{c \mathrm{C}}=5.0 \mathrm{~V} \pm 5 \%$ Am54182, Am934251X $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V} \pm 10 \%$

| Parameters | Description | Test Conditions |  | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 2.9 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=16.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input Ingical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $I_{1 L}$ (Note 2) | Unit Load Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| $\mathrm{I}_{1 H}($ Note 2) | Unit Load Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 10 | 40 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $I_{S C}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} . \\ & \mathrm{V}_{\mathrm{OUT}}=0.0 \mathrm{~V} \end{aligned}$ |  | -40 |  | -100 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ <br> All outputs LOW | Am54182 |  | 45 | 65 | mA |
|  |  |  | Am74182 |  | 45 | 72 |  |
|  |  | $V_{C C}=M A X$ <br> All outputs HIGH | Am54182 |  | 27 |  | mA |
|  |  |  | Am74182 |  | 27 |  |  |

Notes: 1) Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2) Actual input currents are obtained by multiplying unit load current by input load factor (See Loading Rules).

SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{N}=10\left(\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega\right)$

|  | Parameter | From (Input) | To (Output) | Test Figure | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{t}_{\mathrm{pd}+}$ | C | $\mathrm{C}_{n+\mathrm{i}}$ | 2 | $\begin{aligned} & \bar{P}_{0}=\bar{P}_{1}=\overline{\mathrm{P}}_{2}=0 \mathrm{~V} \\ & \overline{\mathrm{G}}_{0}=\overline{\mathrm{G}}_{1}=\overline{\mathrm{G}}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 12 | 17 | ns |
|  | $\mathrm{t}_{\mathrm{pd} \text { - }}$ |  |  |  |  |  | 15 | 22 |  |
|  | $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{P}_{i}$ | $C_{n+i}$ | 3 | $\begin{aligned} & \bar{P}_{i}=0 V(j \leq i) \\ & \mathrm{C}_{\mathrm{n}}=\overline{\mathrm{G}}_{0}=\overline{\mathrm{G}}_{1}=\overline{\mathrm{G}}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 8 | 12 | ns |
|  | $t_{\text {pd- }}$ |  |  |  |  |  | 9 | 13 |  |
|  | $t_{\text {pd }+}$ | $\overline{\mathrm{G}}_{i}$ | $\mathrm{C}_{\text {n+i }}$ | 3 | $\begin{aligned} & \overline{\mathrm{G}}_{\mathrm{i}}=0 \mathrm{~V}(\mathrm{j}<\mathrm{i}) \\ & \mathrm{C}_{n}=\bar{P}_{0}=\bar{P}_{1}=\bar{P}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 8 | 12 | ns |
|  | $\mathrm{t}_{\mathrm{pd} \text { - }}$ |  |  |  |  |  | 9 | 13 |  |
|  | $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{P}_{i}$ | $\overline{\mathrm{G}}$ or $\overline{\mathrm{P}}$ | 2 | $\begin{aligned} & \bar{P}_{1}=0 \mathrm{~V}(\mathrm{j}\langle\mathrm{i}) \\ & \mathrm{C}_{\mathrm{n}}=\overline{\mathrm{G}}_{0}=\overline{\mathrm{G}}_{1}=\overline{\mathrm{G}}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 12 | 17 | ns |
|  | $\mathrm{t}_{\mathrm{pd}-}$ |  |  |  |  |  | 15 | 22 |  |
|  | $t_{\text {pd }}$ + | $\overline{\mathbf{G}}_{i}$ | $\overline{\mathrm{G}}$ | 2 | $\begin{aligned} & \overline{\mathrm{G}}_{i}=0 \mathrm{~V}(\mathrm{j}<i) \\ & \mathrm{C}_{n}=\bar{P}_{0}=\bar{P}_{1}=\bar{P}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 12 | 17 | ns |
| 2-180 | $t_{\text {pd- }}$ |  |  |  |  |  | 15 | 22 |  |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
I Input.
L LOW, applying to LOW logic level or when used with $V_{C C}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
0 Output.

## FUNCTIONAL TERMS:

$\mathrm{C}_{\mathrm{n}}$ Active HIGH Carry In to the n'th ALU.
$C_{n+i}$ Active HIGH Carry Out to the $(n+i)$ th ALU; $i=x, y, z$.
FANOUT The logic HIGH or LOW output drive capability in terms of input Unit Loads.
$\overline{\mathbf{G}}$ Active LOW Carry Generate over the $\overline{\mathrm{P}}_{\mathrm{i}}, \overline{\mathrm{G}}_{\mathrm{i}}$ inputs. This output is used with $\overline{\mathrm{P}}$ at the next level of look-ahead.
$\overline{\mathrm{G}}_{i}$ Active LOW Carry Generate inputs to the look-ahead generator; $i=0,1,2,3$.
$\overline{\mathbf{P}}$ Active LOW Carry Propagate output over the $\bar{P}_{i} \overline{\mathbf{G}}_{i}$ inputs. This output is used with $\bar{G}$ at the next level of look-ahead.
$\overline{\mathbf{P}}_{\mathrm{i}}$ Active LOW Carry Propagate inputs to the look-ahead generator; $\mathbf{i}=\mathbf{0}, \mathbf{1 , 2 , 3}$.

## OPERATIONAL TERMS:

$I_{\text {IL }}$ Forward input load current, for unit input load.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$I_{\text {oL }}$ Output LOW current, forced into the output in $V_{\text {OL }}$ test.
$I_{\mathrm{IH}}$ Reverse input current with $\mathrm{V}_{\mathrm{OH}}$ applied to input.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathbf{I H}}$ Minimum logic HIGH inpùt voltage.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output.

## SWITCHING TERMS:

$t_{\text {pd }+}$ The propagation delay from a LOW to HIGH $\mathrm{C}_{n}$ or $\overline{\mathrm{P}}_{3}$ input transition to a LOW to HIGH $\mathrm{C}_{n+x}, \mathrm{C}_{n+y}, \mathrm{C}_{n+z}, \overline{\mathrm{G}}$ or $\overline{\mathrm{P}}$ output transition.
$t_{p d-}$ The propagation delay from a HIGH to LOW $\mathrm{C}_{n}$ or $\overline{\mathrm{P}}_{3}$ input transition to a HIGH to LOW $\mathrm{C}_{n+x}, \mathrm{C}_{n+y}, \mathrm{C}_{n+z}, \overline{\mathrm{G}}$ or $\overline{\mathrm{P}}$ output transition.

## SWITCHING TIME TEST CIRCUIT \& WAVEFORMS



Figure 1
Note 5. The pulse generator has the following characteristics: Frequency $=1 \mathrm{MHz}, Z_{\text {out }} \approx 50 \Omega$, duty cycle $=50 \%$. 6. C includes probe and Jig capacltance.
7. All diodes are 1N3064


Figure 2


Figure 3

## INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH


ORIVING OEVICE



Figure 4


## Am54/74182 APPLICATION



64-Bit ALU, Three Level Carry Look-Ahead
Figure 5

## PHYSICAL DIMENSIONS <br> Dual-In-Line

## Hermetic

Molded


Flat Package

# Am9360•Am54/74192 Am9366•Am54/74193 <br> <br> Decimal and Hexadecimal Up/Down Counters 

 <br> <br> Decimal and Hexadecimal Up/Down Counters}

## Distinctive Characteristics

- Separate up and down clocks
- Asynchronous parallel load
- 32 MHz typical count rate
- $100 \%$ reliability assurance testing in compliance with MIL STD 883


## FUNCTIONAL DESCRIPTION

The Am54/74192 (Am9360) and Am54/74193 (Am9366) are 4 -bit up-down counters. The 54/74192 counts in BCD code, and the $54 / 74193$ in binary. The counters have separate count-up and count-down clock inputs ( $\mathrm{CP}_{\mathrm{u}}$ and CP ). The outputs ( $Q_{0.3}$ ) change synchronously following a LOW to HIGH transition on either clock input. Only one clock input can be LOW at a time or erroneous counting will result. Each of the four flip-flops can be preset to HIGH or LOW by means of the four parallel inputs, $P_{0-3}$. When the parallel load input ( $\overline{\mathrm{PL}}$ ) goes LOW, all four flip-flops set to the state of their $P$ inputs irrespective of the clock inputs. An active HIGH master reset (MR) is provided that overrides both the clock and parallel load inputs, forcing all Q outputs LOW. Two terminal count outputs are gated with the clock inputs to provide clock signals to other counters. The $\mathrm{TC}_{0}$ output goes LOW when the counter is in state 0000 and the count-down clock goes LOW. The TCu output goes LOW when the count-up clock goes LOW and the counter is in state 1001 (74192) or state 1111 (74193). The signals can drive directly the count-up and count-down clocks on the next counter in a series.


LOGIC DIAGRAM


Am54/74192 or Am9360 Decade Counter.only
Am54/74193 or Am9366 Hexadecimal Counter only-

Am54/74192, 3 ORDERING INFORMATION


Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to
$+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.
Low-power versions of these circuits are avallable

## CONNECTION DIAGRAM

Top View


NOTE: PIN 1 is marked for orientation.

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current | $-30 \mathrm{~mA} \mathrm{to} \mathrm{+5.0} \mathrm{~mA}$ |

SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$,

| Parameter | From (Input) | To (Output) | Test Conditions | Min | Typ | Max | Unlts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}+$ | $\mathrm{C}_{\mathrm{n}}$ | $C_{n+4}$ |  | 12 | 36 | 54 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ - |  |  |  | 12 | 23 | 35 |  |
| $\mathrm{t}_{\text {pd }+}$ | $\mathrm{C}_{n}$ | any $\overline{\mathbf{F}}$ (Note 3) | $\begin{gathered} M=0 \mathrm{~V} \\ \text { (SUM or DIFF mode) } \end{gathered}$ | 12 | 31 | 47 | ns |
| $t_{\text {pd }}$ |  |  |  | 12 | 34 | 36 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{G}}$ | $\begin{aligned} & M=0 \mathrm{~V}, S_{0}=S_{3}=4.5 \mathrm{~V}, \\ & S_{1}=S_{2}=0 \mathrm{~V}(S U M \text { mode }) \end{aligned}$ | 12 | 31 | 47 | ns |
| $\mathrm{t}_{\text {pd- }}$ |  |  |  | 12 | 23 | 50 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathrm{G}}$ | $\begin{gathered} M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \\ \mathrm{~S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V} \text { (DIFF mode) } \end{gathered}$ | 12 | 35 | 53 | ns |
| $t_{\text {pd }}$ - |  |  |  | 12 | 26 | 54 |  |
| $t_{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathrm{P}}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=4.5 \mathrm{~V}, \\ S_{1}=S_{2}=0 \mathrm{~V} \text { (SUM mode) } \end{gathered}$ | 12 | 35 | 53 | ns |
| $\mathrm{t}_{\text {pd- }}$ |  |  |  | 12 | 26 | 39 |  |
| ${ }_{\text {pd }}$ + | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{\mathbf{P}}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=0 \mathrm{~V}, \\ S_{1}=S_{2}=4.5 \vee \text { (DIFF mode) } \end{gathered}$ | 12 | 37 | 56 | ns |
| $t_{\text {pd }}$ |  |  |  | 12 | 34 | 51 |  |
| $t_{\text {pd }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | (Note 3) | $\begin{gathered} M=0 V S_{0}=S_{3}=4.5 \mathrm{~V} \\ S_{1}=S_{2}=0 V \text { (SUM mode) } \end{gathered}$ | 12 | 48 | 72 | ns |
| $t_{\text {pd- }}$ |  |  |  | 12 | 47 | 71 |  |
| ${ }_{\text {tod }+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\begin{gathered} \bar{F} \\ \text { (Note 3) } \end{gathered}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=0 \mathrm{~V}, \\ S_{1}=S_{2}=4.5 \mathrm{~V} \text { (DIFF mode) } \end{gathered}$ | 12 | 53 | 80 | ns |
| $t_{\text {pd- }}$ |  |  |  | 12 | 52 | 79 |  |
| $t_{\text {pd }}+$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\overline{F_{i}}$ | $\mathrm{M}=4.5 \mathrm{~V}$ (LOGIC mode) | 12 | 38 | 57 | ns |
| $\mathrm{t}_{\text {pd }}$ |  |  |  | 12 | 46 | 69 |  |
| $\mathrm{t}_{\mathrm{pd}+}+$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $C_{n+4}$ | $\begin{aligned} M & =0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V} \\ \mathrm{~S}_{1} & =\mathrm{S}_{2}=0 \vee(\text { SUM mode }) \end{aligned}$ | 20 | 40 | 60 | ns |
| $t_{\text {pd }}$ |  |  |  | 20 | 44 | 66 |  |
| $t_{\text {pd }}+$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\mathrm{C}_{\mathrm{n}+4}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=0 \mathrm{~V}, \\ S_{1}=S_{2}=4.5 \vee \text { (DIFF mode) } \end{gathered}$ | 20 | 44 | 70 | ns |
| $t_{\text {pd- }}$ |  |  |  | 20 | 49 | 74 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | $\bar{A}_{i}$ or $\bar{B}_{i}$ | $\mathrm{A}=\mathrm{B}$ | $\begin{gathered} M=0 \mathrm{~V}, S_{0}=S_{3}=0 \mathrm{~V} \\ S_{1}=S_{2}=4.5 \mathrm{~V} \text { (DIFF mode) } \end{gathered}$ | 20 | 53 | 80 | ns |
| $t_{\text {pd }}$ |  |  |  | 20 | 50 | 75 |  |

Note 3: $\mathrm{F}_{3}$ output is worst case.

## Switching Characteristics ( $\left.\tau_{A}=25^{\circ} \mathrm{C}\right)$

| Parameters | Definition | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd+ }}$ (Q) | Delay from clock to Q output HIGH | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \text { See Fig. } 1 \end{aligned}$ | 12 | 25 | 38 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ (Q) | Delay from clock to Q output LOW |  | 15 | 31 | 47 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ ( $\left.\overline{\mathrm{TC}}\right)$ | Delay from up or down clock to corresponding TC output HIGH | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \text { See Fig. } 1 \end{aligned}$ | 8 | 16 | 26 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ ( $\left.\overline{\mathrm{TC}}\right)$ | Delay from up or down clock to corresponding TC output LOW |  | 8 | 16 | 24 | ns |
| $t_{\text {pw }}$ (CP) | Minimum clock LOW or HIGH time (Note 1) |  |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{pw}}$ ( $\overline{\mathrm{PL}}$ ) | Minimum LOW time on $\overline{\mathrm{PL}}$ input | See Fig. 2 |  |  | 25 | ns |
| $\mathrm{t}_{5}$ (P) | Set up time, P inputs |  | 0 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{pw}}$ (MR) | Minimum HIGH time on master reset input | See Fig. 3 |  |  | 20 | ns |
| $\mathrm{t}_{\text {rec }}$ (MR) | Master reset recovery time |  |  |  | 20 | ns |
| $\mathrm{f}_{\text {max }}$ | Maximum count frequency |  | 25 | 32 |  | MHz |
| $\mathrm{t}_{\mathrm{pd}-}$ (MR) | Delay, master reset to outputs LOW | See Fig. 3 |  | 25 | 38 | ns |
| $\mathrm{t}_{\text {rec }}$ ( $\overline{\mathrm{PL}}$ ) | Recovery time, parallel load input | See Fig. 2 |  |  | 20 | ns |

Notes 1) Elther Input must be LOW for $t_{p w}(C P)$ and both inputs must be HIGH for $t_{p w}$ (CP) between clocks.

## DEFINITION OF TERMS

## SUBSCRIPT TERMS

## FUNCTIONAL TERMS

$\mathbf{C P}_{\mathbf{u}}$ Count-up clock input. A LOW-to-HIGH edge on this input causes the contents of the counter to increment by one.
CP ${ }_{D}$ Count-down input. A LOW-to-HIGH edge on this input causes the contents of the counter to decrement by one.
$\mathbf{Q}_{0-3}$ The outputs of the four internal flip-flops. $\mathbf{Q}_{0}$ is the least significant bit of the counter.
$\overline{\text { PL }}$ The parallel load control. When this input is LOW, the four flipflops are forced into the states defined by the $P$ inputs. The $\overline{P L}$ input overrides the clock, and causes a direct set or clear of the flip-flops.
$\mathbf{P}_{0-3}$ The parallel data inputs. When $\overline{P L}$ is LOW, each flip-flop is immediately SET if its $P$ input is HIGH and RESET if its $P$ input is LOW.
MR Master Reset. If this input is HIGH, all four flip-flops are forced to the 0 state irrespective of any other input.
$\overline{\mathbf{T C}}_{\mathrm{D}}$ Terminal Count Down. This output is the $\mathrm{CP}_{\mathrm{D}}$ input gated by the all 0's state in the counter. If the $Q$ outputs are all LOW, the $\mathrm{TC}_{\mathrm{D}}$ follows $\mathrm{CP}_{\mathrm{D}}$.
$\overline{\mathbf{T C}}_{\mathrm{U}}$ Terminal Count Up. This output is the $\mathrm{CP}_{\mathrm{U}}$ input gated by the maximum count state of the counter. For the 54/74192, the $T_{U}$ output follows $C P_{U}$ input if the $Q$ outputs are $\mathrm{HLLH}(=9)$. For the 54/74193 the $\overline{\mathrm{TC}}_{\mathrm{U}}$ output follows the $\mathrm{CP}_{\mathrm{U}}$ input if the Q outputs are all HIGH (=15).
Fanout The driving capability of the outputs, in terms of TTL unit loads.
Input Unit Load The loading represented by a TTL gate input, as defined in the "electrical characteristics."

## OPERATIONAL TERMS

## SWITCHING TERMS

$t_{\text {pd }}$ (Q) The delay from a LOW-to-HIGH transition on either clock input to a LOW-to-HIGH transition on a Q output.
$t_{p d-}$ (Q) The delay from a LOW-to-HIGH transition on either clock input to a HIGH-to-LOW transition on a Q output.
$\mathbf{t}_{\text {pd+ }}(\overline{\mathrm{TC}})$ The delay from a LOW-to-HIGH transition on either clock input to a LOW-to-HIGH transition on the corresponding $\overline{\mathrm{TC}}$ output. $t_{\text {pd- }}(\overline{\mathrm{TC}})$ The delay from a HIGH-to-LOW transition on either clock input to a HIGH-to-LOW transition on the corresponding $\overline{\mathrm{TC}}$ output. $t_{p w}$ (CP) The minimum time that a clock signal can reside in either logic level for reliable operation.
$t_{p w}$ ( $\left.\overline{P L}\right)$ The shortest LOW time on the $\overline{P L}$ input that will cause all four flip-flops to be set to the proper state.
$\mathbf{t}_{s}(P)$ The time before the $\overline{P L}$ input goes HIGH at which the flipflop samples the $P$ input. Data on the $P$ inputs must not change between $t_{s}(P)$ max and $t_{s}(P) \min$.
$t_{\text {pw }}$ (MR) The shortest HIGH time on the MR input that will reset all four flip-flops.
$t_{\text {rec }}$ (MR) Master Reset recovery time. The time that must lapse between the end of a reset signal and a clock LOW-to-HIGH transition for the counter to accept the clock.
$\mathbf{t}_{\mathrm{rec}}(\overline{\mathrm{PL}})$ The parallel load recovery time. The time that must lapse between the end of a parallel load command and a clock LOW-toHIGH transition for the counter to accept the clock.
$t_{\text {pd_ }}$ (MR) The delay from a LOW-to-HIGH transition on the MR input to a HIGH-to-LOW transition on a Q output.
$f_{\text {max }}$ The maximum frequency at which the counter can be operated. 2-187


Fig. 1


Fig. 2 Input Timing Requirements for Parallel Load


| MSI INTERFACING RULES |  |  | LOADING RULES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Equivalent Input Unit Load |  |  |  |  | Fanout |  |
| Interfacting |  |  |  | Pin | Input | Output | Output |
| Digital Family | HIGH | LOW | Input／Output | No．＇s | Unit Load | HIGH | Low |
| Advanced Micro Devices 9300／2500 Series | 1 | 1 | $\mathrm{P}_{1}$ | 1 | 1 | － | － |
| FSC Series 9300 | 1 | 1 | Q | 2 | － | 20 | 10 |
| Advanced Micro Devices 54／7400 | 1 | 1 | $Q_{0}$ | 3 | － | 20 | 10 |
| Tl Series 54／7400 | 1 | 1 | $\mathrm{CP}_{\mathrm{D}}$ | 4 | 1 | － | － |
| Signetics Serles 8200 | 2 | 2 | $\mathrm{CP}_{\mathrm{u}}$ | 5 | 1 | － | － |
| National Series DM 75／85 | 1 | 1 | $Q_{2}$ | 6 | － | 20 | 10 |
| DTL Series 930 | 12 | 1 | $Q_{3}$ | 7 | － | 20 | 10 |
|  |  |  | GND | 8 | － | 一 | － |
|  |  |  | $P_{3}$. | 9 | 1 | 一 | － |
|  |  |  | $\mathrm{P}_{2}$ | 10 | 1 | － | － |
|  |  |  | $\overline{\text { PL }}$ | 11 | 1 | － | 一 |
| － |  |  | $\overline{T C}_{u}$ | 12 | － | 20 | 10 |
|  |  |  | $\overline{\bar{T}_{\text {c }}{ }_{\text {d }}}$ | 13 | － | 20 | 10 |
|  |  |  | MR | 14 | 1 | 一 | － |
|  |  |  | $P_{0}$ | 15 | 1 | － | － |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}$ | 16 | 一 | － | － |

## INPUT／OUTPUT INTERFACE CONDITIONS



## APPLICATIONS



CASCADING UP-DOWN COUNTERS


Asynchronous up and down clocks can be synchronized by the circuit shown. The master clock rate must be at least twice the rate of the up and down clocks. The circuit shown detects changes in the up and down inputs and supplies the appropriate clock to the counter. If both signals occur simultaneously, no clociks are produced.


Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product.

# Am93L60•Am93L66 <br> Low-Power Binary and Decimal Up/Down Counters 

## Distinctive Characteristics

- 85 mw typical power dissipation.
- 23 MHz typical count rate.
- 100\% reliability assurance testing in compliance with MIL STD 883.
- Separate count up and count down clocks.


## FUNCTIONAL DESCRIPTION

The Am93L60 and Am93L66 are 4-bit up-down counters. The Am93L60 counts. in BCD code, and the Am93L66 in binary. The counters have separate count-up and count-down clock inputs ( $\mathrm{CP}_{\mathrm{u}}$ and $\mathrm{CP}_{\mathrm{D}}$ ). The outputs ( $Q_{0.3}$ ) change synchronously following a LOW to HIGH transition on either clock input. Only one clock input can be LOW at a time or erroneous counting will result. Each of the four flip-flops can be preset to HIGH or LOW by means of the four parallel inputs, $\mathrm{P}_{0.3}$. When the parallel load input (PL) goes LoW, all four flip-flops set to the state of their $P$ inputs irrespective of the clock inputs. An active HIGH master reset (MR) is provided that overrides both the clock and parallel load inputs, forcing all $Q$ outputs LOW. Two terminal count outputs are gated with the clock inputs to provide clock signals to other counters. The $\mathrm{TC}_{0}$ output goes LOW when the counter is in state 0000 and the count-down clock goes LOW. The $\mathrm{TC}_{u}$ output goes LOW when the count-up clock goes LOW and the counter is in state 1001 (93L60) or state 1111 (93L66). The signals can drive directly the count-up and count-down clocks on the next counter in a series.

## LOADING RULES <br> In Unit Loads (Notes)

|  | TTL loads |  | 93L loads |  |
| :---: | :---: | :---: | :---: | :---: |
| Input Loading | HIGH | LOW | HIGH | LOW |
| All Inputs | 0.5 | 0.25 | 1.0 | 1.0 |
| Output Drive | HIGH | LOW | HIGH | LOW |
| All Outputs | 10 | 3 | 20 | 12 |

## Notes:

1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$

HIGH.
2) A 93 L unit load is specified as 0.3 V at $-400 \mu \mathrm{~A}$ LOW, 2.4 V at $20 \mu \mathrm{~A}$
3) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .


ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am93L6059X, Am93L6659X $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V Am93L6051X, Am93L6651X $\quad \mathrm{T}_{\mathrm{A}}^{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{C C}=4.50 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voitage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{1 L}$ | Input LOW Level | Guaranteed Input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathrm{I}_{1 /} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $\begin{aligned} & \mathrm{I}_{1 \mathrm{H}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{l}_{5 \mathrm{c}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -4 | -12 | -25 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $V_{C C}=\mathrm{MAX}$. |  | 17 | 28 | mA |

Notes: 1) Typical limits are at $V_{c c}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
2) Actual. Input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

SWITCHING CHARACTERISTICS $\left(\mathrm{T}_{\wedge}=25^{\circ} \mathrm{C}\right)\left(\mathrm{v} \mathrm{cc}=5.0 \mathrm{v}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\right)$

| Parameters | Definition | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {pd+ }}$ (Q) | Delay from clock to Q output HIGH | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \text { See Fig. } 1 \end{aligned}$ |  | 40 | 60 | ns |
| $t_{\text {pd- }}$ (Q) | Delay from clock to Q output LOW |  |  | 31 | 75 | ns |
| $\mathrm{t}_{\mathrm{pd}+}(\overline{\mathrm{TC}})$ | Delay from up or down clock to corresponding TC output HIGH | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \text { See Fig. } 1 \end{aligned}$ |  | 25 | 38 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ ( (TC) | Delay from up or down clock to corresponding TC output LOW |  |  | 30 | 45 | ns |
| $\mathrm{t}_{\mathrm{pw}}$ (CP) | Minimum clock LOW or HIGH time (Note 1) |  |  | 27 | 40 | ns |
| $\mathrm{t}_{\mathrm{pw}}$ ( $\overline{\mathrm{PL}}$ ) | Minimum LOW time on $\overline{\text { PL }}$ input | See Fig. 2 |  | 32 | 55 | ns |
| $\mathrm{t}_{5}(\mathrm{P})$ | Set up time, P inputs |  | 8 | 23 | 35 | ns |
| $\mathrm{t}_{\mathrm{pw}}$ (MR) | Minimum HIGH time on master reset input | See Fig. 3 |  | 30 | 45 | ns |
| $t_{\text {rec }}$ (MR) | Master reset recovery time |  |  | 22 | 35 | ns |
| ${ }^{\text {max }}$ | Maximum count frequency |  | 12 | 23 |  | MHz |
| $\mathrm{t}_{\mathrm{pd}-}$ (MR) | Delay, master reset to outputs LOW | See Fig. 3 | , | 55 | 83 | ns |
| $\mathrm{t}_{\text {rec }}$ ( $\overline{\mathrm{PL}}$ ) | Recovery time, parallel load input | See Fig. 2 |  | 30 | 45 | ns |

Notes 1) Either input must be LOW for $t_{p w}$ (CP) and both Inputs must be HIGH for $t_{p w}$ (CP) between clocks.

## SWITCHING TIME WAVEFORMS



Fig. 1


Fig. 3 Master Reset Timing

Fig. 2 Input Timing Requirements for Parallel Load


Metallization and Pad Layout



ADVANCED
MICRO DEVICES INC. 901 Thompson Place Sunnyvale California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

# Am54/74153 <br> Dual 4-Line To 1-Line Data Selector / Multiplexer 

## Distinctive Characteristics

- Permits multiplexing from N lines to 1 line.
- Performs parallel-to-serial conversion.
- Separate strobe input for each data selector section.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Ótherwise Noted)


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $x$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ICC is measured with all outputs open and all inputs grounded.

Switching Characteristics ( $T_{A}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Data to Output | $V_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 12 | 18 | ns |
| tPHL |  |  |  | 15 | 23 |  |
| tPLH | Select to Output |  |  | 22 | 34 | ns |
| tPHL |  |  |  | 22 | 34 |  |
| ${ }_{\text {P PLH }}$ | Strobe to Output |  |  | 19 | 30 | ns |
| tPHL |  |  |  | 15 | 23 |  |

FUNCTION TABLE

| INPUTS |  |  |  |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Select | Data |  |  |  | Strobe | Output |
| B | A | C $_{0}$ | C $_{1}$ | C $_{2}$ | C $_{3}$ | G |
| X | X | X | X | X | X | H |
| L | L | L | X | X | X | L |
| L | L | H | X | X | X | L |
| L | H | X | L | X | X | L |
| L | H | X | H | X | X | H |
| H | L | X | X | L | X | L |
| H | L | X | X | H | X | L |
| H | H | X | X | X | L | L |
| H | H | X | X | X | H | L |

$\mathrm{H}=\mathrm{HIGH}$
$\mathrm{L}=$ LOW
$\mathrm{X}=$ Don't Care
Note: A \& B are common to both 4 input multiplexers.

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{1 C}_{\mathbf{i}}, \mathbf{2} \mathbf{C}_{\mathbf{i}}$ Data Inputs. The four data inputs to each multiplexer $i=0,1,2$, and 3 .
1Y, 2Y Multiplexer Outputs. The output of each four-input multiplexer.
A, B Select Inputs. The inputs used to determine which of the four inputs are selected for the output.
G Enable (Strobe). An active-LOW strobe used to enable the output. A HIGH level input forces the output LOW regardless of the other inputs.

## LOADING RULES (In Unit Loads)

Fan-out

| Input/Output | Pin No.'s | Unit Load | Output HIGH | Output LOW |
| :---: | :---: | :---: | :---: | :---: |
| 1G | 1 | 1 | - | - |
| B | 2 | 1 | - | - |
| 1C3 | 3 | 1 | - | - |
| 1 C 2 | 4 | 1 | - | - |
| 1 C 1 | 5 | 1 | - | - |
| 100 | 6 | 1 | - | - |
| 1 Y | 7 | - | 20 | 10 |
| GND | 8 | - | - | - |
| $2 Y$ | 9 | - | 20 | 10 |
| 2 CO | 10 | 1 | - | - |
| 2C1 | 11 | 1 | - | - |
| 2 C 2 | 12 | 1 | - | - |
| 2 C 3 | 13 | 1 | - | - |
| A | 14 | 1 | - | - |
| 2G | 15 | 1 | - | - |
| $\mathrm{V}_{\text {CC }}$ | 16 | - | - | - |

A TTL Unit Load is defined as $+40 \mu \mathrm{~A}$ measured at 2.4 V HIGH and -1.6 mA measured at 0.4 V LOW.

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown.

## APPLICATION

32-LINE TO 1-LINE DATA SELECTOR WITH REGISTER STORAGE


## Metallization and Pad Layout



## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
tPLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
t PHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tpW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$t_{R}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

| UNIT LOAD DEFINITIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | HIGH |  | LOW |  |
| SERIES | Current | Measure Voltage | Current | Measure Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | $-2.0 \mathrm{~mA}$ | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| 54H/74H | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | $-2.0 \mathrm{~mA}$ | 0.5 V |
| 54L/74L <br> (Note 1) | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8mA | 0.4 V |
| 54L/74L <br> (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18mA | 0.3 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am9300 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am93L00 | $20 \mu \mathrm{~A}$ | 2.4 V | $-0.4 \mathrm{~mA}$ | 0.3 V |
| Am93S00 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am8200. | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6mA | 0.4 V |

Note: 1. 54L/74L has two different types of standard inputs.

## PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS

SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

2
PROPAGATION DELAY


LOAD TEST CIRCUIT


PULSE WIDTH


Notes: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{o}}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leqslant 10 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 10 \mathrm{~ns}$.


# Am54/74160•Am54/74161 <br> Am54/74162 • Am54/74163 <br> Synchronous Four-Bit Counters 

## Distinctive Characteristics

- 4-bit synchronous counters
- Synchronously programable
- Internal look-ahead counting
- Carry output for n -bit cascading
- Synchronous or asynchronous clear
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54/74160, Am54/74161, Am54/74162 and Am54/74163 synchronous, presettable counters have internal look-ahead carry and ripple carry output for high-speed counting applications. The Am54/74160 and Am54/74162 are decade counters and the Am54/74161 and Am54/74163 are 4-bit binary counters. Counting or loading occurs on the positive transition of the clock pulse. A LOW level on the load input causes the data on the $A, B, C$ and $D$ inputs to be shifted to the appropriate $Q$ outputs on the next positive clock transition. LOW-to-HIGH transitions of the load input should not occur when the clock is LOW if the enable inputs are HIGH at or before the transition.

The Am54/74160 and Am54/74161 feature an asynchronous clear. A LOW level at the clear input sets the Q outputs LOW regardless of the other inputs. The Am54/74162 and Am54/74163 have a synchronous clear. A LOW level at the clear input sets the $Q$ outputs LOW after the next positive clock transition regardless of the enable inputs.

Both count-enable inputs $P$ and $T$ must be HIGH to count. Count enable $T$ is included in the ripple carry output gate for cascading connection. HIGH-to-LOW level transitions on the enable $P$ or $T$ inputs should occur only when the clock is HIGH.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{cC}}$ max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am74160, A Am54160, A | 61, Am74162, Am74163 <br> 61, Am54162, Am54163 | $\begin{aligned} & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & C C=5.0 \mathrm{~V} \pm 5 \\ & c c=5.0 \mathrm{~V} \pm 1 \end{aligned}$ | $O M \cdot L)$ <br> MIL) | $\begin{aligned} & \text { MIN. }=4.75 \mathrm{~V} \\ & \text { MIN. }=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { MAX. } \\ & \text { MAX. } \end{aligned}$ | $\begin{aligned} & 25 \mathrm{~V} \\ & .5 \mathrm{~V} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions (No | te 1) | Min. | Typ. (Note 2) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-800 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 3.4 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M_{I N}, I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIG voltage for all inputs |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ MIN., $\mathrm{I}^{\prime} \mathrm{N}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| $I_{\text {IL }}$ |  | $V_{C C}=$ MAX, $V_{I N}=0.4 V$ | CK or EN T |  |  | -3.2 |  |
| (Note 3) | put LOW Curren | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 V$ | Others |  |  | -1.6 | mA |
| $\mathrm{I}_{1 \mathrm{H}}$ |  |  | CK or EN T |  |  | 80 |  |
| (Note 3) | Input HIĢH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=2.4 \mathrm{~V}$ | Others |  |  | 40 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
|  | Output Short Circuit Current | $V_{C C}=$ MAX $V_{\text {OUT }}=0.0 \mathrm{~V}$ | 54 Series | -20 |  | -57 | m |
| ${ }^{\text {SC }}$ | (Note 4) | CC $=$ MAX., $V_{\text {OUT }}=0.0$ | 74 Series | $-18$ |  | -57 | mA |
| ICCH | Power Supply Current | $V_{C C}=$ MAX. (Note 5) | 54 Series |  | 59 | 85 | m |
| ${ }^{\text {CCH }}$ | All Outputs HIGH | $V_{C C}=$ MAX. (Note 5 ) | 74 Series |  | 59 | 94 |  |
|  | Power Supply Current | $V_{C C}=$ MAX ( Note 6) | 54 Series |  | 63 | 91 |  |
| C | All Outputs LOW | $V_{C C}=$ MAX. (Note 6) | 74 Series |  | 63 | 101 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (See Loading Rules)
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ${ }^{\prime} \mathrm{CCH}$ is measured with the load input HIGH, then again with the load input LOW, with all other inputs HIGH and all outputs open.
6. ${ }^{1} \mathrm{CCL}$ is measured with the clock input HIGH, then again with the clock input LOW, with all other inputs LOW and all outputs open.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters |  | scription | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Carry Output |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ |  | 23 | 35 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 23 | 35 |  |
| tPLH | Clock to Q Output with Load Input HIGH |  |  |  | 13 | 20 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 15 | 23 |  |
| tPLH | Enable T to Carry Output |  |  |  | 10 | 14 | ns |
| tPHL |  |  |  | 10 | 14 |  |
| tPLH | Clock to Q Output with Load Input LOW |  |  |  | 17 | 25 | ns |
| tPHL |  |  |  | 19 | 29 |  |
| tPHL | Clear to Q Output (Note 1) |  |  |  | 20 | 30 | ns |
| $t_{\text {pw }}$ | Pulse Width | Clock |  | 25 |  |  | ns |
|  |  | Clear |  | 20 |  |  |  |
| $t_{s}$ | Set-up Time | Data - A, B, C, D |  | 15 |  |  | ns |
|  |  | Enable P |  | 20 |  |  |  |
|  |  | Load |  | 25 |  |  |  |
|  |  | Clear (Note 2) |  | 20 |  |  |  |
| $t^{\text {h }}$ | Hold Time - Any Input |  |  | 0 |  |  | ns |
| $\mathrm{f}_{\mathrm{MAX}}$. | Maximum Clock Frequency |  |  | 25 | 32 |  | MHz |

[^5]
## DEFINITION OF FUNCTIONAL TERMS

CK Clock pulse. Enters data or counts on the positivegoing edge.
CLR Clear. On the Am54/74160 and Am54/74161, the clear is asynchronous. A LOW on the clear sets all four flip-flops LOW. On the Am54/74162 and Am54/74163 the clear is synchronous. A LOW on the clear sets all four flip-flops LOW after the next positive-going clock edge.
LOAD Load. When the load is LOW, data on the A, B, C and $D$ inputs is transferred to the output on the positivegoing clock edge. When the load is HIGH, the counter is enabled.
EN P Enable P. Parallel count enable. Must be HIGH to count.
EN T Enable T. Serial trickle count enable. Must be HIGH to count.
A, B, C, D The four counter parallel inputs.
$\mathbf{Q}_{A}, \mathbf{Q}_{B}, \mathbf{Q}_{C}, \mathbf{Q}_{D}$ The four counter outputs.
Carry Output Carry look-ahead circuitry for cascading. Will be HIGH when the four-bit counter is maximum (1001 for BCD and 1111 for binary).

## LOADING RULES (In Unit Loads)

| Input/Output | Pin No.'s |  | Fan-out |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Input Unit Load | Output HIGH | Output LOW |
| Clear | 1 | 1 | - | - |
| Clock | 2 | 2 | - | - |
| A | 3 | 1 | - | - |
| B | 4 | 1 | - | - |
| C | 5 | 1 | - | - |
| D | 6 | 1 | - | - |
| Enable P | 7 | 1 | - | - |
| GND | 8 | - | - | - |
| Load | 9 | 1 | - | - |
| Enable T | 10 | 2 | - | - |
| $\mathbf{Q}_{\text {D }}$ | 11 | - | 20 | 10 |
| $\mathrm{O}_{\mathrm{C}}$ | 12 | - | 20 | 10 |
| $\mathbf{O}_{B}$ | 13 | - | 20 | 10 |
| $\mathbf{Q}_{\text {A }}$ | 14 | - | 20 | 10 |
| Carry Out | 15 | - | 20 | 10 |
| $V_{C C}$ | 16 | - | - | - |

A TTL unit load is defined as $40 \mu \mathrm{~A}$ measured at 2.4 V HIGH and -1.6 mA measured at 0.4 V LOW.


Note: Actual current flow direction shown.

## APPLICATIONS

## Am54/74160 thru Am54/74163



High-speed, look-ahead carry counter for BCD (Am54/74160 or Am54/74162) or binary (Am54/74161 or Am54/74163). Can count modulo $N, N_{1}$-to $-N_{2}$, or $N_{1}-$ to $-N$ maximum.

## Pad Layout


$\qquad$

## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
${ }^{t}$ PLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
${ }^{t} \mathrm{PHL}$ The propagation delay time from an input change to an output HIGH-to-LOW transition.
${ }^{t}$ PW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$\mathbf{t}_{\mathrm{R}}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

## UNIT LOAD DEFINITIONS

| SERIES | HIGH |  | LOW |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Current | Measure Voltage | Current | Measure Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| 54H/74H | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| 54L/74L <br> (Note 1) | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8mA | 0.4 V |
| 54L/74L <br> (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18mA | 0.3V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am9300 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am93L00 | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4mA | 0.3 V |
| Am93S00 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am8200 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6mA | 0.4 V |

Note: 1. $54 \mathrm{~L} / 74 \mathrm{~L}$ has two different types of standard inputs.

## PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS

## SET-UP, HOLD, AND RELEASE TIMES



Notes: 1. Diagram shown for HIGH data onlv. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

PROPAGATION DELAY


LOAD TEST CIRCUIT


PULSE WIDTH


Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{O}}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leqslant 10 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 10 \mathrm{~ns}$.


## Am54/74174•Am54/74175

## Hex / Quadruple D-Type Flip-Flops with Clear

## Distinctive Characteristics

- Buffered clock and direct clear inputs.
- Individual data input to each flip-flop.
- 35 MHz typical clock frequency.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54/74174 is a hex positive-edge-triggered D-type parallel register. The Am54/74175 is a quad positive-edgetriggered D-type parallel register with both O and $\overline{\mathrm{Q}}$ outputs available. Both registers feature a single common clock line and a single common clear line.
When the clear input is LOW, the Q outputs are LOW regardless of the other inputs. When the clear input is HIGH, the clock will transfer data on the $\mathrm{D}_{\boldsymbol{i}}$ inputs to the $\mathrm{a}_{\mathbf{j}}$ outputs on the LOW-to-HIGH transition of the clock. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positivegoing edge. When the clock is at either a HIGH or a LOW, the $D_{i}$ inputs have no effect on the $Q_{i}$ outputs.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7 |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{ma}$ |
| DC Input Voltage | -0.5 V to +5.5 |
| Output Current, Into Outputs | 30 m |
| DC Input Current | -30 mA to +5.0 r |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am74174, Am74175
Am54174, Am54175
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Description
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (COM)
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL)
Test Conditions (Note 1)

MIN. $=4.75 \mathrm{~V} \quad$ MAX. $=5.25 \mathrm{~V}$
MIN. $=4.5 \mathrm{~V}$
MAX. $=5.5 \mathrm{~V}$

| Test Conditions (Note 1) |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}=-0.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 | 3.4 |  | Volts |
| $\begin{aligned} & V_{C C}=M I N ., I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{C C}=M A X ., V_{\text {IN }}=0.4$ |  |  |  | $-1.6$ | mA |
| $V_{C C}=M A X ., V_{\text {IN }}=2.4 V$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $V_{C C}=$ MAX . | 54174, 5 | -20 |  | -57 | mA |
|  | 74174, 5 | -18 |  | -57 |  |
| $V_{C C}=M A X$. | 54/74174 |  | 45 | 65 | mA |
|  | 54/74175 |  | 30 | 45 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input current = Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. All outputs open. Data and clear inputs at 4.5 V . Measured after a momentary ground, then 4.5 V applied to the clock.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


## SWITCHING WAVEFORMS

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


## DEFINITION OF TERMS

## SUBSCRIPT TERMS

$\dagger$ HIGH, applying to a HIGH logic level or when used with $V_{C C}$ oo indicate high $V_{C C}$ value.
Input.

- LOW, applying to LOW logic level or when used with $V_{C C}$ to ndicate low $V_{C C}$ value.
J Output.


## =UNCTIONAL TERMS

) Information on the $D$ input is written into the flip-flop on the rositive going clock transition.
2, $\overline{\mathrm{Q}}$ The flip-flop outputs.
эK Clock. The clock input is common to all flip-flops and transers data on the $D$ input to the $\mathbf{Q}$ output on its LOW-to-HIGH ransition.
3LR Clear. The clear input is common to all flip-flops. A LOW nput sets the $Q$ outputs to a LOW.

## JPERATIONAL TERMS

L Forward input load current for unit input load.
OH Output HIGH current forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test. OL Output LOW current forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test. H Reverse input load current.

Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathrm{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
$V_{I L}$ Maximum logic LOW input voltage.
$V_{\text {OH }}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
VOL Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output.
SWITCHING TERMS: (All switching times are measured at the logic level)
$\mathbf{t}_{\text {PLH }}$ The propagation delay time from an input change to an output LOW-to-HIGH transition.
$t_{\text {PHL }}$ The propagation delay time from an input change to an output HIGH-to-LOW transition.
$t_{\mathrm{pw}}$ The minimum time between the 1.5 V points on the leading and trailing edges of a pulse.
$t_{s}$ Set-up-time. The time interval for which a signal must be applied and maintained at a specified level for a specified input terminal before an active transition occurs at another specified input terminal.
$t_{h}$ Hold time. The time interval for which a signal is retained at a specified level for a specified input terminal after an active transition occurs at another specified input terminal.

FUNCTION TABLE
(Each Flip-Flop)

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :--- |
| Clear | Clock | D | Q | $\overline{\text { Q }} \boldsymbol{t}$ |
| L | X | X | L | H |
| H | L | H | H | L |
| H | A | L | L | H |
| H | L | X | $\mathrm{Q}_{0}$ | $\overline{\mathrm{Q}}_{0}$ |

H = HIGH Level (Steady State)
L = LOW Level (Steady State)
X = irrelevant
\& = Transition from Low-to-High Level
$\mathrm{Q}_{0}=$ The Level of $Q$ before the Indicated Steady-State
Input Conditions were Established.
$\dagger=$ Am54/74175 Only.

MSI INTERFACING RULES
Equivalent Input Unit Load
Interfacing Digital Family HIGH LOW

| Advanced Micro Devices $9300 / 2500$ Series | 1 | 1 |
| :--- | :--- | :--- |
| FSC Series 9300 | 1 | 1 |
| Advanced Micro Devices $54 / 7400$ | 1 | 1 |
| TI Series $54 / 7400$ | 1 | 1 |
| Signetics Series 8200 | 2 | 2 |
| National Series DM $75 / 85$ | 1 | 1 |
| DTL Series 930 | 12 | 1 |

INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH


Current Interface Conditions - LOW


Current Interface Conditions - HIGH


(Am2506E $=S_{0}=$ HIGH; M $=S_{1}=S_{2}=S_{3}=$ LOW)


## Am54/74194•Am54/74195

## Four-Bit Shift Registers

## Distinctive Characteristics

- Positive edge-triggered clocking
- Direct overriding clear
- Parallel inputs and outputs
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54/74194 features four separate operating modes: Synchronous parallel load, right shift, left shift and inhibit. With $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ HIGH, data is synchronously parallel loaded into the register on the positive transition of the clock. The register will shift right with $\mathrm{S}_{0} \mathrm{HIGH}$ and $\mathrm{S}_{1}$ LOW and will shift left with $\mathrm{S}_{0}$ LOW and $\mathrm{S}_{1}$ HIGH. All shifting occurs on the positive transition of the clock input. With $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ LOW, all register functions are inhibited. The mode control inputs $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ should be changed only when the clock is HIGH.
The Am54/74195 can be operated in either the synchronous parallel load or shift right modes. With the shift/load control LOW, data is synchronously loaded into the register on the positive going transition of the clock input. With the shift/load control HIGH, data on the J-K inputs is serially shifted right. This register provides both the $\mathrm{Q}_{\mathrm{D}}$ and $\overline{\mathrm{Q}}_{\mathrm{D}}$ outputs.
Both registers provide a direct overriding active-LOW clear input.

## LOGIC SYMBOLS




MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am74194, Am74195 | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (COM $\left.{ }^{\circ} \mathrm{L}\right)$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| Am54194, Am54195 | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL) | MIN. $=4.5 \mathrm{~V}$ | MAX. $=5.5 \mathrm{~V}$ |


| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}=-800 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 2.4 | 3.4 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOL}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\mathbf{I H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-12 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| $\begin{aligned} & \hline \text { ILL } \\ & \text { (Note 3) } \\ & \hline \end{aligned}$ | Unit Load Input LOW Current | $V_{C C}=$ MAX., $V_{I N}=0.4 \mathrm{~V}$ |  |  |  |  | -1.6 | mA |
| $\begin{aligned} & I_{\text {IH }} \\ & \text { (Note 3) } \end{aligned}$ | Unit Load Input HIGH Current | $V_{C C}=M A X ., V_{I N}=2.4 \mathrm{~V}$ |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current (Note 4) | $V_{C C}=$ MAX.,$V_{\text {OUT }}=0.0 \mathrm{~V}$ |  | Am54 | -20 |  | -57 | mA |
|  |  |  |  | Am74 | -18 |  | -57 |  |
| ${ }^{\text {ICC }}$ | Power Supply Current | $V_{C C}=$ MAX. | Am54/74194 (Note 5) |  |  | 39 | 63 | mA |
|  |  |  | Am54/74195 (Note 6) |  |  |  |  |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Outputs open. Inputs A, B, C, D grounded. Inputs $S_{0,} S_{1}$, Clear, L, R, at 4.5 V . Measured after a momentary ground, then 4.5 V applied to clock 6. Outputs open. S/L grounded. A, B, C, D, J, $\bar{K}$ at 4.5 V . Measured after applying a momentary ground then 4.5 V to the clear followed by ground then 4.5 V to clock.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Output | 194 | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ | 7 | 14 | 22 | ns |
|  |  | 195 |  | 6 | 14 | 22 |  |
| ${ }_{\text {tPHL }}$ | Clock to Output |  |  | 7 | 17 | 26 | ns |
| ${ }_{\text {tPHL }}$ | Clear to Output |  |  |  | 19 | 30 | ns |
| ${ }^{\text {p }}$ w | Clock Pulse Width | 194 |  | 20 |  |  | ns |
|  |  | 195 |  | 16 |  |  |  |
| ${ }^{\text {mpw }}$ | Clear Pulse Width | 194 |  | 20 |  |  | ns |
|  |  | 195 |  | 12 |  |  |  |
| ${ }^{\text {s }}$ | Mode Control Set-up Time | 194 |  | 30 |  |  | ns |
|  |  | 195 |  | 25 |  |  |  |
| $t_{s}$ | Data Input Set-up Time | 194 |  | 20 |  |  | ns |
|  |  | 195 |  | 15 |  |  |  |
| $t_{s}$ | Clear Recovery (in-active) to Clock Set-up Time |  |  | 25 |  |  | ns |
| $t_{h}$ | Data Hold Time |  |  | 0 |  |  | ns |
| ${ }^{\text {t }}$ R | Shift/Load Release-Time Am54/74195 |  |  |  |  | 10 | ns |
| $\mathrm{f}_{\text {MAX }}$. | Maximum Clock Frequency | 194 |  | 25 | 36 |  | MHz |
|  |  | 195 |  | 30 | 39 |  |  |

## DEFINITION OF FUNCTIONAL TERMS

$J, \bar{K}$ The logic inputs use for Controlling the $\mathrm{Q}_{\mathrm{A}}$ flip-flop of the Am54/74195 register when S/L is HIGH.
CLR Clear. The asynchronous master reset input.
CP Clock pulse for the register. Enters data on the LOW-to-HIGH transition.
S/L Shift/Load. The input for selection of parallel or serial shifting for the Am54/74195 register. S/L LOW selects parallel entry.
$S_{0}, S_{1}$ The mode select inputs of the Am54/74194.
A, B, C, D The four parallel data inputs for the register.
R The serial input to the $\mathrm{Q}_{\mathrm{A}}$ flip-flop of the Am54/74194 in the right shift mode.
L The serial input to the $Q_{D}$ flip-flop of the Am54/74194 in the left shift mode.
$\mathrm{Q}_{\mathrm{A}}, \mathrm{Q}_{\mathrm{B}}, \mathrm{Q}_{\mathrm{C}}, \mathrm{O}_{\mathrm{D}}$ The four true outputs of the register.
$\overline{\mathrm{Q}}_{\mathrm{D}}$ The complement output of the $\mathrm{Q}_{\mathrm{D}}$ flip-flop. (Am54/ 74195 only).

## LOADING RULES (In Unit Loads)

| $\begin{gathered} \text { Am54/ } \\ 74195 \\ \text { Input/Output } \\ \hline \end{gathered}$ | $\begin{gathered} \text { Am54/ } \\ 74194 \\ \text { Input/Output } \end{gathered}$ | Pin No.'s | Input Unit Load | $\begin{aligned} & \text { Fan } \\ & \text { Output } \\ & \text { HIGH } \end{aligned}$ | -out Output LOW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CLR | 1 | 1 | - | - |
| J | R | 2 | 1 | - | - |
| $\bar{\kappa}$ | A | 3 | 1 | - | - |
| A | B | 4 | 1 | - | - |
| B | C | 5 | 1 | - | - |
| C | D | 6 | 1 | - | - |
| D | $L$ | 7 | 1 | - | - |
| GND | GND | 8 | - | - | - |
| Shift/Load | $\mathrm{S}_{0}$ | 9 | 1 | - | - |
| CP | $\mathrm{s}_{1}$ | 10 | 1 | - | - |
| $\overline{\mathrm{o}}_{\mathrm{D}}$ | - |  | - | 20 | 10 |
| - | CP | 11 | 1 | - | - |
| $\mathrm{O}_{\mathrm{D}}$ | $\mathrm{O}_{\mathrm{D}}$ | 12 | - | 20 | 10 |
| $\mathrm{o}_{\mathrm{C}}$ | $\mathrm{O}_{\mathrm{C}}$ | 13 | - | 20 | 10 |
| $\mathrm{o}_{\mathrm{B}}$ | $\mathrm{O}_{\mathrm{B}}$ | 14 | - | 20 | 10 |
| $\mathrm{o}_{\mathrm{A}}$ | $\mathrm{o}_{\text {A }}$ | 15 | - | 20 | 10 |
| $\mathrm{v}_{\mathrm{CC}}$ | $\mathrm{v}_{\text {cc }}$ | 16 | - | - | - |

FUNCTION TABLES

Am54/74194

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | Clear | $\begin{array}{\|l\|} \hline \text { Mode } \\ \hline S_{1} S_{0} \\ \hline \end{array}$ | Clock | Serial |  | Parallel |  |  |  | $\alpha_{A} a_{B} a_{C} a_{D}$ |  |
|  |  |  |  | Left | Right | A | B | C | D |  |  |
| Clear | L | $\mathrm{X} \times$ | $\times$ | X | X | X | $x$ | X | $x$ | 1 L | L L |
| No Change | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\left\|\begin{array}{cc} N C & N C \\ \mathrm{x} & \mathrm{x} \end{array}\right\|$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | NC NC NC NC | NC NC NC NC |
| Parallel Load | H | H H | $\dagger$ | X | X | $D_{0}$ | D1 | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $D_{0} D_{1}$ | $\mathrm{D}_{2} \mathrm{D}_{3}$ |
| Shift Right | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{ll} L & H \\ L & H \end{array}$ | $\uparrow$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{array}{ll} \mathrm{L} & \mathrm{Q}_{\mathrm{A}} \\ \mathrm{H} & \mathrm{Q}_{A} \end{array}$ | $\begin{array}{ll} \mathrm{Q}_{\mathrm{B}} & \mathrm{O}_{\mathrm{C}} \\ \mathrm{Q}_{\mathrm{B}} & \mathrm{Q}_{\mathrm{C}} \end{array}$ |
| Shift Left | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{ll} \mathrm{H} & \mathrm{~L} \\ \mathrm{H} & \mathrm{~L} \end{array}$ | $\uparrow$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\begin{array}{ll} a_{B} & a_{C} \\ a_{B} & a_{C} \end{array}$ | $\begin{array}{ll} Q_{D} & L \\ Q_{D} & H \end{array}$ |
| Hold | H | L L | $\times$ | X | X | X | X | X | $\times$ | NC NC | NC NC |

[^6]
## Am54/74195

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master Reset | Shift/ <br> Load | Clock | Serial - |  | Parallel |  |  |  | $\alpha_{A}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{O}_{\mathrm{c}}$ | $0_{D}$ | $\overline{\mathbf{o}}_{\mathrm{D}}$ |
|  |  |  | J | K | A | 8 | c | D |  |  |  |  |  |
| L | x | x | x | x | x | $x$ | $x$ | x | L | L | L | L | H |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \hline \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ |
| H | L | $\dagger$ | X | $\times$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\bar{D}_{3}$ |
| H | H | $\dagger$ |  | H | $\times$ | X | x | X | $\mathrm{a}_{\mathrm{A}}$ | $\mathrm{Q}_{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | ${ }^{\circ}$ | $\overline{\mathrm{a}}_{\mathrm{c}}$ |
| H | H | $\dagger$ |  | 1 | $\times$ | x | $x$ | $\times$ | L | $\mathrm{O}_{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | ${ }^{0}$ | ${ }^{\text {a }}$ C |
| H | H | $\uparrow$ | H | H | X | x | $\times$ | $\times$ | H | $\mathrm{O}_{\mathbf{A}}$ | $\mathrm{O}_{\mathrm{B}}$ | ${ }^{\circ} \mathrm{C}$ | $\overline{\mathrm{O}}_{\mathrm{C}}$ |
| H | H | $\dagger$ | H | L | X | x | $x$ | $\times$ | $\overline{\mathrm{O}}_{\mathrm{A}}$ | $\mathrm{a}_{\text {A }}$ | $\mathrm{O}_{\mathrm{B}}$ | ac | ${ }_{\mathrm{a}}{ }_{\mathrm{C}}$ |

$\begin{aligned} H & =\text { HIGH }\end{aligned} \quad X=$ Don't Care
$t=$ LOW-to-HIGH transition
$D_{i}=$ May be a HIGH or a LOW and the respective output will assume the same state.

Note 1: If the J and $\overline{\mathrm{K}}$ inputs are tied together, the common line becomes a D-Type input to the first bit in the shift mode
2: Linear feedback shift counters can be made by connecting the $Q_{D}$ and $\bar{Q}_{D}$ outputs to the $\bar{K}$ and $J$ inputs, respectively.

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


## APPLICATIONS

## HIGH-SPEED MOD 15 LINEAR FEEDBACK SHIFT REGISTER

Sequence is $0,1,2,5,10,4,9,3,6,13,11,7,14,12,8,0$ (15 is non-self correcting; use clear to initialize)


12-BIT SHIFT-LEFT, SHIFT-RIGHT, PARALLEL-LOAD REGISTER


Metallization and Pad Layouts

Am54/74194


## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$\mathbf{f}_{\text {MAX }}$ The highest operating clock frequency.
$t_{\text {PLH }}$ The propagation delay time from an input change to an output LOW-to-HIGH transition.
tPHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$\mathbf{t}_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$\mathbf{t}_{\mathrm{R}}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time)

UNIT LOAD DEFINITIONS

|  | HIGH |  | LOW |  |
| :--- | :---: | :---: | :---: | :---: |
| SERIES | Current | Measure <br> Voltage | Current | Measure <br> Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0 mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8 mA | 0.4 V |
| (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18 mA | 0.3 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| (Note 1) | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am9300 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am93L00 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am93S00 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6 mA | 0.4 V |
| Am75/85 |  |  |  |  |
| Am8200 |  |  |  |  |

Note: 1. 54L/74L has two different types of standard inputs.

PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS

## SET-UP, HOLD, AND RELEASE TIMES



Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

PROPAGATION DELAY


LOAD TEST CIRCUIT


PULSE WIDTH


Notes: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathbf{Z}_{\mathrm{o}}=50 \Omega ; \mathrm{t}_{r} \leqslant 10 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 10 \mathrm{~ns}$.

## INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS



Note: Refer to Electrical Characteristics for measure current.

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
I Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
IIL LOW-level input current with a specified LOW-level voltage applied.
$\mathbf{I}_{\mathbf{I H}}$ HIGH-level input current with a specified HIGH-level voltage applied.
IOL LOW-level output current.
$\mathrm{I}_{\mathrm{OH}} \mathrm{HIGH}$-level output current.
ISC Output short-circuit source current.
$I_{C C}$ The supply current drawn by the device from the $V_{C C}$ power supply.
$\mathrm{V}_{\mathrm{IL}}$ Logic LOW input voltage.
$\mathrm{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$\mathrm{V}_{\mathrm{OL}}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

## PHYSICAL DIMENSIONS <br> Dual-In-Line




## Am25S05 <br> Four-Bit by Two-Bit 2's Complement Multiplier

## Jistinctive Characteristics

- Provides 2's complement multiplication at high speed without correction.
- Can be used in a combinatorial array or in a time sequenced mode.
, Multiplies two 12-bit signed numbers in typically 115 ns .
- Multiplies in active HIGH (positive logic) or active LOW (negative logic) representations.
- Reduced input loading as compared to Am2505.
- 100\% reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION:

The Am25S05 is a high-speed digital multiplier that can multiply numbers represented in the 2 's complement notation and produce a 2 's complement product without correction. The device consists of a $4 \times 2$ multiplier that can be connected to form iterative arrays able to multiply numbers either directly, or in a time sequenced arrangement. The device assumes that the most significant digit in a word carries a negative weight, and can therefore be used in arrays where the multiplicand and multiplier have different word lengths. The multiplier uses the quaternary algorithm and performs the function $S=X Y+K$ where $K$ is the input field used to add partial products generated in the array. At the beginning of the array the $K$ inputs are available to add a signed constant to the least significant part of the product. Multiplication of an $m$ bit number by an $n$ bit number in an array results in a product having $m+n$ bits so that all possible combinations of product are accounted for. If a conventional 2 's complement product is required the most significant bit can be ignored, and overflow conditions can be detected by comparing the last two product digits.
A number of connection schemes are possible. Figure 1 shows the connection scheme that results in the fastest multiply. If higher speed is required an array can be split into several parts, and the parts added with high-speed look-ahead carry adders.
Provision is made in the design for multiplication in the active high (positive logic) or active low (negative logic) representations simply by reinterpreting the active level of the input operands, the product, and a polarity control $\overline{\mathbf{P}}$. For a more complete description and applications the user is referred to the Am2505 Application Note.


LOGIC DIAGRAM



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{cC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am25S05×C, DC, PC Am25S05XM, DM Am25S05FM Parameters

| $\mathrm{VOH}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-1.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |
| IIL (Note 2) | Unit Load Input LOW Current | $V_{C C}=M A X ., V_{I N}=0.5 V$ |
| 1 HH (Note 2) | Unit Load Input HIGH Current | $V_{C C}=M A X ., V_{I N}=2.7 \mathrm{~V}$ |
|  | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=5.5 V$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current Am25S05XM | $V_{C C}=$ MAX., y $1=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{Cc}$ | Power Supply Current Am25S05XC |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V}$ to 5.50 V $\mathrm{T}^{\mathrm{C}} \mathrm{C}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Description

Min

Note 1. Typical Limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Ambient and maximum loading.
Note 2. Actual input currents are obtained by multiplying unit load current by the input load factor. (See loading rules)

## Switching Characteristics ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ )

| Parameters | From (Input) | To (Output) | Test Conditions | Min. | Tур. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | $C_{n}$ | $C_{n+4}$ | See Test Table | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 8 \\ & 9 \end{aligned}$ | $\begin{aligned} & 12 \\ & 14 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | $C_{n}$ | $S_{0,1,2,3}$ |  | $\begin{array}{r} 6 \\ 5 \\ \hline \end{array}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 18 \\ & 15 \\ & \hline \end{aligned}$ | ns |
| ${ }^{\text {tpLH }}$ <br> ${ }^{\text {tPHL }}$ | $C_{n}$ | $\mathrm{S}_{4,5}$ |  | $\begin{aligned} & 7 \\ & 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 15 \\ & 13 \\ & \hline \end{aligned}$ | $\begin{aligned} & 22 \\ & 20 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Any k | $C_{n+4}$ |  | $\begin{aligned} & 3 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{array}{r} 6.5 \\ 10 \\ \hline \end{array}$ | $\begin{gathered} 9 \\ 15 \\ \hline \end{gathered}$ | ns |
| $\begin{aligned} & \mathbf{t P L H}^{\prime} \\ & \mathbf{t}_{\mathrm{PH}} \end{aligned}$ | Any k | $S_{0,1,2,3}$ |  | $\begin{aligned} & 6 \\ & 4 \end{aligned}$ | $\begin{array}{r} 13.5 \\ 9.5 \end{array}$ | $\begin{aligned} & 20 \\ & 14 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { t PHL }^{2} \end{aligned}$ | Any k | $S_{4,5}$ |  | $\begin{aligned} & 3 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 15.5 \\ & 12.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 23 \\ & 19 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Any $x$ | $C_{n+4}$ |  | $\begin{aligned} & 8 \\ & 9 \end{aligned}$ | $\begin{aligned} & 17 \\ & 18 \end{aligned}$ | $\begin{aligned} & 26 \\ & 27 \end{aligned}$ | ns |
| tPLH <br> tPHL | Any x | $S_{0,1,2,3}$ |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 21 \\ & 21 \\ & \hline \end{aligned}$ | $\begin{aligned} & 32 \\ & 32 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Any x | S4,5 |  | $\begin{aligned} & 11 \\ & 10 \end{aligned}$ | $\begin{aligned} & 23.5 \\ & 21.5 \end{aligned}$ | $\begin{aligned} & 35 \\ & 32 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { t} \mathrm{PLH} \\ & \text { t }^{2} \mathrm{HL} \end{aligned}$ | Any y | $\mathrm{C}_{\mathrm{n}+4}$ |  | $\begin{aligned} & 11 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 23 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 34 \\ & 30 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathbf{t}_{\mathrm{PH}} \end{aligned}$ | Any y | $S_{0,1,2,3}$ |  | $\begin{aligned} & 11 \\ & 11 \\ & \hline \end{aligned}$ | $\begin{array}{r} 23 \\ 23 \\ \hline \end{array}$ | $\begin{aligned} & 34 \\ & 34 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\text {PLH }} \\ & \mathbf{t}_{\text {PHL }} \end{aligned}$ | Any V | $S_{4,5}$ |  | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 37 \\ & 37 \end{aligned}$ | ns |

SWITCHING TIME TEST TABLE

| Input | Outputs | Inputs at 0 V (remaining inputs at 4.5 V ) |
| :---: | :---: | :---: |
| $\mathrm{c}_{\mathrm{n}}$ | $\mathrm{C}_{n+4}, \mathrm{~S}_{0123}, \mathrm{~S}_{45}$ | $P, Y_{-1}, Y_{1}$, All $X$ |
| $\begin{aligned} & \mathrm{k}_{0} \\ & \mathrm{k}_{1} \\ & \mathrm{k}_{2} \\ & \mathrm{k}_{3} \\ & \mathrm{k}_{3} \end{aligned}$ | $\begin{gathered} c_{n+4}, s_{0123}, s_{45} \\ c_{n+4}, s_{123}, s_{45} \\ c_{n+4}, s_{23}, s_{45} \\ s_{3} \\ s_{45} \end{gathered}$ | $P, Y_{-1}, Y_{1}$, All $X$ <br> $P, Y_{-1}, Y_{1}$, All $X$ <br> $P, Y_{-1}, Y_{1}$, All $X$ <br> $P, Y_{-1}, Y_{1}$, All $X$ <br> P, $Y_{-}, Y_{1}$, All $X, C_{n}$ |
| $\begin{aligned} & x_{-1} \\ & x_{0} \\ & x_{1} \\ & x_{2} \\ & x_{3} \\ & x_{3} \\ & x_{4} \end{aligned}$ | $\begin{gathered} c_{n+4}, s_{0123}, s_{45} \\ c_{n+4}, s_{0123}, s_{45} \\ c_{n+4}, s_{123}, s_{45} \\ c_{n+4}, s_{123}, s_{45} \\ s_{3} \\ s_{45} \\ s_{45} \end{gathered}$ | P, $Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> P, $Y_{-1}, Y_{1}$, All $k$ <br> $P, Y_{-1}, Y_{1}$, All $k$ <br> P, $Y_{-1}, Y_{1}$, All $k, C_{n}$ <br> $P, Y_{1}, A l l k, C_{n}$ |
| $\begin{aligned} & y_{-1} \\ & y_{0} \\ & y_{1} \end{aligned}$ | $\begin{aligned} & c_{n+4}, s_{0123}, s_{45} \\ & c_{n+4}, s_{0123}, s_{45} \\ & c_{n+4}, s_{0123}, s_{45} \end{aligned}$ | P, $x_{1}, x_{2}, x_{3}, x_{4}$, All $k$ P, $x_{1}, x_{2}, x_{3}, x_{4}$, All $k$ $x_{0}, x_{1}, x_{2}, x_{3}, x_{4}$, All k |

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $V_{C C}$ to indicate high $V_{C C}$ value.
I Input.
L LOW, applying to LOW logic level or when used with $V_{C C}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
O. Output.

## FUNCTIONAL TERMS

$C_{n}$ The carry input to the high-speed adder.
$\mathbf{C}_{n+4}$ The carry output from the high-speed adder.
$\mathrm{k}_{\mathrm{i}}$ The constant field used for accumulating partial products.
$i=0,1,2,3$. At the beginning of the array the K field can be used to add a 2's complement number to the least significant half of the double length product.
$\overline{\mathbf{P}}$ The polarity control input. This input must be at a low-logic level for numbers in the active high logic representation, and held high for numbers in the active low logic representation.
$\mathbf{S}_{\mathbf{i}}$ The product outputs. $\mathrm{i}=0,1,2,3,4,5$.
$\mathbf{x}_{\mathbf{i}}$ The multiplicand inputs. $\mathrm{i}=-1,0,1,2,3,4$. At the first column
of the array $x_{-1}$ must be held at logic ' 0 ', and at the last column of the array $x_{4}$ is connected to $x_{3}$.
$y_{i}$ The multiplier inputs. $i=-1,0,1$.
At the first row of the array $\mathrm{y}_{-1}$ must be held at logic ' 0 '.

## OPERATIONAL TERMS:

$I_{\text {IL }}$ Forward input load current.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
IOL Output LOW current, forced into the output in $V_{O L}$ test.
$I_{C C}$ The current drawn by the device from $V_{C C}$ power supply with input and output terminals open.
$I_{\mathrm{IH}}$ Reverse input load current.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathrm{V}_{I H}$ Minimum logic HIGH input voltage.
$V_{\text {IL }}$ Maximum logic LOW input voltage.
$V_{I N}$ Input voltage applied in $I_{I L}, I_{I H}$ tests.
$\mathrm{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$V_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ flowing into output.

## MSI INTERFACING RULES

|  | Equivalent <br> Input Unit Load <br> Interfacing <br> Digital Family |  |
| :--- | :---: | :---: |
| HIGH | LOW |  |
| Advanced Micro Devices $54 / 7400$ Series | 1.25 | 1.25 |
| Advanced Micro Devices $9300 / 2500$ Series | 1.25 | 1.25 |
| FSC Series 9300 | 1.25 | 1.25 |
| TI Series 54/7400 | 1.25 | 1.25 |
| Signetics Series 8200 | 2.5 | 2.5 |
| National Series DM 75/85 | 1.25 | 1.25 |
| DTL Series 930 | 15 | 1.25 |

OPERATION TABLE

| Y Multiplier |  | Operation <br> X Multiplicand |
| :---: | :---: | :---: |
| $\mathrm{Y}-1$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ |

Active Low Inputs and Outputs
' 1 ' = Low, '0' = High, $\mathrm{P}=\mathrm{High}$
Active High Inputs and Outputs
$' 1$ ' = High, '0' = Low, $\overline{\mathrm{P}}=$ Low

| Am25S05 LOADING RULES IN UNIT LOADS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.'s | Input Unit Load |  | Fanout |  |
|  |  | Input HIGH | Input LOW | Output HIGH | Output LOW |
| $\mathrm{x}_{4}$ | 1 | 0.2 | 0.2 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 2 | 0.2 | 0.2 | - | - |
| $\mathrm{x}_{3}$ | 3 | 0.2 | 0.2 | - | - |
| $\mathrm{x}_{2}$ | 4 | 0.4 | 0.4 | - | - |
| $\mathrm{x}_{1}$ | 5 | 0.4 | 0.4 | - | - |
| $\mathrm{x}_{0}$ | 6 | 0.4 | 0.4 | - | - |
| $\mathrm{x}_{-1}$ | 7 | 0.2 | 0.2 | - | - |
| $\mathrm{S}_{0}$ | 8 | - | - | 20 | 10 |
| $\mathrm{S}_{1}$ | 9 | - | - | 20 | 10 |
| $\mathrm{S}_{2}$ | 10 | - | - | 20 | 10 |
| $\mathrm{S}_{3}$ | 11 | - | - | 20 | 10 |
| GND | 12 | - | - | - | - |
| $\mathrm{C}_{\mathrm{n}+4}$ | 13 | - | - | 20 | 10 |
| $\mathrm{S}_{4}$ | 14 | - | - | 20 | 10 |
| $\mathrm{S}_{5}$ | 15 | - | - | 20 | 10 |
| $\mathrm{k}_{3}$ | 16 | 2 | 2 | - | - |
| $\mathrm{k}_{2}$ | 17 | 2 | 2 | - | - |
| $\mathrm{k}_{1}$ | 18 | 2 | 2 | - | - |
| $\mathrm{k}_{0}$ | 19 | 2 | 2 | - | - |
| $\overline{\mathbf{P}}$ | 20 | 1 | 1 | - | - |
| $y_{1}$ | 21 | 0.6 | 0.6 | - | - |
| $\mathrm{y}_{0}$ | 22 | 0.6 | 0.6 | - | - |
| $y-1$ | 23 | 0.6 | 0.6 | - | - |
| $\mathrm{V}_{\mathrm{CC}}$ | 24 | - | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ at 2.7 V at the HIGH Logic Level and -2.0 mA at 0.5 V at the LOW Logic Level.

## USER NOTES

1. Arithmetic in the multiplier is performed in the 2 's complement notation, which requires a carry in at the first stage. This is accomplished by connecting the $\mathrm{yi}_{\mathrm{i}}$ multiplier bit to the appropriate carry input terminal $i=1,3,5 \ldots$
2. The multiplier can perform multiplication in either the active high (positive logic) or active low (negative logic) representations by reinterpreting the active logic level and by grounding or leaving the polarity control pin $\overline{\mathrm{P}}$ open circuit respectively.
3. Multiplication can be performed in number representations other than 2's complement by either correcting the 2's complement product or adding in a correction at the beginning of the multiplication at the K inputs. $2^{\prime} \mathrm{s}$ complement numbers are represented as: $X_{2}=x-x_{s} 2^{n-1}$.

Number representation
2 's complement

## Correction

None
1 's complement
Add $x_{s} Y_{2}+y_{s} X_{2}+x_{s} y_{s}$ at $k$ inputs Unsigned
(magnitude) Extend multiplier and multiplicand one bit at the least significant end. Form $x_{0} y_{0}+y_{0} x+x_{0} y$ with conditional adder and add to array shifted two places up at $k$ inputs. Force $k_{s}, y_{s}, x_{s}=0$.

Sign magnitude $x_{s}=0, y_{s}=0$ None

$$
\begin{aligned}
& x_{s}=1, y_{s}=0 \quad \text { Form }\left[(X Y)_{2}+2^{n-1} y\right] \\
& x_{s}=0, y_{s}=1 \quad \text { Form }\left[(X Y)_{2}+2^{n-1} x\right] \\
& x_{s}=1, y_{s}=1 \text { Add } 2^{n-1}(x+y)-2^{2 n-2}
\end{aligned}
$$

4. For the highest speed array with the multipliers arranged in a parallelogram structure carries between certain multipliers are exchanged with the y carry-ins needed for 2 's complement subtract. The delays in the array are then equalized as best possible as shown in Figure 1.
5. For higher speed multiplication the array can be split into several parts that can be added together with highspeed adders.
6. Rounding off to a single length product can be achieved by adding a ' 1 ' to the array at the most significant positive k input of the array, ignoring the most significant product digit, and using the remainder of the most significant part of the product.
7. Truncation of a product without round off enables some of the multipliers in the array to be removed.


Critical speed carries between columns have been interchanged with 2's complement carry-ins $Y_{5}, Y_{7}, Y_{9}$, $\mathrm{Y}_{11}$ for highest speed.

Figure 1. High Speed 12×12 2's Complement Multiplication


# Am25S07•Am25S08 <br> Hex/Quad Parallel D Registers With Register Enable 

## Distinctive Characteristics

- 4-bit and 6-bit high-speed parallel registers
- Common clock and common enable
- Positive edge triggered D flip-flops
- 100\% reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am25S07 is a 6-bit, high-speed Schottky register with a buffered common register enable. The Am25SO8 is a 4 -bit register with a buffered common register enable. The devices are similiar to the Am54S/74S174 and Am54S/74S175 but feature the common register enable rather than common clear.
Both registers will find application in digital systems where information is associated with a logic gating signal. When the enable is LOW, data on the D inputs is stored in the register on the positive going edge of the clock pulse. When the enable is HIGH, the register will not change state regardless of the clock or data input transitions.

LOGIC SYMBOLS
Am25S07
Am25S08


$$
v_{C C}=\operatorname{Pin} 16
$$

$$
\text { GND }=P \text { in } 8
$$

## LOGIC DIAGRAMS

Am25S07


Am25S08


ORDERING INFORMATION

| Package | Temperature | Am25S07 <br> Order <br> Range | Am25S08 <br> Order |
| :---: | :---: | :---: | :---: |
| Type | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S07PC | AM25S08PC |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S07DC | AM25S08DC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM25S07XC | AM25S08XC |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S07DM | AM25S08DM |
| Hermetic DIP | AM25S07FM | AM25S08FM |  |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S07F |  |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM25S07XM | AM25S08XM |

## CONNECTION DIAGRAMS

Top Views


Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am25S07×C, Am25S08×C Am25S07XM, Am25S08×M
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Parameters
Description

| $\mathrm{VOH}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N .,{ }^{\prime} \mathrm{OH} \\ & V_{I N}=-1 \mathrm{~mA} \\ & V_{I H} \text { or } V_{I L} \end{aligned}$ |  | XC | 2.7 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | XM | 2.5 | 3.4 |  |  |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed in voltage for all | ogical HIG ts |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $V_{C C}=\text { MIN., } I_{I N}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| $\begin{aligned} & \mathrm{I} \text { IL } \\ & \text { (Note 3) } \end{aligned}$ | Unit Load Input LOW Current | $V_{C C}=$ MAX.,$V_{\text {IN }}=0.5 V$ |  |  |  |  | -2 | mA |
| $I_{1 H}$ <br> (Note 3) | Unit Load Input HIGH Current | $V_{C C}=M A X ., V_{I N}=2.7 \mathrm{~V}$ |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| $1 /$ | Input HIGH Current | $V_{C C}=M A X ., V_{I N}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| ISC | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | -40 |  | -100 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $V_{C C}=M A X$. | S07 |  |  | 90 | 144 | mA |
|  |  |  | S08 |  |  | 60 | 96 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Outputs open; enable grounded; data inputs at 4.5 V , measured after a momentary ground, then 4.5 V applied to the clock input.

Switching Characteristics ( $T_{A}=+25^{\circ} \mathrm{C}$ )


| Am25S07 LOADING RULES (In STTL Unit Loads) |  |  |  |  |  | Am25S08 LOADING RULES (In STTL Unit Loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Fan-out |  |  |  |  |  |  | Fan-out |  |
| Input/Output | Pin No. |  |  | Output HIGH | Output LOW | Input/Output | Pin No.'s | Input Unit Load | Output HIGH | Output LOW |
| $\overline{\mathrm{E}}$ | 1 |  |  | - | - | $\overline{\mathrm{E}}$ | 1 | 1 | - | - |
| $\mathbf{o}_{0}$ | 2 |  |  | 20 | 10 | $\mathrm{o}_{0}$ | 2 | - | 20 | 10 |
| $\mathrm{D}_{0}$ | 3 |  |  | - | - | $\overline{\mathrm{a}}_{0}$ | 3 | - | 20 | 10 |
| $\mathrm{D}_{1}$ | 4 |  |  | - | - | $\mathrm{D}_{0}$ | 4 | 1 | - | - |
| $\mathrm{a}_{1}$ | 5 |  |  | 20 | 10 | $\mathrm{D}_{1}$ | 5 | 1 | - | - |
| $\mathrm{D}_{2}$ | 6 |  |  | - | - | $\overline{\mathrm{a}}_{1}$ | 6 | - | 20 | 10 |
| $\mathrm{O}_{2}$ | 7 |  |  | 20 | 10 | $\mathrm{a}_{1}$ | 7 | - | 20 | 10 |
| GND | 8 |  |  | - | - | GND | 8 | - | - | - |
| CP | 9 |  |  | - | - | CP | 9 | 1 | - | - |
| $\mathrm{O}_{3}$ | 10 |  |  | 20 | 10 | $\mathrm{O}_{2}$ | 10 | - | 20 | 10 |
| $\mathrm{D}_{3}$ | 11 |  |  | - | - | $\overline{\mathrm{a}}_{2}$ | 11 | - | 20 | 10 |
| $\mathrm{O}_{4}$ | 12 |  |  | 20 | 10 | $\mathrm{D}_{2}$ | 12 | 1 | - | - |
| $\mathrm{D}_{4}$ | 13 |  |  | - | - | $\mathrm{D}_{3}$ | 13 | 1 | - | - |
| $\mathrm{D}_{5}$ | 14 |  |  | - | - | $\overline{\mathrm{a}}_{3}$ | 14 | - | 20 | 10 |
| $\mathrm{O}_{5}$ | 15 |  |  | 20 | 10 | $\mathrm{o}_{3}$ | 15 | - | 20 | 10 |
| $\mathrm{V}_{\mathrm{cc}}$ | 16 |  |  | - | - | $\mathrm{v}_{\mathrm{CC}}$ | 16 | - | - | - |
| A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7V HIGH and -2.0 mA measured at 0.5 V LOW. |  |  |  |  |  |  |  |  |  |  |
| DEFINITION OF FUNCTIONAL TERMS <br> $D_{i}$ The $D$ flip-flop data inputs. <br> $E$ Enable. When the enable is LOW, data on the $D_{i}$ inputs is transferred to the $\mathrm{Q}_{\boldsymbol{i}}$ outputs on the LOW-to-HIGH clock transition. When the enable is HIGH, the $\mathrm{a}_{\mathrm{i}}$ outputs do not change regardless of the data or clock input transitions. <br> CP Clock Pulse for the register. Enters data on the LOW-toHIGH transition. <br> $\mathbf{O}_{\mathbf{i}}$ The TRUE register outputs. <br> $\overline{\mathbf{O}}_{\mathbf{i}}$ The complement register outputs <br> FUNCTION TABLE |  |  |  |  |  | $v_{\mathrm{cc}}$ $\qquad$ $\qquad$ <br> Not | DRIVI <br> $50 \Omega$ NO <br> Actual curr | INPUT/OU RFACE CON <br> nt flow direct | n shown. | ut <br> it LOAD <br> $\Omega$ NOM |

## APPLICATIONS



Selective Register Loading of Data on Synchronous Clock.

Pad Layout


## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
${ }^{t}$ PLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
${ }^{\text {t PHL }}$. The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$t_{R}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

## UNIT LOAD DEFINITIONS

|  | HIGH |  | LOW |  |
| :--- | :---: | :---: | :---: | :---: |
| SERIES | Current | Measure <br> Voltage | Current | Measure <br> Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0 mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8 mA | 0.4 V |
| (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18 mA | 0.3 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ |  |  |  |  |
| Note 1) | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| Am54LS/74LS | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am9300 | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am93L00 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am93S00 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6 mA | 0.4 V |
| Am8200 |  |  |  |  |

Note: 1. $54 \mathrm{~L} / 74 \mathrm{~L}$ has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM.POLE OUTPUTS

SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

PROPAGATION DELAY


LOAD TEST CIRCUIT


PULSE WIDTH


Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{o}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## SCHOTTKY INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS



## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
I Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
IIL LOW-level input current with a specified LOW-level voltage applied.
$I_{I H}$ HIGH-level input current with a specified HIGH-level voltage applied.
$I_{\text {OL }}$ LOW-level output current.
$\mathrm{I}_{\mathrm{OH}}$ HIGH-level output current.
ISC Output short-circuit source current.
$I_{C C}$ The supply current drawn by the device from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$V_{\text {IL }}$ Logic LOW input voltage.
$\mathbf{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$V_{\mathrm{OL}}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

Note: Refer to Electrical Characteristics for measure currents.

## PHYSICAL DIMENSIONS

Dual-In-Line

Molded

## Ceramic




## Am25S09

## Quad Two-Input, High-Speed Register

## Distinctive Characteristics

- Four-bit register accepts data from one of two 4-bit input fields.
- Edge triggered clock action
- High-speed Schottky technology.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am25S09×C <br> Am25S09XM | $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=5.0 V \pm 5 \%\left(C O M^{\prime} \mathrm{L}\right) \\ & V_{C C}=5.0 V \pm 10 \%(\mathrm{MIL}) \end{aligned}$ | $\begin{aligned} & \mathrm{N} .=4.75 \mathrm{~V} \\ & \mathrm{~N} .=4.5 \mathrm{~V} \end{aligned}$ | MAX. $=5.25 \mathrm{~V}$ | 5.25 V |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ.(Note 2) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | COM ${ }^{\text {L }}$ | 2.7 | 3.4 |  | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | MIL | 2.5 | 3.4 |  |  |
| $\mathrm{VOL}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.3 | 0.5 | Volts |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL (Note 3) | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -2.0 | mA |
| $I_{\mathrm{IH}}$ <br> (Note 3) | Unit Load Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ISC | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. (Note 5) |  |  | 75 | 120 | mA |

Notes: 1. For conditions shown as MIN. or MAX. use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Measured with Select and Clock inputs at 4.5 V ; all data inputs at OV ; all outputs open.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters. | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Q HIGH | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 8 | 12 | ns |
| ${ }^{\text {tPHL }}$ | Clock to Q LOW |  |  | 11.5 | 17 | ns |
| $t_{\text {pw }}$ | Clock Pulse Width |  | 7 |  |  | ns |
| $\mathrm{t}_{\text {s }}$ | Data Set-up Time |  | 5.5 |  |  | ns |
| $t_{\text {s }}$ | Select Input Set-up Time |  |  | 7 |  | ns |
| $t^{\text {h }}$ | Data Hold Time |  | 3 |  |  | ns |
| $t_{\text {h }}$ | Select Input Hoid Time |  | 3 |  |  | ns |

FUNCTION TABLE

| SELECT <br> S | CLOCK <br> CP | DATA <br> $\mathrm{D}_{\text {iA }}$ | INPUTS <br> $\mathrm{D}_{\text {iB }}$ | OUTPUT <br> $\mathbf{O}_{\mathbf{i}}$ |
| :---: | :---: | :---: | :---: | :---: |
| L | $\uparrow$ | L | X | L |
| L | $\uparrow$ | H | X | H |
| H | $\uparrow$ | X | L | L |
| H | $\uparrow$ | X | H | H |

[^7]LOADING RULES (In Unit Loads)

|  |  |  | Fan-out |  |
| :---: | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.'s | Input <br> Unit Load | Output | OIGH | | LOW |
| :---: | :---: | :---: | :---: |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW.

## DEFINITION OF FUNCTIONAL TERMS

$D_{0 A}, D_{1 A}, D_{2 A}, D_{3 A}$ The " $A$ " word into the two-input multiplexer of the $D$ flip-flops.
$\mathrm{D}_{0 \mathrm{~B}}, \mathrm{D}_{1 \mathrm{~B}}, \mathrm{D}_{2 \mathrm{~B}}, \mathrm{D}_{3 \mathrm{~B}}$ The " B " word into the two-input multiplexer of the $D$ flip-flops.
$\mathbf{Q}_{\mathbf{0}}, \mathbf{Q}_{1}, \mathbf{Q}_{\mathbf{2}}, \mathbf{Q}_{\mathbf{3}}$ The outputs of the four D-type flip-flops of the register.
S Select. When the select is LOW, the A word is applied to the D inputs of the flip-flops. When the select is HIGH the B word is applied to the D inputs of the flip-flops.
CP Clock Pulse. Clock pulse for the register. Enters data on the LOW-to-HIGH transition of the clock line.

SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


Note: Actual current flow direction shown

## APPLICATIONS



Am25S09 used in $258 \times 4$ memory system with load/recirculate control, and $1 \times 4$ static test capability for the system. MOS interface is one load at each end. This circuit is especially useful in digital filtering where special algorithms require a static single step operation for testing purposes.


Am25S09 used to store a word from either data bus A or data bus B.

## Metallization and Pad Layout



## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
tPLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tpHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.

Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$\mathbf{t}_{\mathrm{R}}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

UNIT LOAD DEFINITIONS

| SERIES | HIGH |  | LOW |  |
| :--- | :---: | :---: | :---: | :---: |
| Mearrent | Moltage |  |  |  |
| Current |  |  |  |  |$\quad$| Measure |
| :---: |
| Voltage |

Note: 1. 54L/74L has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS



Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense
2. Cross-hatched area is don't care condition

PROPAGATION DELAY


LOAD TEST CIRCUIT


## PULSE WIDTH



Notes: 1. Pulse Generator for All Putses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{o}}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## SCHOTTKY INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS




Note: Refer to Electrical Characteristics for measure currents.

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
1 Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$I_{\text {IL }}$ LOW-level input current with a specified LOW-level voltage applied.
$\mathbf{I}_{\mathbb{I}}$ HIGH-level input current with a specified HIGH-level voltage applied.
IOL LOW-level output current.
$\mathrm{I}_{\mathrm{OH}}$ HIGH-level output current.
$I_{\text {SC }}$ Output short-circuit source current.
$I_{C C}$ The supply current drawn by the device from the $V_{C C}$ power supply.
$\mathrm{V}_{\mathrm{IL}}$ Logic LOW input voltage.
$\mathrm{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$V_{O L}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

Ceramic


## Molded



## Am25S10

Four-Bit Shifter With Three-State Outputs

## Jistinctive Characteristics

Shifts 4 -bits of data to $0,1,2$ or 3 places under control of two select lines.
Three-state outputs for bus organized systems.

- 6.5 ns typical data propagation delay.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am25S10 is a combinatorial logic circuit that accepts a four-bit data word and shifts the word $0,1,2$ or 3 places. The number of places to be shifted is determined by a twobit select field $S_{0}$ and $S_{1}$. An active-LOW enable controls the three-state outputs. This feature allows expansion of shifting over a larger number of places with one delay.
By suitable interconnection, the Am25S10 can be used to shift any number of bits any number of places up or down. Shifting can be logical, with logic zeroes pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

LOGIC DIAGRAM


## ORDERING INFORMATION

$\left.\begin{array}{ccc}\text { Package } & \begin{array}{c}\text { Temperature } \\ \text { Range }\end{array} & \begin{array}{c}\text { Order } \\ \text { Type }\end{array} \\ \text { Mumber }\end{array}\right\}$

## CONNECTION DIAGRAM

Top View


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ ( |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to $+7 /$ |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 s |
| DC Output Current, Into Outputs | $-30 \mathrm{~m} /$ |
| DC Input Current | -30 mA to $+5.0 \mathrm{~m} /$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am25S10XC | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%(C O M ' L)$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: |
| Am25S10XM | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (MIL) | MIN. $=4.5 \mathrm{~V}$ | $\mathrm{MAX},=5.5 \mathrm{~V}$ |


| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{XM} \mathrm{IOH}^{\prime}=-2 \mathrm{~mA}$ | 2.4 | 3.4 |  | Volts |
|  |  |  | $\mathrm{XC} \mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ | 2.4 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| $I_{1 L}$ (Note 3) | Unit Load Input LOW Current | $V_{C C}=\operatorname{MAX} ., V_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -2.0 | mA |
| $I_{I H}$ <br> (Note 3) | Unit Load Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{0}$ | Off State (High Impedance) Output Current | $V_{C C}=$ MAX. | 2.4 V |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $=0.5 \mathrm{~V}$ |  |  | -50 |  |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ISC | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Suppiy Current | $V_{C C}=$ MAX., All outputs open, All inputs $=$ GND |  |  | 60 | 85 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Actual input currents = Unit Load Current $x$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Data Input to Output | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 5 | 7.5 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 8 | 12 |  |
| ${ }^{\text {t PLH }}$ | Select to Output |  |  | 11 | 17 | ns |
| ${ }^{\text {tPHL}}$ |  |  |  | 13 | 20 |  |
| t ZH | Output Control $\overline{\mathrm{OE}}$ to Output |  |  |  | 19.5 | ns |
| ${ }^{\text {t }} \mathrm{ZL}$ |  |  |  |  | 21 |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | Output Control $\overline{O E}$ to Output | $V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 5 | 8 | ns |
| ${ }^{\text {t }}$ L |  |  |  | 10 | 15 |  |

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{I}_{\mathrm{i}} \quad$ The seven data inputs of the shifter.
$\overline{\mathrm{OE}}$ Enable. When the enable is HIGH, the four outputs are in the high impedance state. When the enable is LOW, the selected $I_{i}$ inputs are present at the outputs.
$\mathbf{S}_{0}, \mathbf{S}_{1}$ Select inputs. Controls the number of places the inputs are shifted.
$\mathrm{Y}_{\mathrm{i}}$ The four outputs of the shifter.

## LOADING RULES (In Unit Loads)

| Input/Output | Pin No.'s | Input <br> Unit Load (Note 1) | Fan-out |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Output <br> HIGH |  | Output LOW |
|  |  |  | XM | XC |  |
| I-3 | 1 | 1 | - | - | - |
| I-2 | 2 | 1.5 | - | - | - |
| I-1 | 3 | 1.5 | - | - | - |
| 10 | 4 | 1.5 | - | - | - |
| $1_{1}$ | 5 | 1.5 | - | - | - |
| $\mathrm{I}_{2}$ | 6 | 1.5 | - | - | - |
| $\mathrm{I}_{3}$ | 7 | 1 | - | - | - |
| GND | 8 | - | - | - | - |
| $\mathrm{S}_{1}$ | 9 | 1 | - | - | - |
| $\mathrm{S}_{0}$ | 10 | 1 | - | - | - |
| $Y_{3}$ | 11 | - | 40 | 130 | 10 |
| $\mathrm{Y}_{2}$ | 12 | - | 40 | 130 | 10 |
| $\overline{\mathrm{OE}}$ | 13 | 1 | - | - | - |
| $Y_{1}$ | 14 | - | 40 | 130 | 10 |
| $\mathrm{V}_{0}$ | 15 | - | 40 | 130 | 10 |
| $\mathrm{V}_{\mathrm{CC}}$ | 16 | - | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and $\mathbf{- 2 . 0 \mathrm { mA }}$ measured at 0.5 V LOW.

Note: 1. The fan-in on $I_{-2}, I_{-1}, I_{0}, I_{1}$ and $I_{2}$ will not exceed 1.5 Unit Loads when measured at $V_{1 L}=0.5 \mathrm{~V}$. As $V_{1 L}$ is decreased to 0 V , the input current $\mathrm{I}_{I L}$ MAX. increases to $-4,-6,-8,-6$ and -4 mA respectively due to the decrease in current sharing with the internal select buffer outputs.

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

## PERFORMANCE CURVES SWITCHING CHARACTERISTICS



Select to Output (Typical)


## LOGIC EQUATIONS

$Y_{0}=\bar{S}_{0} \bar{S}_{1} I_{0}+S_{0} \bar{S}_{1} I_{-1}+\bar{S}_{0} S_{1} I_{-2}+S_{0} S_{1} I_{-3}$
$r_{1}=\bar{S}_{0} \bar{S}_{1} I_{1}+S_{0} \bar{S}_{1} I_{0}+\bar{S}_{0} S_{1} I_{-1}+S_{0} S_{1} I_{-2}$
$r_{2}=\bar{s}_{0} \bar{s}_{1} l_{2}+s_{0} \bar{s}_{1} l_{1}+\bar{s}_{0} s_{1} l_{0}+s_{0} s_{1} l_{-1}$
$\mathrm{Y}_{3}=\bar{s}_{0} \overline{\mathrm{~S}}_{1} \mathrm{l}_{3}+\mathrm{S}_{0} \overline{\mathrm{~S}}_{1} \mathrm{l}_{2}+\mathrm{S}_{0} \mathrm{~s}_{1} \mathrm{l}_{1}+\mathrm{s}_{0} \mathrm{~S}_{1} \mathrm{l}_{0}$

## TRUTH TABLE

| $\overline{\mathbf{O E}}$ | $\mathrm{s}_{1} \mathrm{~s}_{0}$ | $l_{3} \quad 1$ |  | $I_{1}$ | $\mathrm{I}_{0}$ | I-1 | I-2 | 1.3 | $Y_{3}$ | $\mathrm{V}_{2}$ | $\mathrm{Y}_{1}$ | $Y_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X $\times$ | X |  | X | X | X | X | X | Z | Z | Z | z |
| L |  | $\mathrm{D}_{3}$ D |  | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | X | $x$ | $x$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| L | L H | x |  | $D_{1}$ | $\mathrm{D}_{0}$ | D-1 | x | x | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | D-1 |
| L | H L | $x$ |  | $D_{1}$ | $\mathrm{D}_{0}$ |  |  | x | D | $\mathrm{D}_{0}$ | D-1 | D-2 |
| L | H H | x |  | X | $\mathrm{D}_{0}$ | D-1 |  | D-3 | Do | D-1 | D-2 | D-3 |

$$
\begin{array}{ll}
H=H I G H & X=\text { Don't Care } \\
L=L O W & Z=\text { High Impedánce State } \\
D_{n} \text { at input } I_{n} \text { may be either HIGH or LOW and output } Y_{m} \text { will } \\
\text { follow the selected } D_{n} \text { input level. }
\end{array}
$$

## APPLICATIONS



16-Bit Shift-Up 0, 1, 2, or 3 Places


8-Bit End Around Shift 0, 1, 2, 3, 4, 5, 6, 7 Places


13-Bit 2's Complement Scaler
Metallization and Pad Layout


## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$\mathbf{f}_{\text {MAX }}$ The highest operating clock frequency.
tpLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tpHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$\mathbf{t}_{\mathrm{R}}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).
$\mathbf{t}_{\mathrm{HZ}} \mathrm{HIGH}$ to disable. The delay time from a control input change to the three-state output HIGH-level to high-impedance transition (measured at 0.5 V change).
${ }^{t}$ LZ LOW to disable. The delay time from a control input change to the three-state output LOW-level to high-impedance transition (measured at 0.5 V change).
t ZH Enable HIGH. The delay time from a control input change to the three-state output high-impedance to HIGH-level transition.
tZL Enable LOW. The delay time from a control input change to the three-state output high-impedance to LOW-level transition.

## UNIT LOAD DEFINITIONS

|  | HIGH |  | LOW |  |
| :--- | :---: | :---: | :---: | :---: |
| SERIES | Current | Measure <br> Voltage | Current | Measure <br> Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0 mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8 mA | 0.4 V |
| (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18 mA | 0.3 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| (Note 1) | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am9300 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am93L00 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am93S00 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6 mA | 0.4 V |
| Am75/85 |  |  |  |  |

Note: 1. 54L/74L has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS

FOR THREE-STATE OUTPUTS

## LOAD TEST CIRCUIT



SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross hatched area is don't care condition.

## PROPAGATION DELAY



## PULSE WIDTH



ENABLE AND DISABLE TIMES


Notes: 1. Diagram shown for Input Control Enable-LOW and Input Contral Disable-HIGH.
2. $S_{1}$ and $S_{2}$ of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; Z_{0}=50 \Omega$; $\mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## SCHOTTKY INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS



Note: Refer to Electrical Characteristics for measure current.

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
I Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$I_{\text {IL }}$ LOW-level input current with a specified LOW-level voltage applied.
$I_{I H}$ HIGH-level input current with a specified HIGH-level voltage applied.
IOL LOW-level output current.
$\mathrm{I}_{\mathrm{OH}}$ HIGH-level output current.
ISC Output short-circuit source current.
$I_{C C}$ The supply current drawn by the device from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$V_{\text {IL }}$ Logic LOW input voltage.
$V_{I H}$ Logic HIGH input voltage.
$V_{O L}$ LOW-level output voltage with $I_{O L}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

## PHYSICAL DIMENSIONS <br> Dual-In-Line



Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 2-

# Am82S62 <br> Nine-Input Parity Checker/Generator 

## Distinctive Characteristics

- ODD/EVEN parity outputs
- Inhibit input to disable both outputs
- High-speed expansion input - $\mathrm{P}_{9}$
- PNP inputs
- Advanced Schottky technology
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am82S62 is a 9-bit parity generator/parity checker with both an ODD parity output and an EVEN parity output. The device can be used to detect errors in data transmission or data retrieval systems as well as to generate this parity check bit.
The Am82S62 features one special high-speed input ( Pg ) to facilitate expansion. The propagation delay to the outputs through this path is considerably reduced when compared to the $\mathrm{P}_{1}$ through $\mathrm{P}_{8}$ paths. This short delay path allows parity checkers/generators of larger size than 9-bits to be built with a minimum of additional delay.

The device is built using advanced Schottky technology and incorporates PNP input transistors to reduce input loading to 0.4 STTL unit loads. The EVEN output is one gate propagation delay time shorter than the ODD output.

## LOGIC DIAGRAM



ORDERING INFORMATION
$\left.\begin{array}{ccc}\text { Package } & \begin{array}{c}\text { Temperature } \\ \text { Range }\end{array} & \begin{array}{c}\text { Order } \\ \text { Type }\end{array} \\ \text { Momber }\end{array}\right\}$

## CONNECTION DIAGRAM <br> Top View



Note: Pin 1 is marked for orientation

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted)


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $x$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. $P_{1}$ through $\mathrm{P}_{9}$ grounded; inhibit at 4.5 V ; outputs open.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )


| TRUTH TABLE |  |  |  |  | LOADING RULES (In Unit Loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INHIBIT | NUMBER OF P INPUTS |  | OUTPUT |  | Input/Output | Pin No.'s | Input Unit Load | Fan-out |  |
|  | LOW | HIGH | ODD | EVEN |  |  |  | Output HIGH | Output LOW |
| L | 0 | 9 | H | L | $P_{1}$ | 1 | 0.4 | - |  |
| L | 1 | 8 | L | H | $\mathrm{P}_{1}$ | 1 | 0.4 | - | - |
| $L$ | 2 | 7 | H | L | $\mathrm{P}_{2}$ | 2 | 0.4 | - | - |
| L | 3 | 6 | L | H | $\mathrm{P}_{3}$ | 3 | 0.4 | - | - |
| $L$ | 4 | 5 | H | L | $\mathrm{P}_{4}$ | 4 | 0.4 | - | - |
| L | 5 | 4 | L | H | $\mathrm{P}_{9}$ | 5 | 0.2 | - | - |
| 1 | 6 | 3 | H | L | ODD | 6 | - | 20 | 10 |
| L | 7 | 2 | L | H | GND | 7 | - | - | - |
| L | 8 | 1 | H | L | INHIBIT | 8 | 0.4 | - | - |
|  |  |  | L | H | EVEN | 9 | - | 20 | 10 |
| H | X | X | L |  | $\mathrm{P}_{5}$ | 10 | 0.4 | - | - |
|  | X |  |  |  | $\mathrm{P}_{6}$ | 11 | 0.4 | - | - |
| $\begin{aligned} & H=H I G H \\ & L=\text { LOW } \\ & X=\text { Don't Care } \end{aligned}$ |  |  |  |  | $\mathrm{P}_{7}$ | 12 | 0.4 | - | - |
|  |  |  |  |  | $\mathrm{P}_{8}$ | 13 | 0.4 | - | - |
|  |  |  |  |  | $\overline{\mathrm{V} C}$ | 14 | - | - | - |
|  |  |  |  |  | A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW. |  |  |  |  |
| DEFINITION OF FUNCTIONAL TERMS |  |  |  |  | SCHOTTKY INPUT/OUTPUT <br> CURRENT INTERFACE CONDITIONS |  |  |  |  |
| INHIBIT A HIGH on the inhibit input forces both the odd output and even output LOW regardless of the $P$ inputs. When the inhibit is LOW, the odd and even outputs will always be of opposite phase. |  |  |  |  | $\qquad$ |  |  |  |  |
| ODD The odd parity output of the device. When an odd number of $P$ inputs are at a HIGH level, the odd output will be HIGH. <br> EVEN The even parity output of the device. When an even number of P inputs are at a HIGH level, the even output will be HIGH. |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { ODD Output }=P_{1} \oplus \mathrm{P}_{2} \oplus \mathrm{P}_{3} \oplus \mathrm{P}_{4} \oplus \mathrm{P}_{5}{ }^{\oplus \mathrm{P}_{6} \oplus \mathrm{P}_{7} \oplus \mathrm{P}_{8} \oplus \mathrm{P}_{9}} \\ & \text { EVEN Output }={\overline{P_{1}}}^{\oplus \mathrm{P}_{2}}{ }^{\oplus \mathrm{P}_{3} \oplus \mathrm{P}_{4}{ }^{\oplus \mathrm{P}_{5}}{ }^{\oplus \mathrm{P}_{6}}{ }^{\oplus \mathrm{P}_{7}}{ }^{\oplus \mathrm{P}_{8}}{ }^{\oplus \mathrm{P}_{9}}} \end{aligned}$ |  |  |  |  | Not | Actual curr | flow directi | shown. |  |

## APPLICATION

## 16-BIT PARITY GENERATOR WITH INVERT CONTROL



## Metallization and Pad Layout



## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$\mathbf{f}_{\text {MAX }}$ The highest operating clock frequency.
tpLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tPHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tpW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
tf Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
ts Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$t_{R}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

UNIT LOAD DEFINITIONS

|  | HIGH |  | LOW |  |
| :--- | :---: | :---: | :---: | :---: |
| SERIES | Current | Measure <br> Voltage | Current | Measure <br> Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0 mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8 mA | 0.4 V |
| (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18 mA | 0.3 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| (Note 1) | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am54LS$/ 74 \mathrm{LS}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am9300 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am93L00 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am93S00 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6 mA | 0.4 V |
| Am75/85 |  |  |  |  |

Note: 1. 54L/74L has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS

SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

PROPAGATION DELAY


LOAD TEST CIRCUIT


PULSE WIDTH


Notes: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{o}}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## PHYSICAL DIMENSIONS

Dual-In-Line

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
I Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
IIL LOW-level input current with a specified LOW-level voltage applied.
$I_{I H}$ HIGH-level input current with a specified HIGH-level voltage applied.
$I_{\text {OL }}$ LOW-level output current.
$\mathrm{I}_{\mathrm{OH}}$ HIGH-level output current.
ISC Output short-circuit source current.
$I_{C C}$ The supply current drawn by the device from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$\mathrm{V}_{\mathrm{IL}}$ Logic L.OW input voltage.
$\mathrm{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$V_{\mathrm{OL}}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.
Note: Refer to Electrical Characteristics for measure currents.
Ceramic


## Am93S10•Am93S16 <br> BCD Decade/Four-Bit Binary Counters

## Distinctive Characteristics

- Fully synchronous counting
- Fully synchronous parallel loading
- Edge-triggered clock action
- Advanced Schottky technology
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am93S10 and Am93S16 are fully synchronous 4-bit decimal and binary counters. With the parallel enable ( $\overline{\mathrm{PE}}$ ) LOW, data on the $P_{0}-P_{3}$ inputs is parallel loaded on the positive clock transition. When PE is HIGH and both count enables CEP and CET are also HIGH, counting will occur on the LOW-to-HIGH clock transition.
The terminal count state (1001 for the Am93S10 and 1111 for the Am93S16) is decoded and ANDed with CET in the terminal count (TC) output. If CET is HIGH and the counter is in its terminal count state, then TC is HIGH.
Both counters have an asynchronous master reset ( $\overline{\mathrm{MR}}$ ). A LOW on the $\overline{M R}$ input forces the $Q$ outputs LOW independent of all other inputs. The only requirements on the $\overline{P E}, C E P, C E T$ and $P_{0}-P_{3}$ inputs is that they meet the set-up time requirements before the clock LOW-toHIGH transition.

LOGIC DIAGRAMS


ORDERING INFORMATION
$\left.\begin{array}{cccc}\text { Package } & \text { Temperature } & \begin{array}{c}\text { Am93S10 } \\ \text { Order } \\ \text { Rype }\end{array} & \begin{array}{c}\text { Am93S16 } \\ \text { Order }\end{array} \\ \text { Number }\end{array}\right)$ Number

## CONNECTION DIAGRAM

Top View


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am93s10XC, Am93S16XC Am93s10×M, Am93si6XM |  |  | $\begin{aligned} & V_{C C}=5.0 V \pm 5 \%(C O M \cdot L) \\ & V_{C C}=5.0 V \pm 10 \% \text { (MIL) } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { MAX. }=5.25 \mathrm{~V} \\ & \text { MAX. }=5.5 \mathrm{~V} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Co | (No |  | Min. | Typ. (Note 2) | Max. | Units |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-1 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | XM | 2.5 | 3.4 |  | Volts |
|  |  |  |  | XC | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { MIN., } I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.35 | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{1 L}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., IIN $=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| $I_{I L}$ <br> (Note 3) | Input LOW Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} . \\ & \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V} \end{aligned}$ | P; MR; CEP |  |  |  | -2.0 | mA |
|  |  |  | CET |  |  |  | -3.0 |  |
|  |  |  | $\overline{\text { PE }}$ |  |  |  | -4.0 |  |
|  |  |  | CP |  |  |  | -5.0 |  |
| $I_{1 H}$ <br> (Note 3) | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X . \\ & V_{I N}=2.7 \mathrm{~V} \end{aligned}$ | P; | EP |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  |  | 75 |  |
|  |  |  |  |  |  |  | 100 |  |
|  |  |  | CP |  |  |  | 125 |  |
| 11 | Input HIGH Current | $V_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| ${ }^{\text {I }} \mathrm{SC}$ | Output Short Circuit Current (Note 4) | $V_{C C}=$ MAX., $V_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | -40 | -65 | -100 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. (Note 5) |  |  |  | 82 | 127 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Outputs open; $\overline{M R}=O V$; all other inputs HIGH.

## Metallization and Pad Layouts



DIE SIZE 0.078" $\times 0.096^{\prime \prime}$

Am93S16


DIE SIZE 0.078" $\times 0.096^{\prime \prime}$

## SWITCHING CHARACTERISTICS $\left(T_{A}=+25^{\circ}\right)$

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{M A X}$ | Count Frequency | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ | 70 | 100 |  | MHz |
| tPLH | Clack to $\mathbf{Q}$ |  |  | 6 | 9 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 8.5 | 13 |  |
| tPLH | Clock to TC |  |  | 12 | 18 | ns |
| tPHL |  |  |  | 8 | 12 |  |
| tPLH | CET to TC |  |  | 6.5 | 10 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 6.5 | 10 |  |
| tPHL | $\overline{\mathrm{MR}}$ to Q |  |  | 14 | 20 | ns |
| $\mathrm{t}_{5}$ | Recovery Time for MR (inactive) |  |  | 3.0 |  | ns |
| ${ }^{t} \mathrm{pw}$ | Master Reset Pulse Width |  |  | 8.5 |  | ns |
|  | Clock Pulse Width HIGH |  |  | 4.0 |  |  |
| ${ }^{\text {tpw }}$ | Clock Pulse Width LOW |  |  | 6.0 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Data to Clock |  |  | 6.5 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ |  |  |  | 3.0 |  |  |
| $\mathrm{t}_{\text {s }}$ | $\overrightarrow{P E}$ to Clock |  |  | 10.0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ |  |  |  | 3.5 |  |  |
| $\mathrm{t}_{\text {s }}$ | CEP or CET to Clock |  |  | 6.0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ |  |  |  | 3.5 |  |  |

## APPLICATIONS

SYNCHRONOUS MULTISTAGE COUNTING USING CET INPUT ONLY


FASTER SYNCHRONOUS MULTISTAGE COUNTING USING CET AND CEP INPUTS


## DEFINITION OF FUNCTIONAL TERMS

$\overline{\mathrm{PE}}$ Parallel Enable. When $\overline{\mathrm{PE}}$ is LOW, the parallel inputs, $\mathrm{P}_{0}$ through $P_{3}$, are enabled. When $\overline{P E}$ is HIGH, the count function is possible.
CEP Count Enable Parallel. CEP is one of the count enable inputs that must be HIGH for the counter to count.
CET Count Enable Trickle. CET is one of the count enable inputs that must be HIGH for the counter to count. In addition, CET is included in the TC output gate and must be HIGH for TC to be HIGH.
CP Clock Pulse. Causes the required output change on the LOW-to-HIGH transition (Edge-triggered).
$\overline{M R}$ Master Reset. When the asynchronous master reset is LOW, the $Q_{0}$ through $Q_{3}$ outputs will be LOW regardless of the other inputs.
$\mathbf{P}_{\mathbf{0}}, \mathbf{P}_{1}, \mathbf{P}_{2}, \mathbf{P}_{3}$ The parallel data inputs for the four internal flip-flops.
$\mathbf{O}_{0}, \mathbf{Q}_{1}, \mathbf{O}_{2}, \mathbf{Q}_{3}$ The four parallel outputs from the counter.
TC Terminal Count. The terminal count output will be HIGH for CET HIGH and binary nine on the Am93S10 or CET HIGH and binary 15 on the Am93S16.

LOADING RULES (In Unit Loads)
Fan-out

|  |  | Input <br> Input/Output | Output <br> Oin No.'s | Onit Load <br> HIGH |
| :--- | :---: | :---: | :---: | :---: |


| $\overline{\mathrm{MR}}$ | 1 | 1 | - | - |
| :---: | :---: | :---: | :---: | :---: |
| CP | 2 | 2.5 | - | - |
| $\mathrm{P}_{0}$ | 3 | 1 | - | - |
| $\mathrm{P}_{1}$ | 4 | 1 | - | - |
| $\mathrm{P}_{2}$ | 5 | 1 | - | - |
| $\mathrm{P}_{3}$ | 6 | 1 | - | - |
| CEP | 7 | 1 | - | - |
| GND | 8 | - | - | - |
| $\overline{P E}$ | 9 | 2 | - | - |
| CET | 10 | 1.5 | - | - |
| $\mathrm{O}_{3}$ | 11 | - | 20 | 10 |
| $\mathbf{Q}_{2}$ | 12 | - | 20 | 10 |
| $\mathrm{Q}_{1}$ | 13 | - | 20 | 10 |
| $\mathrm{Q}_{0}$ | 14 | - | 20 | 10 |
| TC | 15 | - | 20 | 10 |
| VCC | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7V HIGH and -2.0mA measured at 0.5V LOW.

FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CP | $\overline{\mathrm{MR}}$ | $\overline{\text { PE }}$ | CEP | CET | P0 | $\mathrm{P}_{1}$ | P2 | $\mathrm{P}_{3}$ | $\mathrm{O}_{0}$ | $\mathrm{Q}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |
| $\times$ | L | x | x | x | x | $\times$ | $\times$ | $\times$ | L | L | L | L |
| $\uparrow$ | H | L | X | $\times$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{0}$ | D1 | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ |
| $\dagger$ | H | H | L | L | x | X | X | $\times$ | NC | NC | NC | NC |
| $\uparrow$ | H | H | L | H | $x$ | $x$ | x | x | NC | NC | NC | NC |
| $\uparrow$ | H | H | H | L | $x$ | x | x | x | NC | NC | NC | NC |
| $\uparrow$ | H | H | H | H | x | x | X | $\times$ |  |  |  |  |

$\mathrm{H}=\mathrm{HIGH}$
$L=L O W$
X = Don't Care

NC = No Change
$\mathrm{D}_{\mathrm{i}}$ may be either HIGH or LOW
$\uparrow$ LOW-to-HIGH Transition

TERMINAL COUNT (TC) TRUTH TABLE

| Am93S10 |  |  |  |  | Am93S16 |  |  |  |  | TC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CET | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $0_{3}$ | CET | $0_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{3}$ |  |
| H | H | L | L | H | H | H | H | H | H | H |
| L | $\times$ | x | x | x | L | x | x | x | $x$ | L |
| x | L | x | x | x | x | L | x | x | x | L |
| x | $\times$ | H | x | $x$ | x | x | L | x | x | L |
| x | x | x | H | x | x | $x$ | x | L | x | L |
| x | $\times$ | x | $\times$ | L | x | x | $\times$ | $\times$ | L | L |

## $H=H I G H$

$L=$ LOW
$X=$ Don't Care

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
${ }^{t}$ PLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tPHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$\mathbf{t}_{\mathrm{f}}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
${ }^{t} R$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

UNIT LOAD DEFINITIONS

| SERIES | HIGH |  | LOW |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Current | Measure Voltage | Current | Measure Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | $-2.0 \mathrm{~mA}$ | 0.5 V |
| Am25L/26L/27.L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| 54H/74H | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| 54L/74L <br> (Note 1) | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8mA | 0.4 V |
| 54L/74L <br> (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18mA | 0.3 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am9300 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am93L00 | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4mA | 0.3 V |
| Am93S00 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am8200 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6mA | 0.4 V |

Note: 1. 54L/74L has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS



Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

PROPAGATION DELAY


LOAD TEST CIRCUIT


PULSEWIDTH


Notes: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; Z_{0}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.


## Am93S48 <br> Twelve-Input Parity Checker/Generator

## Distinctive Characteristics

- Generates or checks parity over 12 bits
- Advanced Schottky technology
- Same delay to EVEN and ODD parity outputs
- 100\% reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am93S48 is a high-speed, 12 -input parity checker or parity generator. The device is built using advanced Schottky technology and also incorporates PNP input transistors to reduce the input loading to only 0.4 STTL Unit Loads.

Both an ODD parity output and an EVEN parity output are obtained with the same propagation delay. This is accomplished by using an output structure that looks at the input as three 4-bit parity trees.

## LOGIC SYMBOL



$$
\begin{aligned}
& V_{\mathrm{CC}}=\operatorname{Pin} 16 \\
& \mathrm{GND}=\operatorname{Pin} 8
\end{aligned}
$$

LOGIC DIAGRAM


## ORDERING INFORMATION

| Package | Temperature <br> Range | Order <br> Type |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $93 S 48 \mathrm{CPC}$ |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $93 S 48 \mathrm{DC}$ |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $93 S 48 \mathrm{CC}$ |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $93 S 48 \mathrm{DM}$ |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $93 S 48 \mathrm{FM}$ |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $93 S 48 \mathrm{XM}$ |

## CONNECTION DIAGRAM Top View



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am93S48×C <br> Am93S48×M | $\begin{aligned} & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=5.0 V \pm 5 \%\left(\mathrm{COM}^{\prime} \mathrm{L}\right) \\ & V_{C C}=5.0 \mathrm{~V} \pm 10 \%(\mathrm{MIL}) \end{aligned}$ | $\begin{aligned} & \text { MIN. }=4.75 \mathrm{~V} \\ & \text { MIN. }=4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \text { MAX. }=5.25 \mathrm{~V} \\ & \text { MAX. }=5.5 \mathrm{~V} \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| VOH | Output HIGH Voltage | $V_{C C}=$ MIN., $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | XC | 2.7 |  |  | Volts |
|  |  | $V_{I N}=V_{I H} \text { or } V_{\text {IL }}$ | XM | 2.5 |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{VIH}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $V_{1 L}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ MIN., $\mathrm{I}^{\prime} \mathrm{N}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| $\mathrm{I}_{\mathrm{IL}}$ <br> (Note 3) | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.5 V$ |  |  |  | -0.8 | mA |
| $I_{I H}$ <br> (Note 3) | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V_{\text {CC }}=M A X ., V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ISC | Output Short Circuit Current (Note 4) | $V_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. (Note 5) |  |  | 57 | 80 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Both outputs open; all inputs at 4.5 V .

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )


| TRUTH TABLE |  |  |  | LOADING RULES (In Unit Loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NUMBER OF I INPUTS |  | OUTPUT  <br> ODD EVEN |  | Input/Output | Pin No.'s | $\begin{gathered} \text { Input } \\ \text { Unit Load } \end{gathered}$ |  |  |
| LOW | HIGH |  |  | Output HIGH |  |  | Output LOW |
| 0 | 12 | L | H |  |  |  |  |  |  |
| 1 | 11 | H | L | 15 | 1 | 0.4 | - | - |
| 2 | 10 | 1 | H | 16 | 2 | 0.4 | - | - |
| 3 | 9 | H | L | 17 | 3 | 0.4 | - | - |
| 4 | 8 | L | H | 18 | 4 | 0.4 | - | - |
| 5 | 7 | н | L | 19 | 5 | 0.4 | - | - |
| 6 | 6 | L | H | 110 | 6 | 0.4 | - | - |
| 7 | 5 | H | L | 111 | 7 | 0.4 | - | - |
| 8 | 4 | L | H | GND | 8 | - | - | - |
| 9 | 3 | H | 1 | PO | 9 | - | 20 | 10 |
| 10 | 2 | L | H | PE | 10 | - | 20 | 10 |
| 11 | 1 | H | L | 10 | 11 | 0.4 | - | - |
| 12 | 0 | L | H | 11 | 12 | 0.4 | - | - |
| $\begin{aligned} & H=H I G H \\ & L=L O W \\ & X=\text { Don't Care } \end{aligned}$ |  |  |  | $\mathrm{I}_{2}$ | 13 | 0.4 | - | - |
|  |  |  |  | 13 | 14 | 0.4 | - | - |
|  |  |  |  | 14 | 15 | 0.4 | - | - |
|  |  |  |  | $\mathrm{v}_{\mathrm{CC}}$ | 16 | - | - | - |
|  |  |  |  | A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V <br>  |  |  |  |  |
| DEFINITION OF FUNCTIONAL TERMS <br> $I_{0}$ through $I_{11}$ The twelve inputs to the parity tree. ODD The ODD parity output of the device. When an ODD number of 1 inputs are at a HIGH level, the ODD output will be HIGH. <br> EVEN The EVEN parity output of the device. When an EVEN number of I inputs are at a HIGH level, the EVEN output will be HIGH. |  |  |  | SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS |  |  |  |  |
|  |  |  |  |  | oriving out |  |  |  |
|  |  |  |  |  |  | $1$ |  |  |
|  |  |  |  |  | $508 \mathrm{nom}\}$ |  | $\xi$ |  |
| LOGIC EQUATIONS |  |  |  |  |  |  | $\underline{I}$ |  |
|  |  |  |  | Note: Actual current flow direction shown. |  |  |  |  |

## APPLICATIONS

12-BIT PARALLEL ODD/EVEN PARITY CHECKER/GENERATOR


32-BIT PARITY CHECKER/GENERATOR


Metallization and Pad Layout


## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
${ }^{\mathbf{t}}$ PLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tPHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$\boldsymbol{t}_{\mathrm{f}}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
th Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
${ }^{t} R$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

UNIT LOAD DEFINITIONS

| SERIES | HIGH |  | LOW |  |
| :--- | :---: | :---: | :---: | :---: |
| Measure |  |  |  |  |
| Voltage |  |  |  |  |$\quad$ Current $\quad$| Measure |
| :---: |
| Voltage |

Note: 1. 54L/74L has two different types of standard inputs.

## SCHOTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS

SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

PROPAGATION DELAY


LOAD TEST CIRCUIT


Notes: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{o}}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.


## Am54S/74S139•Am93S21 <br> Dual 2-Line to 4-Line Decoder/Demultiplexer

## Distinctive Characteristics

- Advanced Schottky technology
- 7.5ns typical propagation delay
- Two independent decoders/demultiplexers
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -5.0 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | -30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am74S 139, Am93s21×C
Am54S 139, Am93S21 $\times \mathrm{M}$
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%\left(C O M^{\prime} \mathrm{L}\right)$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL)
$\mathrm{M} / \mathrm{N}_{\mathrm{L}}=4.75 \mathrm{~V}$
MIN. $=4.5 \mathrm{~V}$

MAX. $=5.25 \mathrm{~V}$
MAX. $=5.5 \mathrm{~V}$

| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}^{\mathrm{OH}}=-1 \mathrm{~mA}$ | MIL | 2.5 | 3.4 |  | Volts |
|  |  | $V_{\text {IN }}=V_{\text {IH }}$ or $V_{\text {IL }}$ | COM'L | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOL}=20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\mathbf{I H}}$ | Input HIGH Level | Guaranteed input logical HIG voltage for all inputs |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| $\begin{aligned} & I_{I L} \\ & \text { (Note 3) } \end{aligned}$ | Unit Load Input LOW Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  | -2 | mA |
| $1 / \mathrm{H}$ (Note 3) | Unit Load Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| Isc | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX. (Note 5) |  |  | 60 | 90 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ICC is measured with all outputs enabled and open.

Switching Characteristics ( $T_{A}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Select to Output, 2 Levels of Delay | $V_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5 | 7.5 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 6.5 | 10 |  |
| tPLH | Select to Output, 3 Levels of Delay |  |  | 7 | 12 | ns |
| tPHL |  |  |  | 8 | 12 |  |
| ${ }^{\text {P PLH }}$ | Enable to Output, 2 Levels of Delay |  |  | 5 | 8 | ns |
| tPHL |  |  |  | 6.5 | 10 |  |


| FUNCTION TABLE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUTS |  |  |  |
| ENABLE |  | SELECT |  |  |  |  |
| G | B | A | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ |
| H | X | X | H | H | H | H |
| L | L | L | L | H | H | H |
| L | L | H | H | L | H | H |
| L | H | L | H | H | L | H |
| L | H | H | H | H | H | L |

$$
\begin{aligned}
& \mathrm{H}=\mathrm{HIGH} \\
& \mathrm{~L}=\mathrm{LOW} \\
& \mathrm{X}=\text { Don't Care }
\end{aligned}
$$

## DEFINITION OF FUNCTIONAL TERMS

A, B Select. The two select inputs to the decoder.
G Enable. The enable input to the decoder. A HIGH input forces all four $Y$ outputs HIGH regardless of the $A$ and $B$ inputs.
$Y_{0}, Y_{1}, Y_{2}, Y_{3}$ The four decoder outputs.

## LOADING RULES (In Ünit Loads)

|  |  |  | Fan-out |  |
| :---: | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.'s | Unit Load | Output |  |
| HIGH | Output <br> LOW |  |  |  |
| 1G | 1 | 1 | - | - |
| 1A | 2 | 1 | - | - |
| 1B | 3 | 1 | - | - |
| 1Y0 | 4 | - | 20 | 10 |
| 1Y1 | 5 | - | 20 | 10 |
| 1Y2 | 6 | - | 20 | 10 |
| 1Y3 | 7 | - | 20 | 10 |
| GND | 8 | - | - | - |
| 2Y3 | 9 | - | 20 | 10 |
| 2Y2 | 10 | - | 20 | 10 |
| 2Y1 | 11 | - | 20 | 10 |
| 2Y0 | 12 | - | 20 | 10 |
| 2B | 13 | 1 | - | - |
| 2A | 14 | 1 | - | - |
| 2G | 15 | 1 | - | - |
| VCC | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V A Schottky TTL Unit Load is defined as
HIGH and -2.0 mA measured at 0.5 V LOW.

## SCHOTTKY INPUT/OUTPUT

 CURRENT INTERFACE CONDITIONS

Note: Actual current flow direction shown.

## APPLICATIONS

32-Input Multiplexer


Data routing using one Am54S/74S139 as a demultiplexer for two bits.

## Metallization and Pad Layout



## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
${ }^{\text {t PLH }}$ The propagation delay time from an input change to an output LOW-to-HIGH transition.
tPHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
t PW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f} \quad$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
t $_{\mathrm{s}}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$t_{R}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

| UNIT LOAD DEFINITIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | HIGH |  | LOW |  |
| SERIES | Current | Measure Voltage | Current | Measure Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| 54L/74L <br> (Note 1) | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8mA | 0.4 V |
| 54L/74L <br> (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18mA | 0.3 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.7 V | $-0.36 \mathrm{~mA}$ | 0.4 V |
| Am9300 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am93L00 | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4mA | 0.3 V |
| Am93S00 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am8200 | $40 \mu \mathrm{~A}$ | 4.5 V | $-1.6 \mathrm{~mA}$ | 0.4 V |

Note: 1. $54 \mathrm{~L} / 74 \mathrm{~L}$ has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS

SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.


PULSE WIDTH


Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{o}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.


## Am54S/74S151•Am54S/74S251

Eight-Input Multiplexers

## Distinctive Characteristics

- Advanced Schottky technology
- Switches one of eight inputs to two complementary outputs
- Three-state output on Am54S/74S251 for bus organized systems
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am54S/74S151 and the Am54S/74S251 are eightinput multiplexers that switch one of eight inputs onto the inverting and non-inverting outputs under the control of a three-bit select code. The inverting output is one gate delay faster than the non-inverting output.
The Am54S/74S151 provides an active-LOW strobe. When the strobe is HIGH, the inverting output (W) is HIGH and the non-inverting output ( Y ) is LOW.
The Am54S/74S251 features a three-state output for data bus organization. The active-LOW strobe, or "output control" applies to both the inverting and non-inverting output. When the output control is HIGH, the outputs are in the high-impedance state. When the output control is LOW, the active pull-up output is enabled.

ORDERING INFORMATION

|  |  | Am54S/ <br> $74 S 151$ | Am54S/ <br> 74S251 |
| :---: | :---: | :---: | :---: |
| Package | Temperature | Order | Order |
| Type | Range | Number | Number |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S151N | SN74S251N |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S151J | SN74S251J |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S151X | SN74S251X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S151J | SN54S251J |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S151W | SN54S251W |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S151X | SN54S251X |

CONNECTION DIAGRAM
Top View


LOGIC DIAGRAM


LOGIC SYMBOL

$V_{C C}=P$ in 16
$G N D=P$ in 8

MAXIMUM RATINGS (Above which the useful life may be impaired).

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Output | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am74S151, Am74S251 $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (COM'L) $\quad \mathrm{MIN} .=4.75 \mathrm{~V} \quad \mathrm{MAX},=5.25 \mathrm{~V}$

Am54S151, Am54S251 $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Parameters


Notes: 1. For conditions shown as MIN: or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (Sęe Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ICC is measured with all outputs open and all inputs at 4.5 V .

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )


FUNCTION TABLE

| INPUTS |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SELECT |  |  | S151 Strobe S | S251 <br> Output <br> Control <br> S | $\underset{\mathrm{Y}}{\mathrm{~S} 151 \text { Output }}$ |  | $\begin{aligned} & \text { S251 Output } \\ & \mathrm{Y} \text { W } \end{aligned}$ |  |
| X | X | x | H | H | L | H | z | Z |
| L | L | L | L | L | $\mathrm{D}_{0}$ | $\overline{\mathrm{D}}_{0}$ | $\mathrm{D}_{0}$ | $\overline{\mathrm{D}}_{0}$ |
| L | L | H | L | L | $\mathrm{D}_{1}$ | $\overline{\mathrm{D}}_{1}$ | $\mathrm{D}_{1}$ | $\overline{\mathrm{D}}_{1}$ |
| L | H | L | L | L | $\mathrm{D}_{2}$ | $\overline{\mathrm{D}}_{2}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{2}$ |
| L | H | H | L | L | $\mathrm{D}_{3}$ | $\overline{\mathrm{D}}_{3}$ | $\mathrm{D}_{3}$ | $\overline{\mathrm{D}}_{3}$ |
| H | L | L | L | L | $\mathrm{D}_{4}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{4}$ | $\overline{\mathrm{D}}_{4}$ |
| H | L | H | L | L | $\mathrm{D}_{5}$ | $\overline{\mathrm{D}}_{5}$ | $\mathrm{D}_{5}$ | $\overline{\mathrm{D}}_{5}$ |
| H | H | L | L | L | $\mathrm{D}_{6}$ | $\overline{\mathrm{D}}_{6}$ | $\mathrm{D}_{6}$ | $\overline{\mathrm{D}}_{6}$ |
| H | H | H | L | L | $\mathrm{D}_{7}$ | $\overline{\mathrm{D}}_{7}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{7}$ |

$H=$ HIGH $\quad X=$ Don't Care
$L=L O W \quad Z=$ High Impedance
$\mathrm{D}_{0}-\mathrm{D}_{7}=$ The output will follow the HIGH-level or LOW-level of the selected input.
$\overline{\mathrm{D}}_{0}-\overline{\mathrm{D}}_{7}=$ The output will follow the complement of the HIGHlevel or LOW-level of the selected input.

## DEFINITION OF FUNCTIONAL TERMS

A, B, C The three select inputs of the multiplexer.
$\mathrm{D}_{0}, \mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$,
$D_{4}, D_{5}, D_{6}, D_{7}$ The eight data inputs of the multiplexer.
Y The true multiplexer output.
W The complement multiplexer output.
S Strobe. On the Am54S/74S151, a HIGH on the strobe forces the Y output LOW and the W output HIGH.
S Output Control. On the Am54S/74S251, a HIGH on the output control (or strobe) forces both the W and Y outputs to the high-impedance (off) state.

## LOADING RULES (In Unit Loads)

| Input/Output | Pin No.'s | Input Unit Load | Output HIGH | out Output LOW |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{3}$ | 1 | 1 | - | - |
| $\mathrm{D}_{2}$ | 2 | 1 | - | - |
| $\mathrm{D}_{1}$ | 3 | 1 | - | - |
| $\mathrm{D}_{0}$ | 4 | 1 | - | - |
| $Y$ | 5 | - | 20 | 10 |
| W | 6 | - | 20 | 10 |
| S | 7 | 1 | - | - |
| GND | 8 | - | - | - |
| C | 9 | 1 | - | - |
| B | 10 | 1 | - | - |
| A | 11 | 1 | - | - |
| $\mathrm{D}_{7}$ | 12 | 1 | - | - |
| $\mathrm{D}_{6}$ | 13 | 1 | - | - |
| $\mathrm{D}_{5}$ | 14 | 1 | - | - |
| $\mathrm{D}_{4}$ | 15 | 1 | - | - |
| $\mathrm{V}_{\mathrm{CC}}$ | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7V HIGH and $\mathbf{- 2 . 0 m A}$ measured at 0.5 V LOW.

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.


## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
${ }^{\boldsymbol{t}}$ PLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tPHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
${ }^{t}$ PW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$\mathbf{t}_{\mathrm{f}}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$t_{R}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).
${ }^{t} \mathrm{HZ} \mathrm{HIGH}$ to disable. The delay time from a control input change to the three-state output HIGH-level to high-impedance transition (measured at 0.5 V change).
${ }^{t}$ LZ LOW to disable. The delay time from a control input change to the three-state output LOW-level to high-impedance transition (measured at 0.5 V change).
${ }^{\mathbf{t}} \mathrm{ZH}$ Enable HIGH. The delay time from a control input change to the three-state output high-impedance to HIGH -level transition.
tZL Enable LOW. The delay time from a control input change to the three-state output high-impedance to LOW-level transition.

SCHOTTKY PARAMETER MEASUREMENTS FOR THREE-STATE OUTPUTS

LOAD TEST CIRCUIT


Note: For S151, remove, $\mathrm{R}_{1} ; \mathrm{S}_{1}$ and $\mathrm{S}_{2}$ closed.
SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross hatched area is don't care condition.


Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.
2. $S_{1}$ and $S_{2}$ of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{0}=50 \Omega$; $t_{r} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## SCHOTTKY INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS




## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
I Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
IIL LOW-level input current with a specified LOW-level voltage applied.
$I_{\text {IH }}$ HIGH-level input current with a specified HIGH-level voltage applied.
IOL LOW-level output current.
$\mathrm{I}_{\mathrm{OH}}$ HIGH-level output current.
ISC Output short-circuit source current.
$I_{C C}$ The supply current drawn by the device from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$V_{\text {IL }}$ Logic LOW input voltage.
$\mathrm{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$\mathrm{V}_{\mathrm{OL}}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

Note: Refer to Electrical Characteristics for measure current.

## PHYSICAL DIMENSIONS <br> Dual-In-Line



Flat Package



ADVANCED
MICRO DEVICES INC.
901 Thompson Place Sunnyvale California 94086

Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 4-7

## Am54S/74S153•Am54S/74S253

## Dual 4-Line-To-1-Line Data Selectors/Multiplexers

## Distinctive Characteristics

- Permits multiplexing from N lines to 1 line.
- Performs parallel-to-serial conversion.
- Am54S/74S253 provides three-state outputs for data bus organization.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

These dual four-input multiplexers provide the digital equivalent of a two-pole, four position switch with the position of both switches set by the logic levels supplied to the select inputs $A$ and $B$. Each section of the Am54S/74S153 has a separate active-LOW enable (storbe) input that forces the output of that section LOW when a HIGH level is applied regardless of the other inputs.
The Am54S/74S253 features a three-state output to interface with bus-organized systems. Each section of the Am54S/74S253 has a separate active-LOW output control that disables the output driver (high-impedance state) of that section when a HIGH logic level is applied regardless of the other inputs.

LOGIC SYMBOL


LOGIC DIAGRAM


ORDERING INFORMATION

| Package Type | Temperature Range | Am54S/ <br> 745153 <br> Order <br> Number | Am54S/ <br> 74S253 <br> Order <br> Number |
| :---: | :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S153N | SN74S253N |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S153J | SN74S253J |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S153X | SN74S253X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S153J | SN54S253J |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S153W | SN54S253W |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S153X | SN54S253X |

CONNECTION DIAGRAM
Top View

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am74S153, Am74S253 Am54S153, Am54S253
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Description


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ' CC is measured with all outputs open and all inputs grounded.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpLH | Data to Output |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 6 | 9 | ns |
| tPHL |  |  |  | 6 | 9 |  |
| tPLH | Select to Output |  |  |  | 11.5 | 18 | ns |
| tPHL |  |  |  | 12 | 18 |  |
| tPLH | Strobe to Output | S153 |  |  | 10 | 15 | ns |
| ${ }_{\text {tPHL }}$ |  | S153 |  |  | 9 | 13.5 |  |
| t ZH | Output Control to Output | S253 |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 13 | 19.5 | ns |
| ${ }^{\text {Z }} \mathrm{L}$ |  | S253 |  |  |  | 14 | 21 |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | Output Control to Output | S253 | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 5.5 | 8.5 | ns |  |
| ${ }^{\text {t }} \mathrm{L}$ |  | S253 |  |  | 9 | 14 |  |  |


| FUNCTION TABLE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |  |  | OUTPUTS |  |
| Select |  | Da |  |  | $\begin{array}{\|l\|} \hline \text { S153 } \\ \text { Strobe } \end{array}$ | S253 Output Control | S153 <br> Output | S253 <br> Output |
| B A | $\mathrm{c}_{0}$ | $\mathrm{c}_{1}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{3}$ | G | G | Y | $Y$ |
| $\times \mathrm{X}$ | x | X | X | X | H | H | L | Z |
| L L | L | X | X |  | L | 1 | L | L |
| L L | H | $\times$ | X | x | L | L | H | H |
| L H | X | L | X |  | L | $L$ | L | L |
| L H | X | H | X | $x$ | L | L | H | H |
| H L | x | X | L | x | L | L | L | L |
| H L | x | $x$ | H | x | L | L | H | H |
| H H | x | X | X | L | L | L | L | L |
| H H | x | $\times$ | x | H | L | L | H | H |
| $\begin{aligned} & \mathrm{H}=\mathrm{HIGH} \\ & \mathrm{~L}=\text { LOW } \end{aligned}$ |  |  |  |  | X = Don't Care <br> Z = High Impedance |  |  |  |
|  |  |  |  |  |  |  |  |  |
| Note: $\mathrm{A} \& \mathrm{~B}$ are common to both 4 input multiplexers. |  |  |  |  |  |  |  |  |

## DEFINITION OF FUNCTIONAL TERMS:

$\mathbf{1 C}_{\mathbf{i}}, \mathbf{2 C}_{\mathbf{i}}$ Data Inputs. The four data inputs to each multiplexer; $\mathbf{i}=0,1,2$, and 3 .
1Y, 2Y Multiplexer Outputs. The output of each four-input multiplexer.
A, B Select Inputs. The inputs used to determine which of the four data inputs are selected for the output.
G (Am54S/74S153) Strobe. An active-LOW strobe used to enable the output. A HIGH level input forces the output LOW regardless of the other inputs.
G (Am54S/74S253) Output Control. An active-LOW threestate control used to enable the output. A HIGH level input forces the output to the high-impedance (off) state.

## LOADING RULES (In Unit Loads)

|  |  |  | Fan-out |  |
| :---: | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.'s | Input | Onit Load | HIGH | \(\left.\begin{array}{c}Output <br>

LOW\end{array}\right]\)

A Schottky TTL Unit Load is defined at $50 \mu \mathrm{~A}$ measured at. 2.7 V HIGH and $\mathbf{- 2 . 0} \mathrm{mA}$ measured at 0.5 V LOW.

* 20 for the Am54S/74S153

40 for the Am54S253
130 for the Am74S253

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown

## APPLICATIONS



Am54S/74S253 Dual 4-Input Multiplexer in a Bus-Organized System

## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
tPLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
t PHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
t PW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r} \quad$ Rise time. The time required for a signal to change from 10\% to $90 \%$ of its measured values.
$t_{f} \quad$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s} \quad$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
th Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$t_{R}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).
$\mathbf{t}_{\mathrm{HZ}} \mathrm{HIGH}$ to disable. The delay time from a control input change to the three-state output HIGH-level to high-impedance transition (measured at 0.5 V change).
$t_{\text {LZ }}$ LOW to disable. The delay time from a control input change to the three-state output LOW-level to high-impedance transition (measured at 0.5 V change).
${ }^{t}$ ZH Enable HIGH. The delay time from a control input change to the three-state output high-impedance to HIGH-level transition.
${ }^{\text {t ZL }}$ Enable LOW. The delay time from a control input change to the three-state output high-impedance to LOW-level transition.

| SERIES | LOAD | EFINIT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | High |  | LOW |  |
|  | Current | Measure <br> Voltage | Current | Measure Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | $-0.36 \mathrm{~mA}$ | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | $-2.0 \mathrm{~mA}$ | 0.5 V |
| $\begin{aligned} & 54 \mathrm{~L} / 74 \mathrm{~L} \\ & \text { (Note 1) } \end{aligned}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8mA | 0.4 V |
| $\begin{aligned} & \text { 54L/74L } \\ & \text { (Note 1) } \end{aligned}$ | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18mA | 0.3 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am9300 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am93L00 | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4mA | 0.3 V |
| Am93s00 | $50 \mu \mathrm{~A}$ | 2.7 V | $-2.0 \mathrm{~mA}$ | 0.5 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am8200 | $40 \mu \mathrm{~A}$ | 4.5 V | $-1.6 \mathrm{~mA}$ | 0.4 V |

Note: 1. 54L/74L has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS FOR THREE-STATE OUTPUTS



Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross hatched area is don't care condition.

## PROPAGATION DELAY



Notes: 1. Diagram shown for Input Control Enable-LOW and Input Contral Disable-HIGH.
2. $S_{1}$ and $S_{2}$ of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz}^{2} \mathrm{Z}_{\mathrm{o}}=50 \Omega$; $\mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## SCHOTTKY INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS




Note: Refer to Electrical Characteristics for measure current.

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
I Input.
0 Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
IIL LOW-level input current with a specified LOW-level voltage applied.
$\mathbf{I}_{\text {IH }}$ HIGH-level input current with a specified HIGH-level voltage applied.
IOL LOW-level output current.
$\mathrm{I}_{\mathrm{OH}}$ HIGH-level output current.
IsC Output short-circuit source current.
ICC The supply current drawn by the device from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$V_{\mathrm{IL}} \quad$ Logic LOW input voltage.
$\mathrm{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$V_{O L}$ LOW-level output voltage with $I_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}} \mathrm{HIGH}$-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

Ceramic


Molded


## Am54S/74S157•Am54S/74S158•Am93S22 Quadruple 2-Line-to-1-Line Data Selectors/ Multiplexers

## Distinctive Characteristics

- Schottky clamp provides improved A.C performance.
- Selects four of eight data inputs with single select line and over-riding strobe.
- Inverting or non-inverting data output configurations.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am74S 157, Am74S 158, Am93S22 $\times \mathrm{C}$
Am54S 157, Am54S 158, Am93S22 $\times \mathrm{M}$
Parameters Description
$\begin{array}{llll}\mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \%(C O M ' L) & \mathrm{MIN}=4.75 \mathrm{~V} & \mathrm{MAX}=5.25 \mathrm{~V} \\ \mathrm{~T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 10 \% \text { (MIL) } & \text { MIN. }=4.5 \mathrm{~V} & M A X .=5.5 \mathrm{~V}\end{array}$
Test Conditions (Note 1) Min. Typ.(Note 2) Max.

| Parameters | Description |  | Test Conditions (Note 1) |  |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Output HIGH Voltage |  | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-1 \mathrm{~mA} \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \end{aligned}$ |  | MIL | 2.5 | 3.4 |  | olts |
| OH |  |  | COM'L | 2.7 | 3.4 |  | Vols |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  |  | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input Lów Level |  | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage |  | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $1_{1 \mathrm{~N}}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| ${ }_{1}$ IL <br> (Note 3) | Input LOW Current | S or G | $V_{C C}=M A X ., V_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  |  | -4 |  |
|  |  | A or B |  |  |  |  |  | -2 | mA |
| $\mathrm{I}_{1 \mathrm{H}}$ | Input HIGH Current | S or G | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 100 | A |
| (Note 3) |  | A or B |  |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current |  | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| ISC | Output Short Circuit Current (Note 4) |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | -40 |  | -100 | mA |
| $I^{\text {CC }}$ | Power Supply Current |  | $v_{C C}=M A X$ <br> (Note 5) | S157 |  |  | 50 | 78 | mA |
|  |  |  | S158 |  |  | 39 | 61 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. I CC is measured with all outputs open and 4.5 V applied to all inputs.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPLH }}$ | Data to Output | S157 | $V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 5 | 7.5 | ns |
|  |  | S158 |  |  | 4 | 6 |  |
| ${ }^{\text {tPHL }}$ | Data to Output | S157 |  |  | 4.5 | 6.5 | ns |
|  |  | S158 |  |  | 4 | 6 |  |
| ${ }^{\text {tPLH }}$ | Strobe to Output | S157 |  |  | 8.5 | 12.5 | ns |
|  |  | S158 |  |  | 6.5 | 11.5 |  |
| ${ }^{\text {tPHL }}$ | Strobe to Output | S157 |  |  | 7.5 | 12 | ns |
|  |  | S158 |  |  | 7 | 12 |  |
| ${ }_{\text {tPLH }}$ | Select to Output | S157 |  |  | 9.5 | 15 | ns |
|  |  | S158 |  |  | 8 | 12 |  |
| ${ }^{\text {tPHL }}$ | Select to Output | S157 |  |  | 9.5 | 15 | ns |
|  |  | S158 |  |  | 8 | 12 |  |



## APPLICATION



## Dual 10-Input Multiplexer

Two 10 -input multiplexers are shown above with the select lines common to the two multiplexers. Inputs are selected by an 8421 BCD Address.

## Metallization and Pad Layouts

Am54S/74S157


DIE SIZE 0.065" $\times$ 0.069"
64

## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
tPLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
${ }^{\mathbf{t} P H L}$ The propagation delay time from an input change to an output HIGH-to-LOW transition.
tpW. Pulse width. The time between the leading and traiting edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$\boldsymbol{t}_{\text {s }}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$t_{R}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

| UNIT LOAD DEFINITIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SERIES | Current | H <br> Measure Voltage | Current | Measure Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | $-2.0 \mathrm{~mA}$ | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| $\begin{aligned} & 54 L / 74 \mathrm{~L} \\ & \text { (Note 1) } \end{aligned}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8mA | 0.4 V |
| 54L/74L <br> (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18mA | 0.3 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am9300 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am93L00 | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4mA | 0.3 V |
| Am93S00 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am8200 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6mA | 0.4 V |

Note: 1. 54L/74L has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS

SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

## PROPAGATION DELAY



LOAD TEST CIRCUIT


PULSE WIDTH


Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; Z_{0}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## SCHOTTKY INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS



Note: Refer to Electrical Characteristics for measure currents.

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
1 Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$I_{\text {IL }}$ LOW-level input current with a specified LOW-level voltage applied.
$\mathrm{I}_{\mathrm{IH}}$ HIGH-level input current with a specified HIGH-level voltage applied.
IOL LOW-level output current.
$\mathrm{I}_{\mathrm{OH}}$ HIGH-level output current.
IsC Output short-circuit source current.
ICC The supply current drawn by the device from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$V_{\text {IL }}$ Logic LOW input voltage.
$\mathrm{V}_{1 \mathrm{H}}$ Logic HIGH input voltage.
$V_{\mathrm{OL}}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

Ceramic


Molded




ADVANCED
MICRO
DEVICES INC:
901 Thompson Place Sunnyvale

# Am54S/74S174•Am54S/74S175 <br> Hex / Quadruple D-Type Flip Flops With Clear 

## Distinctive Characteristics

- 4-Bit and 6-Bit high-speed parallel registers.
- Common clock and common clear.
- Positive edge-triggered D flip-flops
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54S/74S174 is a six-bit, high-speed register and the Am54S/74S175 is a four-bit, high-speed register built using advanced Schottky technology. The registers consist of D-type flip-flops with a buffered common clock and an asynchronous active LOW buffered clear.
When the clear is LOW, the Q outputs are LOW independent of the other inputs. Information meeting the set-up requirements of the D inputs is transferred to the Q outputs on the positive-going edge of the clock pulse.

## LOGIC SYMBOLS



$$
\begin{aligned}
& V_{C C}=P \text { in } 16 \\
& G N D=P \text { in } 8
\end{aligned}
$$

## LOGIC DIAGRAMS

Am54S/74S174


Am54S/74S 175


ORDERING INFORMATION

|  |  | Am54S/ <br> $74 S 174$ | Am54S/ |
| :---: | :---: | :---: | :---: |
| Package | Temperature | Order | Order |
| Type | Range | Number | Number |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S174N | SN74S175N |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S174J | SN74S175J |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S174X | SN74S175X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S174J | SN54S175J |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S174W | SN54S175W |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S174X | SN54S175X |

CONNECTION DIAGRAMS
Top Views


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am74S174, Am74S175 | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (COM'L) | MIN. $=4.75 \mathrm{~V}$ | MAX $=5.25 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: |
| Am54S174, Am54S175 | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (MIL) | MIN. $=4.5 \mathrm{~V}$ | MAX $=5.5 \mathrm{~V}$ |


| Parameters | Description | Test Conditions (Note 1) |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 74S | 2.7 | 3.4 |  | Volts |
|  |  | $V_{I N}=V_{\text {IH }}$ or $V_{\text {IL }}$ | 54 S | 2.5 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{1 N}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| IIL (Note 3) | Unit Load Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.5 V$ |  |  |  | -2 | mA |
| $I_{1 H}$ <br> (Note 3) | Unit Load Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V_{\text {CC }}=M A X ., V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| Isc | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | mA |
| ${ }^{\text {I CC }}$ | Power Supply Current (Note 5) | $V_{C C}=M A X$. | S174 |  | 90 | 144 | mA |
|  |  |  | S175 |  | 60 | 96 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. All outputs open and 4.5 V applied to the data and clear inputs. Measured after a momentary ground, then 4.5 V applied to the clock input.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters |  | ription | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to Output |  | $V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ |  | 8 | 12 | ns |
| tPHL |  |  |  | 11.5 | 17 |  |
| ${ }_{\text {tPLH }}$ | Clear to Output |  |  |  | 10 | 15 | ns |
| ${ }^{\text {tPHL }}$ |  |  |  | 13 | 22 |  |
| $t_{\text {pw }}$ | Pulse Width | Clock |  | 7 |  |  | ns |
|  |  | Clear |  | 10 |  |  |  |
| $\mathrm{t}_{\mathrm{s}}$ | Data Set-up Time |  |  | 5 |  |  | ns |
| $t_{s}$ | Set-up Time. Clear Recovery (in-active) to Clock |  |  | 5 |  |  | ns |
| $t_{h}$ | Data Hold Time |  |  | 3 |  |  | ns |
| $f_{\text {MAX }}$ | Maximum Clock Frequency |  |  | 75 | 110 |  | MHz |



(Am2506 $\mathrm{E}=\mathrm{S}_{\mathrm{O}}=$ HIGH; $M=\mathrm{S}_{1}=\mathrm{S}_{2}=\mathrm{S}_{3}=$ LOW)
6-Bit Input, Integrate and Dump for
Magnitude-Only Arithmetic ( 65 samples min. before overflow)


## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
${ }^{\mathbf{t}} \mathrm{PLH}$ The propagation delay time from an input change to an output LOW-to-HIGH transition.
${ }^{\mathbf{t} P H L}$ The propagation delay time from an input change to an output HIGH-to-LOW transition.
${ }^{t}$ PW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$\mathbf{t}_{\mathrm{f}}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
${ }^{t} \mathrm{R}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

UNIT LOAD DEFINITIONS

|  | HIGH |  | LOW |  |
| :--- | :---: | :---: | :---: | :---: |
| SERIES | Current | Measure <br> Voltage | Current | Measure <br> Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0 mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8 mA | 0.4 V |
| (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18 mA | 0.3 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| (Note 1) | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am9300 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am93L00 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am93S00 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6 mA | 0.4 V |
| Am75/85 |  |  |  |  |

Note: 1. 54L/74L has two different types of standard inputs.

SCHOTTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS

SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

PROPAGATION DELAY


LOAD TEST CIRCUIT


PULSE WIDTH


Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## SCHOTTKY INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS



Note: Refer to Electrical Characteristics for measure currents.

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
I Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
IIL LOW-level input current with a specified LOW-level voltage applied.
$I_{I H}$ HIGH-level input current with a specified HIGH-level voltage applied.
IOL LOW-level output current.
$\mathrm{I}_{\mathrm{OH}} \mathrm{HIGH}-l e v e l$ output current.
ISC Output short-circuit source current.
ICC The supply current drawn by the device from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$V_{I L}$ Logic LOW input voltage.
$\mathrm{V}_{1 \mathrm{H}}$ Logic HIGH input voltage.
$\mathrm{V}_{\mathrm{OL}}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

## PHYSICAL DIMENSIONS <br> Dual-In-Line




ADVANCED
MICRO
DEVICES INC.
901 Thompson Place
Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am54S/74S181 <br> Four-Bit Arithmetic Logic Unit/Function Generator 

## Distinctive Characteristics

## - Advanced Schottky technology

- Performs 16 arithmetic operations including add, subtract, double and compare.
- Performs all 16 possible logic operations of two variables in typically 11 ns .
- Typical 4-bit add time is 11 ns and carry time is 6 ns.
- Full look-ahead capability for high-speed arithmetic operation on long words.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54S/74S181 is a 4-bit, high-speed parallel Arithmetic Logic Unit (ALU)/Digital Function Generator. When the mode control (M) is LOW the 16 arithmetic operations are performed under the control of the four select inputs. When the mode control is HIGH the sixteen logic operations are performed on an individual bit basis between the two 4 -bit parallel words under the control of the fourselect inputs.
An internal full look-ahead carry scheme is used for highspeed arithmetic operations and provision is made for further look-ahead by including both carry propagate ( $(\overline{\mathrm{P}})$ and carry generate ( $\overline{\mathrm{G}}$ ) outputs.

An open collector output $A=B$ is used to signal the equivalence of the two parallel words. The open collector feature allows for the equivalence function to be expanded as a wired-AND connection for larger word lengths.

In many systems, the carry output $C_{n+4}$ is connected to the next higher $C_{n}$ to provide ripple block arithmetic. The ALU can be used with either active HIGH or active LOW inputs and can be ripple expanded or full look-ahead expanded in either mode. The connection pattern is identical for either logic representation.


## ORDERING INFORMATION

$\left.\begin{array}{ccc}\text { Package } & \begin{array}{c}\text { Temperature } \\ \text { Range }\end{array} & \begin{array}{c}\text { Order } \\ \text { Type }\end{array} \\ \text { Number }\end{array}\right\}$


Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{cc}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted)

| Am74S181 <br> Am54S181 | $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & v_{C C}=5.1 \\ & v_{C C}=5.1 \end{aligned}$ | $\begin{aligned} & 6 \text { (COM'L) } \\ & \% \text { (MIL) } \end{aligned}$ | $\begin{aligned} & \text { MIN. }=4.75 \\ & \text { MIN. }=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { MA } \\ & \text { MA } \end{aligned}$ | $\begin{aligned} & 5.25 \mathrm{~V} \\ & 5.5 \mathrm{~V} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Descript |  |  | onditions ( N |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage <br> (Except $A=B$ Output) |  | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-1 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | 54 S | 2.5 | 3.4 |  | Volts |
|  |  |  | 745 | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  |  |  | $\begin{aligned} & V_{C C}=M_{I N}, I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage |  | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{IIN}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| ${ }^{1} \mathrm{OH}$ | Output HIGH Current for $\mathrm{A}=\mathrm{B}$ Output |  | $\begin{aligned} & V_{\mathrm{CC}}=\text { MIN. }, V_{O H}=5.5 \mathrm{~V} \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \end{aligned}$ |  |  |  |  | 250 | $\mu \mathrm{A}$ |
| $I_{I L}$ <br> (Note 3) | Input LOW Current | M | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  |  | -2 | mA |
|  |  | $\bar{A}_{i}$ or $\bar{B}_{i}$ |  |  |  |  |  | -6 |  |
|  |  | $\mathrm{s}_{\mathrm{i}}$ |  |  |  |  |  | -8 |  |
|  |  | $\mathrm{C}_{\mathrm{n}}$ |  |  |  |  |  | -10 |  |
| $\mathbf{I}_{\mathrm{IH}}$ <br> (Note 3) | Input HIGH Current | M | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\bar{A}_{i}$ or $\bar{B}_{i}$ |  |  |  |  |  | 150 |  |
|  |  | $\mathrm{S}_{\mathrm{i}}$ |  |  |  |  |  | 200 |  |
|  |  | $\mathrm{C}_{n}$ |  |  |  |  |  | 250 |  |
| $1 /$ | Input HIGH Current |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| ISC | Output Short Circuit Current (Note 4) (Except A = B Output) |  | $V_{C C}=M A X$. |  |  | -40 |  | -100 | mA |
| ICC | Power Supply Current (Note 5) |  | $V_{C C}=$ MAX . |  |  |  | 120 | 180 | mA |
|  |  |  | $V_{C C}=M A X ., T_{A}=125^{\circ} \mathrm{C}$ <br> Am54S Flat Package (W) Only |  |  |  |  | 159 | mA |

[^8]SWITCHING CHARACTERISTICS $\left(V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega\right)$


OPERATION TABLE

| CONTROL INPUTS |  |  |  | ACTIVE LOW INPUTS AND OUTPUTS |  | ACTIVE HIGH INPUTS AND OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{0}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | Arithmetic ( $M=L, C_{n}=L$ ) | Logic ( $M=H$ ) | Arithmetic ( $\mathrm{M}=\mathrm{L}, \overline{\mathrm{C}}_{\mathrm{n}}=\mathrm{H}$ ) | Logic ( $\mathrm{M}=\mathrm{H}$ ) |
| L | L | L | L | A minus 1 | $\overline{\mathrm{A}}$ | A | $\bar{A}$ |
| H | L | L | L | AB minus 1 | $\overline{\mathrm{AB}}$ | $A+B$ | $\overline{A+B}$ |
| L | H | L | L | $A \bar{B}$ minus 1 | $\bar{A}+B$ | $A+\bar{B}$ | $\overline{\bar{A}} \mathrm{~B}$ |
| H | H | L | L | minus 1 (2's comp.) | Logic '1' | minus 1 (2's comp.) | Logic '0' |
| L | L | H | L | A plus [ $\mathrm{A}+\overline{\mathrm{B}}]$ | $\overline{A+B}$ | A plus $A \bar{B}$ | $\overline{\mathrm{AB}}$ |
| H | L | H | L | $A B$ plus $[A+\widetilde{B}]$ | $\bar{B}$ | $A \bar{B}$ plus [ $A+B]$ | $\bar{B}$ |
| L | H | H | L | A minus $B$ minus 1 | $\overline{\bar{A} \oplus B}$ | A minus B minus 1 | $A \oplus B$ |
| H | H | H | L | $A+\bar{B}$ | $A+\bar{B}$ | $A \bar{B}$ minus 1 | $A \bar{B}$ |
| L | L | L | H | A plus [ $A+B$ ] | $\overline{\mathrm{A}} \mathrm{B}$ | $A$ plus AB | $\overline{\mathrm{A}}+\mathrm{B}$ |
| H | L | L | H | $A$ plus $B$ | $A \oplus B$ | A plus $B$ | $\overline{\mathrm{A} \oplus \mathrm{B}}$ |
| L | H | L | H | $A \bar{B}$ plus [ $A+B$ ] | B | $A B$ plus $[A+\bar{B}]$ | B |
| H | H | L | H | $A+B$ | A + B | $A B$ minus 1 | AB |
| L | L | H | H | $A$ plus $A(2 \times A)$ | Logic '0' | A plus $\mathrm{A}(2 \times \mathrm{A})$ | Logic '1' |
| H | L | H | H | $A$ plus $A B$ | $A \bar{B}$ | A plus [ $A+B$ ] | $A+\bar{B}$ |
| L | H | H | H | A plus $A \bar{B}$ | AB | A plus $[A+\bar{B}]$ | $A+B$ |
| H | H | H | H | A | A | A minus 1 | A |
| L = LOW Voltage Level <br> $H=H I G H$ Voltage Level |  |  |  |  |  |  |  |

## DEFINITION OF FUNCTIONAL TERMS

$\bar{A}_{0}, \bar{A}_{1}, \bar{A}_{2}, \bar{A}_{3}$ The A data inputs.
$\bar{B}_{0}, \overline{\mathrm{~B}}_{1}, \overline{\mathrm{~B}}_{2}, \overline{\mathrm{~B}}_{3}$ The B data inputs.
$\mathbf{S}_{0}, \mathbf{S}_{1}, \mathbf{S}_{2}, \mathbf{S}_{3}$ The control inputs used to determine the arithmetic or logic function performed.
$\bar{F}_{0}, \bar{F}_{1}, \bar{F}_{2}, \bar{F}_{3}$ The data outputs of the ALU.
M The mode control inputs used to select either the arithmetic or logic operations.
$\mathrm{C}_{\mathrm{n}}$ The carry-in input of the ALU.
$\mathrm{C}_{\boldsymbol{n}+4}$ The carry-look-ahead output of the four-bit input field. $\overline{\mathbf{G}}$ The carry-generate output for use in multi-level lookahead schemes.
$\overline{\mathrm{P}}$ The carry-propagate output for use in multi-level lookahead schemes.
A $=\mathbf{B}$ The open collector comparator output that can be used to determine equivalence. This output is HIGH whenever the four $\bar{F}$ outputs are HIGH.

## USER NOTES

1. Throughout this data sheet, the active LOW input and output terminology has been used. For the active HIGH definition, the nomenclautre shown under the active HIGH logic symbol should be substituted.
2. Arithmetic operations are performed on a word basis.
3. Logic operations are performed on a bit basis.
4. Arithmetic in 1's complement notation requires an end around carry.
5. Subtraction in 2's complement notation requires a carry in ( $\mathrm{C}_{\mathrm{n}}=\mathrm{HIGH}$ ) for the active LOW case and ( $\overline{\mathrm{C}}_{\mathrm{n}}=$ LOW) for the active HIGH case.
6. The $A=B$ output only indicates that the four $\bar{F}$ outputs are all HIGH.

## LOADING RULES (In Unit Loads)

| Input/Output | Pin No.'s | Input Unit Load | Outpu Output HIGH | Drive Output LOW |
| :---: | :---: | :---: | :---: | :---: |
| $\bar{B}_{0}$ | 1 | 3 | - | - |
| $\bar{A}_{0}$ | 2 | 3 | - | - |
| $\mathrm{S}_{3}$ | 3 | 4 | - | - |
| $\mathrm{S}_{2}$ | 4 | 4 | - | - |
| $\mathrm{S}_{1}$ | 5 | 4 | - | - |
| $\mathrm{S}_{0}$ | 6 | 4 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 7 | 5 | - | - |
| M | 8 | 1 | - | - |
| $\bar{F}_{0}$ | 9 | - | 20 | 10 |
| $\bar{F}_{1}$ | 10 | - | 20 | 10 |
| $\bar{F}_{2}$ | 11 | - | 20 | 10 |
| GND | 12 | - | - | - |
| $\bar{F}_{3}$ | 13 | - | 20 | 10 |
| $A=B$ | 14 | - | O/C | 10 |
| $\overline{\mathbf{P}}$ | 15 | - | 20 | 10 |
| $C_{n+4}$ | 16 | - | 20 | 10 |
| $\overline{\mathbf{G}}$ | 17 | - | 20 | 10 |
| $\bar{B}_{3}$ | 18 | 3 | - | - |
| $\bar{A}_{3}$ | 19 | 3 | - | - |
| $\bar{B}_{2}$ | 20 | 3 | - | - |
| $\bar{A}_{2}$ | 21 | 3 | - | - |
| $\bar{B}_{1}$ | 22 | 3 | - | - |
| $\overline{\bar{A}}_{1}$ | 23 | 3 | - | - |
| $\mathrm{V}_{\mathrm{Cc}}$ | 24 | - | T | - |

A Schottky unit load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and $\mathbf{- 2 . 0} \mathrm{mA}$ measured at 0.5 V LOW.

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



## SUM MODE TEST TABLE

FUNCTION INPUTS: $\mathrm{S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}, \mathrm{~S}_{1}=\mathrm{S}_{2}=\mathrm{M}=0 \mathrm{~V}$

| Parameter | Input <br> Under Test | Other Input Same Bit |  | Other Data Inpūts |  | Output Under Test | Output <br> Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Apply 4.5V | Apply 0V | Apply 4.5V | Apply 0V |  |  |
| $t_{\text {tPLH }}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | Remaining $\overline{\mathbf{A}}$ and $\overrightarrow{\mathbf{B}}$ | $\mathrm{c}_{\mathrm{n}}$ | $\bar{F}_{i}\left(i i_{i}\right)$ | $\begin{aligned} & \text { In- } \\ & \text { Phase } \end{aligned}$ |
| ${ }^{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}$ | $c_{n}$ | $\bar{F}_{i}\left(i_{i}>_{i}\right)$ | in. Phase |
| ${ }_{\text {tPLH }}{ }_{\text {tPHL }}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | $\mathrm{C}_{\boldsymbol{n}}$ | Remaining $\bar{A}$ and $\bar{B}$ | $\bar{F}_{i+1}$ | InPhase |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | $\mathrm{C}_{n}$ | Remaining $\bar{A}$ and $\bar{B}$ | $\bar{F}_{i+1}$ | $\begin{aligned} & \text { In- } \\ & \text { Phase } \end{aligned}$ |
| ${ }^{\text {tPLH }}$ | $\bar{A}_{i}$ | $\bar{B}_{j}$ | None | None | Remaining $\bar{A}$ and $\overline{\mathrm{g}}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\bar{p}}$ | $\begin{aligned} & \text { In. } \\ & \text { Phase } \end{aligned}$ |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, \mathrm{C}_{\boldsymbol{n}}$ | $\bar{p}$ | In- <br> Phase |
| ${ }^{\text {P P L }}$ PH | $\bar{A}_{\boldsymbol{i}}$ | None | $\bar{B}_{i}$ | Remaining $\overline{\mathrm{B}}$ | Remaining $\mathbf{A}_{\mathbf{A}} \mathbf{C}_{\mathbf{n}}$ | $\vec{G}$ | In- Phase |
| ${ }^{\text {P P PLH }}$ | $\stackrel{\rightharpoonup}{B}_{i}$ | None | $\bar{A}_{i}$ | Remaining $\bar{B}$ | Remaining $\bar{A}, \mathrm{C}_{\mathrm{n}}$ | $\bar{G}$ | JnPhase |
| ${ }^{\text {t PLLH }}$ | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\overline{\mathrm{B}}$ | Remaining $\bar{A}, \mathrm{C}_{\mathrm{n}}$ | $c_{n+4}$ | Out-ofPhase |
| ${ }^{\text {tPLH }}$ | $\vec{B}_{i}$ | None | $\bar{A}_{i}$ | Remaining $\overline{\mathrm{B}}$ | Remaining $\bar{A}_{\text {, }} \mathrm{C}_{\mathrm{n}}$ | $\mathrm{C}_{\mathrm{n}+4}$ | Out-ofPhase |
| ${ }_{\text {tPLH }}$ | $c_{n}$ | None | None | All $\bar{A}$ | All $\bar{B}$ | $\begin{aligned} & \text { Any } \bar{F} \\ & \text { or } C_{n+4} \end{aligned}$ | InPhase |

DIFF MODE TEST TABLE
FUNCTION INPUTS: $S_{1}=S_{2}=4.5 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=\mathrm{M}=0 \mathrm{~V}$

|  |  | Other Same | $\begin{aligned} & \overline{\text { nput }} \\ & \text { Bit } \end{aligned}$ | Other | Inputs | Output | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Under Test | Apply 4.5V | Apply 0V | Apply 4.5V | Apply OV | Under Test |  |
| tPLH | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\bar{A}$ | Remaining $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\bar{F}_{i}\left(i_{i}\right)$ | lnPhase |
| ${ }^{\text {tPHL }}$ |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ | Remaining $\overline{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $\bar{F}_{i}\left(>_{i}{ }_{i}\right)$ | Out-afPhase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{A}_{i}$ | None | $\bar{B}_{i}$ | Remaining $\mathrm{B}_{\text {, }} \mathrm{C}_{\mathrm{n}}$ | Remaining $\bar{A}$ | $\bar{F}_{\text {i }}{ }^{\text {a }}$ | inPhase |
| tPHL |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | Remaining $\mathrm{B}^{\text {, }} \mathrm{C}_{\mathbf{n}}$ | Remaining $\bar{A}$ | $\bar{F}_{i+1}$ | Out-ofPhase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{A}_{i}$ | None | $\bar{B}_{\boldsymbol{i}}$ | None | Remaining $\bar{A}$ and $\bar{B}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\text { P }}$ | In- <br> Phase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | Remaining $\bar{A}$ and $\widetilde{B}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathbf{P}}$ | Out-ofPhase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\vec{A}$ and $\bar{B}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{G}}$ | InPhase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}, \mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{G}}$ | Out-ofPhase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | Remaining $\bar{A}$ | Remaining $\bar{B}^{\text {, }} \mathrm{C}_{\mathrm{n}}$ | $A=B$ | InPhase |
| ${ }^{\text {tPHL }}$ |  |  |  |  |  |  |  |
| tPLH | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ | Remaining ${ }_{\mathrm{B}}, \mathrm{C}_{\mathrm{n}}$ | $A=B$ | Out-ofPhase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\bar{A}$ and $\bar{B}, C_{n}$ | $c_{n+4}$ | Out-ofPhase |
| tPHL |  |  |  |  |  |  |  |
| tPLH | $\bar{B}_{i}$ | None | $\bar{A}_{i}$ | None | Remaining $\bar{A}$ and $\bar{B}, \mathrm{C}_{\mathrm{n}}$ | $c_{n+4}$ | $\begin{aligned} & \text { In- } \\ & \text { Phase } \end{aligned}$ |
| tPHL |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | $\mathrm{c}_{\mathrm{n}}$ | None | None | All $\bar{A}$ and $\bar{B}$ | None | Any $\bar{F}$ or $\mathrm{C}_{\mathrm{n}+4}$ | $\ln -$Phase |
| tPHL |  |  |  |  |  |  |  |

LOGIC MODE TEST TABLE
FUNCTION INPUTS: $\mathrm{S}_{1}=\mathrm{S}_{2}=\mathrm{M}=4.5 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}$

| Parameter | Input Under Test | Other Input Same Bit |  | Other Data Inputs |  | Output <br> Under Test | Output Waveform |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Apply 4.5V | Apply OV | Apply 4.5V | Apply 0 V |  |  |
| $\frac{\text { tPLH }}{\text { tPHL }}$ | $\bar{A}_{i}$ | $\bar{B}_{i}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{\mathbf{n}}$ | $\bar{F}_{i}$ | Out-of- <br> Phase |
| ${ }_{\text {tPLH }}$ | $\bar{B}_{i}$ | $\bar{A}_{i}$ | None | None | Remaining $\overline{\mathrm{A}}$ and $\overline{\mathrm{B}}, \mathrm{C}_{n}$ | $\bar{F}_{i}$ | Out-ofPhase |

## APPLICATIONS

12-Bit Adder/Subtractor (2's Complement)


Function Table

$\mathrm{L}=$ Low Voltage Level
$H=$ High Voltage Level
If one input is defined active-HIGH and the second input is defined active-LOW, the sixteen arithmetic and logic functions of the ALU are reordered as shown in the function table.


Metallization and Pad Layout


## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
tPLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tPHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from 10\% to $90 \%$ of its measured values.
$\mathbf{t}_{\mathbf{f}}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
ts Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal
$\mathbf{t}_{\mathrm{R}}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

UNIT LOAD DEFINITIONS

| SERIES | HIGH |  | LOW |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Current | Measure Voltage | Current | Measure Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | $-0.4 \mathrm{~mA}$ | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| 54H/74H | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | $-2.0 \mathrm{~mA}$ | 0.5 V |
| 54L/74L <br> (Note 1) | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8mA | 0.4 V |
| 54L/74L <br> (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18mA | 0.3V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4V |
| Am9300 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am93L00 | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am93S00 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am8200 | $40 \mu \mathrm{~A}$ | 4.5 V | $-1.6 \mathrm{~mA}$ | 0.4 V |

Note: 1. 54L/74L has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPTS

SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

PROPAGATION DELAY


LOAD TEST CIRCUIT


Note: For $A=B$ Output, short $D_{1}$ and remove $D_{2}, D_{3}$ and $D_{4}$.

## PULSEWIDTH



Note: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{o}}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$.

## SCHOTTKY INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS




Note: Refer to Electrical Characteristics for measure currents.

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
I Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
IIL LOW-level input current with a specified LOW-level voltage applied.
$I_{I H}$ HIGH-level input current with a specified HIGH-level voltage applied.
$I_{\mathrm{OL}}$ LOW-level output current.
$\mathrm{I}_{\mathrm{OH}} \mathrm{HIGH}$-level output current.
ISC Output short-circuit source current.
ICC The supply current drawn by the device from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$\mathrm{V}_{\mathrm{IL}} \quad$ Logic LOW input voltage.
$\mathrm{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$\mathrm{V}_{\mathrm{OL}}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

## PHYSICAL DIMENSIONS

## Dual-In-Line

Ceramic


Molded




ADVANCED
MICRO
DEVICES INC.
901 Thompson Place
Sunnyvale
California 94086 (408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

## Am54S/74S194•Am54S/74S195

## Four-Bit High-Speed Shift Registers

## Distinctive Characteristics

- Parallel load or shift right with $J \bar{K}$ inputs on Am54S/74S195
- Shift left, right, parallel load or do nothing on Am54S/74S 194
- Fully synchronous shifting and parallel loading
- Buffered common clock
- Buffered common active-LOW clear
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am54S/74S194 and Am54S/74S195 are 4-bit registers that exhibit fully synchronous operation in all operating modes. The Am54S/74S195 can either parallel load all four register bits via the parallel inputs ( $A, B, C, D$ ) or shift each of the four register bits right one place. The shifting or parallel loading is under control of the shift/load input ( $\mathrm{S} / \mathrm{L}$ ). When the shift/load input is LOW, data is loaded from the parallel data inputs; when the shift/load input is HIGH, data is loaded from the register bits on the left. The first bit, $\mathrm{Q}_{\mathrm{A}}$, is loaded via the $J$ and $\bar{K}$ inputs in the shift mode.
The Am54S/74S194 operates in four modes under control of the two select inputs, $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$. The four modes are parallel load (data comes from the parallel inputs), shift right (data comes from the flip-flop to the left, with the $\mathrm{Q}_{\mathrm{A}}$ bit input from R ),
shift left (data comes from the flip-flop to the right, with the $Q_{D}$ input from $L$ ), and hold or do nothing (each flip-flop receives data from its own output).
For both devices the outputs change state synchronously following a LOW-to-HIGH transition on the clock input, CP. Both devices have an active-LOW synchronous clear (CLR) which forces all outputs to the LOW state ( $\overline{\mathrm{Q}}_{\mathrm{D}} \mathrm{HIGH}$ ) independent of any other inputs. All control inputs are buffered to present only one Schottky TTL load to the system, and all outputs can drive 10 Schottky loads in the LOW state and 20 in the HIGH state. Because all the flip-flops are D-type they do not catch O's or 1 's, and the only requirements on any inputs is that they meet the short set-up and hold time intervals with respect to the clock LOW-to-HIGH transition.

Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION

|  |  | Am54S/ | Am54S/ |
| :---: | :---: | :---: | :---: |
| Package | Temperature | 74S194 | Order 195 |
| Type | Range | Number | Order |
| Number |  |  |  |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S194N | SN74S195N |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S194J | SN74S195J |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SN74S194X | SN74S195X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S194J | SN54S195J |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S194W | SN54S195W |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SN54S194X | SN54S195X |



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am74S 194, Am74S 195
Am54S194, Am54S195
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$v_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (COM'L)
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL)
Test Conditions (Note 1)
Description

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-1 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} . \end{aligned}$ |  | Am74 | 2.7 | 3.4 |  | Volts |
|  |  |  |  | Am54 | 2.5 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{1} \mathrm{H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level' | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| IIL (Note 3) | Unit Load Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  |  | -2 | mA |
| $I_{1 H}$ <br> (Note 3) | Unit Load Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| $1 /$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| ISC | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $V_{C C}=M A X$. | S194 (No | \& 7) |  | 85 | 135 | mA |
|  |  |  | $\begin{aligned} & \hline 54 S 195 \\ & \text { (Note 6) } \end{aligned}$ |  |  | 70 | 99 |  |
|  |  |  | $\begin{aligned} & 74 \text { S195 } \\ & \text { (Note 6) } \end{aligned}$ |  |  | 70 | 109 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Outputs open. Inputs A, B, C, D grounded. Inputs $S_{0}, S_{1}$, Clear, L, R, at 4.5 V . Measured after a momentary ground, then 4.5 V applied to clock
6. Outputs open. $S / L$ grounded. A, B, C, D, J, $\bar{K}$ at 4.5 V . Measured after applying a momentary ground then 4.5 V to the clear followed by grounc then 4.5 V to clock.
7. For $T_{A}=125^{\circ} \mathrm{C} ;{ }^{1} \mathrm{CC} M A X .=110 \mathrm{~mA}$ for $\mathrm{Am54S} 194 \mathrm{~W}$.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tPLH }}$ | Clock to Output | $V_{C C}=5.0 \mathrm{~V}, C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ | 4 | 8 | 12 | ns |
| ${ }_{\text {tPHL }}$ | Clock to Output |  | 4 | 11 | 16.5 | ns |
| ${ }^{\text {tPHL }}$ | Clear to Output |  |  | 12.5 | 18.5 | ns |
| ${ }_{\text {t }}{ }^{\text {w }}$ | Clock Pulse Width |  | 7 |  |  | ns |
| $t_{\text {pw }}$ | Clear Pulse Width |  | 12 |  |  | ns |
| $t_{s}$ | Mode Control Set-up Time |  | 8 |  |  | ns |
| $t_{s}$ | Data Input Set-up Time |  | 5 |  |  | ns |
| $t_{s}$ | Clear Recovery to Clock |  | 9 |  |  | ns |
| $t_{h}$ | Data Hold Time |  | - 3 |  |  | ns |
| ${ }^{\text {t }}$ R | Shift/Load Release Time Am54S/74S195 |  |  | . | 6 | ns |
| ${ }^{\text {f MAX }}$. | Maximum Clock Frequency |  | 70 | 105 |  | MHz |

## DEFINITION OF FUNCTIONAL TERMS

$J, \bar{K}$ The logic inputs used for controlling the $Q_{A}$ flip-flop , of the Am54S/74S195 register when S/L is HIGH.
CLR Clear. The asynchronous master reset input.
CP Clock pulse for the register. Enters data on the LOW. to-HIGH transition.
S/L Shift/Load. The input for selection of parallel or serial shifting for the AM54S/74S195 register. S/L LOW selects parallel entry.
$\mathrm{S}_{0}, \mathrm{~S}_{1}$ The mode select inputs of the Am54S/74S194.
A, B, C, D The four parallel data inputs for the register.
$R$ The serial input to the $Q_{A}$ flip-flop of the Am54S/ 74S194 in the right shift mode.
L. The serial input to the $Q_{D}$ flip-flop of the Am54S/ 74S194 in the left shift mode.
$\mathrm{Q}_{A}, \mathrm{O}_{\mathrm{B}}, \mathrm{Q}_{\mathrm{C}}, \mathrm{Q}_{\mathrm{D}}$ The four true outputs of the register.
$\overline{\mathrm{O}}_{\mathrm{D}}$ The complement output of the $\mathrm{Q}_{\mathrm{D}}$ flip-flop. (Am54S/) 74S195 only).

## FUNCTION TABLE <br> Am54S/74S194

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | Clear | $\begin{array}{\|c\|} \hline \text { Mode } \\ \hline \mathrm{S}_{1} \mathrm{~S}_{0} \\ \hline \end{array}$ | Clock | Serial |  | Parallel |  |  |  | $\mathbf{O}_{\mathbf{A}} \mathbf{O}_{\mathbf{B}} \mathbf{o}_{\mathbf{C}} \mathbf{o}_{\mathbf{D}}$ |  |
|  |  |  |  | Left | Right | A | B | C | D |  |  |
| Clear | $L$ | $x \quad x$ | X | X | X | X | X | $x$ | X | L L | L L |
| No Change | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{ll} \mathrm{x} & \mathrm{x} \\ \mathrm{x} & \mathrm{x} \end{array}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | NC NC NC NC | NC NC NC NC |
| Parallet Load | H | H H | $\uparrow$ | X | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{0} \mathrm{D}_{1}$ | $\mathrm{D}_{2} \quad \mathrm{D}_{3}$ |
| Shift Right | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{ll} \mathrm{L} & \mathrm{H} \\ \mathrm{~L} & \mathrm{H} \end{array}$ | $\begin{aligned} & \uparrow \\ & \dagger \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $L Q_{A}$ <br> $H_{A}$ | $\begin{array}{ll} \mathrm{Q}_{\mathrm{B}} & \mathrm{O}_{\mathrm{C}} \\ \mathrm{Q}_{\mathrm{B}} & \mathrm{O}_{\mathrm{C}} \end{array}$ |
| Shift Left | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{array}{ll} \mathrm{H} & \mathrm{~L} \\ \mathrm{H} & \mathrm{~L} \end{array}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{array}{ll} a_{B} & a_{C} \\ a_{B} & a_{C} \end{array}$ | $Q_{D} L$ <br> $\mathrm{O}_{\mathrm{D}} \mathrm{H}$ |
| Hold | H | L L | X | X | X | X | X | X | X | NC NC | NC NC |

[^9]
## LOADING RULES (In Unit Loads)

| $\begin{gathered} \text { Am54S/ } \\ \text { 74S195 } \\ \text { Input/Output } \end{gathered}$ | $\begin{gathered} \text { Am54S/ } \\ 74 \mathrm{~S} 194 \\ \text { Input/Output } \end{gathered}$ | Pin No.'s | Input Uriit Load | Fan-out |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Output | Output |
|  |  |  |  | HIGH | LOW |
| CLR | CLR | 1 | 1 | - | - |
| J | R | 2 | 1 | - | - |
| $\overline{\mathrm{K}}$ | A | 3 | 1 | - | - |
| A | B | 4 | 1 | - | - |
| B | C | 5 | 1 | - | - |
| C | D | 6 | 1 | - | - |
| D | L | 7 | 1 | - | - |
| GND | GND | 8 | - | - | - |
| Shift/Load | $\mathrm{S}_{0}$ | 9 | 1 | - | - |
| CP | $\mathrm{S}_{1}$ | 10 | 1 | - | - |
| $\overline{\mathbf{O}}_{\mathrm{D}}$ | - | 11 | -- | 20 | 10 |
| - | CP | 11 | 1 | - | - |
| $\mathbf{Q}_{\text {D }}$ | $\mathbf{Q}_{\text {D }}$ | 12 | -- | 20 | 10 |
| $\mathrm{O}_{\mathrm{C}}$ | $\mathbf{Q}_{C}$ | 13 | -- | 20 | 10 |
| $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{O}_{\mathrm{B}}$ | 14 | -- | 20 | 10 |
| $\mathbf{Q}_{\text {A }}$ | $\mathbf{O}_{\text {A }}$ | 15 | -- | 20 | 10 |
| $\mathrm{v}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{CC}}$ | 16 | -- | - | - |

## FUNCTION TABLE

Am54S/74S195

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clear | Shift/ Load | Clock | Serial |  | Paraltel |  |  |  | $\mathbf{O}_{\mathbf{A}}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{O}_{\mathrm{C}}$ | $\mathbf{O}_{\text {D }}$ | $\overline{\mathbf{0}}_{\mathbf{D}}$ |
|  |  |  | J | K | A | B | C | D |  |  |  |  |  |
| $L$ | X | X | X | X | X | X | X | X | L | L | L | L | H |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | + | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | X <br> X | NC | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | NC | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ |
| H | L | $\uparrow$ | X | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\bar{D}_{3}$ |
| $H$ $H$ | H H | $\uparrow$ | L | ${ }^{H}$ | x | $x$ $\times$ | $\times$ | $x$ <br> $\times$ | ${ }^{12} A$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{\mathrm{B}}$ | $\mathrm{a}_{\mathrm{c}}$ | ${ }_{\overline{\mathrm{Q}} \mathrm{C}}^{\mathrm{O}}$ |
| H | H | $\dagger$ | L | L | $x$ | X | $x$ | $x$ | L | $\mathrm{Q}_{\text {A }}$ | $\mathrm{O}_{8}$ | ${ }^{\text {O }}$ | ${ }_{\underline{\mathrm{Q}}}^{\underline{\mathrm{O}}}$ |
| H | H | $\uparrow$ | H | H | $\times$ | X | $x$ | X | H | $\mathrm{Q}_{\text {A }}$ | $\mathrm{Q}_{\mathrm{B}}$ | ${ }^{\text {Q }}$ | ${ }_{\square}^{\text {Q }}$ C |
| H | H | $\dagger$ | H | L | $\times$ | X | X | X | $\bar{¢}^{\overline{2}} \mathrm{~A}$ | $\mathrm{Q}_{\mathrm{A}}$ | $\mathrm{Q}_{8}$ | ${ }^{2}$ | $\overline{0}_{C}$ |

$H=H I G H \quad X=$ Don't Care
$L=$ LOW $\quad N C=$ No Change
$\uparrow=$ LOW-to-HIGH transition.
$D_{i}=$ May be a HIGH or a LOW and the respective ou tput will assume the same state.
Notes: 1. If the $J$ and $\bar{K}$ inputs are tied together, the common line becomes a D-Type input to the first bit in the shift mode.
2. Linear feedback shift counters can be made by connecting the $Q_{D}$ and $\bar{Q}_{D}$ outputs to the $\bar{K}$ and $J$ inputs, respectively.

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown

## APPLICATIONS

HIGH-SPEED MOD 15 LINEAR FEEDBACK SHIFT REGISTER
Sequence is $0,1,2,5,10,4,9,3,6,13,11,7,14,12,8,0(15$ is non-self correcting; use clear to initialize)


12-BIT SHIFT-LEFT, SHIFT-RIGHT, PARALLEL-LOAD REGISTER


## Metallization and Pad Layouts

## Am54S/74S 194



Am54S/74S195


## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
tPLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tpHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tpW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
t $_{\text {s }}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$\mathbf{t}_{\mathrm{R}}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

UNIT LOAD DEFINITIONS

|  | HIGH |  | LOW |  |
| :--- | :---: | :---: | :---: | :---: |
| SERIES | Current | Measure <br> Voltage | Current | Measure <br> Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0 mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8 mA | 0.4 V |
| (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18 mA | 0.3 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| (Note 1) | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am9300 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am93L00 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am93S00 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6 mA | 0.4 V |
| Am75/85 |  |  |  |  |

Note: 1. 54L/74L has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM.POLE OUTPUTS

SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.



Notes: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{O}}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}$,


Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 3-7.

## Am54S/74S257•Am54S/74S258 <br> Quadruple 2-Line-To 1-Line Data Selectors/Multiplexers With 3-State Outputs

## Distinctive Characteristics

- Three-state outputs interface directly with bus organized systems
- Schottky clamp provides improved AC performance
- Pin assignments identical with Am54S/74S157 and Am54S/74S158
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The 2 -line to 1 -line data selector multiplexer can be used to transfer data to a common data bus directly by using the three-state capability of the device. With the output control $(\overline{\mathrm{OE}}) \mathrm{HIGH}$, the four outputs of the data selector are in the high impedance state. With the output control LOW, the selected four bits (A or B inputs) are bussed onto the four data lines.
The typical propagation delay times from data input to output average 4.8 ns for the Am54S/74S257 and 4 ns for the Am54S/74S258. Also, to minimize the possibility that two outputs will attempt to drive the common bus to opposite logic levels, the output enable circuitry is designed such that the output disable times are shorter than the output enable times.

## LOGIC SYMBOL



$$
v_{c c}=\operatorname{Pin} 16
$$

GND $=P$ in 8

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 I |
| DC Output Current, Into Outputs | 30 mf |
| DC Input Current | -30 mA to $+5.0 \mathrm{~m} f$ |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am74S257/S258
Am54S257/S258
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
$V_{C C}=5.0 V \pm 10 \%$
(Com'l)
(Mil)

Min $=4.75 \mathrm{~V}$
$\mathrm{Min}=4.5 \mathrm{~V}$

Max $=5.25 \mathrm{~V}$
Max $=5.5 \mathrm{~V}$
Max $=5.5 \mathrm{~V}$

Parameters Description


Notes: 1. For conditions shown as MIN. or MAX. use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual Input Currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time and duration of the short circuit test should not exceed one second.
5. ICC is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.

Switching Characteristics ( $T_{A}=25^{\circ} \mathrm{C}$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Data to Output | S257 | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5 | 7.5 | ns |
|  |  | S258 |  |  | 4 | 6 |  |
| ${ }^{\text {tPHL }}$ | Data to Output | S257 |  |  | 4.5 | 6.5 | ns |
|  |  | S258 |  |  | 4 | 6 |  |
| tpLH | Select to Output | S257 |  |  | 8.5 | 15 | ns |
|  |  | S258 |  |  | 8 | 12 |  |
| ${ }^{\text {tPHL }}$ | Select to Output | S257 |  |  | 8.5 | 15 | ns |
|  |  | S258 |  |  | 7.5 | 12 |  |
| ${ }^{\text {t }} \mathrm{ZH}$ | Control to Output |  |  |  | 13 | 19.5 | ns |
| ${ }^{\text {Z }} \mathrm{L}$ L |  |  |  | 14 | 21 |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | Control to Output |  |  | $V_{C C}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 5.5 | 8.5 | ns |
| ${ }_{\text {t }} \mathrm{L}$ |  |  |  |  | 9 | 14 |  |  |




8-Word, 4-Bit Multiplexer

## APPLICATION BRIEF - THREE STATE OUTPUTS

When a three-state Schottky output is in the high-impedance state, the maximum off-state leakage current is specified as $50 \mu \mathrm{~A}$ at 2.4 V and $-50 \mu \mathrm{~A}$ at 0.5 V . This leakage loading must be added to the input loading of the devices connected to the data bus for worst-case design. For this reason, the output HIGH source current of the three-state devices are specified with $1_{\mathrm{OH}}=-2 \mathrm{~mA}$ for the Am54S series and $\mathrm{I}_{\mathrm{OH}}=-6.5$ mA for the Am 74 S series. The output LOW sink current for all Am54S/74S devices is specified as $\mathrm{I} \mathrm{OL}=20 \mathrm{~mA}$ at 0.5 V .
The high current sinking and sourcing capability allows many three-state outputs to be bus-organized and drive several TTL inputs reliably. An example of the $I \mathrm{OH}$ and IOL loading calculations is shown in Table I. The important factor for bus-organized three-state outputs is not to exceed either the HIGH-state or the LOW-state maximum loading.

TABLE 1

| NO. OF LOADING DEVICES ON BUS | TYPE LOAD |  | DATA BUS HIGH LOAD | DATA BUS LOW LOAD |
| :---: | :---: | :---: | :---: | :---: |
| 36 | 54S/74S outputs Hi-Z 54S/74S inputs |  | $50 \mu \mathrm{~A} \times 36=1.8 \mathrm{~mA}$ | $-50 \mu \mathrm{~A} \times 36=-1.8 \mathrm{~mA}$ |
| 4 |  |  | $50 \mu \mathrm{~A} \times 4=.2 \mathrm{~mA}$ | $-2 \mathrm{~mA} \times 4=\underline{-8.0 \mathrm{~mA}}$ |
|  |  |  | 2.0 mA | -9.8mA |
| OUTPUT LOADING USED |  | Am54S | MAXIMUM | ~ 50\% |
|  |  | Am74S | ~ 31\% | ~ 50\% |

## Metallization and Pad Layouts

Am54S/74S257


DIE SIZE 0.065" $\times 0.069^{\prime \prime}$

Am54S/74S258

DIE SIZE 0.065" $\times 0.069^{\prime \prime}$


## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ The highest operating clock frequency.
${ }^{t}$ PLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tPHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
${ }^{t}$ PW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$t_{R}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).
$\mathbf{t} \mathrm{HZ}$ HIGH to disable. The delay time from a control input change to the three-state output HIGH-level to high-impedance transition (measured at 0.5 V change).
$t_{\text {LZ }}$ LOW to disable. The delay time from a control input change to the three-state output LOW-level to high-impedance transition (measured at 0.5 V change).
t ZH Enable HIGH. The delay time from a control input change to the three-state output high-impedance to HIGH-level transition.
${ }^{\mathbf{t}} \mathrm{ZL}$ Enable LOW. The delay time from a control input change to the three-state output high-impedance to LOW-level transition.

## UNIT LOAD DEFINITIONS

| SERIES | HIGH |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Measure | LOW |  |  |  |
| Current | Voltage | Current | Measure <br> Voltage |  |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0 mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8 mA | 0.4 V |
| (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18 mA | 0.3 V |
| $54 \mathrm{~L} / 74 \mathrm{~L}$ | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36 mA | 0.4 V |
| (Note 1) | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am54LS $/ 74 \mathrm{LS}$ | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3 V |
| Am9300 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am93L00 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6 mA | 0.4 V |
| Am93500 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6 mA | 0.4 V |
| Am75/85 |  |  |  |  |

Note: 1. 54L/74L has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS

 FOR THREE-STATE OUTPUTSLOAD TEST CIRCUIT


SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross hatched area is don't care condition.

## PROPAGATION DELAY




Computer Interface 旬司


## Am0026/Am0026C 5MHz Two-Phase MOS Clock Driver

## Distinctive Characteristics

- 20 ns rise and fall times with 1000 pF load
- 20 V output voltage swing
- $\pm 1.5 \mathrm{amps}$ output current drive
- High speed 5 to 10 MHz depending on load
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- Mixing privileges for obtaining price discounts. Refer to price list.


## FUNCTIONAL DESCRIPTION

The Am0026 is a dual high speed MOS clock driver and interface circuit. The device is particularly suitable for driving two phase MOS circuits and can provide high speed operation even when driving into high capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. The output pulse width of the device is determined by the input pulse width.
The Am0026 can operate with a variety of MOS circuits. A popular application is a two-phase clock timer for driving
long silicon gate shift ıegisters such as the Am1402/3/4 series. A single clock driver is able to drive 10 k bits at 5 MHz . The device can also be used with standard dynamic MOS RAMS such as the 1103 to provide address and precharge drive for memories up to 8 k by 16 -bits.

The device is available in an 8 -lead TO-5, one watt copper lead frame 8 -pin mini-DIP, a one and one-half watt TO-8 package, and a 14 -pin ceramic package.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}^{+}-\mathrm{V}^{-}$Differential Voltage | 22 V |
| Input Current | 100 mA |
| Input Voltage (VIN $-\mathrm{V}^{-}$) | 5.5 V |
| Peak Output Current | 1.5 A |
| Power Dissipation | See curves |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am0026C
$T_{A}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (COM Range) $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (MIL Range)
Am0026
Parameter

| Parameter | Description | Test Conditions (Note 1) | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}^{+}=+5.0 \mathrm{~V}, \mathrm{~V}^{-}=-12.0 \mathrm{~V} \\ & V_{\text {IN }}=-9.5 \mathrm{~V} \end{aligned}$ |  | -11.5 | -11.0 | Volts |
|  |  | $\mathrm{V}_{\text {IN }}-\mathrm{V}^{-}=2.5 \mathrm{~V}$ |  | $\mathrm{V}^{-}+0.5$ | $\mathrm{V}^{-+1.0}$ |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}^{+}=+5.0 \mathrm{~V}, \mathrm{~V}^{-}=-12.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=-11.6 \mathrm{~V} \end{aligned}$ | 4.0 | 4.3 |  | Volts |
|  |  | $\mathrm{V}_{\text {IN }}-\mathrm{V}^{-}=0.4 \mathrm{~V}$ | $V^{+}-1.0$ | $\mathrm{V}^{+}-0.7$ |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | $\mathrm{V}_{\text {OUT }}=\mathrm{V}^{-}+1.0 \mathrm{~V}$ | 2.5 | 1.5 |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | $\mathrm{V}_{\text {OUT }}=\mathrm{V}^{+}-1.0 \mathrm{~V}$ |  | 0.6 | 0.4 | Volts |
| $I_{\text {IL }}$ | Input LOW Current | $V_{\text {IN }}-\mathrm{V}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}^{+}-1.0 \mathrm{~V}$ |  | -0.005 | -10 | $\mu \mathrm{A}$ |
| $1_{1 H}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}-\mathrm{V}^{-}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}^{+}+1.0 \mathrm{~V}$ |  | 10 | 15 | mA |
| ${ }^{1} \mathrm{CCO}$ | "ON" Supply Current | $\mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}-\mathrm{V}^{-}=2.5 \mathrm{~V}$ |  | 30 | 40 | mA |
| ${ }^{1} \mathrm{CC}$ OFF | "OFF' Supply Current | $\mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}, \mathrm{~V}_{\text {IN }}-\mathrm{V}^{-}=0.0 \mathrm{~V}$ |  | 1.0 | 100 | $\mu \mathrm{A}$ |

Notes: 1. These specifications apply for $\mathrm{V}^{+}-\mathrm{V}^{-}=10 \mathrm{~V}$ to $20 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$, over the temperature range $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the AmO 026 and $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for the Am0026C.
2. All typical values for $T_{A}=25^{\circ} \mathrm{C}$.

Switching Characteristics (Notes 1 and 2 Above)

| Parameter | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL | Turn On Delay |  | 5.0 | 7.5 | 12 | ns |
| tPLH | Turn Off Delay |  | 5.0 | 12 | 15 | ns |
| $t_{r}$ | Rise Time (Note 3) | $\mathrm{V}^{+}-\mathrm{V}^{-}=17 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 12 |  | ns |
|  |  | $\mathrm{V}^{+}-\mathrm{V}^{-}=17 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 15 | 18 |  |
|  |  | $\mathrm{V}^{+}-\mathrm{V}^{-}=17 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 20 | 35 |  |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time ( Note 3) | $\mathrm{V}^{+}-\mathrm{V}^{-}=17 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=250 \mathrm{pF}$ |  | 10 |  | ns |
|  |  | $\mathrm{V}^{+}-\mathrm{V}^{-}=17 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ |  | 12 | 16 |  |
|  |  | $\mathrm{V}^{+}-\mathrm{V}^{-}=17 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 17 | 25 |  | waveforms.

## TYPICAL PERFORMANCE CHARACTERISTICS



Transient Power ( $\mathrm{PAC}_{\mathrm{AC}}$ ) Versus Frequency


Rise Time
Versus Load Capacitance


Turn-On \& Turn-Off Time Versus Temperature


Power Rating TO-8 \& 14-Pin DIP


Supply Current Versus Temperature


Fall Time Versus Load Capacitance


Rise Time Versus Temperature


DC P'ower (PDC)
Versus Duty Cycle


Iriput Current Versus Input Voltage


Optimıum Input Capacitance Versus Output Pulse Width


Fall Time Versus Temperature



## APPLICATION INFORMATIION

## POWER DISSIPATION

The total average power dissipation of the Am0026 is the sum of the DC power and AC transie nt power. This total must be less than the given package power rating.

$$
P_{\text {DISS }}=P_{A C}+P_{D C}^{\prime} \leqslant P_{M A X} .
$$

With the device dissipating only 2 mW when the output is at a HIGH voltage (MOS logic " C "'), the dominant factor in average $D C$ power is the duty cy/cle or fraction of the time the output is at a LOW voltage level (MOS logic " 1 "). For the shift register driving where the duty cycle is less than $25 \%$, $P_{D C}$ is usually negligible. For RAM address line driver applications $P_{D C}$ dominates since duty にycle can exceed $50 \%$.
DC Power per driver:
DC power is given by,

$$
P_{D C}=\left(V^{+}-V^{-}\right) \times I_{S}(\text { Low }) \times \text { Duty Cycle }
$$

where $I_{S}\left(\right.$ LOW ) is $I_{\text {SUPPLY }}(O N)$ at $\left({ }^{\prime} \mathrm{V}^{+}-\mathrm{V}^{-}\right)$

$$
\begin{aligned}
& I_{S U P P L Y(O N)} \text { is } 40 \mathrm{~mA} \times \frac{\left(\mathrm{V}^{+-}-\mathrm{V}^{-}\right)}{2.0 \mathrm{~V}} \text { worst case } \\
& \text { or } 30 \mathrm{~mA} \times \frac{\left(\mathrm{V}^{++}-\mathrm{V}^{-}\right)}{20 \mathrm{~V}} \text { typically }
\end{aligned}
$$

AC transient power per driver:
$A C$ transient power is given by,

$$
P_{A C}=\left(V^{+}-V^{-}\right)^{2} \times C_{L} \times f \times 10^{-3} \text { in } m W
$$

where $f=$ frequency of operation in MHz and $\mathrm{C}_{\mathrm{L}}=$ foad capacitance including all strays and wiring in pF .

## PACKAGE SELECTION

Power ratings are based on a maximum junction rating of $175^{\circ} \mathrm{C}$. The following guidelines are suggested for package selection. Graphs shown in the Performance Curves illustrate derating for various operating tempera tures.
TO-5 ("H") Package: Rated at 600 nnW in still air (derate at $4.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ ) and rated at 900 mW with clip-on heat sink (derate at $6.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ ). This popular hermetic package is recommended for small systems. Low cost (about 10d) clip-on-heat sink increases driving power dissipation capability by $50 \%$.

8 -pin ("N") Molded Mini-DIP: Rated at 600 mW still air (derate at $4.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ ) and rated at 1.0 watt soldered to PC board (derate at $6.6 \mathrm{~mW}^{\circ}{ }^{\circ} \mathrm{C}$ ). Constructed with a special copper lead frame, this packa(ge is recommended for $4-4$ medium size commercial systems particularly where automatic
insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

$$
C_{L}(\max .)=\frac{10^{3}}{n} \frac{\left(P_{\text {max }} \text { Req }-10^{3}\left(\mathrm{~V}^{+}-\mathrm{V}^{-}\right)^{2} \text { Duty Cycle }\right)}{\operatorname{Req}\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)^{2} \times f}
$$

where $n$ is the number of drivers used in the package.
$P_{\text {max }}$. is the package power rating in milliwatts for given package, heat sink, and maximum ambient temperature.

Req is the equivalent resistance $\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right) / \mathrm{I}_{\mathrm{S}}($ LOW $)=500 \Omega$ (worst case over temperature or $600 \Omega$ (typically).

Duty cycle is the fraction of the time that the output signal is in the LOW state.
$f$ is the input signal frequency in MHz .
$\mathrm{C}_{\mathrm{L} \text { (max.) }}$ is the maximum load capacitance per driver in picofarads which can be driven without exceeding device power limits.

When used as a non-overlapping two phase driver with each side operating at the same frequency and duty cycle, and with $\left(V^{+}-V^{-}\right)-17 \mathrm{~V}$, the above equation simplifies to

$$
C_{L}=\frac{10^{3}}{f}\left[\frac{P_{\text {max. }}}{578}-\text { Duty Cycle }\right]
$$

Table I gives maximum drive capability for various system conditions using the above equation.

## PULSE WIDTH CONTROL

The Am0026 is intended for applications in which the input pulse width sets the output pulse width; i.e., the output pulse width is logically controlled by the input pulse. The output pulse width is given by:

$$
(P W)_{\text {OUT }}=(P W)_{I N}+t_{r}+t_{f}=P W_{I N}+25 n s
$$

Two external input coupling capacitors are required to perform the level translation between TTL/DTL and MOS logic levels. Selection of the capacitor size is determined by the desired output pulse width. Minimum delay and optimum performance is attained when the voltage at the input of the Am0026 discharges to just above the devices threshold (about 1.5 V ). If the input is allowed to discharge below the threshold, $\mathrm{t}_{\mathrm{r}}$ and $t_{f}$ will be degraded. The graph in the Performance Curves shows optimum values for $\mathrm{C}_{\mathrm{IN}}$ versus desired output pulse width. The value for $\mathrm{C}_{\text {IN }}$ may be roughly predicted by:

$$
\mathrm{C}_{\mathrm{IN}}=\left(2 \times 10^{-3}\right) \quad(\mathrm{PW})_{\text {OUT }}
$$

For an output pulse width of 500 ns , the optimum value for $\mathrm{C}_{\text {IN }}$ is:

$$
C_{I N}=\left(2 \times 10^{-3}\right)\left(500 \times 10^{-9}\right)=1000 \mathrm{pF}
$$

## RISE AND FALL TIME CONSIDERATIONS (Note 3)

The Am0026's peak output current is limited to 1.5 A . The peak current limitation restricts the maximum load capacitance which the device is capable of driving and is given by:

$$
\mathrm{I}=\mathrm{C}_{\mathrm{L}} \frac{\mathrm{dv}}{\mathrm{dt}} \leqslant 1.5 \mathrm{~A}
$$

The rise time, $t_{r}$, for various loads may be predicted by:

$$
t_{r}=(\Delta V) \quad\left(250 \times 10^{-12}+C_{L}\right)
$$

Where: $\Delta \mathrm{V}=$ the change in voltage across $\mathrm{C}_{\mathrm{L}}$

$$
\begin{gathered}
\cong \mathrm{V}^{+}-\mathrm{V}^{-} \\
C_{\mathrm{L}}=\text { The load capacitance } \\
\text { for } \mathrm{V}^{+}-\mathrm{V}^{-}=20 \mathrm{~V}, C_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{t}_{\mathrm{r}} \text { is: } \\
\mathrm{t}_{\mathrm{r}} \cong(20 \mathrm{~V}) \quad\left(250 \times 10^{-12}+1000 \times 10^{-12}\right) \\
=25 \mathrm{~ns}
\end{gathered}
$$

For small values of $C_{L}$, the equation above predicts optimistic values for $\mathrm{t}_{\mathrm{r}}$. The graph in the performance curves shows typical rise times for various load capacitances.
The output fall time (see Graph) may be predicted by:

$$
\mathrm{t}_{\mathrm{f}} \cong 2.2 \mathrm{R}\left(\mathrm{C}_{\mathrm{S}}+\frac{\mathrm{C}_{\mathrm{L}}}{\mathrm{~h}_{\mathrm{FE}}+1}\right)
$$

## CLOCK OVERSHOOT

The output waveform of the Am0026 can overshoot. The overshoot is due to finite inductance of the clock lines. It occurs on the negative going edge when $\mathrm{Q}_{7}$ saturates, and on the positive edge when $\mathrm{Q}_{3}$ turns OFF as the output goes through $\mathrm{V}^{+}-\mathrm{V}_{\mathrm{be}}$. The problem can be eliminated by placing a small series resistor in the output of the Am0026. The
critical valve for $R_{S}=2 L C_{L}$ where $L$ is the self-inductance of the clock line. In practice, determination of a value for $L$ is rather difficult. However, $R_{S}$ is readily determined emperically, and values typically range between 10 and $51 \Omega$. $R_{S}$ does reduce rise and fall times as given by:

$$
t_{r}=t_{r} \cong 2.2 R_{S} C_{L}
$$

## CLOCK LINE CROSS TALK

At the system level, voltage spikes from $\phi_{1}$ may be transmitted to $\phi_{2}$ (and vice-versa) during the transition of $\phi_{1}$ to MOS logic " 1 ". The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Transistors $Q_{3}$ and $Q_{4}$ on the $\phi_{2}$ side of the Am0026 are essentially "OFF" when $\phi_{2}$ is in the MOS logic " 0 " state since only micro-amperes are drawn from the device. When the spike is coupled to $\phi_{2}$, the output has to drop at least $2 V_{B E}$ before $Q_{3}$ and $Q_{4}$ come on and pull the output back to $\mathrm{V}^{+}$. A simple method for eliminating or minimizing this effect is to add bleed resistors between the Am0026 outputs and ground causing a current of a few milliamps to flow in $\mathrm{O}_{4}$. When a spike is coupled to the clock line $\mathrm{Q}_{4}$ is already " ON " with a finite $\mathrm{h}_{\mathrm{f} e}$. The spike is quickly clamped by $Q_{4}$. Values for $R$ depend on layout and the number of registers being driven and vary typically between 2 k and $10 \mathrm{k} \Omega$.

## POWER SUPPLY DECOUPLING

Adequate power supply decoupling is necessary for satisfactory operation. Decoupling of $\mathrm{V}^{+}$to $\mathrm{V}^{-}$supply lines with at least $0.1 \mu \mathrm{~F}$ noninductive capacitors as close as possible to each Am0026 is strongly recommended. This decoupling is necessary because otherwise 1.5 ampere currents flow during logic transition in order to rapidly charge clock lines.

## TABLE I - WORST CASE MAXIMUM DRIVE CAPABILITY FOR Am0026*

| Package Type |  | TO. 8 with Heat Sink |  | TO. 8 <br> Free Air |  | Mini-DIP <br> Soldered Down |  | TO-5 and Mini-DIP Free Air |  | 14-Pin DIP Soldered Down |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Màx. <br> Operating Frequency | Duty Ambient Cycle | $60^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 100 kHz | 5\% | 30k | 24k | 19k | 15k | 13k | 10k | 7.5k | 5.1 k | 11k |
| 500 kHz | 10\% | 6.5 k | 5.1 k | 4.1 k | 3.2 k | 2.5 k | 1.9k | 1.4 k | 1.1 k | 2k |
| 1 MHz | 20\% | 2.9 k | 2.2 k | 1.8k | 1.4 k | 1.1 k | 840 | 600 | 420 | 860 |
| 2 MHz | 25\% | 1.4 k | 1.1 k | 850 | 650 | 540 | 400 | 280 | 190 | 390 |
| 5 MHz | 25\% | 620 | 470 | 380 | 290 | 220 | 160 | 110 | 75 | 165 |
| 10 MHz | 25\% | 280 | 220 | 170 | 130 | 110 | 79 | 55 | 37 | 90 |

*Note: Values in pF and assume both sides in use as non-overlapping 2 phase driver; each side operating at same frequency and duty cycle with ( $\mathrm{V}^{+}-\mathrm{V}^{-}$) $=17 \mathrm{~V}$.

## TYPICAL APPLICATIONS



## TYPICAL APPLICATIONS (Cont.)

## Logically Controlled AC Coupled Clock Driver




## Am1488 <br> Quad RS-232C Line Driver

## Distinctive Characteristics:

- Conforms to EIA specification RS-232C
- Short circuit protected output
- Simple slew rate control with external capacitor
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- TTL/DTL compatible input

| FUNCTIONAL DESCRIPTION <br> The Am1488 is a quad line driver that conforms to EIA specification RS-232C. Each driver accepts one or two TTL/DTL inputs and produces a high-level logic signal on its output. The HIGH and LOW logic levels on the output are defined by the positive and negative power supplies to the drivers. For power supplies of plus and minus nine volts, the output levels are guaranteed to meet the $\pm 6$-volt specification with à $3 k \Omega$ load. There is an internal $300 \Omega$ resistor in series with the output to provide current limiting in both the HIGH and LOW logic levels. The Am1488 driver is intended for use with the Am1489 or Am1489A quad line receivers. | LOGIC SYMBOL $\begin{aligned} & V^{-}=\operatorname{Pin} 1 \\ & V^{+}=\operatorname{Pin} 14 \\ & \text { GND }=\operatorname{Pin} 7 \end{aligned}$ |
| :---: | :---: |
|  |  |
| Am1488 ORDERING INFORMATION | CONNECTION DIAGRAM Top View |


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+\mathbf{1 7 5 ^ { \circ } \mathrm { C }}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | $\mathrm{V}^{+}+15 \mathrm{~V}$ |
|  | $\mathrm{~V}^{-}$ |
| DC Voltage Applied to Outputs for High Output State | $\left(\mathrm{V}^{+}+5.0 \mathrm{~V}\right) \geq \mathrm{V}_{0} \geq\left(\mathrm{V}^{-}-5.0 \mathrm{~V}\right)$ |
| DC Input Voltage | $\pm 30 \mathrm{~V}$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted) $\mathrm{T}_{\wedge}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}^{+}=+9.0 \mathrm{~V} \quad \mathrm{~V}^{-}=-9.0 \mathrm{~V}$

| Parameters | Description | Test Conditio |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{iN}}=0.8 \mathrm{~V} \end{aligned}$ |  | +6.0 | +7.0 |  | Volts |
| $V_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & R_{\mathrm{L}}=3 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{IN}}=1.9 \mathrm{~V} \end{aligned}$ |  |  | -7.0 | -6.0 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage |  | 1.9 |  |  | Volts |
| $\mathrm{V}_{\text {LL }}$ | Input LOW Level | Guaranteed input logical LOW voltage |  |  |  | 0.8 | Volts |
| $\mathrm{I}_{\text {LL }}$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  |  | -1.0 | -1.3 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| $I_{\text {sc }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | $\mathrm{V}_{\text {in }}=0.8 \mathrm{~V}$ |  | -8.0 | -10.0 | mA |
|  |  |  | $\mathrm{V}_{\text {in }}=1.9 \mathrm{~V}$ |  | +8.0 | +12.0 |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Positive Power Supply Current | $\mathrm{V}_{\text {IN }}=1.9 \mathrm{~V}$ | $\mathrm{V}^{+}=9.0 \mathrm{~V}$ |  | 15 | 20 | mA |
|  |  |  | $\mathrm{V}^{+}=12.0 \mathrm{~V}$ |  | 19 | 25 |  |
| $\mathrm{I}_{\text {EE }}$ | Negative Power Supply Current | $\mathrm{V}_{\text {IN }}=1.9 \mathrm{~V}$ | $\mathrm{V}^{-}=-9.0 \mathrm{~V}$ |  | -13 | -17 |  |
|  |  |  | $\mathrm{V}^{-}=-12.0 \mathrm{~V}$ |  | -18 | -23 |  |
| $\mathrm{R}_{0}$ | Output Resistance | $\mathrm{V}^{+}=\mathrm{V}^{-}=0.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2.0 \mathrm{~V}$ |  | 300 |  |  | $\Omega$ |

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=+9.0 \mathrm{~V}, \mathrm{~V}^{-}=-9.0 \mathrm{~V}$ )


## TYPICAL CHARACTERISTICS





## DEFINITION OF TERMS

## FUNCTIONAL TERMS

RS-232C A specification of the Electronic Industries Association that defines the electrical characteristics of data signals transmitted between two pieces of digital equipment.
$\mathbf{R}_{\mathrm{L}}$ Load resistance. The DC resistance between the driver output and ground.

## ELECTRICAL TERMS

$\mathbf{V}_{\mathrm{OH}}$ Output HIGH voltage. The voltage on the output when the output is HIGH.
$\mathbf{V}_{\text {OL }}$ Output LOW voltage. The voltage on the output when the output is LOW.
$\mathbf{V}_{\mathrm{IH}}$ Input HIGH level. The voltage above which the driver is guaranteed to sense a HIGH level.
$\mathbf{V}_{\text {IL }}$ Input LOW level. The voltage below which the driver is guaranteed to sense a LOW logic level.
$\mathbf{I}_{\text {IL }}$ Input LOW current. The current that flows out of the input when the input is at a LOW logic level.
$\mathbf{I}_{\mathrm{IH}}$ Input HIGH current. The current that flows into the input when the input is at a HIGH logic level.
$I_{\text {sc }}$ Output short circuit current. The current that flows between the output and ground when the output is shorted to ground and the input is either HIGH or LOW.
$\mathrm{I}_{\mathrm{Cc}}$ The positive power supply current in the $\mathrm{V}^{+}$supply.
$\boldsymbol{I}_{\mathrm{EE}}$ The negative power supply current in the $\mathrm{V}^{-}$supply.
Slew Rate The rate, in volts per microsecond at which the output can change from one logic level to another.

## SWITCHING TERMS

$\mathbf{t}_{\text {pd }}$ The delay from a HIGH-to-LOW transition on an input to a LOW-to-HIGH transition on an output. Measured from the 1.5 -volt level on the input to the 0 -volt level on the output.
$\mathbf{t}_{\text {pd- }}$ The delay from a LOW-to-HIGH'transition on the input(s) to a HIGH-to-LOW transition on the output. Measured from the 1.5 -volt level on the input to the 0 -volt level on the output.
$t_{r}$ Output rise time. The time required for the output to change from $10 \%$ of $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)$ to $90 \%$ of $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)$, above $\mathrm{V}_{\mathrm{OL}}$.
$\mathbf{t}_{\mathrm{f}}$ Output fall time. The time required for the output to change from $90 \%$ of $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)$ to $10 \%$ of $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)$, above $\mathrm{V}_{\mathrm{OL}}$.

## PHYSICAL DIMENSIONS <br> \section*{Dual-In-Line}



ADVANCED
MICRO DEVICES INC.

## Am1489•Am1489A <br> Quad RS-232C Line Receivers

## Distinctive Characteristics:

- Compatible with EIA specification RS-232C
- Input signal range $\pm 30$ volts
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- Includes response control input and built-in hysterisis


## FUNCTIONAL DESCRIPTION:

The Am1489 and Am1489A are quad line receivers whose electricat characteristics conform to EIA specification RS-232C. Each recelver has a single data input that can accept signal swings of up to $\pm 30 \mathrm{~V}$. The output of each receiver is TTL/DTL compatible, and includes a $2 \mathrm{k} \Omega$ resistor pull-up to $V_{c c}$. An internal feedback resistor causes the input to exhibit hysterlsis so that. AC noise immunity is maintained at a high level even near the switching thresholds. For both devices, when a receiver is in a LOW state on the output, the input may drop as LOW as 1.25 volts without affecting the output. Both devices are guaranteed to switch to the HIGH state when the input voltage is below 0.75 V . Once the output has switched to the HIGH state, the input may rise to 1.0 V for the Am1489 or 1.75 V for the Am1489A without causing a change in the output. The Am1489 is guaranteed to switch to a LOW output when its input reaches 1.5 V and, the Am1489A is guaranteed to switch to a LOW output when its input reaches 2.25 V . Because of this hysterisis in switching thresholds, the devices can receive signals with superimposed noise or with slow rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency nolse spikes. The companion line driver is the Am1488.

## LOGIC SYMBOL


$V_{C C}=$ PIN 14
GND $=$ PIN 7


MAXIMUM RATINGS
(Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $0^{\circ} \mathrm{C}$ to $+\mathbf{7 5}^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous | -0.5 V to $+\mathbf{1 0 \mathrm { V }}$ |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| Input Signal Range | -30 V to $+\mathbf{3 0 \mathrm { V }}$ |
| Output Current, Into Outputs | 30 mA |
| DC Input Current | Defined by Input Voltage Limits |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.75 \mathrm{~V} \text { or open } \end{aligned}$ |  | 2.6 | 4.0 |  | Volts |
| $\mathbf{v}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V} \end{aligned}$ |  |  | 0.2 | 0.45 | Volts |
| $\mathbf{V}_{\mathrm{IH}}$ | Input HIGH Level Threshold | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{OL}}=0.45 \mathrm{~V} \end{aligned}$ | Am1489 | 1.0 | 1.25 | 1.5 | Volts |
|  |  |  | Am1489A | 1.75 | 1.95 | 2.25 |  |
| $\mathbf{V}_{\text {LI }}$ | Input LOW Level Threshold | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{OH}}=+2.5 \mathrm{~V}$ |  | 0.75 |  | 1.25 | Volts |
| $I_{1 L}$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=-3.0 \mathrm{~V}$ |  | -0.43 |  |  | mA |
|  |  | $\mathrm{V}_{\text {IN }}=-25 \mathrm{~V}$ |  | -3.6 |  | -8.3 |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=+3.0 \mathrm{~V}$ |  | 0.43 |  |  | mA |
|  |  | $\mathrm{V}_{\text {IN }}=+25 \mathrm{~V}$ |  | 3.6 |  | 8.3 |  |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\text {IN }}=0.0 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=0.0 \mathrm{~V} \end{aligned}$ |  |  | 3.0 |  | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  | 20 | 26 | mA |

Note: 1) Typical Limits are at $\mathrm{V}_{c c}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

Switching Characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, response control pin open, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ )

|  | Parameters | Definition | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{t}_{\mathrm{pd}+}$ | Delay from Input LOW to Output HiGH | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega$ |  | 25 | 85 | ns |
|  | $\mathrm{t}_{\text {pd- }}$ | Delay from Input HIGH to output LOW | $\mathrm{R}_{\mathrm{L}}=390 \Omega$ |  | 25 | 50 | ns |
|  | $t_{r}$ | Output Rise Time ( $10 \%$ to $90 \%$ ) | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega$ |  | 120 | 175 | ns |
| 4-12 | $t_{i}$ | Output Fall Time ( $90 \%$ to $10 \%$ ) | $\mathrm{R}_{\mathrm{L}}=390 \Omega$ |  | 10 | 20 | ns |

## TYPICAL CHARACTERISTICS

Input Current


Am1489 Input Threshold Voltage Adjustment



Am1489A Input Threshold Voltage Adjustment

$v_{\text {in, }}$ INPUT VOLTAGE




## DEFINITION OF TERMS

## FUNCTIONAL TERMS

Response Control Pin A pin available on each receiver that allows the user to set the switching thresholds and frequency response of the receiver.
Threshold Voltage The voltage level on the input that will cause the output to change state. Because the device exhibits hysterisis, the LOW level input threshold is different from the HIGH level input threshold. Both thresholds can be moved by applying a bias to the response control pin.

RS-232C A specification of the Electronic Industries Association that defines the electrical characteristics of data signals transmitted between two pieces of digital equipment.
Input Signal Range The permitted range of DC voltages that can be applied to the receiver input without damage to the device.

## ELECTRICAL TERMS

$\mathbf{V}_{\mathrm{OH}}$ Output HIGH voltage. The voltage on the output when the output is HIGH.
$V_{\text {OL }}$ Output LOW voltage. The voltage on the output when the output is LOW.
$\mathbf{V}_{\mathrm{IH}}$ Input HIGH threshold. The voltage that must be applied to the input to cause the output to switch from a HIGH to a LOW.
$\mathbf{V}_{\mathrm{IL}}$ Input LOW threshold. The voltage that must be applied to the input to cause the output to switch from a LOW to a HIGH.
$I_{I H}$ Input HIGH current. The current that will flow into the input when a HIGH level is present on the input.
$I_{12}$ Input LOW current. The current that will flow out of the input when a LOW logic level is present on the input.
$\mathrm{l}_{\mathrm{OH}}$ Output HIGH current. The current drawn out of the output when the output is HIGH.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current. The current forced into the output when the output is LOW.
$I_{\text {sC }}$ Output Short Circuit Current. The current that flows out of the output when the output and input are both grounded.
$I_{\mathrm{CC}}$ Current drawn from the $\mathrm{V}_{\mathrm{CC}}$ power supply.

## SWITCHING TERMS

$t_{\text {pd+ }}$ The delay from a HIGH-to-LOW transition on the input to a LOW-to-HIGH transition on the output. Times are measured from the 1.5 -volt levels on both pins.
$\mathbf{t}_{\text {pd- }}$ The delay from a LOW-to-HIGH transition on the input to a HIGH-to-LOW transition on the output. Times are measured from the 1.5 -volt level on both pins.
$t_{r}$ Rise Time. The time required for the output to rise from $10 \%$ of the difference between $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ above $\mathrm{V}_{\mathrm{OL}}$ to $90 \%$ of the difference between $V_{O L}$ and $V_{O H}$ above $V_{O L}$.
$t_{f}$ Fall Time. The time required for the output to fall from $90 \%$ of the difference between $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ above $\mathrm{V}_{\mathrm{OL}}$ to $10 \%$ of the difference between $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ above $\mathrm{V}_{\mathrm{OL}}$.

## SWITCHING TIME TEST CIRCUIT \& WAVEFORMS



## PHYSICAL DIMENSIONS Dual-In-Line



Metalization and Pad Layout


ADVANCED
MICRO DEVICES INC.

# Am2600/9600/9601 <br> Retriggerable Monostable Multivibrators 

## Distinctive Characteristics:

- Retriggerable 0 to $100 \%$ duty cycle.
- $50 n \mathrm{n}$ to $\infty$ output pulse width range.
- Am2600 guaranteed pulse width change of less than $1 \%$ over $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ temperature range.
- $100 \%$ reliability assurance testing including high temperature bake, temperature cycling, centrifuge and
package hermeticity testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.


MAXIMUM RATINGS

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous | -0.5 V to +8 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs LOW | 50 mA |
| DC Input Current | -30 mA to +5 mA |

## ELECTRICAL CHARACTERISTICS Am260059/960059X/960159X $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ (COM grade) Am260051/960051X/960151X $\quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (MiL grade)

| Parameters | Operating Range |  | Test Conditions |  | $\underset{\operatorname{Min}}{\mathbf{t}_{\mathrm{A}}}=\underset{\operatorname{Max}}{\operatorname{MIN}}$ | Min | $\begin{aligned} & \text { LIMITS } \\ & =+25 \\ & \text { Typ } \end{aligned}$ | Max | $\underset{\operatorname{Min}_{A}}{\mathrm{~T}_{\mathrm{A}}=\mathrm{MAX}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{V}_{\text {OH }}$ <br> Output HIGH Voltage | MIL or COM |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.96 \mathrm{~mA}$ |  | 2.40 | 2.40 | 3.6 |  | 2.40 | Volts |
| $\begin{aligned} & \hline \mathbf{V}_{\mathrm{OL}} \\ & \text { Output LOW } \\ & \text { Voltage } \\ & \hline \end{aligned}$ | MIL |  | $\mathrm{l}_{\mathrm{QL}}=8 \times \mathrm{I}_{\mathrm{IL}} \mathrm{MAX}$. |  | 0.40 |  | 0.2 | 0.40 | 0.40 |  |
|  | COM |  | $\mathrm{I}_{\mathrm{OL}}=8 \times \mathrm{I}_{\text {IL }} \mathrm{MAX}$. |  | 0.45 |  | 0.2 | 0.45 | 0.45 | s |
| $\mathbf{V}_{1 H}$. <br> Input HIGH <br> Voltage | MIL |  |  |  | 2.00 | 1.70 |  |  | 1.50 |  |
|  | COM |  |  |  | 1.90 | 1.80 |  |  | 1.60 | ts |
| $\overline{\mathbf{v}_{\mathrm{IL}}}$ <br> Input LOW <br> Voltage | MIL |  |  |  | 0.85 |  |  | 0.90 | 0.85 |  |
|  | COM |  |  |  | 0.85 |  |  | 0.85 | 0.85 | S |
| $I_{11}$ Input Load Current | MIL |  | $\mathrm{V}_{1 \mathrm{~N}}=0.40 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | -1.60 |  | $-1.10$ | -1.60 | -1.60 |  |
|  |  |  | $\mathrm{V}_{C C}=$ MIN | -1.24 |  | -0.97 | -1.24 | -1.24 | mA |
|  | COM |  |  | $\mathrm{V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ | $V_{C C}=$ MAX | $-1.60$ |  | -1.00 | -1.60 | -1.60 |  |
|  |  |  | $V_{C C}=$ MIN . |  | -1.41 |  | -0.90 | -1.41 | -1.41 |  |
| $\mathbf{I}_{1 \mathrm{H}}$ <br> Reverse Input Current | MIL or COM |  | $V_{C C}=M A X ., V_{I N}=4.5 \mathrm{~V}$ |  | 60 |  | 2 | 60 | 60 | $\mu \mathrm{A}$ |
| $\mathbf{I}_{S C}$ <br> Short Circuit Current | MIL |  | $\begin{aligned} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}} & =1.0 \mathrm{~V}-9600,2600 \\ \mathrm{~V}_{\mathrm{O}} & =0.0 \mathrm{~V}-9601 \end{aligned}$ |  |  | -10 |  | -25 |  |  |
|  | COM |  |  |  |  | $-10$ |  | -35 |  | mA |
| $I_{\text {PD }}$ Power Supply Current | 2600 | MIL | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \quad R_{X}=10 \mathrm{k} \Omega$ |  | 24 |  | 19 | 24 | 24 |  |
|  | 9600 | COM |  |  | 26 |  | 19 | 26 | 26 | mA |
|  | 9601 |  | $V_{C C}=M A X .$ | $\begin{aligned} & \text { GND Pin } 11 \\ & R_{X}=10 \mathrm{k} \Omega \end{aligned}$ | 25 |  | 19 | 25 | 25 |  |

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified)

Parameters Test Conditions
Am 2600/9601 Am9600

| $\mathrm{t}_{\text {pd }+}$ | Turn Off Delay Negative Trigger Input to True Output |  |
| :---: | :---: | :---: |
| $\mathrm{t}_{\text {pd- }}$ | Turn On Delay Negative Trigger Input to False Output |  |
| $\mathrm{t}_{\mathrm{pw} \text { (min) }}$ | Minimum Output Pulse Widh | True (Q) Output |
|  |  | False( $\overline{\text { Q }}$ ) Output |
| $t_{\text {pw }}$ | Output Pulse Width Variation | Mil |
|  |  | Com |
| $\mathrm{C}_{\text {StRAY }}$ | Maximum Allowable Wiring Capacitance to Ground |  |
| $\mathrm{R}_{\mathrm{X}}$ | Timing Resistorlover temperature range (Note 5) |  |
| $\mathrm{t}_{\mathrm{pd}-}\left(\bar{C}_{\mathrm{D}}\right)$ | $\overline{\mathrm{C}}_{\mathrm{D}}$ to Q output |  |

Am 2600
$\Delta t_{p w}(T) \quad \begin{aligned} & \text { Maximum Output Pulse Width Percentage } \\ & \text { Change over temperature range } 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C}\end{aligned}$
Note 1. Maximum current defined by DC Input Voltage.
2. Pulse tested.
3. Unless otherwise noted, tests are conducted with a $10 \mathrm{k} \Omega$ resistor from $V_{C C}$ to Pin $13\left(R_{x}\right)$.

## OPERATION RULES

1. An external resistor $R_{x}$ and an external capacitor $C_{x}$ are required as shown in the logic diagram. The values of $R_{X}$ may vary from $5.0 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$ for $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ operation and $5.0 \mathrm{k} \Omega$ to $25 \mathrm{k} \Omega$ for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation. $\mathrm{C}_{x}$ may vary from 0 to any value necessary and obtainable.
2. If a fixed value of $R_{x}$ is used, the following values are recommended: $R_{x}=30 \mathrm{k} \Omega$ for $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ operation; $R_{x}=10 \mathrm{k} \Omega$ for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation.
3. The output pulse width $T$ is defined as follows:

4. If electrolytic type capacitors are to be used, it is recommended that they have low leakage. For capacitors with a high reverse leakage the following circuits can be used:

$\mathrm{R}<\mathrm{P}_{\mathrm{X}}(0.7)\left(\mathrm{h}_{\mathrm{FE}} \mathrm{Q}_{1}\right)$ $\mathrm{A}_{\mathrm{x}}($ min $)<\mathrm{A}_{\mathrm{x}}<\mathrm{R}_{\mathrm{x}}($ max $)$
$Q_{1}$ : Any NPN silicon device with sufficient $h_{\text {fE }}$ at low currents, such as 2N2511

Both circuits prevent reverse voltage across $C_{x}$. The pulse width $T$ for the circuits is defined as follows:
$T \approx 0.30 R C_{x}\left[1+\frac{0.7}{R}\right] \quad$ Where: $R$ is in $k \Omega, \quad C_{x}$ is in $p F, \quad T$ is in $n s$.
5. To obtain variable pulse width, by remote trimming, the following circuit is recommended:

6. Under any operating condition, $C_{x}$ and $R_{X}(m i n)$ must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
7. Input Trigger Pulse Rules. $t_{1}, t_{2}, t_{3}, t_{4}>40 \mathrm{~ns}$

8. The retriggerable pulse width is calculated as shown below:

$$
t_{w}=t_{p w}+t_{p d+}=0.32 R_{x} C_{x}\left(1+\frac{0.7}{R_{x}}\right)+t_{p d+}
$$

The retrigger pulse width is equal to the pulse width $t_{p w}$ plus a delay time.
For pulse widths greater than $500 \mathrm{~ns}, \mathrm{t}_{\mathrm{w}}$ can be approximated as $\mathrm{t}_{\mathrm{pw}}$.
NOTE: Retriggering will not occur if the retrigger pulse comes within $0.32 R_{x} C_{x}\left(\frac{0.7}{R_{x}}\right)$ ns after the initial trigger pulse.
9. Reset Operation - The Am 2600/9600 have an active LOW reset facility. By applying a low to either reset input, any timing cycle can be terminated or any new cycle inhibited until the low reset input is removed. Trigger inputs will not produce spikes in the output when a reset is held low.

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $V_{C C}$ value.
I Input.
L LOW, applying to LOW logic level or when used with $V_{C C}$ to indicate low $V_{C C}$ value.
O Output.

## FUNCTIONAL TERMS:

$\overline{\mathbf{C D}}_{0}, \overline{\mathrm{CD}}_{1}$ The asychronous direct clear inputs of the 9600. A LOW on either of these inputs will reset the monostable independent of other conditions.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
$\bar{T}_{0}, \overline{\bar{I}}_{1}$ The active LOW inputs of the Am 2600/9600/9601. With all other inputs HIGH a HIGH to LOW transition on either of these inputs will cause triggering.
$I_{2}, I_{3}, I_{4}$ The active HIGH inputs of the Am 2600/9600/9601 with either $\bar{T}_{0}$ or $\bar{T}_{1}$ inputs LOW a LOW to HIGH transition on any input $I_{2}, I_{3}, I_{4}$ with the remaining inputs HIGH will cause triggering.
Input Unit Load One T2L gate input load. In the HIGH state it is equal to $I_{R}$ and in the LOW state it is equal to $I_{F}$.
Q The TRUE output of the monostable.
$\overline{\mathbf{Q}}$ The FALSE output of the monostable.
Triggering The switching of the monostable from the stable state to the unstable state and start of the timing cycle.

## SWITCHING TERMS:

$\mathbf{t}_{\mathrm{pd} \pm}$ The propagation delay from a HIGH to LOW transition on $T_{0}$ or $T_{1}$ to the TRUE (Q) output LOW to HIGH transition.
$\mathrm{t}_{\mathrm{pd}}=$ The propagation delay from a HIGH to LOW transition on $\bar{I}_{0}$ or $\overline{\mathrm{T}}_{1}$ to the FALSE $(\bar{Q})$ output HIGH to LOW transition.
$t_{\mathrm{pw}(\text { min) }}$ The minimum TRUE $(Q)$ output pulse width with $\mathrm{C}_{\mathrm{x}}=0 \mathrm{pF}$, $\mathrm{R}_{\mathrm{x}}=5 \mathrm{k} \Omega$.
$\Delta t_{\mathrm{pw}}$ The output pulse width variation with $\mathrm{C}_{\mathrm{x}}=1000 \mathrm{pF}, \mathrm{R}_{\mathrm{x}}=10 \mathrm{k} \Omega$. $\Delta t_{\mathrm{pw}}(\mathrm{T})$ The Am 2600 maximum pulse width percentage change over the temperature range $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ of the TRUE (Q) output from the pulse width at $25^{\circ} \mathrm{C}$.

## OPERATIONAL TERMS:

$I_{\text {IL }}$ Forward input load current, for unit input load.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$I_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$\mathbf{I}_{\mathrm{IH}}$ Reverse input load current with $\mathrm{V}_{\mathrm{R}}$ applied to input.
$I_{\mathrm{SC}}$ Output current when output set to $\mathrm{V}_{\mathrm{OH}}$ condition but forced low. Negative Current Current flowing out of the device.
$\mathbf{P}_{\text {DIss }}$ The power dissipated within the circuit with input and output terminals open.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage. Refer to figure 14.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage. Refer to figure 14.
$\mathbf{V}_{\text {OH }}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $I_{\text {OL }}$ into output.

## Input Characteristics

Input Load Current Versus Input Voltage


Figure 1
Output Characteristics


Figure 4
Pulse Width Characteristics


Figure 7
Pulse Width Versus Timing Resistance


Figure 10

## PERFORMANCE CURVES

Input Leakage Current Versus Input Voltage


Figure 2

Output Current Versus Output Voltage (Low State)


Figure 5


Figure 8


Figure 11

Power Dissipation
Power Dissipation Versus Ambient Temperature


Figure 3
Switching Characteristics
Typical Negative Trigger Delay Time Versus Amblent Temperature


Figure 6

Figure 9
utput Pulse Width Versus Timing Resistance and Capacitance


Figure 12
Am 2600/9600/9601 LOADING RULES


| $\underset{9600}{A m 2600 /}$ | 9601 | Pin No.'s | Input Unit Load | Output <br> HIGH | Output LOW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{T}}_{0}$ | $\bar{T}_{0}$ | 1 | 1 |  |  |
| $\mathrm{T}_{1}$ | $\mathrm{T}_{1}$ | 2 | 1 | - | - |
| $\mathrm{I}_{2}$ | $\mathrm{I}_{2}$ | 3 | 1 | - | - |
| $\mathrm{I}_{3}$ | $\mathrm{I}_{3}$ | 4 | 1 | - | - |
| $1_{4}$ | NC | 5 | 1 | - | - |
| $\overline{\mathrm{Q}}$ | $\overline{\mathrm{Q}}$ | 6 | - | 16 | 8 |
| GND | GND | 7 | - | - | - |
| Q | Q | 8 |  | 16 | 8 |
| $\overline{\mathrm{C}}_{00}$ | NC | 9 | 1 | - | - |
| $\overline{\mathrm{C}}_{\mathrm{D}}$ | NC | 10 | 1 | - | - |
| $\mathrm{C}_{\mathrm{x}}$ | $\mathrm{C}_{\mathrm{x}}$ | 11 | - | - | - |
| NC | NC | 12 | - | - | - |
| $\mathrm{C}_{\mathrm{x}} \mathrm{R}_{\mathrm{x}}$ | $\mathrm{C}_{\mathrm{x}} \mathrm{R}_{\mathrm{x}}$ | 13 | - | - | - |
| $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | 14 | - | - | - |

NC $=$ No Connection
Table II
MSI INTERFACING RULES

| Interfacing <br> Digital Family | Equivalent <br> Input Unit Load <br> HIGH |
| :--- | :---: | :---: |
| LOW |  |

Table III
INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH

Figure 14


Current Interface Conditions - HIGH



# Am2602/9602 <br> Dual Retriggerable Resettable Monostable Multivibrator 

## Distinctive Characteristics:

- Retriggerable 0 to $100 \%$ duty cycle.
- $50 n$ to $\infty$ output pulse width range.
- Am2602 guaranteed pulse width change over temperature range.
- $100 \%$ reliability assurance testing including high temperature bake, temperature cycling, centrifuge and
package hermeticity testing in compliance with MIL-STD-883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


## FUNCTIONAL DESCRIPTION

The Am2602 and Am9602 are dual DC-level sensitive resettable retriggerable monostable multivibrators which provide an output pulse whose duration and accuracy depend on external timing components.

Provision is made for triggering on the rising or falling edge of an input signal. All inputs are DC coupled making triggering independent of input rise and fall times. Each time the output from the OR trigger gate goes from a FALSE (LOW) to TRUE (HIGH) condition triggering occurs independent of the state of the monostable.

The direct clear facility allows a timing cycle to be terminated at any time during the cycle. A LOW signal on the $\stackrel{\rightharpoonup}{C}_{D}$ input resets the monostable independent of other conditions.
The Am2602 is a selected Am9602 with a guaranteed pulse width change of less than $1 \%$ over the temperature range of $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$.

## LOGIC DIAGRAM


$\mathrm{Vcc}=\operatorname{Pin} 16$
Gnd. $=\operatorname{Pin} 8$

INTERNAL TIMING CIRCUITRY


|  | ORDERING INFORMATION | CONNECTION DIAGRAM Top View |
| :---: | :---: | :---: |
| Part Number | Package Temperature <br> Type Range | MONOSTABLE $1 \mathrm{C} \times$ |
| Am2602 <br> Am 2602 | Molded DIP $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ <br> Hermetic DIP $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$$\quad$AM260259A <br> AM260259E | $\mathrm{c}_{\times} \mathrm{B}_{\times} \square 0^{-} \quad 15 \square^{\mathrm{c}_{\times} \text {Monostable } 2}$ |
| Am 2602 | Hermetic DIP $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ AM260251E | $\bar{c}_{D} \square 3 \quad 14 \square^{C_{X}{ }^{\text {P }} \text { X }}$ |
| Am 2602 | Hermetic Flat Pak $-55^{\circ} \mathrm{C}$ to $4125^{\circ} \mathrm{C}$ AM260251N |  |
| Am 2602 | Dice N Note AM2602XXD | ${ }_{1} \square^{4}{ }^{13} \square^{\mathrm{c}_{\text {D }}}$ |
| Am9602 | Molded DIP $\quad 0 \% \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad$ U6M960259X |  |
| Am9602 | Hermetic DIP $\quad 0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ U7B960259X | $\mathrm{I}_{0} \square_{5}{ }^{12} \square_{1}$ |
| Am9602 | Hermetic DIP $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ U7B960251X | $\square^{6}$ |
| Am9602 <br> Am9602 | Hermetic Flat Pak $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad$ U4L960251X Dice Note UXX9602XXD |  |
| Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. |  |  |


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +8 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current Into Outputs When Output is LOW | 50 mA |
| DC Input Current | -30 mA to +5 mA |

## ELECTRICAL CHARACTERISTICS Am260259/960259x $\quad \mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.75$ to 5.25 V (COM grade) <br> Am260251/960251X $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=4.50$ to 5.50 V (MIL grade)

DC Characteristics Over Operating Range (Note 1)
LImits

| Parameters | Operating Range | Test Conditions |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{MIN}$ |  | $\begin{gathered} \text { LIMITS } \\ \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{MAX}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Max | Min | Typ | Max | Min | Max |  |
| $\mathbf{V}_{\mathrm{OH}}$ <br> Output HIGH <br> Voltage | MIL or COM | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.96 \mathrm{~mA}$ |  | 2.40 |  | 2.40 | 3.6 |  | 2.40 |  | Volts |
| $\mathrm{v}_{\mathrm{oL}}$ Output LOW Voltage | MIL | $\mathrm{I}_{\mathrm{OL}}=8 \times \mathrm{I}_{\text {LL }} \mathrm{MAX}$. |  |  | 0.40 |  | 0.2 | 0.40 |  | 0.40 | Volts |
|  | COM | $\mathrm{I}_{\mathrm{OL}}=8 \times \mathrm{I}_{\text {LL }} \mathrm{MAX}$. |  |  | 0.45 |  | 0.2 | 0.45 |  | 0.45 |  |
| $\mathrm{V}_{\mathrm{IH}}$ <br> Input HIGH <br> Voltage | MIL. |  |  | 2.00 |  | 1.70 |  |  | 1.50 |  | Volts |
|  | COM |  |  | 1.90 |  | 1.80 |  |  | 1.60 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ Input LOW Voltage | MIL |  |  |  | 0.85 |  |  | 0.90 |  | 0.85 | Volts |
|  | COM |  |  |  | 0.85 |  |  | 0.85 |  | 0.85 |  |
| $\mathrm{I}_{11}$ Input Load Current | MIL | $\mathrm{V}_{\text {IN }}=0.40 \mathrm{~V}$ | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  | -1.60 |  | -1.10 | -1.60 |  | -1.60 | mA |
|  |  |  | $\mathrm{V}_{C C}=\mathrm{MIN}$. |  | -1.24 |  | -0.97 | -1.24 |  | -1.24 |  |
|  | COM | $\mathrm{V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  | -1.60 |  | -1.00 | -1.60 |  | -1.60 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MiN}$. |  | -1.41 |  | -0.90 | -1.41 |  | -1.41 |  |
| $\mathbf{I}_{\mathrm{H}}$ <br> Reverse Input Current | MIL or COM | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ |  |  | 60 |  | 2 | 60 |  | 60 | ${ }^{\mu} \mathrm{A}$ |
| $I_{s c}$ Short Circuit Current | MIL | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.0 \mathrm{~V}$ |  |  |  | -8 |  | -25 |  |  | mA |
|  | COM | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.0 \mathrm{~V}$ |  |  |  | -8 |  | -35 |  |  |  |
| $I_{\text {PD }}$ <br> Power Supply Current | 96021MIL | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | GND Pins 5 and 11$\mathrm{R}_{\mathrm{x}}=10 \mathrm{k} \Omega$ |  | 45 |  | 35 | 45 |  | 45 | mA |
|  | 9602 COMM |  |  |  | 52 |  | 35 | 50 |  | 52 |  |
|  | $\begin{aligned} & \hline 2602 \mathrm{COM} \\ & \hline 2602 \mathrm{MIL} \end{aligned}$ | $V_{C C}=M A X .$ | GND Pins 5 and 11 $\mathrm{R}_{\mathrm{X}}=10 \mathrm{k} \Omega$ |  | 56 |  | 35 | 56 |  | 56 |  |



[^10]
## OPERATION RULES

1. An external resistor $R_{x}$ and an external capacitor $C_{x}$ are required as shown in the logic diagram. The values of $R_{x}$ may vary from 5.0 k $\Omega$ to 50 k for $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ operation and $5.0 \mathrm{k} \Omega$ to $25 \mathrm{k} \Omega$ for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation. $\mathrm{C}_{\mathrm{x}}$ may vary from 0 to any value necessary and obtainable.
2. If a fixed value of $R_{x}$ is used, the following values are recommended: $R_{x}=30 \mathrm{k} \Omega$ for $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ operation; $R_{x}=10 \mathrm{k} \Omega$ for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation.
3. The output pulse width $T$ is defined as follows
$T=0.32 R_{x} C_{x}\left[1+\frac{0.7}{R_{x}}\right] \quad$ (For $C_{x}$ greater than $10^{3} \mathrm{pF}$ ) Where: $R_{x}$ is in $k \Omega, C_{x}$ is in $p F, T$ is in ns. For $C_{X}<t 0^{3} p F$ see Fig. 2.
4. If electrolytic type capacitors are to be used, it is recommended that they have low leakage. For capacitors with a high reverse leakage the following circuits can be used:

$R<R_{X}(0.7)\left(h_{F E} Q_{i}\right)$
$R_{x}(\min )<R_{x}<R_{x}$ (max)
$Q_{1}$ : Any NPN silicon device with sufficient $h_{\text {FE }}$ at low currents, such as 2N2511

Both circuits prevent reverse voltage across $C_{x}$. The pulse width $T$ for the circuits is defined as follows:
$T \approx 0.30 R C_{x}\left[1+\frac{0.7}{R}\right] \quad$ Where: $R$ is in $k \Omega, \quad C_{x}$ is in $p F, \quad T$ is in $n s$.
5. To obtain variable pulse width, by remote trimming, the following circuit is recommended:

6. Under any operating condition, $C_{X}$ and $R_{x}(\min )$ must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
7. Input Trigger Pulse Rules. $t_{1}, t_{2}, t_{3}, t_{4}>40 \mathrm{~ns}$

$$
\begin{aligned}
& \text { Input to Pin } 5(11) \\
& \text { Pin } 4(12)=\text { LOW } \\
& \text { Pin } 3(13)=\text { HIGH }
\end{aligned}
$$



Input to Pin 4 (12)
Pin 5 (11) $=$ HIGH
Pin 3 (13) $=\mathrm{HIGH}$

8. The retriggerable pulse width is calculated as shown below:
$t_{w}=t_{p w}+t_{p d+}=0.32 R_{x} C_{x}\left(1+\frac{0.7}{R_{x}}\right)+t_{p d+}$ The retrigger pulse width is equal to the pulse width $t_{p w}$ plus a delay time. For pulse widths greater than $500 \mathrm{~ns}, \mathrm{t}_{\mathrm{w}}$ can be approximated as $\mathrm{t}_{\mathrm{pw}}$.
NOTE: Retriggering will not occur if the retrigger pulse comes within $0.32 R_{x} C_{x}\left(\frac{0.7}{\mathbf{R}_{x}}\right)$ ns after the initial trigger pulse.
9. Reset Operation - The Am2602/9602 have an active LOW reset facillty. By applying a low to the reset input, any timing cycle can be terminatej or any new cycle inhibited untll the low reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held low.

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
1 Input.
$L$ LOW, applying to LOW logic level or when used with $V_{C C}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
0 Output.

## OPERATIONAL TERMS:

$I_{1 L}$ Forward input load current
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{I H}$ Reverse input load current.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage. Refer to figure 2.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage. Refer to figure 2.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH
current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current Io into output.

## FUNCTIONAL TERMS:

$\overline{\mathbf{C}}_{\mathrm{D}}$ The asynchronous direct clear input. A LOW on this input resets the monostable independent of other conditions.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads
$\overline{\mathrm{I}}_{0}$ The active LOW input of the monostables. With input $\mathrm{I}_{\text {, }}$ LOW a HIGH to LOW transition on $T_{0}$ will cause triggering.
$I_{1}$ The active HIGH input of the monostables. With $T_{0}$ HIGH a LOW to HIGH transition on I , will cause triggering.
Input Unit Load One $\mathrm{T}^{2}$ L gate input load.
a The TRUE output of the monostables.
$\overline{\mathbf{a}}$ The FALSE output of the monostables.
Triggering The switching of the monostable from the stable state to the unstable state and start of the timing cycle.

## SWITCHING TERMS:

$t_{\text {pd }+}$ The propagation delay from a HIGH to LOW transition on $\bar{T}_{0}$ to the true (Q) output LOW to HIGH transition.
$t_{p d-}$ The propagation delay from a HIGH to LOW transition on $\bar{T}_{0}$ to the false ( $\overline{\mathrm{Q}}$ ) output HIGH to LOW transition.
$t_{\mathrm{pw}}(\mathrm{min})$ The minimum true $(Q)$ output pulse width with $\mathrm{R}_{\mathrm{x}}=5 \mathrm{k} \Omega$, $\mathrm{C}_{\mathrm{x}}=0 \mathrm{pF}$.
$t_{\mathrm{pw}}$ The pulse width obtained with $\mathrm{R}_{\mathrm{x}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{x}}=1000 \mathrm{pF}$.
$\Delta t_{p w}(T)$ The maximum percentage change in pulse width of the true ( $Q$ ) output for the Am2602 over the temperature range from the pulse width at $25^{\circ} \mathrm{C}$.


Figure 2

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

$V C C=\operatorname{Pin} 16$
Gnd. $=\operatorname{Pin} 8$


INPUT PULSE
$f \simeq 100 \mathrm{kHz}$
$\mathrm{Amp} \simeq 3.0 \mathrm{~V}$
Width $\simeq 40 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{r}}=\mathrm{tf}_{\mathrm{t}} \leq 10 \mathrm{~ns}$

Figure 3

| TRUTH TABLE <br> Am2602/9602 <br> For Each Monostable |  |  |  |  |  | Am2602/9602 LOADING RULES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Input/Output |  | Pin No.'s | $\begin{gathered} \text { Input } \\ \text { Unit Load } \\ \hline \end{gathered}$ | Fanout |  |
| $\bar{T}_{0}$ | $\mathrm{I}_{1}$ |  | Operation |  |  |  |  | - |  | - |
|  | $\stackrel{L}{\text { L }}$ |  | Trigger <br> Trigger <br> Reset |  |  | $\underline{ }$ | $\mathrm{C}_{\mathrm{x}} \mathrm{R}_{\mathrm{x}}$ |  | 2 | - | - | - |
| H <br> $\times$ | $\xrightarrow{\mathrm{L} \rightarrow \mathrm{H}}$ |  |  |  |  |  | $\bar{C}_{\text {D }}$ | 3 | 1 | - | - |
| H = HIGH Voltage Level |  |  |  |  |  |  | 1 | 4 | 1 | - | - |
|  |  |  |  |  |  |  | $\mathrm{T}_{0}$ | 5 | 1 | - | - |
| L=LOW Voltage Level <br> X $=$ Don't Care |  |  |  |  |  |  | Q | 6 | - | 16 | 8 |
| $\mathrm{H} \rightarrow \mathrm{L}=\mathrm{HIGH}$ to LOW Voltage Level transition $\mathrm{L} \rightarrow \mathrm{H}=$ LOW to HIGH Voltage Level transition |  |  |  |  |  |  | $\bar{Q}$ | 7 | - | 16 | 8 |
|  |  |  |  |  |  |  | GND | 8 | - | - | - |
| Table 1 |  |  |  |  |  | Monostable 2 | $\bar{Q}$ | 9 | - | 16 | 8 |
|  |  |  |  |  |  |  | Q | 10 | - | 16 | 8 |
|  |  |  |  |  |  |  | $\mathrm{T}_{0}$ | 11 | 1 | - | - |
|  |  |  |  |  |  |  | $\mathrm{I}_{1}$ | 12 | 1 | - | - |
|  |  |  |  |  |  |  | $\bar{C}_{D}$ | 13 | 1 | - | - |
| MSI interfacing mules |  |  |  |  |  |  | $\mathrm{C}_{\mathrm{x}} \mathrm{R}_{\mathrm{x}}$ | 14 | - | - | - |
| Interfacing Digital Family |  | FAC | RULE |  |  |  | $\mathrm{C}_{\mathrm{x}}$ | 15 | - | - | - |
|  |  |  | Equivalent Input Unit Load |  |  |  | $\mathrm{V}_{\mathrm{cc}}$ | 16 | - | - | - |
|  |  |  |  |  |  | Table II |  |  |  |  |  |
| Advanced Micro Devices 9300/2500 Series |  |  |  | 1 | 1 |  |  |  |  |  |  |
| FSC Series 9300 |  |  |  | 1 | 1 |  |  |  |  |  |  |
| TI Series 54/7400 |  |  |  | 1 | 1 |  |  |  |  |  |  |
| Signetics Series 8200 |  |  |  | 2 | 2 |  |  |  |  |  |  |
| National Series DM 75/85 |  |  |  | 1 | 1 |  |  |  |  |  |  |
| DTL Series 930 |  |  |  | 12 | 1 |  |  |  |  |  |  |
| Table III |  |  |  |  |  |  |  |  | - |  |  |

## INPUT/OUTPUT INTERFACE CONDITIONS



Figure 4

## Am2602/9602 APPLICATIONS



Delayed Pulse Generation
Figure 5
The first monostable determines the time $T_{1}$ before the initiation of the output pulse. The second monostable determines $\mathrm{T}_{2}$, the output pulse width.


## Pulse Generator

Figure 6
The output frequency produced with the above configuration is determined by $C_{x_{1}}$ and $R_{x_{1}}$, while the pulse width is determined by $C_{X 2}$ and $R_{X_{2}}$. Monostable 1 forms an astable multivibrator with an output pulse width of approximately 25 ns, while monostable 2 extends the pulse width to the required value.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

Molded


Metallization and Pad Layout


Advanced Micro Devices can not assume responslbility for use of any circuitry described other than circultry entirely embodied in an Advanced Micro Devices product.

## Am26L02/96LO2 <br> Low Power Dual Retriggerable Resettable Monostable Multivibrators

## Distinctive Characteristics:

- One-fourth the power of the equivalent Am2602/9602 dual single shots.
- 50 ns typical propagation delay.
- Fan-out of 3 with standard TTL circuits.
- Guaranteed pulse width variation versus,temperature.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Mixing privileges for obtaining price discounts. Refer to price list
- Available in highly reliable molded epoxy, hermetic dual-in-line or Hermetic flat package.


## FUNCTIONAL DESCRIPTION

The Am 26L02 and 96L02 are low-power dual DC-level sensitive resettable retriggerable monostable multivibrators which provide an output pulse whose duration and accuracy depend on external timing components.
Provision is made for triggering on the rising or falling edge of an input signal. All inputs are DC coupled making triggering independent of input rise and fall times. Each time the output from the OR trigger gate goes from a FALSE (LOW) to TRUE (HIGH) condition triggering occurs independent of the state of the monostable.
The direct clear facility allows a tuning cycle to be terminated at any time during the cycle. A LOW signal on the $\overline{\mathrm{C}}_{\mathrm{D}}$ input resets the monostable independent of other conditions.

The Am26L02 has a guaranteed pulse width variation versus temperature of only $1 \%$ over the temperature range $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

LOGIC DIAGRAM


INTERNAL TIMING CIRCUITRY


ORDERING INFORMATION

Part Number Am26L02
Am26L02
Am26L02
Am26L02
Am26L02
Am96L02
Am96L02
Am96L02
Am96L02 Hermetic Flat Pak $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ U4L96L0251X
Am96L02 Dice Note UXX96L02XXD

[^11]CONNECTION DIAGRAM
Top View
MONOSTABLE 1


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current Into Outputs When Output is LOW | 30 mA |
| DC Input Current | -30 mA to +5 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am96L0259X/26L0259X $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad V_{c c}=4.75 \mathrm{~V}$ to 5.25 V
Am96L0251X/26L0251X $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{cC}}=4.50 \mathrm{~V}$ to 5.50 V

| Parameters | Description | Test Conditions (Note 1) | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.36 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 | 3.6 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=4.92 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.15 | 0.3 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| $\begin{aligned} & \mathrm{I}_{1 \mathrm{~L}} \\ & \text { (Note 2) } \end{aligned}$ | 93L Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| $J_{\text {IH }}$ | 93L Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
| (Note 2) | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $I_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$ | -2.0 |  | -13 | mA |
| $I_{C C}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | 10 | 16 | mA |

Notes: 1: Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2: Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading rules)

Switching Characteristics $\left(T_{\wedge}=25^{\circ} \mathrm{C}\right)$

| aramete |  |  | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {pd }+}$ | Turn Off Delay Negative Trigger Input to True Output | Am26/96L0251X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{X}}=20 \mathrm{k}, \mathrm{C}_{\mathrm{X}}=0 \mathrm{pF} \end{aligned}$ |  | 55 | 75 | ns |
|  |  | Am26/96L0259X |  |  | 55 | 80 |  |
| $\mathrm{t}_{\mathrm{pd}-}$ | Turn On Delay Negative Trigger Input to False Output |  |  |  | 42 | 62 | ns |
| $t_{\text {pw }}($ min $)$ | Minimum True Output Pulse Width |  |  |  | 110 |  | ns |
| T | Pulse Width at True Output |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{X}}=39 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{X}}=1000 \mathrm{pF} \end{aligned}$ | 12.4 | 13.8 | 15.2 | $\mu \mathrm{S}$ |
| $\mathrm{R}_{\mathrm{x}}$ | Timing Resistor (Note 2) | Am26/96L0251X |  | 20 |  | 200 | $\mathrm{k} \Omega$ |
|  |  | Am26/96L0259X |  | 16 |  | 220 |  |
| $\mathrm{t}_{\mathrm{pd}-}(\overline{\mathrm{C}}$ ) | Delay from $\bar{C}_{D}$ to Q output LOW |  |  |  | 27 | 40 | ns |
| $\Delta T$ | Maximum Change in Pulse Width True Output over operating temperature range | Am96L0259X | $\begin{aligned} & V_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{X}}=39 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{x}}=1000 \mathrm{pF} \end{aligned}$ | 0 | 0.3 | 1.6 | \% |
|  |  | Am96L0251X |  | 0 | 1.3 |  |  |
|  |  | Am26L0259X |  | 0 | 0.3 | 1.0 |  |
|  |  | Am26L0251X |  | 0 | 1.0 | 4.0 |  |

[^12]
## OPERATION RULES

1. An external resistor $R_{x}$ and an external capacitor $C_{x}$ are required as shown in the logic dlagram. The values of $R_{x}$ may vary from $20 \mathrm{k} \Omega$ to $200 \mathrm{k} \Omega$ for $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ operation and $20 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$ for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation. $\mathrm{C}_{x}$ may vary from 0 to any value necessary and obtainable.
2. If a fixed value of $R_{x}$ is used, the following values are recommended: $R_{x}=120 \mathrm{k} \Omega$ for $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ operation; $R_{x}=39 \mathrm{k} \Omega$ for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation.
3. The output pulse width $T$ is defined as follows:

$$
T=0.33 R_{x} C_{x}\left[1+\frac{3.0}{R_{x}}\right] \quad \text { (For } C_{x} \text { greater than } 10^{3} \mathrm{pF} \text { ) Where: } R_{x} \text { is in } k \Omega, C_{x} \text { is in } p F, T \text { is in } n s \text {. For } C_{x}<10^{3} p F \text { see } F i g .3
$$

4. If electrolytic type capacitors are to be used, the following two arrangements are recommended:


Both circuits prevent reverse voltage across $C_{x}$. The pulse width $T$ for the circuits is defined as follows:
$T \approx 0.30 R C_{x}\left[1+\frac{3.0}{R}\right] \quad$ Where: $R$ is in $k \Omega, \quad C_{x}$ is in $\rho F, \quad T$ is in ns.
5. To obtain variable pulse width, by remote trimming, the following circuit is recommended:

6. Under any operating condition, $C_{X}$ and $R_{X}(m i n)$ must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup. 7. Input Trigger Pulse Rules. $\quad t_{1}, t_{2}, t_{3}, t_{4}>60 \mathrm{~ns}$

> Input to Pin $5(11)$
> Pin $4(12)=$ LOW
> Pin $3(13)=$ HIGH


8. The retriggerable pulse width is calculated as shown below:

$$
t_{w}=t_{p w}+t_{p d+}=0.33 R_{x} c_{x}\left(1+\frac{3.0}{R_{x}}\right)+t_{p d+}
$$

The retrigger pulse width is equal to the pulse width $t_{p w}$ plus a delay time.
For pulse widths greater than $500 \mathrm{~ns}, \mathrm{t}_{\mathrm{w}}$ can be approximated as $\mathrm{t}_{\mathrm{pw}}$.
NOTE: Retriggering will not occur if the retrigger pulse comes within $0.33 R_{x} C_{x}\left(\frac{3.0}{\mathbf{R}_{x}}\right)$ ns after the initial trigger pulse.
9. Reset Operation - The Am26L02/96LO2 have an active LOW reset facility. By applying a low to the reset input, any timing cycle can be terminated or any new cycle inhibited until the low reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held low.

## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
1 input.
L LOW, applying to LOW logic level or when used with $V_{C C}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
0 Output.

## OPERATIONAL TERMS:

$\mathbf{I}_{\mathrm{IL}}$ Forward input load current.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{\mathrm{IH}}$ Reverse input load current.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{I H} \quad$ Minimum logic HIGH input voltage. Refer to figure 2.
$\mathbf{V}_{\mathbf{I L}}$ Maximum logic LOW input voltage. Refer to figure 2.
$\mathbf{v}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $I_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current $I_{\text {OL }}$ into output.

## FUNCTIONAL TERMS:

$\overline{\mathbf{C}}_{\mathrm{D}}$ The asynchronous direct clear input. A LOW on this input resets the monostable independent of other conditions.
Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.
$\bar{T}_{0}$ The active LOW input of the monostables. With input $I_{\text {I }}$ LOW a HIGH to LOW transition on $T_{0}$ will cause triggering.
$1_{1}$ The active HIGH input of the monostables. With $T_{0}$ HIGH a. LOW to HIGH transition on $I$, will cause triggering.
Input Unit Load One T²L gate input load.
Q The TRUE output of the monostables.
$\overline{\mathbf{Q}}$ The FALSE output of the monostables.
Triggering The switching of the monostable from the stable state to the unstable state and start of the timing cycle.

## SWITCHING TERMS:

$t_{\text {pd }+}$ The propagation delay from a HIGH to LOW transition on $T_{0}$ to the true (Q) output LOW to HIGH transition.
$t_{\text {pd- }}$ The propagation delay from a HIGH to LOW transition on $T_{0}$ to the false ( $\overline{\mathrm{Q}}$ ) output HIGH to LOW transition.
$t_{\mathrm{pw}}$ (min) The minimum true (Q) output pulse width with $\mathrm{R}_{\mathrm{X}}=20 \mathrm{k} \Omega$, $C_{x}=0 \mathrm{pF}$.
T The pulse width obtained with $\mathrm{R}_{\mathrm{X}}=39 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{X}}=1000 \mathrm{pF}$.
$\Delta T$ The maximum percentage change in pulse width of the true (Q) output over the temperature range from the pulse width at $25^{\circ} \mathrm{C}$.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS


Figure 1

## TRUTH TABLE

Am26L02/96LO2
For Each Monostable

| $\bar{I}_{0}$ | $I_{1}$ | $\overline{\mathbf{C}}_{D}$ | Operation |
| :---: | :---: | :---: | :---: |
| $H \rightarrow L$ | $L$ | $H$ | Trigger |
| $H$ | $L \rightarrow H$ | $H$ | Trigger |
| $X$ | $X$ | $L$ | Reset |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
$X=$ Don't Care
$H \rightarrow L=H I G H$ to LOW Voltage Level transition $\mathrm{L} \rightarrow \mathrm{H}=$ LOW to HIGH Voltage Level transition

INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW \& HIGH


Current Interface Conditions - LOW


Current Interface Conditions - HIGH


Figure 2

## Am26L02/96L02 LOADING RULES <br> 93L00 SERIES UNIT LOADS <br> 9300 SERIES UNIT LOADS

## Fanout

| Input/Output | Pin No.'s | Input Unit Load | Fanout |  | Input Unit Load |  | Fanout |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Output <br> HIGH | Output LOW | Input HIGH | Input LOW | Output HIGH | Output LOW |
| Monostable $1 \mathrm{C}_{\mathrm{x}}$ | 1 | - | - | - | - | - | - | - |
| $\mathrm{C}_{\mathrm{x}} \mathrm{R}_{\mathrm{x}}$ | 2 | - | - | - | - | - | - | - |
| $\bar{C}_{D}$ | 3 | 1 | - | - | 0.5 | 0.25 | - | - |
| 1 | 4 | 1 | - | - | 0.5 | 0.25 | - | - |
| $\bar{T}_{0}$ | 5 | 1 | - | - | 0.5 | 0.25 | - | - |
| Q | 6 | - | 12 | 12 | - | - | 6 | 3 |
| $\bar{Q}$ | 7 | - | 12 | 12 | - | - | 6 | 3 |
| GND | 8 | - | - | - | - | - | - | - |
| Monostable 2 $\overline{\mathrm{Q}}$ | 9 | - | 12 | 12 | - | - | 6 | 3 |
| Q | 10 | - | 12 | 12 | - | - | 6 | 3 |
| $\bar{T}_{0}$ | 11 | 1 | - | - | 0.5 | 0.25 | - | - |
| $\mathrm{I}_{1}$ | 12 | 1 | - | - | 0.5 | 0.25 | - | - |
| $\overline{\mathrm{C}}^{-}$ | 13 | 1 | - | - | 0.5 | 0.25 | - | - |
| $\mathrm{C}_{\mathrm{x}} \mathrm{R}_{\mathrm{X}}$ | 14 | - | - | - | - | - | - | - |
| $\mathrm{C}_{\mathrm{x}}$ | 15 | - | - | - | - | - | - | - |
| $\mathrm{V}_{\mathrm{cc}}$ | 16 | - | - | - | - | - | - | - |

Table I

## Typical Pulse Characteristics

Negative Trigger Delay Time Versus Ambient Temperature


Min. Output Pulse Width Versus Ambient Temperature


Normalized Output Pulse Width Versus Operating Duty Cycle


Output Pulse Width T Using Low Values Of $\mathrm{C}_{\mathrm{x}}$


Normalized Output Pulse Width Versus Supply Voltage


Normalized Output Pulse Width Versus Ambient Temperature


Figure 3


The first monostable determines the time $T_{\text {, }}$ before the initiation of the output pulse. The second monostable determines $T_{2}$, the output pulse width.

Figure 5


Pulse Generator
The output frequency produced with the above configuration is determined by $C_{x \mid}$ and $R_{X_{1}}$, while the pulse width is determined by $C_{x 2}$ and $R_{x 2}$. Monostable 1 forms an astable multivibrator with an output pulse width of approximately 110 ns , while monostable 2 extends the pulse width to the required value.

Figure 6


## Am26SO2

## Schottky Dual Retriggerable, Resettable Monostable Multivibrator

## PRELIMINARY DATA

## Distinctive Characteristics

- Advanced Schottky technology with PNP inputs .
- Retriggerable $0 \%$ to $100 \%$ duty cycle
- 40 ns to $\infty$ output pulse width range
- $100 \mathrm{k} \Omega$ maximum timing resistor value
- Am26S02XM typical pulse width change of less than $0.7 \%$ over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Am26S02XC typical pulse width change of less than $0.35 \%$ over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$


## FUNCTIONAL DESCRIPTION

The Am26S02 is a dual DC level sensitive, retriggerable, resettable monostable multivibrator built using advanced Schottky technology. The output pulse duration and accuracy depend on the external timing components of each multivibrator. The Am26S02 features PNP inputs to reduce the input loading.
Provision is made on each multivibrator circuit for triggering the PNP inputs on either the rising or falling edge of an input signal by including an inverting and non-inverting trigger input. These PNP inputs are DC coupled making triggering independent of the input rise or fall time. Each time the monostable trigger input is activated from the $O R$
trigger gate, full pulse length triggering occurs independent of the present state of the monostable.

The direct clear PNP input allows a timing cycle to be terminated at any time during the cycle. A LOW on the clear input forces the Q output LOW regardless of the $T_{0}$ or $I_{1}$ inputs.

The Am26S02XM has a typical pulse width change of less than $0.7 \%$ over the full military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. The Am26S02XC has a typical pulse width change of less than $0.35 \%$ over the commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| $A m 26 S 02 \times C$ | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%\left(C O M^{\prime} \mathrm{L}\right)$ | $\mathrm{MIN}=4.75 \mathrm{~V}$ | $\mathrm{MAX}=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{Am} 26502 \times M$ | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%(\mathrm{MIL})$ | $\mathrm{MIN}=4.5 \mathrm{~V}$ | $\mathrm{MAX}=5.5 \mathrm{~V}$ |

TA $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 10 \%$ (MIL)
MIN. $=4.5 \mathrm{~V}$
MAX. $=5.5 \mathrm{~V}$

| Parameters | Description | Test Conditions (Note 1) | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N, I_{O H}=-2 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | 2.5 |  |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N,, I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  | -1.2 | Volts |
| IIL (Note 3) | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  | -0.4 | mA |
| $1_{1 H}$ <br> (Note 3) | Input HIGH Current | $V_{C C}=M A X ., V_{I N}=2.7 V$ |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| ${ }^{1} \mathrm{SC}$ | Output Short Circuit Current (Note 4) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { Only } \end{aligned}$ | -8 |  | -35 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX. (Note 5) |  | 53 |  | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load $\times$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. ICC is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description |  | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | $T_{0}$ to 0 |  | $\begin{gathered} V_{C C}=5.0 \mathrm{~V}, R_{L}=280 \Omega, C_{L}=15 \mathrm{pF} \\ R_{X}=5 \mathrm{k} \Omega, C_{X}=0 \mathrm{pF} \end{gathered}$ |  | 14. | 20 | ns |
| tPHL | $\bar{T}_{0}$ to $\overline{\mathbf{Q}}$ |  |  |  | 14 | 20 | ns |
| tPLH | $l_{1}$ to Q |  |  |  | 13 | 20 | ns |
| tPHL | $I_{1}$ to $\bar{Q}$ |  |  |  | 12 | 20 | ns |
| tPLH | Clear to $\overline{\mathbf{Q}}$ |  |  |  | 8 | 12 | ns |
| tPHL | Clear to $\mathbf{Q}$ |  |  |  | 7 | 10 | ns |
| $t_{\text {pw }}$ | Pulse Width | To or $1_{1} \mathrm{HIGH}$ |  | 20 |  |  |  |
|  |  | T0 or $1_{1}$ LOW |  | 20 |  |  | ns |
|  |  | Clear LOW |  | 20 |  |  |  |
| $\mathbf{t}_{\mathbf{S}}$ | Clear Recovery (inactive) to Trigger |  |  |  |  |  | ns |
| $\mathbf{t}_{\text {pw }} \mathbf{Q}$ <br> (Min.) | Minimum Pulse Width Q Output |  |  |  | 40 |  | ns |
| $t_{p w} \mathbf{Q}$ | Pulse Width Q Output |  | $\begin{gathered} V_{C C}=5.0 \mathrm{~V}, R_{L}=280 \Omega, C_{L}=15 \mathrm{pF}, \\ R_{X}=10 \mathrm{k}, C_{L}=1000 \mathrm{pF} \end{gathered}$ |  | 3.4 |  | $\mu s$ |
| $\mathbf{R}$ | Timing Resistor |  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 5 |  | 100 | $\mathrm{k} \Omega$ |
|  |  |  | , $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5 |  | 50 |  |

## DEFINITION OF FUNCTIONAL TERMS:

$\bar{C}_{D}$ Asynchronous direct CLEAR. A LOW on the clear input resets the monostable regardless of the other inputs.
$\bar{T}_{0}$ Active-LOW input. With $I_{1}$ LOW, a HIGH-to-LOW transition will trigger the monostable.
$\mathbf{I}_{1}$ Active-HIGH input. With $\mathrm{T}_{0}$ HIGH, a LOW-to-HIGH transition will trigger the monostable.
Q The TRUE monostable output.
$\overline{\mathbf{0}} \quad$ The Complement monostable output.

## FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $\bar{C}_{D}$ | $\mathrm{I}_{\mathbf{1}}$ | $\overline{\mathrm{T}}_{\mathbf{0}}$ | Q | $\overline{\mathrm{Q}}$ |
| L | X | X | L | H |
| H | H | X | L | H |
| H | L | $\downarrow$ | L | U |
| H | $\times$ | L | L | H |
| H | $\uparrow$ | H | L | I |

[^13]
## LOADING RULES (In Unit Loads)

Fan-out

| Input/Output | Pin No.'s | Input <br> Unit Load | Output HIGH | $\begin{gathered} \text { Output } \\ \text { LOW } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{c}_{\mathrm{X}}$ | Mono 11 | - | - | - |
| $\mathrm{R}_{\mathrm{X}} / \mathrm{C}_{\mathrm{X}}$ | 2 | - | - | - |
| $\overline{\bar{C}}^{\text {D }}$ | 3 | 0.4 | - | - |
| $\mathrm{I}_{1}$ | 4 | 0.4 | - | - |
| $\mathrm{T}_{0}$ | 5 | 0.4 | - | - |
| 0 | 6 | - | 40 | 10 |
| $\overline{\mathrm{a}}$ | 7 | - | 40 | 10 |
| GND | 8 | - | - | - |
| $\overline{\mathrm{a}}$ | Mono 29 | - | 40 | 10 |
| 0 | 10 | - | 40 | 10 |
| $\mathrm{T}_{0}$ | 11 | 0.4 | - | - |
| 19 | 12 | 0.4 | - | - |
| $\overline{\bar{c}}_{\text {D }}$ | 13 | 0.4 | - | - |
| $\mathrm{R}_{\mathrm{X}} / \mathrm{C}_{\mathrm{X}}$ | 14 | - | - | - |
| $\mathrm{C}_{\mathrm{X}}$ | 15 | - | - | - |
| $\mathrm{V}_{\mathrm{Cc}}$ | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and -2.0 mA measured at 0.5 V LOW.

## OPERATION RULES

## TIMING

1. Timing components $C_{x}$ and $R_{x}$ values.

Operating Temperature Range

|  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: |
| $\mathrm{R}_{\mathrm{x}}$ MIN. | $5 \mathrm{k} \Omega$ | $5 \mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{X}}$ MAX. | $100 \mathrm{k} \Omega$ | $50 \mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{x}}$ | any value | any value |

## 2. Remote adjustment of timing.


$R_{1}+R_{2}=R_{x}$
$R_{1} \geqslant R_{x}$ MIN.
$R_{2}<R_{x}$ MAX. $-R_{1}$
In the above arrangement, $\mathrm{R}_{1}$ and $\mathrm{C}_{\mathrm{x}}$ should be as close as possible to the device pins to minimize stray capacitance and external noise pickup. The variable resistor $R_{2}$ can be located remotely from the device if reasonable care is used.

## 3. Pulse width change measurements.

The pulse width $t_{p w} \mathrm{O}$ is specified and measured with components of better than $0.1 \%$ accuracy. If measurements are made with reduced component tolerances, the expected accuracy should be adjusted accordingly.
4. Timing for $C_{x} \leqslant 1000 \mathrm{pF}$.

When using capacitor of less than or equal to 1000 pF in value, the output pulse width should be determined from the output pulse width versus external timing capacitance graph.

## 5. Timing for $\mathrm{C}_{\mathrm{x}}>1000 \mathrm{pF}$.

For capacitors of greater than 1000 pF in value, the output pulse width, $\mathrm{t}_{\mathrm{pw}} \mathrm{Q}$, is determined by

$$
\mathrm{t}_{\mathrm{pw}} \mathrm{Q}=\text { (Consult Factory) }
$$

where
$R_{x}$ is in kilohms
$C_{x}$ is in picofarads
$\mathrm{t}_{\mathrm{pw}} \mathrm{Q}$ is in nanoseconds

${ }_{4.36} R_{1} \leqslant 0.6 \times R_{x}$ MAX.

$$
\mathrm{R}_{2}<0.7 \times \mathrm{h}_{\text {FEQ } 1} \times \mathrm{R}_{\mathrm{x}}
$$

6. Protection of electrolytic timing capacitors.

If the electrolytic capacitor to be used as $\mathrm{C}_{\mathrm{X}}$ cannot withstand 1.0 volt reverse bias, one of the following two circuit techniques should be used to protect the electrolytic capacitor from the reverse voltage.

The output pulse width, $\mathrm{t}_{\mathrm{pw}} \mathrm{Q}$ for the diode circuit modifies the previous timing equation as follows:

$$
t_{p w^{Q}} \mathrm{Q}=(\text { Consult Factory })
$$

The output pulse width for the transistor circuit is

$$
\mathrm{t}_{\mathrm{pw}} \mathrm{Q}=\text { (Consult Factory) }
$$

Notice that the transistor circuit allows values of timing resistor $R_{2}$ larger than the $R_{x}$ MIN. $<R_{X}<R_{x}$ MAX. to obtain longer output pulse widths for a given $\mathrm{C}_{\mathrm{X}}$.

## TRIGGER AND RETRIGGER

1. Triggering.

The minimum pulse width signal into input $T_{0}$ or input $I_{1}$ to cause the device to trigger is 20 ns . Refer to the truth table for the appropriate input conditions.

## 2. Retriggering.

The retriggered pulse width, $t_{p w r} Q$, is the time during which the output is active after the device is retriggered during a timing cycle. It differs from the initial pulse width $\mathrm{t}_{\mathrm{pw}} \mathrm{Q}$ timing equation as follows.

$$
t_{p w r} Q=t_{p w} Q+t_{P L H}
$$

where $t_{P L H}$ is the propagation delay time from the $T_{0}$ or $I_{1}$ input to the output. Note that tPLH is typically 15 ns and therefore becomes relatively unimportant as $t_{p w} \mathbf{Q}$ increases.

## 3. Rapid retriggering.

A minimum retriggering time does exist. That is, the device cannot be retriggered until a minimum recovery time has elapsed. The minimum retrigger time is defined by
$\mathrm{t}_{\text {retrig }} \mathrm{MIN} .=0.224 \mathrm{C}_{\mathrm{x}}$
C is in picofarads
t is in nanoseconds


## CLEAR

A LOW on the clear inputs terminates the timing cycle. A new trigger cycle cannot be initiated while the clear is LOW. With the clear HIGH, the device is under the command of the $I_{1}$ and $T_{0}$ inputs.

## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
$f_{\text {MAX }}$ the highest operating clock frequency.
${ }^{\boldsymbol{t}}{ }^{\text {PLH }}$ The propagation delay time from an input change to an output LOW-to-HIGH transition.
$t_{\text {PHL }}$ The propagation delay time from an input change to an output HIGH-to-LOW transition.
tpW Pulse width. The time between the leading and trailing edges of a pulse.
$t_{r}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
$t_{h}$ Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
$t_{R}$ Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).

| UNIT LOAD DEFINITIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | HIGH |  | LOW |  |
| SERIES | Current | Measure Voltage | Current | Measure Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | $-0.36 \mathrm{~mA}$ | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| 54L/74L <br> (Note 1) | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8mA | 0.4 V |
| $\begin{aligned} & \text { 54L/74L } \\ & \text { (Note 1) } \end{aligned}$ | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18mA | 0.3 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am9300 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am93L00 | $20 \mu \mathrm{~A}$ | 2.4 V | $-0.4 \mathrm{~mA}$ | 0.3V |
| Am93S00 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am8200 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6mA | 0.4 V |

Note: 1. $54 \mathrm{~L} / 74 \mathrm{~L}$ has two different types of standard inputs.

## SCHOTTKY PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS

SET-UP, HOLD, AND RELEASE TIMES


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross-hatched area is don't care condition.

PROPAGATION DELAY


LOAD TEST CIRCUIT


## PULSE WIDTH



Notes: 1. Pulse Generator for All Pulses: Rate $\leqslant 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{o}}=50 \Omega ; \mathrm{t}_{\mathrm{r}} \leqslant 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathbf{f}} \leqslant 2.5 \mathrm{~ns}$.

## SCHOTTKY INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS



Note: Refer to Electrical Characteristics for measure currents.

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
1 Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
IIL LOW-level input current with a specified LOW-level voltage applied.
$I_{I H}$ HIGH-level input current with a specified HIGH-level voltage applied.
$I_{\mathrm{OL}}$ LOW-level output current.
$\mathrm{I}_{\mathrm{OH}}$ HIGH-level output current.
ISC Output short-circuit source current.
$\mathrm{I}_{\mathrm{CC}}$ The supply current drawn by the device from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$\mathrm{V}_{\mathrm{IL}}$ Logic LOW input voltage.
$\mathrm{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$\mathrm{V}_{\mathrm{OL}}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}} \mathrm{HIGH}$-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

## Ceramic <br> Molded



ADVANCED
MICRO DEVICES INC.
901 Thompson Place
Sunnyvale
California 94086

TELEX: 34-6306

## Am26S12/26S12A <br> Quad Bus Transceiver

## Distinctive Characteristics

- Quad high-speed bus transceivers
- Driver outputs can sink 100 mA at 0.7 V typically
- Choice of receiver hysteresis characteristics
- Electrically tested and optically inspected dice for the assemblers of hybrid products.
- $100 \%$ reliability assurance testing including hightemperature bake, temperature cycling, centrifuge and package hermeticity testing in compliance with MIL-STD-883.
- Mixing privileges for obtaining price discounts. Refer to price list.


## FUNCTIONAL DESCRIPTION

The Am26S12/26S12A are high-speed quad Bus Transceivers consisting of four high-speed bus drivers with open-collector outputs capable of sinking 100 mA at 0.7 volts and four high-speed bus receivers. Each driver output is brought out and also connected internally to the high-speed bus receiver. The receiver has an input hysteresis characteristic and a TTL output capable of driving ten TTL Loads.
An active LOW, two-input AND gate controls the four drivers so that outputs of different device drivers can be connected together for partyline operation. The enable inputs can be conveniently driven by active LOW decoders such as the Am54S/74S139.
The high-drive capability in the LOW state allows party-line operation with a line impedance as low as $100 \Omega$. The line can be terminated at both ends, and still give considerable noise margin at the receiver. The
hysteresis characteristic of the Am26S12 receiver is chosen so that the receiver output switches to a HIGH logic level when the receiver input is at a HIGH logic level and moves to 1.4 volts typically, and switches to a LOW logic level when the receiver input is at a LOW logic level and moves to 2.0 volts typically. This hysteresis characteristic makes the receiver very insensitive to noise on the bus.
The Am26S12A is functionally identical to the Am26S12 but has a different hysteresis characteristic so that the output switches with the input being typically at 1.2 volts or 2.25 volts. In both devices the threshold margin, the difference between the switching points, is greater than 0.4 volts.

## LOGIC DIAGRAM/SYMBOL




MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 200 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$\begin{array}{lll}\text { Am26S12 XC-Am26S12AXC } & T_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \% \text { (COM Range) } \\ \text { Am26S12 } \times \mathrm{M}-\mathrm{Am} 26 S 12 A X M & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 10 \% \text { (MIL Range) }\end{array}$
Am26S12XM-Am26S12AXM $\quad T_{A}^{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL Range) Note 1

| Parameters | Description | Test Conditions | Min. | Typ.(Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {c C }}$ | Power Supply Current | $V_{C C}=$ MAX . |  | 46 | 70 | mA |
| Ibus | Bus Leakage Current | $\begin{aligned} & V_{C C}=\text { MAX. or OV; } \\ & V_{B U S}=4.0 \mathrm{~V} ; \text { Driver in OFF State } \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |

## Driver Characteristics

| $\mathrm{V}_{\mathrm{OL}}$ <br> (Note 1) | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | COM ${ }^{\text {OL }}$ = 100 mA |  |  | 0.7 | 0.8 | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIL | $1 \mathrm{OL}=60 \mathrm{~mA}$ |  | 0.55 | 0.7 | Volts |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ |  | 0.7 | 0.85 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| 11 | Input Current at Maximum Input Voltage | $V_{C C}=\operatorname{MAX} ., V_{1}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| ${ }^{\prime} \mathrm{IH}$ | Unit Load Input HIGH Current | $V_{C C}=M A X ., V_{1}=2.4 \mathrm{~V}$ |  |  |  | 1.0 | 40 | $\mu \mathrm{A}$ |
| IIL | Unit Load Input LOW Current | $V_{C C}=$ MAX., $V_{1}=0.4 \mathrm{~V}$ |  |  |  | 0.4 | -1.6 | mA |

## Receiver Characteristics

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & v_{\mathrm{CC}}= \\ & \mathrm{v}_{\text {IN }}= \end{aligned}$ | N., $\mathrm{I}_{\mathrm{OH}}=-800 \mu \mathrm{~A}$ (Receiver) | 2.4 |  |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & v_{\text {CC }}= \\ & v_{\text {IN }}= \end{aligned}$ | $\mathrm{N} . \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ (Receiver) |  | 0.4 | 0.5 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level Threshold | $\overline{\mathrm{E}}=\mathrm{H}$ | Am26S12 | 1.8 | 2.0 | 2.2 | Volts |
|  |  |  | Am26S12A | 2.05 | 2.25 | 2.45 |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level Threshold | $\bar{E}=H$ | Am26S12 | 1.2 | 1.4 | 1.6 | Volts |
|  |  |  | Am26S12A | 1.0 | 1.2 | 1.4 |  |
| $V_{\text {TM }}$ | Input Threshold Margin | $\bar{E}=\mathrm{H}$ |  | 0.4 |  |  | Volts |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -20 |  | -55 | mA |

 operation.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

## Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tod }}$ + | Turn Off Delay Input to Bus | $\mathrm{C}_{\mathrm{LB}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{LB}}=100 \Omega$ |  | 7 | 11 | ns |
| ${ }^{\text {pdo }}$ - | Turn On Delay Input to Bus | $\mathrm{C}_{\mathrm{LB}}=300 \mathrm{pF}, \mathrm{R}_{\mathrm{LB}}=50 \Omega$ |  | 14 | 21 | ns |
| ${ }^{\text {t }}$ d ${ }^{\text {+ }}$ | Turn Off Delay Enable to Bus | $C_{L B}=15 p F, R_{L B}=50 \Omega$ |  | 10 | 15 | ns |
| $t_{\text {pd }}$ - | Turn On Delay Enable to Bus | $\mathrm{C}_{\mathrm{LB}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{LB}}=50 \Omega$ |  | 10 | 15 | ns |
| ${ }_{\text {pd }}+$ | Turn Off Delay Bus to Output | $C_{L}=15 \mathrm{pF}$ |  | 18 | 26 | ns |
| $t_{\text {pd }}$ | Turn On Delay Bus to Output | $C_{L}=15 \mathrm{pF}$ |  | 18 | 26 | ns |

## DEFINITION OF TERMS

## FUNCTIONAL TERMS

Threshold Voltage The voltage level on the input that will cause the output to change state. Because the receiver exhibits hysterisis, the LOW level receiver input threshold is different from the HIGH level input threshold.

## ELECTRICAL TERMS

$\mathrm{V}_{\mathrm{OH}}$ Output HIGH voltage. The voltage on the output when the output is HIGH.
$\mathrm{V}_{\mathrm{OL}}$ Output LOW voltage. The voltage on the output when the output is LOW.
$\mathrm{V}_{\mathrm{IH}}$ Input HIGH threshold. The voltage that must be applied to the input to cause the output to switch from a HIGH to a LOW. $V_{I L}$ Input LOW threshold. The voltage that must be applied to the input to cause the output to switch from a LOW to a HIGH. $\mathrm{V}_{\mathrm{TM}}$ Input Threshold Margin. The voltage margin between the
$V_{I L}$ and $V_{I H}$ of a device.
$I_{\text {IH }}$ Input HIGH current. The current that will flow into the input when a HIGH level is present on the input.
IIL Input LOW current. The current that will flow out of the input when a LOW logic level is present on the input.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH Current. The current drawn out of the output when the output is HIGH.
IOL Output LOW Current. The current forced into the output when the output is LOW.
Ios Output Short Circuit Current. The current that flows out of the output when the output and input are both grounded.
$I_{C C}$ Current drawn from the $V_{\text {CC }}$ power supply.

## SWITCHING TERMS

$\mathrm{t}_{\text {pd }}$ The propagation delay from an input transition to the output LOW-to-HIGH transition.
$t_{\text {pd- }}$ - The propagation delay from an input transition to the output HIGH-to-LOW transition.

## SWITCHING CIRCUITS AND WAVEFORMS



Figure 1. Bus Propagation Delays



PERFORMANCE CURVES

Am26S12 Typical
Receiver Input Characteristic


Fig. 3

Am26S12A Typical Receiver Input Characteristic


Fig. 4

## INPUT/OUTPUT CIRCUITRY



Fig. 5

## Am26S12/26S12A APPLICATION



100 PARTY.LINE OPERATION.

Fig. 6

## PHYSICAL DIMENSIONS <br> Dual-In-Line

Hermetic


Ceramic


## Molded



Flat Package


Metallization and Pad Layout


DIE SIZE $0.071^{\prime \prime} \times 0.072^{\prime \prime}$


901 Thompson Place
Sunnyvale California 94086 (408) 732-2400

TWX: 910-339-9280 TELEX: 34-6306

[^14]
# Am2614/9614 <br> Single-Ended and Differential Line Drivers 

## Distinctive Characteristics:

- Dual differential line driver with complementary outputs (Am9614)
- Quad single-ended driver for multi-channel common ground operation (Am2614)
- Single 5-volt supply
- DTL, TTL compatible
- Short-circuit protected outputs
- Able to drive $50 \Omega$ terminated transmission lines
- 100\% eliabilityrassurance testing in compliance with MIL STD 883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.
- Available in highly reliable molded epoxy, hermetic dual-in-line, or hermetic flat package.


## FUNCTIONAL DESCRIPTION

The Am2614 and Am9614 are DTL TTL compatible line drivers operating off a single 5 V supply. The Am2614 is a quad inverting driver with two separate inputs and one commonstrobe input for each pair of drivers. The device has active pull-up outputs for high speed and good capacitance drive. The Am2614 is ideal for single-ended transmission line driving, or as a high-speed, high-fan out driver for semiconductor memory decoding, buffering, clock driving and general logic use.
The Am9614 is designed to drive either differential singleended, back-matched or terminated transmission lines. The device has the active pull-down and active pull-up circuits split and brought out to adjacent pins. This allows multiplex operation (wire AND) at the driving end in either the single-ended mode via the uncommitted collector or in the differential mode by use of the active pull-ups on one side and the uncommitted collectors on the other. The complementary outputs of the Am9614 give great application flexibility. Both the Am2614 and Am9614 have short-circuit protected active pull-ups, and incorporate input clamp diodes to reduce the effect of line transients, and can drive into $50 \Omega$ terminated transmission lines.

## LOGIC DIAGRAMS



DRIVERS $B_{1}, B_{2}$

$V_{C C}=$ PIN 16 GND $=$ PIN 8


Am2614/9614 ORDERING INFORMATION

|  |  |  |
| :---: | :---: | :---: |
| Package | Temperature | Order |
| Type | Range | Number |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM261459A |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM261459E |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM261451E |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM261451N |
| Dice | Note | AM2614XXD |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | U6M961459X |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | U7B961459X |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U7B961451X |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U4L961451X |
| Dice | Note | UXX9614XXD |

Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.


NOTE: PIN 1 is marked for orientation.

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 200 mA |
| DC Input Current | Note 1 |

ELECTRICAL CHARACTERISTICS
Am261459/961459 $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| DC Character Parameters | tics (Note Part No. | Test Conditions | $\mathrm{Min}^{-55^{\circ} \mathrm{C}}$ | $0^{0}{ }^{\circ} \mathrm{C}$ |  | $\begin{aligned} & \text { LIMITS } \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\underline{+75}{ }^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ <br> Output HIGH <br> Voltage | Am 261451 | Test Conditions | Min Max | Min Max | Min | Typ Max | Min Max | Min Max | Units |
|  | $\begin{aligned} & \text { Am2661451 } \\ & \text { Am961451 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCL}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ | 2.40 |  | 2.40 | 3.2 |  | 2.40 | Volts |
|  | $\begin{aligned} & \text { Am261459 } \\ & \text { Am961459 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCL}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ |  | 2.40 | 2.40 | 3.2 | 2.40 |  |  |
| $V_{0}$ <br> Output LOW <br> Voltage | $\begin{aligned} & \hline \text { Am261451 } \\ & \text { Am961451 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCL}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ | 0.40 |  |  | $0.2 \quad 0.40$ |  | 0.40 | Volts |
|  | $\begin{aligned} & \text { Am261459 } \\ & \text { Am961459 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCL}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  | 0.45 |  | $0.2 \quad 0.45$ | 0.45 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ Input HIGH Voltage | $\begin{aligned} & \text { Am } 261451 \\ & \text { Am961451 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCL}}=4.5 \mathrm{~V}$ | 2.00 |  | 1.70 | 1.5 |  | 1.40 | Volts |
|  | $\begin{aligned} & \text { Am261459 } \\ & \text { Am961459 } \end{aligned}$ | $\mathrm{V}_{\text {CCL }}=4.75 \mathrm{~V}$ |  | 1.90 | 1.80 | 1.5 | 1.60 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ <br> Input Low <br> Voltage | $\begin{aligned} & \text { Am261451 } \\ & \text { Am961451 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.5 \mathrm{~V}$ | 0.80 |  |  | $1.3 \quad 0.90$ |  | 0.80 | Volts |
|  | $\begin{aligned} & \text { Am261459 } \\ & \text { Am961459 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}$ |  | 0.85 |  | $1.3 \quad 0.85$ | 0.85 |  |  |
| $I_{F}$ Input Load Current | Am261451 | $\mathrm{V}_{\mathrm{CCH}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{F}}=0.4 \mathrm{~V}$ | -2.40 |  |  | -1.65-2.40 |  | -2.40 | mA |
|  | Am961451 |  | -1.60 |  |  | -1.10-1.60 |  | -1.60 |  |
|  | Am261459 | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |  | -2.40 |  | -1.50-2.40 | -240 |  |  |
|  | Am961459 |  |  | -1.60 |  | -1.00-1.60 | -1.60 |  |  |
| $I_{R}$ <br> Reverse Input Current | Am261451 | $\mathrm{V}_{\mathrm{CCH}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{R}}=4.5 \mathrm{~V}$ | 90 |  |  | 90 |  | 90 | $\mu \mathrm{A}$ |
|  | Am961451 |  | 60 |  |  | 60 |  | 60 |  |
|  | Am261459 | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=4.5 \mathrm{~V}$ |  | 90 |  | 90 | 90 |  |  |
|  | Am961459 |  |  | 60 |  | 60 | 60 |  |  |
| $I_{\text {sc }}$ Short Circuit Current | $\begin{aligned} & \text { Am261451 } \\ & \text { Am961451 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ |  |  | -40 | -90-120 |  |  | mA |
|  | $\begin{aligned} & \text { Am261459 } \\ & \text { Am961459 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ |  |  | -40 | -90-120 |  |  |  |
| $\mathrm{I}_{\mathrm{PD}}$ <br> Power Supply <br> Current | $\begin{array}{\|l\|} \hline \text { Am261451 } \\ \text { Am961451 } \end{array}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad$ Inputs $=0 \mathrm{~V}$ | 48.7 |  |  | $34 \quad 48.7$ |  | 48.7 | mA |
|  | $\begin{aligned} & \text { Am261451 } \\ & \text { Am961451 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=7.0 \mathrm{~V}, \quad$ Inputs $=0 \mathrm{~V}$ |  |  |  | $46 \quad 65.7$ |  |  |  |
|  | $\begin{aligned} & \text { Am261459 } \\ & \text { Am961459 } \end{aligned}$ | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \quad$ Inputs $=0 \mathrm{~V}$ |  | 48.7 |  | $33 \quad 48.7$ | 48.7 |  |  |
|  | $\begin{array}{\|l\|} \hline \text { Am261459 } \\ \text { Am961459 } \\ \hline \end{array}$ | $\mathrm{V}_{\mathrm{CC}}=7.0 \mathrm{~V}, \quad$ Inputs $=0 \mathrm{~V}$ |  |  |  | $46 \quad 70$ |  |  |  |
| $I_{\text {CEX }}$ Reverse Output Current | $\begin{aligned} & \hline \text { Am261451 } \\ & \text { Am961451 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{CEX}}=12 \mathrm{~V}$ | 100 |  |  | 10100 |  | 200 | $\mu \mathrm{A}$ |
|  | Am261459 <br> Am961459 | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CEX}}=5.25 \mathrm{~V}$ |  |  | 100 | 10100 | 200 |  |  |
| $\mathrm{V}_{\text {OLC }}$ Output Low Clamp Voltage | $\begin{aligned} & \text { Am261451 } \\ & \text { Am961451 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCH}}=5.5 \mathrm{~V}, \quad \mathrm{l}_{\mathrm{OLC}}=-40 \mathrm{~mA}$ |  |  |  | -0.8 -1.5 |  |  | Volts |
|  | $\begin{array}{\|l} \hline \text { Am261459 } \\ \text { Am961459 } \end{array}$ | $\mathrm{V}_{\mathrm{CCH}}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{OLC}}=-40 \mathrm{~mA}$ |  |  |  | -0.8-1.5 |  |  |  |
| $\mathbf{v}_{\text {ic }}$ <br> Input Clamp Voltage | $\begin{array}{\|l\|} \hline \text { Am261451 } \\ \text { Amg61451 } \end{array}$ | $\mathrm{V}_{\mathrm{CCL}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{IC}}=-12 \mathrm{~mA}$ |  |  |  | -1.0 -1.5 |  |  | Volts |
|  | $\begin{aligned} & \text { Am261459 } \\ & \text { Am961459 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CCL}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{IC}}=-12 \mathrm{~mA}$ |  |  |  | -1.0 -1.5 |  |  |  |


| Switching Parameters | racteristics |  | Test Conditions | Min | $\begin{aligned} & \begin{array}{l} \text { Grade } \\ +25^{\circ} \mathrm{C} \\ \text { Typ } \end{array} \end{aligned}$ | Max | Min | $\begin{aligned} & 9 \text { Grade } \\ & +25^{\circ} \mathrm{C} \\ & \mathrm{Typ} \end{aligned}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay | Am9614 | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{M}}=1.5 \mathrm{~V} \text {, Refer to Fig. } 1 \end{aligned}$ |  | 14 | 20 |  | 14 | 30 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ | Turn On Delay | Am9614 |  |  | 18 | 20 |  | 18 | 30 | ns |
| ${ }_{\text {tpd }+}$ | Turn Off Delay | Am2614 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{M}}=1.5 \mathrm{~V} \text {, Refer to Fig. } 92 \end{aligned}$ |  | 8 | 12 |  | 8 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}-}$ | Turn On Delay | Am2614 |  |  | 7 | 10 |  | 7 | 12 | ns |

Note 1. Maximum current defined by DC input voltage.
2. Pulse tested.

4-46 3. For Am2614 strobe nput currents use loading rules.

## TYPICAL ELECTRICAL CHARACTERISTICS



## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

F Forward, applying to LOW inputs.
H HIGH, applying to a HIGH logic level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $V_{C C}$ value.
I Input.
L LOW, applying to LOW logic level or when used with $V_{C C}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
O Output.
R Reverse, applying to HIGH inputs.
FUNCTIONAL TERMS:
APU Active Pull-Up. The circuit network which presents a low impedance to the load when the device is switching from a LOW state to a HIGH state.
Fan-Out The logic HIGH or LOW output drive capability in terms of TTL Input Unit Loads.
$\mathbf{R}_{M}$ Back Matching Resistor. The resistor used to match the output impedance of the driver with the characteristic impedance of the transmission line.

## SWITCHING TERMS:

$t_{\text {pd+ }}$ The propagation delay from a HIGH to LOW input transition to the LOW to HIGH output transition.
$t_{\text {pd- }}$ The propagation delay from a LOW to HIGH input transition to the HIGH to LOW oufput transition.

## OPERATIONAL TERMS:

$I_{F}$ Forward input load current, for unit input load.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$\mathrm{I}_{\mathrm{OL}}$ Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
$I_{P D}$ The power supply current with the $V_{C C}$ specified and inputs at 0 V .
$I_{R}$ Reverse input load current with $V_{R}$ applied to input.
$I_{\mathrm{SC}}$ Output current when output set to $\mathrm{V}_{\mathrm{OH}}$ condition but forced low.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$V_{\text {IC }}$ Input clamp voltage. The voltage at the input with a negative input current of 12 mA .
$\mathbf{V}_{I H}$ Minimum logic HIGH input voltage.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output ${ }^{\text {HIGH }}$ current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output.
$\mathbf{V}_{\mathbf{F}}$ Forward LOW input voltage, for forward input current $\left(I_{F}\right)$ test. $\mathbf{V}_{\mathbf{R}}$. Input reverse HIGH voltage applied for input leakage current, $\left(I_{R}\right)$ test.

## SWITCHING CIRCUITS AND WAVEFORMS



Figure 1


INPUT PULSE
Frequency $=500 \mathrm{kHz}$
Amplitude $=3.0 \pm 0.1 \mathrm{~V}$
Pulse Width $=110 \pm 10 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 5.0 \mathrm{~ns}$

TYPICAL ELECTRICAL CHARACTERISTICS

Am2614




## USER NOTES

DIFFERENTIAL LINES The Am9614 dual differential line driver can be used with the Am9615 dual differential line receiver to form an interconnection system which can tolerate extremely noisy environments and interconnect equipments where there is a $\pm 15 \mathrm{~V}$ difference in voltage level of the equipment grounds. Two wires are used for each channel to form a balanced transmission line. This method of sending data between equipments offers extremely high protection from common mode noise and also gives excellent DC noise margins.
SINGLE ENDED LINES The Am2614 quad line driver and the Am2615 dual differential receiver allow data to be transmitted with only a single data wire per channel and a common ground for typically 8 data wires. This single ended mode of interconnection offers considerable savings in integrated circuit packages required and effectively halves the number of interconnections as compared to a balanced differential system. The method still gives $\pm 15 \mathrm{~V}$ common mode rejection and DC noise margin of interconnected TTL logic. The common ground wire should be twisted in with the data wires so that any injected noise is common to all wires. If a multiwire cable with screen is used one of the wires is used as the common ground line, and the screen is tied to ground at the driving end only.

MATCHING Transmission lines can be matched in a number of ways. The most widely used method is to terminate the line at the receiving end in its characteristic impedance. This impedance is connected across the input terminals of the receiver. A $130 \Omega$ resistor is included at the + input of each receiver for matching twisted pairs and this resistor, or if the characteristic impedance is not 130 , a discrete resistor ${ }_{2}$ is connected between the two receiver
inputs. This method of matching causes a DC component in the signal. Power is dissipated in the resistor and the signal is attenuated. The DC component can be effectively removed by connecting a large capacitor in series with the terminating resistor.
The transmission line can also be terminated through the receiver power supply by placing equal value resistors from the + input of the receiver to $\mathrm{V}_{\mathrm{cc}}$ and from the - input to ground. This method again has the disadvantage that a DC signal component exists, attenuation occurs, and power is dissipated in the terminating resistors but it does allow multiplexed operation in the balanced differential mode.
An alternate method to matching at the receiver is to back match at the driver. A resistor is placed in series with the line so that the signal from the driver which is reflected at the high input impedance of the receiver is absorbed at the driver. This method does not have a DC component and therefore no attenuation occurs and power is not dissipated in the resistor. For balanced differential driving a resistor is required in series with each line. The table below shows the value of each matching resistor required for lines of different characteristic impedance.
MULTIPLEXING When operating in the balanced differential mode the Am9614 driver can be OR tied with other devices to allow multiplexed operation. The open collector NAND outputs are connected together and the active pull up AND outputs are connected together. Selection of the active driver can be made by two of the three logic inputs on the driver. Multiplexed operation can only be performed with the lines terminated to the appropriate voltage level at the driver so that this method has a DC component and power is dissipated in the terminating resistors.

TYPICAL DC CHARACTERISTICS FOR MATCHING TO TRANSMISSION LINE


BACK MATCHING TABLE

| $Z_{0}$ | R $_{\text {M }}$ (ohms) |  |
| ---: | :---: | :---: |
|  | SINGLE ENDED | DIFFERENTIAL |
| 50 | 24 | 12 |
| 75 | 51 | 24 |
| 92 | 68 | 33 |
| 100 | 75 | 36 |
| 130 | 110 | 54 |
| 300 | 280 | 140 |
| 600 | 580 | 290 |


| Input/Output | Am2614 |  | LOADI |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Fanout |  |
|  | Pin No.'s | Input Unit Load | Output HIGH | Output LOW |
| Strobe A | 1 | 3 | - | - |
| Input $A_{1}$ | 2 | 1.5 | - | - |
| Input $A_{1}$ | 3 | 1.5 | - | - |
| Output $A_{1}$ | 4 | - | 166 | 25 |
| Input $A_{2}$ | 5 | 1.5 | - | - |
| Input $A_{2}$ | 6 | 1.5 | - | - |
| Output $\mathrm{A}_{2}$ | 7 | - | 166 | 25 |
| GND | 8 | - | - | - |
| Output B2 | 9 | - | 166 | 25 |
| Input $\mathrm{B}_{2}$ | 10 | 1.5 | - | - |
| Input $\mathrm{B}_{2}$ | 11 | 1.5 | - | - |
| Output $\mathrm{B}_{2}$ | 12 | - | 166 | 25 |
| Input $B_{1}$ | 13 | 1.5 | - | - |
| Input B ${ }_{\text {I }}$ | 14 | 1.5 | - | - |
| Strobe B | 15 | 3 | - | - |
| $\mathrm{V}_{\mathrm{CC}}$ | 16 | - | - | - |

Am9614

| Input/Output | Pin No.'s | Input Unit Load | Fanout |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Output HIGH | Output LOW |
| APU A | 1 | - | 166 | - |
| Output A | 2 | - | - | 25 |
| Output A | 3 | - | - | 25 |
| APU A | 4 | - | 166 | - |
| Input A | 5 | 1 | - | - |
| Input A | 6 | 1 | - | - |
| Input A | 7 | 1 | 一 | - |
| GND | 8 | - | - | - |
| Input B | 9 | 1 | - | - |
| Input B | 10 | 1 | - | - |
| Input B | 11 | 1 | - | - |
| APU B | 12 | - | 166 | - |
| Output B | 13 | - | - | 25 |
| Output B | 14 | - | - | 25 |
| APU B | 15 | - | 166 | - |
| $\mathrm{V}_{\mathrm{CC}}$ | 16 | - | - | - |

## Am2614/9614 APPLICATIONS

Single-Ended Back-Matched Operation
With Common Ground


DIfferential Mode Expansion


Expand by tieing "NAND" outputs together and by tieing active pull-up "AND" outputs together.
The drivers can be inhibited by taking one input to ground.

PHYSICAL DIMENSIONS
Dual-In-Line





ADVANCED
MICRO
DEVICES INC.
901 Thompson Place
Sunnyvale
California 94086
(408) 732-2400

TLX: 34-6306
TWX: 910-339-9280

# Am2615/9615 <br> Dual Differential Line Receivers 

## Distinctive Characteristics:

- Dual differential receiver (Am9615) pin-for-pin equivalent to the Fairchild 9615
- Dual differential receiver for single-ended data (Am2615)
- Single 5 -volt supply
- High common-mode voltage range ( $\pm 15$ volts)
- Frequency response control, strobe, and internal terminating resistor
- Am2615 has fail safe capability
- Choice of uncommitted collector or active pull-up outputs
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Mixing privileges for obtaining price discounts. Refer to price list
- Available in highly reliable molded, hermetic dual-inline or hermetic flat package


## FUNCTIONAL DESCRIPTION

The Am2615 and Am9615 are dual differential line receivers designed to receive digital data from transmission lines and operate over the military and industrial temperature ranges using a single 5 volt supply. The Am2615 can receive 3 volt single ended and the Am9615 $\pm 500 \mathrm{mV}$ differential data in the presence of zero common mode voltage, $\pm 2.0 \mathrm{~V}$ in the presence of $\pm 15 \mathrm{~V}$ common mode voltage and deliver undisturbed logic levels to the following DTL or TTL circuitry. The response time of each receiver and thereby immunity to AC noise can be controlled by an external capacitor. A strobe is provided for each receiver together with a $130 \Omega$ input terminating resistor. Each output has an uncommitted collector with an active pull-up network available on an adjacent pin.

The Am2615 is identical to the Am9615 except for the input offset (threshold) voltage. The Am2615 has an input threshold of $\sim 1.5 \mathrm{~V}$ compatible with DTL \& TTL logic. The Am9615 has an input threshold of $\sim 0 V$. The Am2615 can directly replace the Am9615 and provides fail safe protection via the output going to a LOW state when the inputs are open or disconnected.

$\mathrm{V}_{\mathrm{CC}}=$ PIN 16
$\mathrm{GND}=\mathrm{PIN} 8$

## CIRCUIT DIAGRAM



| ORDERING,INFORMATION |  |  |  |
| :---: | :---: | :---: | :---: |
| Part | Package | Temperature | Order |
| Number | Type | Range | Number |
| Am2615 | Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM261559A |
| Am2615 | Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM261559E |
| Am2615 | Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM261551E |
| Am2615 | Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM261551N |
| Am2615 | Dice | SeeNote | AM2615XXD |
| Am9615 | Molded DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | U6M961559X |
| Am9615 | Hermetic DIP | $0^{\circ} \mathrm{C} 10^{\circ}+75^{\circ} \mathrm{C}$ | U7B961559X |
| Am9615 | Hermetic DIP | - $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U7B961551X |
| Am9615 | Hermetic Flat PaK | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | U4L961551X |
| Am9615 | Dice | Note | UXX9615XXD |
| Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. |  |  |  |



## Am2615 ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Am261551X $\quad V_{C C}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \quad \mathrm{~T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad$ (MIL grade)
Am261559X $\quad V_{c C}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} \quad \mathrm{~T}_{\wedge}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad$ (COM grade)

| Parameters | Description | Test Conditions |  |  | $\begin{aligned} & T_{A}=\operatorname{Min} \\ & \text { Min } \operatorname{Max} \end{aligned}$ | LIMITS$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & T_{A}=\operatorname{Max} \\ & \text { Min Max } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OH }}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} \\ & \mathrm{~V}_{\mathrm{IN}+}=+0 . \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{\mathrm{OH}}=-5.0 \mathrm{~mA} \\ & \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}-}=0 \mathrm{~V} \end{aligned}$ |  | 2.4 |  | 3.2 |  | 2.4 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} \\ & \mathrm{~J}_{\mathrm{OH}}=15.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}+}=+2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}-}=0 \mathrm{~V} \end{aligned}$ |  | MIL grade | 0.40 |  |  | 0.40 |  | 0.40 |  |
|  |  |  |  | COM grade | 0.45 |  | . 25 | 0.45 |  | 0.45 |  |
| $\mathbf{I}_{\text {CEX }}$ | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} \\ & \mathrm{~V}_{\mathrm{IN}+}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}-}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {CEX }}=12 \mathrm{~V}$ | MIL grade | 100 | 100 |  |  | 200 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {CEX }}=5.25 \mathrm{~V}$ | COM grade |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{sc}}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} \\ & \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN+}}=+0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN-}}=0 \mathrm{~V} \end{aligned}$ |  | MIL grade | -15 -80 | -15 | -39 | -80 | -15 | -80 | mA |
|  |  |  |  | COM grade | -14 -100 | -14 | -39 | -100 | -14 | -100 |  |
| $I_{\text {IL }}$ | Input Load Current | $\begin{aligned} & V_{C C}=M A X \\ & V_{I N}=V_{O L M A X}, \text { other input }=V_{C C} \end{aligned}$ |  |  | -0.9 | $-0.49-0.7$ |  |  |  | -0.7 | mA |
| $\mathrm{III}_{\text {( }} \mathrm{ST}$ | Strobe Input Low Current | $\begin{array}{ll} V_{\mathrm{CC}}=\mathrm{MAX} & \mathrm{~V}_{\mathrm{IN+}+}=+2.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{ST}}=\mathrm{V}_{\mathrm{OL}} \mathrm{MAX} & \mathrm{~V}_{\mathrm{IN-}}=0 \mathrm{~V} \end{array}$ |  |  | $-2.4$ | -1.15-2.4 |  |  | -2.4 |  | mA |
| $\mathrm{I}_{\mathbf{L I R C )}}$ | Response Control Input Load Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} \\ & \mathrm{~V}_{\mathrm{RC}}=\mathrm{V}_{\mathrm{OL}} \mathrm{~N} \end{aligned}$ | $\begin{array}{ll}  & V_{I N_{+}}=+2 \\ 4 X & V_{I N_{-}}=0 \mathrm{~V} \end{array}$ |  |  | -1.2 | $-3.4$ |  |  |  | mA |
| $\mathbf{V}_{\text {CM }}$ | Common Mode Voltage | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | $\mathrm{V}_{1 \mathrm{~N}_{+}}-\mathrm{V}_{\mathrm{IN}_{-}}=$ | 4 or 2.4 V | $-15+15$ | -15 | $\pm 17.5$ | +15 | -15 | +15 | V |
| $\mathrm{I}_{\mathrm{JH}(\mathrm{ST}}$ | Strobe Input HIGH Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} \\ & \mathrm{~V}_{\mathrm{ST}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{I \mathrm{~N}_{+}}=+0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN-}}=0 \mathrm{~V} \\ & \hline \end{aligned}$ |  | MIL grade |  |  |  | 2.0 |  | 5.0 | $\mu \mathrm{A}$ |
|  |  |  |  | COM grade |  |  |  | 5.0 |  | 10.0 |  |
| $\mathbf{R}_{\mathrm{IN}}$ | Input Resistor | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & V_{I N+}=0 \mathrm{~V} \\ & V_{R E S}=1.0 \mathrm{~V} \end{aligned}$ |  | MIL grade |  |  | 130 | 167 |  |  | $\Omega$ |
|  |  |  |  | COM grade |  | 74 | 130 | 179 |  |  |  |
| $\mathbf{V}_{\text {TH }}$ | Differential Input Threshold Voltage | $\mathrm{V}_{C M}=0 \mathrm{~V}$ |  |  | $+0.8+2.0$ | $+0.8+1.5+2.0$ |  |  | $+0.8+2.0$ |  | V |
| ${ }^{\prime} \mathrm{Cc}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} \\ & \mathrm{~V}_{1 \mathrm{~N}_{+}}=+2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}-}=0 \mathrm{~V} \end{aligned}$ |  | MIL grade | 50 |  | 28.7 | 50 |  | 50 | mA |
|  |  |  |  | COM grade | 50 |  | 28.7 | 50 |  | 50 |  |

Switching Characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


## Am9615 ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

$\begin{array}{llll}\text { Am961551X } & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} & \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \text { (MIL grade) } \\ \text { Am961559X } & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} & \text { (COM grade) }\end{array}$


Switching Characteristics $\left(\mathrm{T}_{\wedge}=25^{\circ} \mathrm{C}\right)$

| Switching |  |  |  | Am961551X |  |  | Am961559X |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param | eters |  | Test Conditions | Min | Typ | Max | Min | Typ | Max | Units |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ <br> Refer to figure 4 |  | 30 | 50 |  | 30 | 75 | ns |
| $t_{\text {pd }-}$ | Turn On Delay | $R_{L}=390 \Omega$ |  |  | 30 | 50 |  | 30 | 75 |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay | Strobe to Output | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 7 | 12 |  | 7 | 15 | ns |
| $t_{\text {pd- }}$ | Turn On Delay | Strobe to Output | $\mathrm{R}_{\mathrm{L}}=390 \Omega$ |  | 10 | 15 |  | 10 | 20 |  |

## JEFINITION OF TERMS

## ;UBSCRIPT TERMS:

1 HIGH, applying to a HIGH-signal level or when used with $V_{C C}$ $o$ indicate HIGH $V_{C C}$ value.
Input.

- LOW, applying to a LOW signal level or when used with $V_{C C}$ $o$ indicate LOW $V_{C C}$ value.
) Output.


## JPERATIONAL TERMS:

IL Forward input load current, for unit input load.
OH Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
ol Output LOW current, forced into the output in $\mathrm{V}_{\mathrm{OL}}$ test.
${ }_{i n}$ Reverse input load current.
Jegative Current Current flowing out of the device.
cc The current drawn by the device under the maximum specified lower supply.
'ositive Current Current flowing into the device.
$I_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
'IL Maximum logic LOW input voltage.
$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current $I_{\text {OL }}$ into output.
$I_{\text {CEX }}$ Reverse output current with $\mathrm{V}_{\text {CEX }}$ applied to output.
$I_{\text {SC }}$ Short circuit output current with $V_{S C}$ applied to output.
$\mathbf{V}_{\mathrm{CM}}$ Common mode voltage.
$\mathbf{V}_{\text {TH }}$ Input Differential Threshold Voltage referred from $A+$ to $A$ and from $\mathrm{B}+$ to $\mathrm{B}-$.
$\mathbf{R}_{\mathrm{IN}}$ Internal Resistor available for terminataing $130 \Omega$ transmission line.

## SWITCHING TERMS:

$t_{\mathrm{pd}+}$ The propagation delay from the differential voltage going below threshold to the LOW to HIGH output transition.
$t_{\mathrm{pd}}$. The propagation delay from the differential voltage going above threshold to the HIGH to LOW output transition.

## D. C. CHARACTERISTICS

## Output Low Voltage Versus <br> Output Low Current



Strobe Input-Output


Input Current Versus
Input Voltage


Output High Voltage
Output High Current


Strobe Input-Output Transfer Characteristic Versus Ambient Temperature

$\mathrm{V}_{\text {IN }}$ - STROBE INPUT VOLTAGE - VOLTS


Switching Time Versus Ambient Temperature


Output Voltage Versus Ambient Temperature


Output Voltage Versus Common Mode Voltage (Am9615)

$\mathrm{V}_{\mathrm{CM}}$-COMMON MODE VOLTAGE - VOLTS


## THRESHOLD CHARACTERISTICS

## Am2615




Am9615


Input-Output Transfer
Characteristic Versus Temperature

## SWITCHING TIME TEST CIRCUIT \& WAVEFORMS



Figure 4

FREQUENCY RESPONSE CONTROL


Frequency Response
Versus Capacitance


Am2615/9615 LOADING RULES


Am2615 STANDARD USAGE
Single-Ended-Back Matched Operation
With Common Ground
1/2 Am2614
Am2615




# Am78/8831•Am78/8832 <br> Three-State Line Driver 

## Distinctive Characteristics

- Three-State Line Drivers pin-for-pin equivalent to the DM78/8831 and DM78/8832
- Mode control for quad single-ended or dual differential operation
- Common bus operation
- High-drive capability
- 40 mA sink and source current
- Series 54/74 compatible
- 13ns typical propagation delay
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am78/8831 and Am78/8832 line drivers can be used either as a quad single-ended driver or as a dual differential driver. Each driver has a threestate output making the device particularly suitable for party-line operation where several drivers are directly connected to the same bus. The Am78/8832 does not have the $\mathrm{V}_{\mathrm{C}} \mathrm{C}$ clamp diodes found on the Am74/8831.
When used for single-ended operation the two differential/singleended control inputs are held LOW. The device then operates as four independent non-inverting drivers. For differential working at least one differential/single-ended control input is held HIGH. The A-channel inputs are connected together and the B-channel inputs are connected together. Signal inputs will then pass non-inverted to the $A_{2}$ and $B_{2}$ outputs and inverted on the $A_{1}$ and $B_{1}$ outputs.
For party-line operation outputs of different channels are tied together, and outputs of all channels except one are forced into the third high impedance state by having at least one of the channel disable inputs HIGH. The channel that is enabled has both channel disable inputs LOW, and the low-output impedance of this output at both logic levels controls the level of the bus, provides good capacitance drive and insures good waveform integrity.
The channel which is enabled can conveniently be selected by a decoding matrix using Am9301 1-of-10 or Am9311 1-of-16 active LOW output decoders. The high drive capability at both logic levels enables drivers to drive a low impedance line and still supply the inverse leakage current of several disabled drivers.

## LOGIC SYMBOL


$V_{C C}=P$ in 16
GND $=\operatorname{Pin} 8$


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{VCC} \max$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | -30 mA |
| DC Input Current | -30 mA to +5.0 mA |
| Time that 2 Bus-Connected Devices May Be in Opposite Low Impedance States Simultaneously | $\infty$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$\begin{array}{ll}\text { Am8831, Am8832 } & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ \text { Am7831, Am7832 } & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\end{array}$

## Parameters

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}^{\text {a }}=-40 \mathrm{~mA}$ | 1.8 | 2.8 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Am7831,32 $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | 3.1 |  |  |
|  |  |  | Am8831, $32 \mathrm{I}^{\text {OH }}=-5.2 \mathrm{~mA}$ |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN}_{1}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}^{\mathrm{OL}}=40 \mathrm{~mA}$ |  | 0.29 | 0.5 | Volts |
|  |  |  | $1 \mathrm{OL}^{\prime}=32 \mathrm{~mA}$ |  | 0.2 | 0.4 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH'Level Voltage | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level Voltage | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| IL | Unit Load Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| 1/H | Unit Load Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  | 6.0 | 40 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}$., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ${ }^{\text {ILK }}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M A X ., \bar{E}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MAX} ., \bar{E}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V} \end{aligned}$ |  |  | 5 | 40 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -5 | -40 |  |
| $\mathrm{V}_{1}$ | Input Clamp Diode Voltage | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{I}_{1}=-12 \mathrm{~mA}, \top_{A}=25^{\circ} \mathrm{C}$ |  |  |  | -1.5 | Volts |
| $\mathrm{V}_{0}$ | Output Clamp Diode Voltage | $V_{C C}=5.0 \mathrm{~V}, I_{I}=12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Am78/8831 Only |  |  |  | $\mathrm{Vcc}+1.5 \mathrm{~V}$ | Volts |
| $\mathrm{v}_{0}$ | Output Substrate Diode Voltage | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{I}}=-12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | -1.5 | Volts |
| Isc (Note 2) | Output Short Circuit Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \mathrm{~T}_{\text {A }}=\mathrm{MAX}$. |  | -40 |  | -120 | mA |
| ${ }^{\text {ICC }}$ | Power Supply Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MAX}$. |  |  | 57 | 90 | mA |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. Only one output should be shorted at a time.

SWITCHING CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ}$ )

| Parameters | Description | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t PLH }}$ | Delay from Inputs $\mathrm{A}_{1}, \mathrm{~A}_{2}, \mathrm{~B}_{1}, \mathrm{~B}_{2}$ and Single-Ended/ Diff. Control to Output |  | 13 | 25 | ns |
| tPHL |  |  | 13 | 25 | ns |
| ${ }^{\text {t }} \mathrm{HZ}$ | Delay from Output Enable to Output |  | 6 | 12 | ns |
| ${ }^{\text {L }}$ L $Z$ |  |  | 14 | 22 | ns |
| ${ }^{\text {2 }} \mathrm{Z}$ | Delay from Output Enable to Output |  | 14 | 22 | ns |
| ${ }^{\text {t }} \mathrm{L}$ |  |  | 18 | 27 | ns |

## TYPICAL PERFORMANCE CHARACTERISTICS



Delay from Disable to High Impedance State


Total Supply Current Versus Frequency


Iout Versus Vout High Impedance Output State


Propagation Delay from Input to Output (Channel 1)


Delay from Disable to Low Impedance State


Logical "1" Output Voltage Versus Source Current


Propagation Delay in Differential Mode


Propagation Delay from Input to Output (Channel 2)



Logical " 0 " Output Voltage Versus Sink Current



SWITCHING TIME WAVEFORMS AND TEST CIRCUIT


NOTE: $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ refer to actual voltages on output LOW and HIGH states.
KEY TO TIMING DIAGRAM

| waveform | inputs | outputs | waveform | inputs | outputs |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MUSt be | $\underset{\substack{\text { WILL } \\ \text { STEAD }}}{ }$ | xuxy | DON'T CARE; ANY CHANGE PERMITTED PERMITTEO | changing. STATE unkNown |
| $1011$ | MAY CHANGE <br> FROMHTOL | WILL BE changing FROMHTOL | $\# \mathbb{H}$ | $\begin{aligned} & \text { OOES NOT } \\ & \text { APPLY } \end{aligned}$ |  -off" Stat |
| $\sqrt{7 I I}$ | MAY CHANGE FROMLTOH | WILL BE CHANGING FROMLTOH |  |  |  |



## DEFINITION OF SWITCHING TERMS

tple The propagation delay time from an input change to an output LOW-to-HIGH transition.
$t_{\text {PHL }}$ The propagation delay time from an input change to an output HIGH-to-LOW transition.
$\mathbf{t}_{\mathrm{HZ}}$ The delay time from a control input change to the threestate output HIGH-level to high-impedance transition.
$t_{L-Z}$ The delay time from a control input change to the threestate output LOW-level to high-impedance transition.
$t_{\mathrm{ZH}}$ The delay time from a control input change to the threestate output high impedance to HIGH-level transition.
$t_{Z L}$ The delay time from a control input change to the threestate output high-impedance to LOW-level transition.



PHYSICAL DIMENSIONS
Dual-In-Line

Hermetic


Ceramic
Molded



Flat Package


Metallization and Pad Layout



ADVANCED MICRO DEVICES INC.

# Am9616 <br> RS-232C Line Driver 

## Distinctive Characteristics

- Conforms to EIA RS-232C and CCITT V. 24 specifications
- Short circuit protected output
- Internal slew rate limiting
- Supply independent output swing
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- TTL/DTL compatible input


## FUNCTIONAL DESCRIPTION

The Am9616 is a triple line driver specifically designed to meet the EIA RS-232C and CCITT V. 24 electrical interface requirements. Each driver accepts DTL/TTL logic levels and converts them to EIA/CCITT levels for data transmission between equipment. The output slew rate of each driver is internally limited, but can be lowered by an external capacitor. All outputs are short circuit protected, and protected against fault conditions specified in RS-232C. A HIGH logic level on the inhibit input forces the driver output to $V_{O L}$ or mark state.


CIRCUIT DIAGRAM
(One Driver Shown)


MAXIMUM RATINGS (Above which the useful life may be impaired)
Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Temperature (Ambient) Under Bias $\quad 0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential

| $V_{C C}$ | +15 V |
| :--- | ---: |
| $V_{\text {EE }}$ | -15 V |
| DC Voltage Applied to Outputs | $\pm 15 \mathrm{~V}$ |
| DC Input Voltage | -1.5 V to +6 V |
| Lead Temperature (Soldering, 30 sec.) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, V_{C C}=+12 \mathrm{~V} \pm 10 \%, V_{E E}=-12 \mathrm{~V} \pm 10 \%, R_{L}=3 \mathrm{k} \Omega$ unless otherwise noted.
Typ.

| Parameters | Description | Test Conditions | Min. | (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{1 \mathrm{~N}_{1}}$ or $\mathrm{V}_{1 \mathrm{~N}_{2}}=\mathrm{V}_{\text {INHIBIT }}=0.8 \mathrm{~V}$ | +5.0 | +6.0 | +7.0 | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{1 \mathrm{~N}_{1}}=\mathrm{V}_{1 \mathrm{IN}_{2}}=\mathrm{V}_{\text {INHIBIT }}=2.0 \mathrm{~V}$ | -7.0 | -6.0 | -5.0 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage |  |  | 0.8 | Volts |
| $\mathrm{I}_{1 /}$ | Input LOW Current | $\mathrm{V}_{1 \mathrm{~N}_{1}}=\mathrm{V}_{1 \mathrm{~N}_{2}}=0.4 \mathrm{~V}$ or $\mathrm{V}_{\text {INHIBIT }}=0.4 \mathrm{~V}$ |  | -1.2 | -1.6 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{1 \mathrm{~N}_{1}}=\mathrm{V}_{1 \mathrm{IN}_{2}}=2.4 \mathrm{~V}$ or $\mathrm{V}_{\text {INHIBIT }}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| Isc | Output Short Circuit Current (Positive) | $\begin{aligned} & R_{L}=0 \Omega \\ & V_{I N_{1}} \text { or } V_{I N_{2}}=V_{\text {INHIBIT }}=0.8 \mathrm{~V} \end{aligned}$ | -8 | -17 | -30 | mA |
| $I_{\text {SE }}$ | Output Short Circuit Current (Negative) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=0 \Omega \\ & \mathrm{~V}_{1 N_{1}} \text { or } V_{I N_{2}}=\mathrm{V}_{\text {INHIBIT }}=2.0 \mathrm{~V} \end{aligned}$ | +8 | +17 | +30 | mA |
| 'cc | Total Positive Supply Current | $V_{1 N_{1}}=V_{1 N_{2}}=V_{\text {INHIBIT }}=0.8 \mathrm{~V}$ |  | 15 | 22 | mA |
|  |  | $\mathrm{V}_{1 \mathrm{~N}_{1}}=\mathrm{V}_{1 \mathrm{IN}_{2}}=\mathrm{V}_{\text {INHIBIT }}=2.0 \mathrm{~V}$ |  | 7.5 | 13 |  |
| ${ }^{\text {E E }}$ | Total Negative Supply Current | $\mathrm{V}_{1 \mathrm{~N}_{1}}=\mathrm{V}_{1 \mathrm{IN}_{2}}=\mathrm{V}_{\text {INHIBIT }}=0.8 \mathrm{~V}$ |  | 0 | -1 | mA |
|  |  | $\mathrm{V}_{1 \mathrm{~N}_{1}}=\mathrm{V}_{1 \mathrm{IN}_{2}}=\mathrm{V}_{\text {INHIBIT }}=2.0 \mathrm{~V}$ |  | -15 | -22 |  |

Note 1. Typical values are at $V_{C C}=12 \mathrm{~V}, V_{E E}=-12 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$

Switching Characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12.0 \mathrm{~V}\right)$

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Delay from Input Low to Output HIGH | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=\infty$ |  | 320 | 650 | ns |
| tPHL | Delay from Input HIGH to Output LOW |  |  | 320 | 650 | ns |
|  | Positive Slew Rate | $0 \mathrm{pFF} \leqslant \mathrm{C}_{\mathrm{L}} \leqslant 2500 \mathrm{pF}, \mathrm{R}_{\mathrm{L}} \geqslant 3 \mathrm{k} \Omega$ | 4.0 | 15 | 30 | $\mathrm{V} / \mu \mathrm{s}$ |
|  | Negative Slew Rate |  | -30 | -15 | -4.0 | $\mathrm{V} / \mu \mathrm{s}$ |

## TYPICAL CHARACTERISTICS




Short-Circuit Output Current
 versus Temperature


Output Slew Rate versus Load Capacitance



Maximum Operating Temperature


## DEFINITION OF TERMS

## FUNCTIONAL TERMS

RS-232C A specification of the Electronic Industries Association that defines the electrical characteristics of data signals transmitted between two pieces of digital equipment.
$\mathbf{R}_{\mathrm{L}}$ Load resistance. The DC resistance between the driver output and ground.
MIL-188C A Military specification that defines the electrical interface and characteristics of data signals transmitted between two pieces of digital equipment.
CCITT V. 24 A European specification similar to the MIL-188C and RS-232 specifications.

## ELECTRICAL TERMS

$\mathrm{V}_{\mathrm{OH}}$ Output HIGH voltage. The voltage on the output when the output is HIGH.
$\mathrm{V}_{\mathrm{OL}}$ Output LOW voltage. The voltage on the output when the output is LOW.
$\mathrm{V}_{\mathrm{IH}}$ Input HIGH level. The voltage above which the driver is guaranteed to sense a HIGH level.
$\mathrm{V}_{\mathrm{IL}}$ Input LOW level. The voltage below which the driver is guaranteed to sense a LOW logic level.
$I_{\text {IL }}$ Input LOW current. The current that flows out of the input when the input is at a LOW logic level.
$\mathbf{I}_{\mathbf{I H}}$ Input HIGH current. The current that flows into the input when the input is at a HIGH logic level.
$I_{\text {SC }}$ Output short circuit current. The current that flows between the output and ground when the output is shorted to ground and the input is either HIGH or LOW.
ICC The positive power supply current in the $V_{C C}$ supply.
$\mathrm{I}_{\mathrm{EE}}$ The negative power supply current in the $\mathrm{V}_{\mathrm{EE}}$ supply.
Slew Rate The rate; in volts per microsecond at which the output can change from one logic level to another.

## SWITCHING TERMS

$\boldsymbol{t}_{\text {PLH }}$ The delay from a HIGH-to-LOW transition on an input to a LOW-to-HIGH transition on an output. Measured from the 1.5 -volt level on the input to the 0 -volt level on the output.
$\mathbf{t}_{\mathrm{PHL}}$ The delay from a LOW-to-HIGH transition on the input (s) to a HIGH-to-LOW transition on the output. Measured from the 1.5 -volt level on the input to the 0 -volt level on the output.
$t_{r}$ Output rise time. The time required for the output to change from $10 \%$ of $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)$ to $90 \%$ of $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)$, above $\mathrm{V}_{\mathrm{OL}}$.
$\mathbf{t}_{f}$ Output fall time. The time required for the output to change from $90 \%$ of $\left(V_{O H}-V_{O L}\right)$ to $10 \%$ of $\left(V_{O H}-V_{O L}\right)$, above $V_{O L}$.

## SWITCHING TEST CIRCUIT



Note: Omit $V_{\text {IN2 }}$ for channel " C '".

VOLTAGE WAVEFORMS


Pulse Generator Rise Time $=10 \pm 5 \mathrm{~ns}$.


Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 11 - 3

## Am9617 <br> RS-232C Line Receiver

## Distinctive Characteristics

- Compatible with EIA RS-232C and CCITT V24 specifications.
- Input signal range $\pm 30$ volts.
- Variable hysterisis
- 100\% reliability assurance testing in compliance with MIL-STD-883.
- Includes response control input and built-in hysterisis.


## FUNCTIONAL DESCRIPTION

The Am9617 is a triple line receiver that meets both the CCITT TV24 and EIA RS-232C specifications. Each receiver has a single data input that can accept signal swings of up to $\pm 30 \mathrm{~V}$. The output of each receiver is TTL/DTL compatible, and includes a $2 \mathrm{k} \Omega$ resistor pull-up to $V_{\text {CC }}$. Each receiver has a hysterisis input so that the hysterisis can be controlled by means of a series resistor between the HYST input and a response control input RESP.
Because of this hysterisis in switching thresholds, the device can receive signals with superimposed noise or with slow rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency noise spikes. The companion line driver is the Am9616.

## LOGIC SYMBOL


$V_{C C}=\operatorname{Pin} 14$
GND $=\operatorname{Pin} 7$

CIRCUIT DIAGRAM
(One Receiver)


## Am9617 ORDERING INFORMATION



CONNECTION DIAGRAM
Top View


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max. |
| Input Signal Range | -30 V to +30 V |
| Output Current, Into Outputs | 30 mA |

## ELECTRICAL CHARACTERISTICS

$T_{A}=25^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 5 \% \quad$ Response control pin open unless otherwise specified.
Parameters Description Test Conditions Min

| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $\mathrm{V}_{\text {IN }}= \pm 25 \mathrm{~V}$ | 3.0 | 4.0 | 7.0 | k $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Open Circuit Input Voltage |  |  | 0.2 | 2.0 | Volts |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-0.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=-3.0 \mathrm{~V}, 0 \mathrm{~V} \text { or Open Circuit } \end{aligned}$ | 2.4 | 3.0 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=+3.0 \mathrm{~V} \end{aligned}$ |  | 0.3 | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level Threshold | RESP-HYST Connected | 1.75 | 2.0 | 2.25 | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level Threshold | RESP-HYST Connected | 0.75 | 0.85 | 1.25 | Volts |
| $V_{10}$ | Open Loop Input Threshold |  | 0.4 | 1.0 | 1.2 | Volts |
| IIL | Input LOW Current | $V_{\text {IN }}=-25 \mathrm{~V}$ | -3.6 |  | -8.0 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=+25 \mathrm{~V}$ | 3.6 |  | 8.0 | mA |
| Isc | Output Short Circuit Current | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | 2.5 |  | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=5.5 \mathrm{~V}$ |  | 12 | 18 | mA |

Note 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

Switching Characteristics ( $T_{A}=25^{\circ} \mathrm{C}$, response control pin open, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ )

|  | Parameters | Definition | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ${ }^{\text {tpd+ }}$ | Delay from Input LOW to Output HIGH | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega$ |  | 25 | 85 | ns |
|  | $t_{\text {pd- }}$ | Delay from Input HIGH to Output LOW | $\mathrm{R}_{\mathrm{L}}=390 \mathrm{~S}$ |  | 25 | 50 | ns |
|  | ${ }_{t}$ | Output Rise Time (10\% to 90\%) | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega$ |  | 120 | 175 | ns |
| 4.76 | $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time (90\% to 10\%) | $\mathrm{R}_{\mathrm{L}}=390 \Omega$ |  | 15 | 40 | ns |



## DEFINITION OF TERMS

## FUNCTIONAL TERMS

Response Control Pin A pin available on each receiver that allows the user to set the switching thresholds and frequency response of the receiver.
Threshold Voltage The voltage level on the input that will cause the output to change state. Because the device exhibits hysterisis, the LOW level input threshold is different from the HIGH level input threshold. Both thresholds can be moved by applying a bias to the response control pin.
RS-232C A specification of the Electronic Industries Association that defines the electrical characteristics of data signals transmitted between two pieces of digital equipment.
Input Signal Range The permitted range of DC voltages that can be applied to the receiver input without damage to the device.
Hysterisis Control Pin This pin is available so that the amount of hysterisis in the receiver can be controlled by placing a series resistor between the RESP input and HYST input.
CCITTV 24 A European specification similar to the EIA RS-232 specification.

## ELECTRICAL TERMS

$\mathrm{V}_{\mathrm{OH}}$ Output HIGH voltage. The voltage on the output when the output is HIGH.
$\mathrm{V}_{\mathrm{OL}}$ Output LOW voltage. The voltage on the output when the output is LOW.
$\mathrm{V}_{\mathbf{I H}}$ Input HIGH threshold. The voltage that must be applied to the input to cause the output to switch from a HIGH to a LOW. $V_{\text {IL }}$ Input LOW threshold. The voltage that must be applied to the input to cause the output to switch from a LOW to a HIGH.
$\mathrm{V}_{\mathrm{IN}}$ Input voltage.
$\mathrm{V}_{10}$ Input Threshold Voltage with the RESP, HYST inputs open circuit.
$\mathbf{I}_{\mathrm{IH}}$ Input HIGH current. The current that will flow into the input when a HIGH level is present on the input.
IIL Input LOW current. The current that will flow out of the input when a LOW logic level is present on the input.
${ }^{1} \mathrm{OH}$ Output HIGH current. The current drawn out of the output when the output is HIGH.
IOL Output LOW current. The current forced into the output when the output is LOW.
IsC Output Short Circuit Current. The current that flows out of the output when the output is grounded.
ICC Current drawn from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$\mathbf{R}_{\text {IN }}$ Input Resistance measured over the input voltage range of $\pm 25$ volts.

## SWITCHING TERMS

$\mathbf{t}_{\text {pd }+}$ The delay from a HIGH-to-LOW transition on the input to a LOW-to-HIGH transition on the output.
$\mathrm{t}_{\mathrm{pd}}$ - The delay from a LOW-to-HIGH transition on the input to a HIGH-to-LOW transition on the output.
$\mathbf{t}_{r}$ Rise Time. The time required for the output to rise from $10 \%$ of the difference between $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ above $\mathrm{V}_{\mathrm{OL}}$ to $90 \%$ of the difference between $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ above $\mathrm{V}_{\mathrm{OL}}$.
$\mathbf{t}_{f}$ Fall Time. The time required for the output to fall from $90 \%$ of the difference between $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ above $\mathrm{V}_{\mathrm{OL}}$ to $10 \%$ of the difference between $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ above $\mathrm{V}_{\mathrm{OL}}$.

## SWITCHING TIME TEST CIRCUIT \& WAVEFORMS



NOTE: Wiring capacitance should be minimized between Outputs, Hysterisis and Response Pins.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

Ceramic DIP


## Metallization and Pad Layout

DIE SIZE 0.047" $\times 0.059^{\prime \prime}$



ADVANCED
MICRO DEVICES INC.
901 Thompson Place Sunnyvale California 94086 (408) 732-2400

TWX: 910-339-9280 TELEX: 34-6306

[^15]
# Am9620 <br> Dual Differential Line Receiver 

## Distinctive Characteristics:

- Dual Differential Receiver
- DTL, TTL compatible
- High common-mode voltage range ( $\pm 15$ volts)
- Wire AND capability
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in highly reliable molded, hermetic dual-inline or hermetic flat package


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Amblent) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Pin Potential to Ground Pin | -0.5 V to +7 V |
| DC Voltage Appiled to Outputs for HIGH Output State | -0.5 V to +13.2 V |
| $\mathrm{~V}_{\mathrm{CC} 2}$ Pin Potential to Ground Pin | $\mathrm{V}_{\mathrm{CC}}$ to +15 V |
| DC Data Input Voltage | -20 V to +20 V |
| Output Current, Into Outputs | 30 mA |
| Input Voltage Referred to Ground (Attenuator Inputs) | $\pm 20 \mathrm{~V}$ |

ELECTRICAL CHARACTERISTICS
DC Characteristics (Notes 1, 2)
$\mathrm{Am} 962051 \mathrm{X}-\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V} \pm 10 \%, V_{\mathrm{CC} 2}=12.0 \mathrm{~V} \pm 10 \%$
Am962059X $-T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CCl}}=5.0 \mathrm{~V} \pm 5 \%, \quad \mathrm{~V}_{\mathrm{CC} 2}=12.0 \mathrm{~V} \pm 5 \%$

| Switching Characteristics <br> Parameters |  |  |  | Min | $\begin{gathered} \text { Am962051X } \\ +25^{\circ} \mathrm{C} \\ \mathrm{Typ} \end{gathered}$ | Max | Min | $\begin{gathered} \text { Am962059X } \\ +25^{\circ} \mathrm{C} \\ \text { Typ } \end{gathered}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ <br> Refer to figure 1 |  | 35 | 50 |  | 35 | 75 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ | Turn On Delay | $\mathrm{R}_{\mathrm{L}}=390 \Omega$ |  |  | 20 | 50 |  | 20 | 75 |  |

## SWITCHING TIME TEST CIRCUIT \& WAVEFORMS



Figure 1.

## TYPICAL ELECTRICAL CHARACTERISTICS




## Am9621 <br> Dual Line Driver

## Distinctive Characteristics:

- Dual Differential Driver
- Transmission line back-matching.
- No supply current surges during power-on sequence.
- DTL, TTL compatible.
- Clamped outputs.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.
- Available in highly reliable molded epoxy, hermetic dual-in-line or hermetic flat package



## ELECTRICAL CHARACTERISTICS

Am962151X-T $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CCl}}=5.0 \mathrm{~V} \pm 10 \%, \quad V_{C C_{2}}=12.0 \mathrm{~V} \pm 10 \%$
$A m 962159 \mathrm{X}-\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CCl}}=5.0 \mathrm{~V} \pm 5 \%, \quad V_{\mathrm{CC} 2}=12.0 \mathrm{~V} \pm 5 \%$
DC Characteristics (Note 2)

| DC Charac Parameters | S (Note 2) Part No. | Test Conditions | $\stackrel{-55^{\circ} \mathrm{C}}{\operatorname{Min} \operatorname{Max}}$ | $0^{\circ} \mathrm{C}$ | Min | $\begin{aligned} & \text { LIMITS } \\ & +25^{\circ} \mathrm{C} \\ & \text { Typ } \end{aligned}$ | Max | $\begin{aligned} & +75^{\circ} \mathrm{C} \\ & \operatorname{Min} \mathrm{Max} \end{aligned}$ | $+125^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \text { Output HIGH } \\ & \text { Voltage } \end{aligned}$ | Am962151X | $\mathrm{V}_{\mathrm{CCI}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OH}}=-20 \mathrm{~mA}$ | 4.00 |  | 4.00 | 4.3 |  |  | 4.00 | Volts |
|  | Am962159X | $\mathrm{V}_{\mathrm{CCI}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-20 \mathrm{~mA}$ |  | 4.20 | 4.20 | 4.4 |  | 4.20 |  |  |
| $\begin{aligned} & \hline \mathbf{V}_{\text {OL }} \\ & \text { Output LOW } \end{aligned}$Voltage | Am962151X | $\mathrm{V}_{\mathrm{CCI}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ | 0.35 |  |  | 0.2 | 0.35 |  | 0.40 | Volts |
|  | Am962159X | $\mathrm{V}_{\mathrm{CCI}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 0.40 |  | 0.2 | 0.40 | 0.45 |  |  |
| $V_{\text {OLR }}$ (Note 2) Resistive Output LOW Voltage | Am962151X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OL}}=2.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \end{aligned}$ |  |  |  | 380 | 500 |  |  | mV |
|  | Am962159X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \quad \mathrm{l}_{\mathrm{OL}}=2.8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \end{aligned}$ |  |  |  | 380 | 500 |  |  |  |
| $\mathbf{V}_{\text {OHR }}$ (Note 2) Resistive Output HIGH Voltage | Am962151X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OH}}=-2.3 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \quad . \quad . \end{aligned}$ |  |  | 4.00 | 4.2 |  |  |  | Volts |
|  | Am962159X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OH}}=-2.3 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \end{aligned}$ |  |  | 4.00 | 4.2 |  |  |  |  |
| $\mathrm{I}_{\mathrm{OL}}$ (Note 1) Output LOW Current | Am962151X | $\begin{aligned} V_{C C_{1}} & =4.5 \mathrm{~V}, \\ V_{C C 2} & =10.8 \mathrm{~V} \end{aligned}$ |  |  | 150 | 200 |  |  |  | mA |
|  | Am962159X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=4.75 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC} 2}=11.4 \mathrm{~V} \end{aligned}$ |  |  | 75 | 200 |  |  |  |  |
| $\mathbf{V}_{\text {IH }}$Input HIGHVoltage | Am962151X | $\mathrm{V}_{\mathrm{CC} 1}=4.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{CC}_{2}}=13.2 \mathrm{~V}$ | 2.20 |  | 2.00 | 1.7 |  |  | 1.80 | Volts |
|  | Am962159X | $\mathrm{V}_{\mathrm{CC} 1}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=11.4 \mathrm{~V}$ |  | 2.20 | 2.00 | 1.7 |  | 1.80 |  |  |
| $V_{\text {IL }}$ Input LOW Voltage | Am962151X | $\mathrm{V}_{\mathrm{CC1}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{CC} 2=10.8 \mathrm{~V}}$ | 1.30 |  |  | 1.5 | 1.00 |  | 0.70 | Volts |
|  | Am962159X | $\mathrm{V}_{\mathrm{CC} 1}=5.25 \mathrm{~V}, \quad \mathrm{~V}_{C 2}=12.6 \mathrm{~V}$ |  | 1.30 |  | 1.5 | 1.00 | 0.70 |  |  |
| $I_{F}$ Input Load Current | Am962151X | $\begin{array}{ll} V_{C C 1}=5.5 \mathrm{~V}, & V_{C C 2}=13.2 \mathrm{~V} \\ V_{F}=0 \mathrm{~V} \end{array}$ | 1.8 |  |  | 1.15 | 1.8 |  | 1.8 | mA |
|  | Am962159X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=12.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{F}}=0 \mathrm{~V} \end{aligned}$ |  | 1.8 |  | 1.15 |  | 1.8 |  |  |
| Reverse input Current | Am962151X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{CC} 2}=13.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=5.5 \mathrm{~V} \end{aligned}$ | 2.0 |  |  | <1.0 | 2.0 |  | 5.0 | $\mu \mathrm{A}$ |
|  | Am962159X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.25 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{CC} 2}=12.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=5.25 \mathrm{~V} \end{aligned}$ |  | 5.0 |  | <1.0 | 5.0 | 10.0 |  |  |
| $\mathrm{I}_{\mathrm{sc}}$ (Note 1) Short Circuit Current | Am962151X | $\begin{array}{ll} \mathrm{V}_{\mathrm{CC1}}=4.5 \mathrm{~V}, \quad \mathrm{~V}_{0}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC} 2}=10.8 \mathrm{~V} \end{array}$ |  |  | -180 | -300 |  |  |  | mA |
|  | Am962159X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC1}}=4.75 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC2}}=11.4 \mathrm{~V} \end{aligned}$ |  |  | -100 | -300 |  |  |  |  |
| $I_{\mathrm{CCI}}$ Power Supply Current | Am962151X | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =5.5 \mathrm{~V} \quad \text { Inputs Open } \\ \mathrm{V}_{\mathrm{CC} 2} & =13.2 \mathrm{~V} \end{aligned}$ | 7.0 |  |  | 4.7 | 7.0 |  | 7.3 | mA |
|  | Am962159X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC1}}=5.25 \mathrm{~V} \text {, Inputs Open } \\ & \mathrm{V}_{\mathrm{CC} 2}=12.6 \mathrm{~V} \end{aligned}$ |  | 7.0 |  | 4.7 | 7.0 | 7.3 |  |  |
| $\mathrm{I}_{\mathrm{cC} 2}$ Power Supply Current | Am962151X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}_{1}}=5.5 \mathrm{~V}, \quad \text { Inputs Open } \\ & \mathrm{V}_{\mathrm{CC} 2}=13.2 \mathrm{~V} . \end{aligned}$ | 9.8 |  |  | 6.5 | 9.8 |  | 9.8 |  |
|  | Am962159X | $\begin{aligned} & \mathrm{V}_{\mathrm{cc} 1}=5.25 \mathrm{~V}, \quad \text { Inputs Open } \\ & \mathrm{V}_{\mathrm{CC} 2}=12.6 \mathrm{~V} \quad \end{aligned}$ |  | 9.8 |  | 6.5 | 9.8 | 9.8 |  |  |
| $\mathbf{V}_{\text {olc }}$ (Note 3) Output LOW Clamp Voltage | Am962151X | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \quad \mathrm{l}_{\mathrm{oLC}}=-20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \end{aligned}$ |  |  |  | -1.0 | -2.0 |  |  | Volts |
|  | Am962159X | $\begin{aligned} & \mathrm{V}_{\mathrm{cC} 1}=5.0 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{oc}}=-20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\mathbf{V}_{\text {OHC }}$ (Note 3) Output HIGH Clamp Voltage | Am962151X | $\begin{aligned} \mathrm{V}_{\mathrm{CCI}} & =5.0 \mathrm{~V}, \quad \mathrm{O}_{\mathrm{OHC}}=20 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{CC} 2} & =12 \mathrm{~V} \end{aligned}$ |  |  |  | 6.0 | 7.0 |  |  | Volts |
|  | Am962159X | $\begin{aligned} & V_{\mathrm{cC},}=5.0 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OHC}}=20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \end{aligned}$ |  |  |  | 6.0 | 7.0 |  |  |  |

Note 1. Pulse tests to insure transient current hándiling (test time $=3$ seconds maximum - one slde only).
2. Test output resistance including $105 \Omega$ output resistor.
3. Tests output clamp diodes.
4. For Amg62151X with both sides loaded at $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$, maximum frequency $=500 \mathrm{kHz}$ for dual-in-line package $\left(\theta_{\mathrm{IA}}=95^{\circ} \mathrm{C} / \mathrm{W}\right)$ or 300 kHz for ceramic flat pak ( $\theta_{\mathrm{JA}}=165^{\circ} \mathrm{C} / \mathrm{W}$ ).

| Switching Characteristics |  |  | $\begin{gathered} \text { Am962151 } \mathrm{X} \\ +25^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{gathered} \text { Am962159X } \\ +25^{\circ} \mathrm{C} \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param |  | Test Conditions | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \end{aligned}$ |  | 13 | 25 |  | 13 | 40 | ns |
| $\mathrm{t}_{\mathrm{pd} \text { - }}$ | Turn On Delay |  |  | 9 | 25 |  | 9 | 40 | ns |
| $\mathrm{t}_{\mathrm{pd}+}$ | Turn Off Delay | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5000 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V} \end{aligned}$ | (Note 4) | 30 | 150 | (Note 5) | 30 | 200 | ns |
| ${ }_{\text {pd }}$ | Turn On Delay |  | (Note 4) | 80 | 150 | (Note 5) | 80 | 200 | ns |

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS


TYPICAL ELECTRICAL CHARACTERISTICS


Supply Current Versus Supply Voltage Inputs Open


Switching Time Versus Temperature


Typical Output Impedance With Back Matching Resistors



## APPLICATIONS

## SINGLE-ENDED DRIVING



DIFFERENTIAL DRIVING


BACK-MATCHING TABLE

| $Z_{0}$ | $R_{M}$ <br> when used <br> single ended | $R_{M}$ <br> when used <br> differentially |
| :---: | :---: | :---: |
| $50 \Omega$ | $32 \Omega$ | $16 \Omega$ |
| $75 \Omega$ | $62 \Omega$ | $30 \Omega$ |
| $92 \Omega$ | $82 \Omega$ | $41 \Omega$ |
| $100 \Omega$ | $90 \Omega$ | $45 \Omega$ |
| $130 \Omega$ | $120 \Omega$ | $60 \Omega$ |
| $300 \Omega$ | $290 \Omega$ | $145 \Omega$ |
| $600 \Omega$ | $590 \Omega$ | $295 \Omega$ |

PHYSICAL DIMENSIONS




TWX: 910-339-9280
TELEX: 34-6306

# Am26123•Am54/74123 <br> Dual Retriggerable Resettable Monostable Multivibrator 

## Distinctive Characteristics

- Retriggerable 0 to $100 \%$ duty cycle.
- 50 ns to $\infty$ output pulse width range.
- Am26123 guaranteed pulse width change of less than $1 \%$ over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
- An26123 outputs immune to noise triggering the monostable at the RC timing nodes.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am26123 and the Am54/74123 are dual retriggerable resettable monostable multivibrators. The output pulsewidth duration and accuracy are determined by external timing components. The Am26123 is pin compatible with the Am54/74123 but features two major improvements:

1. Pulse width stability of $\pm 1 \%$ or better is guaranteed over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the Am26123.
2. The Am26123 incorporates an output latch which offers immunity to spurious output changes in the quiescent state due to coupling of external noise at the timing capacitor nodes.
An active-LOW A input and an active-HIGH B input are logically coupled in an AND gate on the trigger input of each device. A LOW on the clear input resets the monostable to the normal Q LOW quiescent state regardless of the $A$ and $B$ inputs.

## LOGIC DIAGRAM


$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temnerature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am26123XC, Am74123
Am26123XM, Am54123
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (COM'L)
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL)
Description

| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.0 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input Clamp Voltage |  | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\mathrm{OH}}=-800 \mu \mathrm{~A}$ (Note 5) |  | 2.4 | 4.0 |  | V |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOL}=16 \mathrm{~mA}$ (Note 5) |  |  | 0.22 | 0.4 | V |
| 1 | Input Current at Maximum Input Voltage |  | $\mathrm{V}_{C C}=$ MAX., $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| $\begin{aligned} & \mathrm{I} \text { IH } \\ & \text { (Note 3) } \end{aligned}$ | Input HIGH Current | A or B | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 5 | 40 |  |
|  |  | Clear |  |  |  | 10 | 80 | A |
| IIL (Note 3) | Input LOW Current | A or B | $V_{C C}=$ MAX., $V_{1}=0.4 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
|  |  | Clear |  |  |  | -2.0 | -3.2 | mA |
| ${ }^{\prime} \mathrm{OS}$ | Output Short Circuit Current (Note 4) |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} . \\ & \text { (Note 5) } \end{aligned}$ | $\begin{aligned} & \text { Am54/74123 } \\ & \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V} \end{aligned}$ | -10 |  | -40 | mA |
|  |  |  | $\begin{aligned} & \text { Am26123 } \\ & \mathrm{V}_{\mathrm{OUT}}=1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |
| Icc | Power Supply Current |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. ( Notes 6 \& 7 ) |  |  | 46 | 66 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Actual input currents = Unit Load Current $x$ Input load factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Ground $C_{e x t}$ to measure $V_{O H}$ at $Q, V_{O L}$ at $\bar{Q}, O V I_{O S}$ at $Q$. $C_{e x t}$ is open to measure $V_{O H}$ at $\bar{Q}$. $V_{O L}$ at $Q, 0 V I_{O S}$ at $\bar{Q}$. (On the $A m 26123$, the input must be triggered also.)
6. ${ }^{1} \mathrm{CC}$ is measured in the triggered state with 2.4 V applied to all clear and $B$ inputs, $A$ inputs grounded, all outputs open, $C$ ext $=0.02 \mu F$ anc $R_{\text {ext }}=25 \mathrm{k} \Omega$.
7. Quiescent $I_{C C}$ is measured (after clearing) with 2.4 V applied to all clear and $A$ inputs, $B$ inputs grounded, all outputs open, $C_{e x t}=0.02 \mu F$, anc $R_{\text {ext }}=25 k \Omega$.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | A to Q | $\begin{aligned} & C_{\text {ext }}=0, R_{\text {ext }}=5 \mathrm{k} \Omega \\ & C_{L}=15 \mathrm{pF}, R_{L}=400 \Omega \end{aligned}$ |  | 22 | 33 | ns |
| ${ }^{\text {tPHL }}$ | A to $\overline{\mathrm{Q}}$ |  |  | 30 | 40 | ns |
| ${ }^{\text {tPLH }}$ | $B$ to 0 |  |  | 19 | 28 | ns |
| ${ }^{\text {tPHL }}$ | B to $\overline{\mathrm{Q}}$ |  |  | 27 | 36 | ns |
| tPL ${ }^{\text {ch }}$ | Clear to $\overline{\mathrm{O}}$ |  |  | 30 | 40 | ns |
| ${ }^{\text {tPHL }}$ | Clear to Q |  |  | 18 | 27 | ns |
| $\mathrm{t}_{\mathrm{pw}} \mathrm{Q}$ (MIN.) | Minimum Pulse Width Q Output |  |  | 45 | 65 | ns |
| $t_{\text {pw }}$ | A or B inputs HIGH |  | 40 |  |  | ns |
| ${ }^{\text {tpw }}$ | A or B inputs LOW |  | 40 |  |  | ns |
| ${ }_{\text {tpw }}$ | Clear LOW |  | 40 |  |  | ns |
| ${ }^{t} \mathrm{pw}^{\text {O }}$ | Pulse Width Q Output | $\begin{aligned} & C_{\text {ext }}=1000 \mathrm{pF}, R_{\text {ext }}=10 \mathrm{k} \Omega \\ & C_{L}=15 \mathrm{pF}, R_{L}=400 \Omega \end{aligned}$ | 3.08 | 3.42 | 3.76 | $\mu \mathrm{s}$ |

## Am26123 Only

| $\Delta t_{p w}(T)$ | Maximum Change of $t_{p w} Q$ <br> Over Temperature Range $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $C_{\text {ext }}=1000 \mathrm{pF}, \mathrm{R}_{\mathrm{ext}}=10 \mathrm{k} \Omega$ <br> $C_{\mathrm{L}}=15 \mathrm{pF}, R_{\mathrm{L}}=400 \Omega$ | $\pm 0.5$ | $\pm 1.0$ | $\%$ |
| :--- | :--- | :--- | :--- | :--- | :--- |



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



Notes:
A. The pulse generators have the following characteristics: $t_{r} \leqslant 10 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ level), $\mathrm{t}_{\mathrm{f}} \leqslant 10 \mathrm{~ns}, \mathrm{PRR} \leqslant 1 \mathrm{MHz}, \mathrm{duty} \mathrm{cycle} \leqslant 50 \%, Z_{\text {out }} \approx 50 \Omega$.
B. See Test Conditions, switching characteristics table, for values of $R_{\text {ext }}$ and $C_{\text {ext }}$.
C. All diodes are 1 N3064
D. $C_{L}$ includes probe and jig capacitance.

## OPERATION RULES

## TIMING

1. Timing components $\mathrm{C}_{\mathrm{ext}}$ and $\mathrm{R}_{\text {ext }}$ values.

## Operating Temperature Range

|  | $0^{\circ} \mathrm{C}$ to $\mathbf{7 0} 0^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: |
| $\mathrm{R}_{\text {ext }}$ MIN. | $5 \mathrm{k} \Omega$ | $5 \mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {ext }}$ MAX. | $50 \mathrm{k} \Omega$ | $25 \mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {ext }}$ | any value | any value |

2. Remote adjustment of timing.


$$
\begin{aligned}
& R_{1}+R_{2}=R_{\text {ext }} \\
& R_{1} \geqslant R_{\text {ext }} \text { MIN. } \\
& R_{2}<R_{\text {ext }} \text { MAX. }-R_{1}
\end{aligned}
$$

In the above arrangement, $\mathrm{R}_{1}$ and $\mathrm{C}_{\text {ext }}$ should be as close as possible to the device pins to minimize stray capacitance and external noise pickup. The variable resistor $\mathbf{R}_{\mathbf{2}}$ can be located remotely from the device if reasonable care is used.

## 3. Pulse width change measurements.

The pulse width $\operatorname{tpw} \mathrm{Q}$ is specified and measured with components of better than $0.1 \%$ accuracy. If measurements are made with reduced component tolerances, the expected accuracy should be adjusted accordingly.

## 4. Timing for $\mathrm{C}_{\mathrm{ext}} \leqslant 1000 \mathrm{pF}$.

When using capacitor of less than or equal to 1000 pF in value, the output pulse width should be determined from the output pulse width versus external timing capacitance graph.
5. Timing for $\mathrm{C}_{\mathrm{ext}}>1000 \mathrm{pF}$.

For capacitors of greater than 1000 pF in value, the output pulse width, $\mathrm{t}_{\mathrm{pw}} \mathrm{Q}$, is determined by

$$
t_{\mathrm{pw}} \mathrm{Q}=0.32 \mathrm{R}_{\mathrm{ext}} C_{\mathrm{ext}}\left(1+\frac{0.7}{R_{\mathrm{ext}}}\right)
$$

where

$$
\begin{aligned}
& \mathrm{R}_{\text {ext }} \text { is in kilohms } \\
& \mathrm{C}_{\text {ext }} \text { is in picofarads } \\
& \mathrm{t}_{\mathrm{pw}} \mathrm{O} \text { is in nanoseconds }
\end{aligned}
$$

6. Protection of electrolytic timing capacitors.

If the electrolytic capacitor to be used as $\mathrm{C}_{\text {ext }}$ cannot withstand 1.0 volt reverse bias, one of the following two circuit techniques should be used to protect the electrolytic capacitor from the reverse voltage.

$\mathrm{R}_{1} \leqslant 0.6 \times \mathrm{Rext}_{\mathrm{MAX}}$.


$$
\mathrm{R}_{2}<0.7 \times \mathrm{h}_{\mathrm{FEO}} 1 \times \mathrm{R}_{\mathrm{ext}}
$$

The output pulse width, $t_{p w} Q$, for the diode circuit modifies the previous timing equation as follows:

$$
\mathrm{t}_{\mathrm{pw}} \mathrm{Q}=0.28 \mathrm{R}_{1} \mathrm{C}_{\mathrm{ext}}\left(1+\frac{0.7}{\mathrm{R}_{1}}\right)
$$

The output pulse width for the transistor circuit is

$$
t_{p w} Q=0.30 \times R_{2} \times C_{e x t}\left(1+\frac{0.7}{R_{2}}\right)
$$

Notice that the transistor circuit allows values of timing resistor $R_{2}$ larger than the $R_{\text {ext }}$ MIN $<R_{\text {ext }}<R_{\text {ext }}$ MAX. to obtain longer output pulse widths for a given $\mathrm{C}_{\text {ext }}$.

## TRIGGER AND RETRIGGER

## 1. Triggering.

The minimum pulse width signal into input $A$ or input $B$ to cause the device to trigger is 40 ns . Refer to the truth table for the appropriate input conditions.

## 2. Retriggering.

The retriggered pulse width, $t_{p w r} Q$, is the time during which the output is active after the device is retriggered during a timing cycle. It differs from the initial pulse width $t_{p w} Q$ timing equation as follows.

$$
t_{p w r} Q=t_{p w} Q+t_{P L H}
$$

where TPLH is the propagation delay time from the $A$ or $B$ input to the output.
For values of $\mathrm{t}_{\mathrm{pw}} \mathrm{Q}$ greater than about 500 ns , tPLH can be ignored.

## 3. Rapid retriggering.

A minimum retriggering time does exist. That is, the device cannot be retriggered until a minimum recovery time has elapsed. The minimum retrigger time is defined by

$$
\begin{aligned}
& \text { tretrig MIN. }=0.224 \mathrm{C}_{\mathrm{ext}} \\
& \mathrm{C} \text { is in picofarads } \\
& \mathrm{t} \text { is in nanoseconds }
\end{aligned}
$$



## 4. Output Latch.

The Am26123 incorporates an output latch that can be triggered only by the input trigger gate via the $A$ or $B$ inputs. Thus, spurious output pulses caused by external noise on the $\mathrm{C}_{\text {ext }}$ nodes are eliminated during the quiescent state. This feature is extremely valuable in many high noise environment systems.

## CLEAR

A LOW on the clear inputs terminates the timing cycle. It also resets the output latch on the Am26123. A new trigger cycle cannot be initiated while the clear is LOW. With the clear HIGH, the device is under the command of the $A$ and $B$ inputs.


## APPLICATIONS



## Delayed Pulse Generation

The first monostable determines the time $T_{1}$ before the initiation of the output pulse. The second monostable determines $\mathrm{T}_{2}$, the output pulse width.


## Pulse Generator

The output frequency produced with the above configuration is determined by $C_{x 1}$ and $R_{x 1}$, while the pulse width is determined by $\mathrm{C}_{\mathrm{x} 2}$ and $\mathrm{R}_{\mathrm{x} 2}$. Monostable 1 forms an astable multivibrator with an output pulse width of approximately 25 ns , while monostable 2 extends the pulse width to the required value.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

Ceramic DIP
Molded


Metallization and Pad Layout


DIE SIZE 0.050" X 0.088"


ADVANCED
MICRO DEVICES INC.
901 Thompson Place Sunnyvale California 94086 (408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am55/75107B•Am55/75108B Am75207•Am75208 Dual Line Receivers 

## Distinctive Characteristics

- Input sensitivity 3 mV typical
- Common mode range of $\pm 3 \mathrm{~V}$
- Common mode range of more than $\pm 15 \mathrm{~V}$ using external attenuator
- TTL compatible output
- High common mode rejection ratio
- Blocking diodes provide high input impedance
- Strobe and gate inputs for flexibility
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am55/75107B, Am55/75108B, Am75207, and Am75208 are high speed dual line receivers designed for use as data receivers in balanced, unbalanced or party-line transmission systems. The two line receivers in each package share the common voltage and ground busses. The Am55/75107B and Am75207 have a standard active pull-up totem-pole output while the Am55/75108B and Am75208 have an open collector output for bus organized systems.
Each receiver has a high impedance differential input for minimum transmission line loading. The differential inputs of the Am55/ 75107B and Am55/75108B are designed to detect input signals of 25 mV or greater and provide TTL compatible outputs. The differential inputs of the Am75207 and Am75208 are designed to detect input signals of 10 mV or greater.

All devices contain blocking diodes in the input differential transistor pair collectors to provide high input impedance in the power-off condition. The SN55/75107A and SN55/75108A are identical devices except for these input protection diodes.
Each receiver has a separate gate input, G. When the gate is LOW, the output is HIGH regardless of the other inputs. The device also has a common strobe, S , which can be used to gate both receivers simultaneously. When the strobe is LOW, the output is HIGH regardless of the other inputs.

Note: Output HIGH on the Am55/75108B and Am75208 are high impedance conditions.


MAXIMUM RATINGS (Above which the useful life may be impaired).

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Positive Supply Voltage $\mathrm{V}_{\mathrm{CC}+}$ to Ground Potential Continuous | +7 V |
| Negative Supply Voltage $\mathrm{VCC}_{\mathrm{C}}$ to Ground Potential Continuous | -7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}+}+\mathrm{max}$. |
| DC Input Voltage - Strobe | -0.5 V to +5.5 V |
| Differential Input Voltage | $\pm 6 \mathrm{~V}$ |
| Common Mode Input Voltage (with Respect to GND Terminal) | $\pm 5 \mathrm{~V}$ |
| Any Differential Input to Ground | -5 V to +3 V |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Specified)

Am75107B, Am75108B, Am75207, Am75208
Am55107B, Am55108B
Commercial
Military
$V_{C C}+\mathrm{MIN}=4.75 \mathrm{~V}$
$\mathrm{VCC}+\mathrm{MIN} .=4.5 \mathrm{~V}$.
$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{\text {CC }}$ MAX. $=5.25 \mathrm{~V}$
$V_{C C}+$ MAX. $=5.5 V$
$V_{\text {CC }+}=5.0 \mathrm{~V} \pm 5 \%$
$V_{C C-}=-5.0 \vee \pm 5 \%(C O M L)$
$V_{C C+}=5.0 V \pm 10 \%$
$V_{C C}$ MIN. $=-4.75 \mathrm{~V}$
$V_{C C}-$ MIN. $=-4.5 \mathrm{~V}$
$V_{C C-}=-5.0 \vee \pm 5 \%$ (MIL)
$V_{C C}-M A X .=-5.25 V$
$V_{C C}-$ MAX. $=-5.5 \mathrm{~V}$

| Parameters | Description | Test Conditions (Notes 1, 4, \& 5) |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage Am55/75107B Only | $\begin{aligned} & V_{C C+}=\text { MIN. }, \\ & I_{O H}=-400 \mu \mathrm{~A}, \end{aligned}$ | $\begin{aligned} & C-=M I N . \\ & 1 C=-3 V \text { to } \end{aligned}$ |  | 2.4 |  |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C+}=\text { MIN. }, \\ & I_{O L}=16 \mathrm{~mA}, \mathrm{~V} \end{aligned}$ | $\begin{aligned} & C-=\mathrm{MIN} . \\ & =-3 \mathrm{~V} \text { to } 3 \mathrm{~V} \end{aligned}$ |  |  |  | 0.4 | Volts |
| VIH | Strobe or gate input HIGH Voltage | See Test Table |  |  | 2 |  |  | Volts |
| $V_{\text {IL }}$ | Strobe or Gate Input LOW Voltage | See Test Table |  |  |  |  | 0.8 | Volts |
| VIDH | Differential input Voltage for Output HIGH | See Test Table | 107B, 108B |  | 0.025 |  | 5 |  |
|  |  |  | 207, 208 |  | 0.010 |  | 5 | Volts |
| VIDL | Differential Input Voltage for Output LOW | See Test Table | 107B, 108B |  | -5 |  | -0.025 | Volts |
|  |  |  | 207,208 |  | -5 |  | -0.010 |  |
| IIH | Input HIGH Current into 1 A or 2A | $\begin{aligned} & V_{C C+}=M A X ., V_{C C}=M A X . \\ & V_{I D}=0.5 V, V_{I C}=-3 V \text { to } 3 V \end{aligned}$ |  |  |  | 30 | 75 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Input LOW Current into tA or 2A | $\begin{aligned} & V_{C C+}=\text { MAX., } V_{C C}=\text { MAX. } \\ & V_{\text {ID }}=-2 V, V_{1 C}=-3 V \text { to } 3 V \end{aligned}$ |  |  |  |  | -10 | $\mu \mathrm{A}$ |
| 1 H | Input HIGH Current | $\begin{aligned} & V_{C C+}=M A X ., V_{C C-}=M A X . \\ & V_{I H}=2.4 V \end{aligned}$ |  | S |  |  | 80 |  |
|  |  |  |  | G |  |  | 40 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\begin{aligned} & V_{C C+}=\text { MAX. }, V_{C C}=M A X . \\ & V_{1 H}=V_{C C}+M A X . \end{aligned}$ |  | S |  |  | 2 | mA |
|  |  |  |  | G |  |  | 1 | mA |
| IIL | Input LOW Current | $\begin{aligned} & V_{C C}=\text { MAX., } V_{C C-}=\text { MAX. } \\ & V_{1 L}=0.4 V \end{aligned}$ |  | S |  |  | -3.2 | mA |
|  |  |  |  | G |  |  | -1.6 |  |
| ${ }^{\mathrm{I}} \mathrm{OH}$ | HIGH Level Output Leakage Am55/75108B \& Am75208 Only | $\begin{aligned} & V_{C C+}=\text { MIN., } V_{C C-}=\text { MIN } . \\ & V_{O H i}=V_{C C}+\text { AAX } \end{aligned}$ |  |  |  |  | 250 | $\mu \mathrm{A}$ |
| ${ }^{\text {I SC }}$ | Output Short Circuit Current (Note 3) Am55/75107B and Am75207Only | $\mathrm{V}_{\text {CC }+}=$ MAX., $\mathrm{V}_{\text {CC- }}=\mathrm{MAX}$. |  |  | -18 |  | -70 | mA |
| ${ }^{1} \mathrm{CCH}+$ | Positive Power Supply Current | $\begin{aligned} & V_{C C+}=M A X, V_{C C}=M A X . \\ & V_{I D}=25 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | 18 | 30 | mA |
| ${ }^{1} \mathrm{CCH}-$ | Negative Power Supply Current | $\begin{aligned} & V_{C C+}=M A X,, V_{C C}=M A X . \\ & V_{I D}=25 \mathrm{mV}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | -8.4 | -15 | mA |
| $V_{1}$ | Input Clamp Voltage, S or G | $\begin{aligned} & V_{C C+}=M I N ., V_{C C-}=M I N . \\ & I I N=-12 m A, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | -1 | -1.5 | Volts |

[^16]| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am55/75107B Only |  |  |  |  |  |  |
| tpLH | $A$ and $B$ to Output | $\begin{aligned} & V_{C C+}=5 \mathrm{~V} \\ & V_{C C-}=-5 \mathrm{~V} \\ & R_{\mathrm{L}}=390 \Omega \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | 17 | 25 | ns |
| tPHL | $A$ and $B$ to Output |  |  | 17 | 25 | ns |
| tPLH | G or S to Output |  |  | 10 | 15 | ns |
| tPHL | G or S to Output |  |  | 8 | 15 | ns |

## Am55/75108B Only

| tPLH | $A$ and $B$ to Output | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}+}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}-}=-5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=390 \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | 19 | 25 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL | $A$ and $B$ to Output |  | 19 | 25 | ns |
| ${ }^{\text {tPLH }}$ | $G$ or $S$ to Output |  | 13 | 20 | ns |
| ${ }^{\text {tPHL}}$ | G or S to Output |  | 13 | 20 | ns |

## Am75207, Am75208 Only

| tPLH | $A$ and $B$ to Output | $\mathrm{V}_{\mathrm{CC}+}=5 \mathrm{~V}$ |  |  | 35 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL | $A$ and $B$ to Output | $\mathrm{V}_{\text {CC- }}=-5 \mathrm{~V}$ |  |  | 20 | ns |
| ${ }^{\text {tPLH }}$ | G or S to Output | $\mathrm{R}_{\mathrm{L}}=470 \Omega$ |  |  | 17 | ns |
| tPHL | G or S to Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 17 | ns |

## AC PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS


Notes: 1. The pulse generators have the following characteristics: $Z_{\text {out }}=50 \Omega, t_{r}=t_{f}=10 \pm 5 \mathrm{~ns}, \mathrm{t}_{\mathrm{p}} \mathbf{1}=500 \mathrm{~ns}, \mathrm{PRR}=1 \mathrm{MHz}$, $t_{p 2}=1 \mathrm{~ms}, \mathrm{PRR}=500 \mathrm{kHz}$.
2. Strobe input pulse is applied to Strobe $1 G$ when inputs $1 A-1 B$ are being tested, to Strobe $S$ when inputs $1 A-1 B$ or $2 A-2 B$ are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
3. $C_{L}$ includes probe and jig capacitance.

| FUNCTION TABLE |  |  |  |
| :---: | :---: | :---: | :---: |
| Differential Input Voltage $V_{I D}=V_{A}-V_{B}$ | Inputs |  | Output Y |
|  | Gate | Strobe |  |
|  | G | 5 |  |
| $V_{\text {ID }} \geqslant+25 \mathrm{mV}$ | X | X | H |
| $-25 \mathrm{mV}<\mathrm{V}_{\text {ID }}<+25 \mathrm{mV}$ | H | H | ? |
| $V_{\text {ID }} \leqslant-25 \mathrm{mV}$ | H | H | L |
| x | L | X | H |
| X | X | L | H |

$\mathrm{H}=\mathrm{HIGH}$
L = LOW
$X=$ Don't Care
? = Don't Know
Note: For Am75207 and Am75208 substitute 10 mV for $\mathbf{2 5 m V}$.

## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
tPLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
$\mathbf{t}_{\text {PHL }}$ The propagation delay time from an input change to an output HIGH-to-LOW transition.
$t_{r} \quad$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$\boldsymbol{t}_{f} \quad$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.

## DEFINITION OF FUNCTIONAL TERMS

1A, 2A The non-inverting input of the line receivers.
1B, 2B The inverting input of the line receivers.
1Y, $\mathbf{2 Y}$ The output of each line receiver.
1G, 2G The gate input of each line receiver. A LOW on the gate input forces the output HIGH.
$S \quad$ The strobe input that is common to both line receivers. A LOW on the strobe forces both (1Y and 2Y) outputs HIGH.
VIC Input Common Mode voltage with respect to ground terminal.
$V_{I D}$ Differential Input voltage $\left(V_{A}-V_{B}\right)$.

DC TEST TABLE (See Note 4)

| Parameter | 1 A | 2A | $\begin{aligned} & 1 B \\ & 2 B \end{aligned}$ | VIC <br> (Common <br> Mode) | VID (Differential) | $\begin{aligned} & 1 Y \\ & 2 Y \end{aligned}$ | 1G | 2G | S | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IDH }}$ |  |  | - | -3 V to 3V | Test | $\begin{aligned} & -400 \mu \mathrm{~A} \\ & \text { (Note 2) } \end{aligned}$ |  |  | +5V | 1 |
| $\mathrm{V}_{\text {IDL }}$ |  |  | - | -3 V to 3 V | Test | 16 mA |  |  | +5V | 1 |
| $\mathrm{I}_{1 \mathrm{H}}$ @ A |  |  | - | -3 V to 3 V | +0.5V | Open |  |  | Open | 1 |
| IIL@A |  |  | - | -3 V to 3 V | -2V | Open |  |  | Open | 1 |
| $\mathrm{VOL}^{\text {@ }} \mathrm{Y}$ |  |  | - | -3 V to 3 V | -25mV | 16 mA |  | H | $V_{\text {IH }}$ | 1 |
| $\mathrm{V}_{\mathrm{OH}}$ @ Y |  |  | - | -3V to 3V | +25mV | $-400 \mu \mathrm{~A}$ |  | H | $\mathrm{V}_{\text {IH }}$ | 1 \& 2 |
| $\mathrm{V}_{\mathrm{OH}}$ @ Y |  |  | - | -3 V to 3V | -25mV | $-400 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\text {IH }}$ | $1 \& 2$ |
| $\mathrm{V}_{\mathrm{OH}}$ @ Y |  |  | - | -3 V to 3V | -25mV | $-400 \mu \mathrm{~A}$ |  | H | $\mathrm{V}_{\text {IL }}$ | 182 |
| IO4@Y |  |  | - | -3 V to 3V | $+25 \mathrm{mV}$ | $\bar{V}_{C C}+\overline{\mathrm{V}} \mathrm{AX}$. |  |  | V IH | $1 \& 3$ |
| $\mathrm{IOH}^{@} \mathrm{Y}$ |  |  | - | -3 V to 3 V | -25mV | $\mathrm{V}_{\text {CC }}+\mathrm{MAX}$. |  |  | $\mathrm{V}_{\text {IH }}$ | 183 |
| $\mathrm{IOH}^{\text {@ Y }}$ |  |  | - | -3 V to 3 V | -25mV | $\mathrm{V}_{\mathrm{CC}+\text { + }} \mathrm{MAX}$. |  |  | $V_{\text {IL }}$ | 183 |
| IIH@1G | +25mV | GNND | GND | - | - | Open | $\mathrm{V}_{\text {IH }}$ | GND | GND | - |
| I/H@ 2G | GND | $+25 \mathrm{mV}$ | GND | - | - | Open | GND | V IH | GND | - |
| $\mathrm{IIH}^{\text {@ S }}$ | $+25 \mathrm{mV}$ | +25mV | .GND | - | - | Open | GND | GND | VIH | - |
| IIL@1G | $-25 \mathrm{mV}$ | GND | GND | - | - | Open | $V_{\text {IL }}$ | GND | 4.5 V | - |
| IIL @ 2G | GND | -25mV | GND | - | - | Open | GND | $V_{\text {IL }}$ | 4.5 V | - |
| 1 lL @S | -25mV | -25mV | GND | - | - | Open | 4.5 V | 4.5 V | $V_{\text {IL }}$ | - |
| IOS @ Y | $+25 \mathrm{mV}$ |  | GND | - | - | GND | GND |  | GND | - |
| ICC+ | $+25 \mathrm{mV}$ |  | GND | - | - | Open | $+5 \mathrm{~V}$ |  | $+5 \mathrm{~V}$ | - |
| ${ }^{\text {I CC- }}$ | $+25 \mathrm{mV}$ |  | GND | - | - | Open | $+5 \mathrm{~V}$ |  | +5V | - |

Notes: 1. When testing one channel, the inputs of the other channels are grounded.
2. Am55/75107B only.

## PERFORMANCE CURVES

High-Level Input Current
Into 1A or 2A
Versus
Ambient Temperature


Recommended Combinations of Input Voltage for Line Receivers


INPUT - B TO GROUND VOLTAGE - V

High-Logic-Level Supply Current Versus Ambient Temperature


Am55108B, Am75108B Propagation Delay Time Low-to-High Level Differential Inputs Versus
Ambient Temperature


Am55107B, Am75107B Propagation Delay Time Differential Inputs Versus
Ambient Temperature


Am55108B, Am75108B
Propagation Delay Time High-to-Low Level
Differential Inputs Versus
Ambient Temperature


Am55107B, Am75107B Propagation Delay Time

Strobe Inputs
Versus Ambient Temperature


Am55108B, Am75108B
Propagation Delay Time
Strobe Inputs
Versus
Ambient Temperature


Note: Use $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only for commercial (Am75 Series) devices.


# Am55/75109 • Am55/75110 <br> Dual Line Drivers 

## Distinctive Characteristics

- Input is TTL compatible.
- High common-mode output range of -3 V to +10 V .
- Separate and common output inhibits.
- Open-collector differential outputs for bus-organized systems.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am55/75109 and Am55/75110 are dual line drivers characterized for applications in balanced, unbalanced, and party-line systems. The drivers provide a constant current output that is switched to either of the two differential output terminals under the control of the A and B inputs. When $A$ and $B$ are HIGH, the $Y$ output is HIGH and $Z$ output is LOW

These drivers feature a separate inhibit input, C , that is used to switch off the constant current output. This leaves the driver differential output in the high impedance state for use in bus organized systems. A LOW on the C input
forces the driver to the OFF state by switching off the current source of the differential output transistor pair. Likewise, the two drivers have a common inhibit input, D, that forces both drivers to the OFF state. A LOW on the D inputs turns off the output current sources of both drivers such that both differential outputs are in the high impedance state.

The driver outputs have a common mode voltage range of -3 V to +10 V . The $\mathrm{Am} 55 / 75109$ output current is typically 6 mA while the Am55/75110 output current is typically 12 mA .

SCHEMATIC DIAGRAM
(One Driver Shown)


ORDERING INFORMATION

Package Type Molded DIP Hermetic DIP Dice Hermetic DIP Dice

## Temperature

 Range $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$Am55/75109
Order Number SN75109N SN75109J SN75109X SN55109J
SN55109X

Am55/75110 Order Number SN75110N SN75110J SN75110X SN551103 SN55110X

CONNECTION DIAGRAM Top View


Note:
Pin 1 is marked for orientation.

LOGIC SYMBOL


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}+$ Supply Voltage to Ground Potential | +7 V |
| $\mathrm{~V}_{\mathrm{CC}}-$ Supply Voltage to Ground Potential | -7 V |
| Common Mode DC Voltage Applied to Outputs | -5 V to +12 V |
| DC Input Voltage | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}+\mathrm{max}$. |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=-5.0 \mathrm{~V}, \top_{A}=25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tPLH }}$ | $\dot{A}$ or $B$ to Y or Z | $\begin{gathered} V_{C C_{+}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}-}=-5.0 \mathrm{~V}, \\ R_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=40 \mathrm{pF} \end{gathered}$ |  | 9 | 15 | ns |
| tPHL | $A$ or $B$ to $Y$ or $Z$ |  |  | 9 | 15 | ns |
| tPLH | $C$ or D to Y or Z |  |  | 16 | 25 | ns |
| ${ }_{\text {tPHL }}$ | C or D to Y or Z |  |  | 13 | 25 | ns |

FUNCTION TABLE

| LOGIC INPUTS |  | INHIBIT INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | D | $Y$ | $Z$ |
| $x$ | X | L | x | OFF | OFF |
| X | x | x | L | OfF | OFF |
| L | x | H | H | ON | OFF |
| x | L | H | H | ON | OFF |
| H | H | H | H | OfF | ON |

$\mathrm{H}=\mathrm{HIGH}$
$L=$ LOW
ON = IO (on) Current
OFF = IO (off) Current
$\mathrm{x}=$ Don't Care

## LOADING RULES (In Unit Loads)

Input
Unit Load
Fan-out
Am55/ Am55/ Output Output
Input/Output Pin No.'s 7510975110 HIGH LOW

| 1 A | 1 | $1-7 / 8$ | $1-7 / 8$ | - | - |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 B | 2 | $1-7 / 8$ | $1-7 / 8$ | - | - |
| 1 C | 3 | 1 | $1-7 / 8$ | - | - |
| 2 C | 4 | 1 | $1-7 / 8$ | - | - |
| 2 A | 5 | $1-7 / 8$ | $1-7 / 8$ | - | - |
| 2 B | 6 | $1-7 / 8$ | $1-7 / 8$ | - | - |
| $\mathbf{G N D}$ | 7 | - | - | - | - |
| 2 Y | 8 | - | - | $-\binom{$ Diff }{ output } | - |
| $2 Z$ | 9 | - | - | - |  |
| $\mathbf{D}$ | 10 | $1-7 / 8$ | $3-3 / 4$ | - | - |
| $\mathrm{V}_{\mathrm{CC}}$ | 11 | - | - | - | - |
| $1 Z$ | 12 | - | - | $\binom{$ Diff }{ output } | - |
| 1 Y | 13 | - | - | - |  |
| $\mathrm{V}_{\mathrm{CC}}$ | 14 | - | - | - |  |

A TTL Unit Load is defined as $40 \mu \mathrm{~A}$ measured at 2.4 VHIGH and -1.6 mA measured at 0.4 V LOW.

## PERFORMANCE CURVES

(Typical)

Am55109, Am75109 Output Current Versus
Logic Input Voltage


Am55110, Am75110
Supply Current With Driver Enabled Versus
Ambient Temperature


Am55110, Am75110
Output Current
Versus
Logic Input Voltage


Propagation Delay Time Logic Inputs Versus Ambient Temperature


Am55109, Am75109 Supply Current With Driver Enabled Versus
Ambient Temperature


Propagation Delay Time Inhibit Inputs Versus Ambient Temperature


Note: For Am 75 Series use $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

DC TEST TABLE

| Parameter | INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D | Y | z |
| $\mathrm{V}_{\text {IH }}$ | Test | Open | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | OFF | ON |
| $\mathrm{V}_{\text {IH }}$ | Open | Test | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | OFF | ON |
| $V_{\text {IL }}$ | Test | $\mathrm{V}_{\mathrm{CC}+}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | ON | OFF |
| $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {cc }+}$ | Test | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | ON | OFF |
| ${ }^{\text {I }} \mathrm{I}$ H | Test | GND | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | GND | GND |
| $\mathrm{I}_{\text {IH }}$ | GND | Test | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | GND | GND |
| ILL | Test | 4.5 V | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | GND | GND |
| IIL | 4.5 V | Test | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | GND | GND |
| $\mathrm{V}_{1 H}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | Test | Open | OFF | ON |
| $\mathrm{V}_{1 H}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | Open | Test | OFF | ON |
| $\mathrm{V}_{1}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Test | Open | ON | OFF |
| $\mathrm{V}_{1 \mathrm{H}}$ | $\mathrm{V}_{1 L}$ | $\mathrm{V}_{\text {IL }}$ | Open | Test | ON | OFF |
| $V_{\text {IL }}$ | $\mathrm{V}_{1 \mathrm{H}}$ | $\mathrm{V}_{\text {IH }}$ | Test | Open | OFF | OFF |
| $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | Open | Test | OFF | OFF |
| $V_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IL }}$ | Test | $\mathrm{V}_{\text {cc }+}$ | OFF | OFF |
| $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{1}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{CC}+}$ | Test | OFF | OFF |
| ${ }^{\text {IH }}$ | GND | GND | Test | GND | GND | GND |
| $\mathrm{IIH}^{\text {I }}$ | GND | GND | GND | Test | GND | GND |
| IIL | GND | GND | Test | 4.5 V | GND | GND |
| ILL | GND | GND | 4.5 V | Test | GND | GND |
| IO(on) | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | Test | Note 1 |
| Iolon) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | Test | Note 1 |
| 'olon) | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | Test | Note 1 |
| Io(on) | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | Note 1 | Test |
| 1 O (off) | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | Test | Note 1 |
| IO(off) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | Note 1 | Test |
| TO(off) | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{1 \mathrm{H}}$ | $\mathrm{V}_{\text {IH }}$ | Note 1 | Test |
| '010ff) | $V_{\text {IH }}$ | $V_{\text {IL }}$ | $\mathrm{V}_{1 \mathrm{H}}$ | $\mathrm{V}_{\text {IH }}$ | Note 1 | Test |
| Io(off) | $\times$ | X | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IL }}$ | Test | Test |
| IO(off) | X | $\times$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | Test | Test |
| IOLoff) | X | X | $\mathrm{V}_{\text {IH }}$ | $V_{\text {IL }}$ | Test | Test |
| ${ }^{\text {(cC+ }}$ (on) | $V_{\text {IL }}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | GND | GND |
| Icc-(on) | $V_{\text {IL }}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | GND | GND |
| ${ }^{\text {a }}$ CC+(off) | $\mathrm{V}_{\text {IL }}$ | VIL | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | GND | GND |
| ICC-(off) | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IL }}$ | $V_{\text {IL }}$ | $\mathrm{V}_{1 \mathrm{~L}}$ | GND | GND |

$X=$ Don't Care; Note 1: Output not under test must have a low impedance ( $<50 \Omega$ ) termination to GND.

## AC PARAMETER MEASUREMENT INFORMATION

## TEST CIRCUIT


(See AC Voltage Waveforms for notes)

## AC VOLTAGE WAVEFORMS



Notes: 1. The pulse generators have the following characteristics: $Z_{\text {out }}=50 \Omega, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \pm 5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{pw}} 1=500 \mathrm{~ns}, \mathrm{PRR}=1 \mathrm{MHz}$; $\mathrm{t}_{\mathrm{pw} 2}=1 \mathrm{~ms}, \mathrm{PRR}=500 \mathrm{kHz}$.
2. $C_{L}$ includes probe and jig capacitance.
3. For simplicity, only one channel and the inhibitor connections are shown.

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage fevel.
L LOW, applying to a LOW voltage level.
I Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$I_{\text {IL }}$ LOW-level input current with a specified LOW-level voltage applied.
$\mathrm{I}_{\mathbf{1}}$ HIGH-level input current with a specified HIGH-level voltage applied.
$\mathrm{I}_{\mathrm{OL}}$ LOW-level output current.
$\mathrm{IOH}_{\mathrm{OH}} \mathrm{HIGH}$-level output current.
$I_{\text {SC }}$ Output short-circuit source current.
$\mathrm{I}_{\mathrm{CC}}$ The supply current drawn by the device from the $\mathrm{V}_{\mathrm{CC}}$ power supply.
$V_{I L}$ Logic LOW input voltage.
$\mathrm{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$V_{O L}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied

| UNIT LOAD DEFINITIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | HIGH |  | Low |  |
| SERIES | Current | Measure Voltage | Current | Messure Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4mA | 0.3 V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | $-2.0 \mathrm{~mA}$ | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| 54L/74L (Note 1) | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8mA | 0.4 V |
| 54L/74L (Note 1) | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18mA | 0.3 V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.7 V | -0.36mA | 0.4 V |
| Am9300 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am93L00 | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4mA | 0.3 V |
| Am93S00 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am8200 | $40 \mu \mathrm{~A}$ | 4.5 V | -1.6mA | 0.4 V |

Note: 1. 54L/74L has two different types of standard inputs.

## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
tPLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
tpHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
tpW Pulse width. The time between the leading and trailing edges of a pulse.
$\mathbf{t}_{r} \quad$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$\mathbf{t}_{\mathrm{f}}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.

## APPLICATIONS



Am55/75109 or Am55/75110 in a unbalanced or single-ended connection.


Two line drivers connected in parallel for higher current.

| PHYSICAL DIMENSIONS Dual-In-Line Ceramic |  |
| :---: | :---: |
| Metallization and Pad Layouts <br> Am55/75109 <br> DIE SIZE 0.056" $\times 0.056^{\prime \prime}$ <br> Am55/75110 <br> DIE SIZE 0.056" $\times 0.056^{\prime \prime}$ | ADVANCED MICRO DEVICES INC. <br> 901 Thompson Place Sunnyvale California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306 |

# Am54/74221 <br> Dual Monostable Multivibrators with Schmitt-Trigger Inputs 

## Distinctive Characteristics

- Dual, highly stable, one-shot.
- Pin-out is identical to the Am54/74123.
- Overriding clear terminates the output pulse.
- 100\% reliability assurance testing in compliance with MIL-STD-883.


## FUNCTIONAL DESCRIPTION

The Am54/74221 dual monostable multivibrators feature negative-transition and positive-transition trigger inputs. The negative-transition input (A) is a standard TTL input. The positive-transition input (B) incorporates a Schmitt-trigger circuit with sufficient hysteresis to allow jitter-free triggering from inputs with transition rates as slow as 1.0 V per second while maintaining a typical noise immunity of 1.2 V . For both the $A$ and $B$ inputs, triggering occurs a voltage level and is not a function of the input transition time.

Once triggered, the output pulse is independent of the $A$ and $B$ inputs and is a function of the external timing components $\mathrm{Rext}_{\text {ext }}$ and $\mathrm{C}_{\text {ext }}$. The output pulse is terminated or further triggering inhibited when the direct overriding clear is LOW. The A or B input pulse may be of any duration relative to the output pulse. The device can be triggered from the clear input if the proper conditions are met as shown in the switching waveforms. The timing equation is: $t_{p w} Q \approx 0.7 \mathrm{C}_{\mathrm{ext}} \mathrm{R}_{\mathrm{ext}}$.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

$\begin{array}{ll}\text { Am74221 } & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \text { Am54221 } & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\end{array}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (COM'L) $\quad$ MIN. $=4.75 \mathrm{~V}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL)
Parameters Description

| VOH | Output HIGH Voltage | $\begin{aligned} & V_{\text {CC }}=\text { MIN., } I_{O H}=-800 \mu \mathrm{~A} \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \end{aligned}$ |  |  | 2.4 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for $A$ and Clear inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for A and Clear inputs |  |  |  |  | 0.8 | Volts |
| $\mathbf{V}_{\mathbf{T}+}$ | B Input Positive - Going Threshold Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. |  |  |  | 1.55 | 2.0 | Volts |
| $V_{T-}$ | B Input Negative - Going Threshold Voltage | $V_{C C}=\mathrm{MIN}$. |  |  | 0.8 | 1.35 |  | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{IIN}=-12 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL (Note 3) | Input ĹOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0.4 V$ |  | A |  |  | -1.6 | mA |
|  |  |  |  | B, Clear |  |  | -3.2 | mA |
| $I_{1 H}$ <br> (Note 3) | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.4 V$ |  | A |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | B, Clear |  |  | 80 |  |
| 11 | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1 | mA |
| ISC | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | Am54221 | -20 |  | -55 | mA |
|  |  |  |  | Am74221 | -18 |  | -55 | ma |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $V_{C C}=$ MAX | Quiescent |  |  | 26 | 50 |  |
|  |  |  | Triggered |  |  | 46 | 80 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $X$ Input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Characteristics ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ )

Parameters

| Parameters | Description |  |
| :---: | :---: | :---: |
| tPLH | A to 0 |  |
| tPHL | A to $\overline{\mathrm{Q}}$ |  |
| tPLH | $B$ to $Q$ |  |
| tPHL | B to $\overline{\mathrm{Q}}$ |  |
| ${ }_{\text {tPHL }}$ | Clear to Q |  |
| $t_{\text {PLH }}$ | Clear to $\overline{\mathbf{Q}}$ |  |
| $\mathrm{dv} / \mathrm{dt}$ | Rate of Rise or Fall of B Input |  |
| dv/dt | Rate of Rise or Fall of A Input |  |
| ${ }^{t} \mathrm{pw}$ | Pulse Width | A or B |
|  |  | Clear |
| $t_{s}$ | Clear Inactive State (Recovery) Set-up Time |  |
| $\mathrm{R}_{\text {ext }}$ | External Timing Resistance | Am54221 |
|  |  | Am74221 |
| $\mathrm{C}_{\text {ext }}$ | External Timing Capacitance |  |
|  | Output Duty Cycle | $\mathrm{R}_{\text {ext }}=2 \mathrm{k} \Omega$ |
| - |  | $\mathrm{R}_{\text {ext }}=\mathrm{R}_{\text {ext }} \mathrm{MAX}$. |
| ${ }^{1} \mathrm{pw}^{\mathbf{0}}$ | Triggered Output Pulse Width |  |
| $\mathrm{t}_{\mathrm{pw}} \mathrm{Q}$ | Triggered Output Pulse Width |  |
| ${ }^{t_{\text {pw }}} \mathbf{0}$ | Triggered Output Pulse Width |  |
| ${ }^{\text {tow }}$ \% | Triggered Output Pulse Width |  |

Test Conditions


Min. Typ. Max. Units

|  | 45 | 70 | ns |
| :---: | :---: | :---: | :---: |
|  | 50 | 80 |  |
|  | 35 | 55 | ns |
|  | 40 | 65 |  |
|  | 9 | 27 | ns |
|  | 19 | 40 |  |
| 1 |  |  | Vis |
| 1 |  |  | $\mathrm{V} / \mu \mathrm{s}$ |
| 50 |  |  | ns |
| 20 |  |  |  |
| 15 |  |  | ns |
| 1.4 |  | 30 | k $\Omega$ |
| 1.4 |  | 40 |  |
| 0 |  | 1000 | $\mu \mathrm{F}$ |
|  |  | 67 | \% |
|  |  | 90 |  |
| 70 | 110 | 150 | ns |
| 20 | 30 | 50 | ns |
| 650 | 700 | 750 | ns |
| 6.5 | 7 | 7.5 | ms |



## SWITCHING WAVEFORMS

TRIGGER FROM B, THEN CLEAR-CONDITION 1


TRIGGER FROM B, THEN CLEAR-CONDITION 2


CLEAR OVERRIDING B, THEN TRIGGER FROM B


A INPUT LOW

TRIGGER FROM A, THEN CLEAR


TRIGGER FROM A


B AND CLEAR INPUTS HIGH

TRIGGER FROM POSITIVE TRANSITION OF CLEAR


B INPUT HIGH

## TRIGGERING FROM POSITIVE TRANSITION OF CLEAR



A INPUT LOW

LOAD TEST CIRCUIT


Notes: 1. Input pulse are supplied by generators having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leqslant 7 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leqslant 7 \mathrm{~ns}, \mathrm{PRR} \leqslant 1 \mathrm{MHz}$, and $\mathrm{Z}_{\text {out }} \approx 50 \Omega$. 2. All measurements are made between the 1.5 V points of the indicated transitions.

## DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5 V logic level unless otherwise noted.)
${ }^{\text {t PLH }}$ The propagation delay time from an input change to an output LOW-to-HIGH transition.
${ }^{\text {t PHL }}$ The propagation delay time from an input change to an output HIGH-to-LOW transition.
tPW Pulse width. The time between the leading and trailing edges of a pulse.
$\mathbf{t}_{\mathbf{r}}$ Rise time. The time required for a signal to change from $10 \%$ to $90 \%$ of its measured values.
$t_{f}$ Fall time. The time required for a signal to change from $90 \%$ to $10 \%$ of its measured values.
$t_{s}$ Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.

| UNIT LOAD DEFINITIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | HIGH |  | LOW |  |
| SERIES | Current | Measure Voltage | Current | Measure Voltage |
| Am25/26/2700 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| Am25S/26S/27S | $50 \mu \mathrm{~A}$ | 2.7 V | $-2.0 \mathrm{~mA}$ | 0.5V |
| Am25L/26L/27L | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4 mA | 0.3V |
| Am25LS/26LS/27LS | $20 \mu \mathrm{~A}$ | 2.7 V | $-0.36 \mathrm{~mA}$ | 0.4 V |
| Am54/74 | $40 \mu \mathrm{~A}$ | 2.4 V | -1.6mA | 0.4 V |
| $54 \mathrm{H} / 74 \mathrm{H}$ | $50 \mu \mathrm{~A}$ | 2.4 V | -2.0mA | 0.4 V |
| Am54S/74S | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0mA | 0.5V |
| 54L/74L <br> (Note 1) | $20 \mu \mathrm{~A}$ | 2.4 V | -0.8mA | 0.4 V |
| $\begin{aligned} & \text { 54L/74L } \\ & \text { (Note 1) } \end{aligned}$ | $10 \mu \mathrm{~A}$ | 2.4 V | -0.18mA | 0.3V |
| Am54LS/74LS | $20 \mu \mathrm{~A}$ | 2.7 V | $-0.36 \mathrm{~mA}$ | 0.4 V |
| Am9300 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am93L00 | $20 \mu \mathrm{~A}$ | 2.4 V | -0.4mA | 0.3V |
| Am93S00 | $50 \mu \mathrm{~A}$ | 2.7 V | -2.0 mA | 0.5 V |
| Am75/85 | $40 \mu \mathrm{~A}$ | 2.4 V | $-1.6 \mathrm{~mA}$ | 0.4 V |
| Am8200 | $40 \mu \mathrm{~A}$ | 4.5 V | $-1.6 \mathrm{~mA}$ | 0.4 V |

Note: 1. $54 \mathrm{~L} / 74 \mathrm{~L}$ has two different types of standard inputs.

## APPLICATION

Triangle (or Sine Wave) to Square-Wave Converter


## Metallization and Pad Layout



INPUT/OUTPUT VOLTAGE INTERFACE CONDITIONS


Note: Refer to Electrical Characteristics for measure current.

## DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.
L LOW, applying to a LOW voltage level.
1 Input.
O Output.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
IIL LOW-level input current with a specified LOW-level voltage applied.
$I_{I H}$ HIGH-level input current with a specified HIGH-level voltage applied.
IOL LOW-level output current.
$I_{\mathrm{OH}}$ HIGH-level output current.
ISC Output short-circuit source current.
$I_{C C}$ The supply current drawn by the device from the $V_{C C}$ power supply.
$V_{\text {IL }}$ Logic LOW input voltage.
$\mathrm{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$V_{\text {OL }}$ LOW-level output voltage with $\mathrm{I}_{\mathrm{OL}}$ applied.
$\mathrm{V}_{\mathrm{OH}}$ HIGH-level output voltage with $\mathrm{I}_{\mathrm{OH}}$ applied.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

Ceramic


## Molded



Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 4 - 74


# Am1101A/1101A1 <br> 256-Bit Fully Decoded Random Access Memories 

## Distinctive Characteristics

- 256-bit fully decoded silicon gate MOS static random access memories.
- Typical access time: 650 ns Am1101A1

850 ns Am1101A

- Chip select and OR tieable outputs allow easy expansion to large memories.
- 100\% reliability assurance testing in compliance with MIL STD 883.


## FUNCTIONAL DESCRIPTION

The Advanced Micro Devices' Am1101A and Am1101A1, are silicon gate MOS fully decoded random access 256 -word by 1 -bit memories. Low threshold silicon gate technology enables the devices to interface directly with standard DTL and TTL circuits. The memories use normally off P-channel MOS devices to form a static memory array that is ideal for use in small buffer memory applications. The Am1101A1 is a selected Am1101A for applications where higher speed is required and the Am1101ADM is a selected Am1101A which operates over the full military temperature range. The memories have an active LOW chip select input and OR tieable complementary outputs for ease of memory expansion. The chip select input can be driven by TTL MSI decoders such as the Am9301.
These memories are operated by applying DTL or TTL logic levels to the device inputs. For a read operation the chip select input, $\overline{C S}$, is held at a LOW logic level. The appropriate pattern is applied to the address inputs and the read/ write input is held at a LOW logic level. The information stored in the addressed location is read out on complementary outputs, $\overline{D O}$ and DO, that can directly drive DTL or TTL circuitry. For a write operation, the chip select is held at a

LOW logic level and the read/write input is moved to a HIGH logic level 300ns or more after the address has been selected and held HIGH for at least 400 ns . This is to allow time for address decoding and to ensure writing data into the correct location. The data to be written into the addressed location must be present for at least 300ns before the end of the write command. During the write operation, if the chip is selected, the data outputs follow the data input line.
When the chip is unselected both the read/write and the data input leads are ineffective and both outputs go to a high impedance "OFF", state. The chip select, however, does not operate on the address decoders. This feature allows an effective.increase in memory speed in some applications by using the faster delay from the chip select to the output.
The memory can be operated in a low power standby mode by switching the periphery circuitry supply, $V_{D}$, to $V_{c c}$ and maintaining only the cell power supply, $V_{D D}$, supply current. When a chip is selected, the $V_{0}$ supply is separated from the $V_{c c}$. In this mode of operation the chip select and $V_{D}$ pin can be tied together, allowing full power to be dissipated only in selected chips and considerably reducing the system power in a large memory system.

| LOGIC SYMBOL | BLOCK DIAGRAM |
| :---: | :---: |
| $\begin{aligned} & V_{C C}=\text { PIN } 5 \\ & V_{D D}=\text { PIN } 8 \\ & V_{D}=\text { PIN } 4 \end{aligned}$ |  |
| Am1101A ORDERING INFORMATION | CONNECTION DIAGRAM Top View <br> NOTE: Pin 1 is marked for orientation. |

MAXIMUM RATINGS
Above which the useful life may be impaired (Note 1)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Case) Under Bias (Note 2) | $-55^{\circ} \mathrm{C} \mathrm{to}+125^{\circ} \mathrm{C}$ |
| Power Dissipation at Room Temperature | 700 mW |
| All Input and Output Voltages with respect to the Most Positive Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | +0.3 V to -20 V |
| Supply Voltages $V_{D D}$ and $V_{D}$ with respect to $V_{C C}$ | -20 V |

## OPERATING RANGE

| Device | $\mathbf{V}_{\mathrm{CC}}$ | $\mathbf{V}_{\mathrm{D}}$ | $\mathbf{V}_{\mathrm{DD}}$ | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| 1101A, 1101A1 | $+5.0 \pm 5 \%$ | $-9.0 \pm 5 \%$ | $-9.0 \pm 5 \%$ | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| Am1101ADM | $+5.0 \pm 5 \%$ | $-10.0 \pm 5 \%$ | $-10.0 \pm 5 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS (over operating range unless otherwise specified)

| Parameters | Test Conditions | Am1101A, Am1101A1 <br> (Note 3) |  |  | Am1101A DM <br> (Note 3) |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathbf{v}_{\mathrm{OH}}$ <br> Output HIGH <br> Voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 3.5 | 4.9 |  | 3.5 | 4.9 |  | Volts |
| $\mathbf{V}_{\mathrm{OL}}$ <br> Output LOW <br> Voltage | $\mathrm{I}_{\mathrm{OL}}=-2.0 \mathrm{~mA}$ |  |  | 0.45 |  |  |  | Volts |
|  | $\mathrm{I}_{\mathrm{OL}}=-1.8 \mathrm{~mA}$ |  |  |  |  |  | 0.45 |  |
| $\mathbf{V}_{\mathrm{IH}}(\text { Note } 4)$ <br> Input HIGH <br> Voltage |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  | $\mathrm{v}_{\mathrm{cc}}+0.3$ | $\mathrm{V}_{\mathrm{CC}}-1$ |  | $V_{C C}+0.3$ | Volts |
| $\mathbf{V}_{\mathrm{IL}} \text { (Note 4) }$ <br> Input LOW <br> Voltage |  | -10 |  | $\mathrm{V}_{\mathrm{Cc}}-4.5$ | -10 |  | $\mathrm{V}_{C C}-4.5$ | Volts |
| $I_{L}$ input Load Current | $\mathrm{V}_{1 \mathrm{~N}}=0.0 \mathrm{~V}$ | . | 1.0 | 500 |  | 1.0 | 500 | nA |
| $I_{1}$ <br> Output Leakage <br> Current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \quad \overline{\mathrm{CS}}=\mathrm{V}_{\text {IH }}$ MIN. |  | 1.0 | 500 |  | 1.0 | 500 | $n A$ |
| $\mathrm{I}_{\mathrm{OL}}$ Output Sink Current | $\mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}$ | 2.0 | 8.0 |  | 1.8 | 8.0 |  | mA |
|  | $\mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 3.0 |  |  | 3.0 |  |  |  |
| $\mathrm{I}_{\mathrm{OH}}$ Output Source Current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -2.0 | $-8.0$ |  | -1.8 | -8.0 |  | mA |
|  | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -3.0 |  |  | -3.0 |  |  |  |
| $I_{\text {CEF }}$ <br> Output Clamp Current | $\mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}$ |  | 6 | 13 |  | 6 | 19 | mA |
| $\mathrm{I}_{\mathrm{DD}} \mathrm{DC}$ <br> Power Supply Current | $\mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \quad \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN}$. |  |  | -16 |  |  | -24 | mA |
|  | $\mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -9 | -12 |  | -11 | -14 |  |
| $\mathrm{I}_{\mathrm{D}} \mathrm{DC}$ <br> Power Supply Current | $\mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \quad \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN}$. |  |  | -24 |  |  | -35 | mA |
|  | $\mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -12 | -18 |  | -14 | -21 |  |
| $\mathrm{C}_{\text {IN }}$ (Note 5) Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}, \quad \mathrm{f}=1 \mathrm{MHz}$ |  | 7 | 10 |  | 7 | 10 | pF |
| $\mathbf{C}_{\text {OUT }}{ }^{\text {(Note } 5)}$ Output Capacitance | $V_{\text {OUT }}=V_{C C}, \quad f=1 \mathrm{MHz}$ | - | 7 | 10 |  | 7 | 10 | pF |
| $C_{D} \text { (Note 5) }$ Capacitance on $V_{D}$ | $V_{D}=V_{C C}, \quad f=1 \mathrm{MHz}$ |  | 20 | 35 |  | 20 | 35 | pF |

Note 1: Stresses above those listed in "MAXIMUM RATINGS" may cause permanent damage to the device. This is a stress rating only and functional operation at these or at any other condition above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device rellability.
Note 2: The thermal resistance $\theta_{C A}$ Case to Amblent is to a large extent dependent on ambient conditions such as velocity of air and the positions of packages and mounting boards relative to one another.
Note 3: Typical values are at normal voltage and $T_{A}=+25^{\circ} \mathrm{C}$.
Note 4: A TTL device driving the memory must have its output HIGH $\geq \mathrm{V}_{\mathrm{IH}}$ min and its output LOW $<\mathrm{V}_{\mathrm{IL}}$ max even when driving other circultry.
5-2 Note 5: This parameter is periodically sampled and not $100 \%$ tested.

SWITCHING CHARACTERISTICS (Over operating range unless otherwise noted)
(Output load is. 1 TTL gate and 20 pF )

| Parameters | Description |  | Conditions | Min. | Typ. <br> (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{p d}(A)$ | Access Time, Address to Output HIGH or LOW | Am1101A | $\overline{\mathrm{CS}}=\mathrm{L}$ <br> See Fig. 1 | 0.05 |  | 1.5 | $\mu \mathrm{s}$ |
|  |  | Am1101A1 |  | 0.05 | 0.65 | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{pd} \text { on }}(\overline{\mathrm{CS}})$ | Delay, Chip Select to Output Active |  | Fig. 1 | 0.05 | 0.2 | 0.3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{pd} \text { off }}(\overline{\mathrm{CS}})$ | Delay, Chip Select to Output HIGH Impedance State |  | Fig. 1 | 0.05 | 0.1 | 0.3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{pw}}(\overline{\mathrm{CS}})$ | Minimum Chip Select Pulse Width (Note 2) |  | Fig. 2 |  |  | 0.4 | $\mu \mathrm{s}$ |
| $t_{\text {pw }}(\mathrm{W})$ | Minimum Write Pulse Width (Note 2) |  | Fig. 2 |  |  | 0.4 | $\mu \mathrm{s}$ |
| $t_{s}(A)$ | Address Set-Up Time |  | Fig. 2 |  |  | 0.3 | $\mu \mathrm{s}$ |
| $t_{h}(\mathrm{~A})$ | Address Hold Time |  | Fig. 2 |  |  | 0.1 | $\mu \mathrm{s}$ |
| $t_{s}$ (D) | Data Set-Up Time |  | Fig. 2 |  |  | 0.3 | $\mu \mathrm{s}$ |
| $t_{h}(D)$ | Data Hold Time |  | Fig. 2 |  |  | 0.1 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{R}}$ | System Read Cycle (defined by $t_{p d}$ (A) | Am1101A | Fig. 1 | 1.5 |  |  |  |
|  |  | Am1101A1 |  | 1.0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{W}}$ | System Write Cycle (defined by $\mathrm{t}_{\mathrm{s}} \mathrm{max}^{+\mathrm{t}_{\mathrm{pw}}} \max \mathrm{t}_{\mathrm{h}}$ max |  |  | 0.8 |  |  | $\mu \mathrm{s}$ |

Note 1: Typical speeds are at $25^{\circ} \mathrm{C}$ ambient.
 period.

## SWITCHING WAVEFORMS

## CONDITIONS OF TEST:

Input pulse amplitudes: 0 to 5 V , Input pulse rise and fall time: 10 nsec . Speed measurements referenced to 1.5 V levels (unless otherwise noted). Output load is 1 TTL gate and $C_{L}=20 \mathrm{pF}$; measurements made at output of TTL gate ( $t_{p D} \leq 10$ nsec).


Fig. 1 READ CYCLE, showing access times for address and for chip select to and from the high impedance state.


Fig. 2 WRITE CYCLE, showing required set-up times for address and data. The chip select and the write line are active. The data outputs will follow the data input during the write operation.


## TYPICAL CHARACTERISTICS



SWITCHING CHARACTERISTICS


CIRCUIT DIAGRAM




# Am14/1506 Am14/1507 Dual 100-Bit Shift Registers 

## Distinctive Characteristics

- Dual 100-bit high-speed silicon gate MOS shift registers
- DTL and TTL compatible
- Low power dissipation of $0.4 \mathrm{~mW} /$ bit at 1 MHz
- 2 MHz frequency operation guaranteed
- 100\% reliability assurance testing in compliance with MIL STD 883
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Mixing privileges for obtaining price discounts. Refer to price list


## FUNCTIONAL DESCRIPTION

The Advanced Micro Devices dual 100-bit dynamic MOS shift registers are built using enhancement mode P-channel silicon gate MOS devices. The circuits use low-voltage circuitry for low-power dissipation and ease of interfacing into bipolar DTL and TTL circuits.
The shift registers can be driven by either DTL or TTL circuits or by MOS clrcuits and provide driving capability to MOS or bipolar circuits.

Silicon gate technology gives high-speed operation, lowpower dissipation and low-clock input capacitance
The shift registers are ideal for low-cost buffer memories, long serial digital delay lines, etc. The devices are available in the commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) temperature range and the military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) temperature range and are available with open drain output (Am14/1506), or with a $20 \mathrm{k} \Omega$ pull-down resistor (Am14/1507) for easier interface to other circuitry.

## CIRCUIT DIAGRAM



## ORDERING INFORMATION

| Part Number | Package Type | Ambient Temperature Range | order <br> Nưmber |
| :---: | :---: | :---: | :---: |
| Am1406 | то-99 | $-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ | $1406 T$ |
| Am1506 | T0-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 1506 T |
| Am14/1506 | Dice | Note. ${ }^{\text {a }}$ | 1406D |
| Am1407 | TO-99 | $-55^{6} \mathrm{C}$ to f $125^{\circ} \mathrm{C}$ | 1407T |
| Am1507 | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 1507 T |
| Am14/1507 | Diceif | $\mathrm{B}^{2}$ Note | 1407D |

Note: The dice suppled will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature $\cdot$ | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power Dissipation (Note 1) | 500 mW |
| Data and Clock Input Voltages with respect to most Positive Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | +0.5 V to -25 V |
| Power Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ with respect to $\mathrm{V}_{\mathrm{CC}}$ | +0.5 V to -25 V |

ELECTRICAL CHARACTERISTICS $\left.\begin{array}{cc}\text { Am1506/1507 } \\ \text { Am1406/1407 } & T_{A}=00 \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\end{array}\right\}$ unless otherwise specified
DC Characteristics Over Operating Temperature Range ( $\mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{C C}=+5.0 \mathrm{~V} \pm 5 \%$ unless otherwise specified)
Limits Over Specified Temperature Range


Note 1: Typical values are at $\mathrm{V}_{C C}-\mathrm{V}_{D D}=10 \mathrm{~V}$ and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$.
Note 2: In the logic HIGH level the MOS register output can supply 2.5 mA into the load comblnation of the internal pull-down resistor and the external load. In the logic LOW level, $\mathrm{I}_{\mathrm{oL}}$ represents the current the internal $20 \mathrm{k} \Omega$ resistor will sink. In order to insure current sinking capability for one standard TTL load, an external pulidown resistor must be added. See applications.
Note 3: Leakage current for 1406 and 1506 only. For 1407 and 1507 the output on pins 2 and 6 will exhibit a resistance when measured with the following blas conditions: pins 1, 6, and 8 at GND; pins 3 and 5 at -16 V ; pin 4 open; measure pins 2 and $6.25 \mathrm{k} \Omega \geq \mathrm{R}_{\text {OUT }} \geq 15 \mathrm{k} \Omega$.
Note 4: Power dissipation is directly proportional to clock duty cycle. Duty cycle is defined as: clock frequency ( $\mathbf{t} \phi_{1} \mathrm{pw}+\mathbf{t} \phi_{2} \mathrm{pw}+1 / 2\left[\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathbf{t}} \mathbf{j}\right)$.

SWITCHING CHARACTERISTICS $\left(V_{D D}=-5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%\right.$ unless otherwise specified)

| Parameter | Description | Test Conditions | Limits Min. | Max. | Range Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{c}$ | Clock Frequency | $\mathrm{V}_{\mathrm{iH}} \geq 3.0 \mathrm{~V}$ | (Note 5) | 2 | MHz |
|  |  | $\mathrm{V}_{\mathrm{IH}} \geq 2.5 \mathrm{~V}$ |  | 1 |  |
| $\mathbf{t}_{\text {PWW }^{\prime}}$ | Clock Pulse Width | $\mathrm{V}_{\mathrm{IH}} \geq 3.0 \mathrm{~V}$ | 130 |  | ns |
|  |  | $\mathrm{V}_{\mathrm{IH}} \geq 2.5 \mathrm{~V}$ | 200 |  |  |
| $t_{\phi_{d}}$ | Clock Pulse Delay | $\begin{aligned} & \phi_{1} \mathrm{PW}=0.4 \mu \mathrm{~s} \\ & \phi_{2} \mathrm{PW}=0.2 \mu \mathrm{~s} \end{aligned} \quad \mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ | 100 |  | ns |
| $\mathrm{t}_{\mathrm{f}}, \mathrm{t}_{\text {t }}$ | Clock Pulse Rise/Fall Time | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ |  | 50 | ns |
| $t_{s}$ | Input Data Set Up Time | $\mathrm{f}_{\mathrm{c}}=2 \mathrm{MHz}$ | 100 |  | ns |
|  |  | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ | 200 |  |  |
| $t_{\text {h }}$ | Input Data Hold Time |  | 100 |  | ns |
| $t_{\text {pd }}$ | Propagation Delay $\phi_{1}$ to Output | $\mathrm{V}_{\mathrm{ILC}}-\mathrm{V}_{\mathrm{CC}}=-16 \mathrm{~V}$ |  | 100 | ns |

Note 5: See "Minimum Operating Frequency" graph for low limits on clock rate.

## DESCRIPTION OF TERMS

## OPERATIONAL TERMS

$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voitage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output.
$\mathbf{V}_{\mathrm{IH}} \quad$ Logic HIGH input voltage.
$\mathbf{V}_{\text {IL }}$ Logic LOW input voltage.
$V_{\text {ILC }}$ Clock LOW input voltage.
$V_{\text {IHC }}$ Clock HIGH input voltage.
$I_{L}$ input load current.
$I_{10}$ Output leakage current.
$I_{D D}$ Power supply current.
$\mathbf{Z}_{\text {out }}$ Output impedance with output sourcing 2.5 mA .
$\mathrm{C}_{\mathrm{IN}}$ Input capacitance.
$\mathbf{C}_{\phi}$ Input clock capacitance.
Cout Output capacitance.

## FUNCTIONAL TERMS

$\phi_{1}, \phi_{2}$ The two clock phases required by the dynamic shift register.
$f_{c}$ The clock frequency of the shift register.

SWITCHING TERMS
t $\phi_{d}$ The delay between the LOW to HIGH transition of a clock phase to the HIGH to LOW transition of the other clock phase.
$t_{\phi_{W W}}$ The clock pulse widths necessary for correct operation. $\mathbf{t}_{f}, \mathbf{t}_{\mathbf{r}}$ The clock pulse rise and fall times necessary for correct operation.
$t_{s}$ The time required for the input data to be present prior to the LOW to HIGH transition of the clock phase $\phi_{2}$ to ensure correct operation.
$t_{h}$ The time required for the input data to remain present after the LOW to HIGH transition of the clock phase $\phi_{2}$ to ensure correct operation.
$t_{\text {pd }+}$ The propagation delay from the HIGH to LOW clock phase $\phi_{1}$ transition to the output LOW to HIGH transition.

## SWITCHING WAVEFORMS

Clock Rise Time 10 ns
Clock Fall Time 10 ns
Data Amplitude +0.8 V to +2.5 V
Output Load 1 TTL Unit Load


## SWITCHING CHARACTERISTICS



## Minimum Operating

 VersusMaximum Frequency
Versus
Clock Amplitude



Power Dissipation/Bit at 2 MHz Versus Temperature


Power Dissipation/Bit Versus Supply Voltage



Maximum Package
Power Dissipation Versus Temperature

Power Dissipation/Bit at 1 MHz Versus Temperature


## APPLICATIONS

## DTL/TTL/MOS Interfaces



Maximum Value of $\mathrm{R}_{\mathrm{L}}\left(\mathrm{V}_{\mathrm{DD}}=-5.0 \pm 5 \%\right)$

| Gate Type | 1406,1506 | 1407,1507 |
| :---: | :---: | :---: |
| Standard TTL | 3.2 k | 3.8 k |
| 93L Low Power | 12.8 k | 35 k |
| 74L Low Power | 28 k | none required |

PHYSICAL DIMENSIONS
(In Accordance with JEDEC TO-99)


NOTES: (1) All dimensions in inches.
(2) Leads are gold-plated Kovar.

Metallization and Pad Layout
$69 \times 74$ Mils



ADVANCED MICRO DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

## Am2533/2833 <br> 1024-Bit Static Shift Registers

## Distinctive Characteristics

- Second source to Signetics 2533
- All inputs are low-level DTL/TTL compatible
- Static operation with single clock input.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- DC to 2.0 MHz operation with Amp 2833


## FUNCTIONAL DESCRIPTION

The Am2533/2833 is a quasi-static 1024-bit MOS shift register using low-threshold P -channel silicon gate technology.

The device has a single TTL/DTL compatible clock input, Cp . Data in the register is stored in static, cross-coupled latches while the clock is LOW, so that the clock may be stopped indefinitely in the LOW state. When the clock shifts from LOW to HIGH to LOW a dynamic transfer of data occurs from one static latch to the next. The input of the register is a two-input multiplexer with both data inputs available. A select line, $S$, determines whether data will be accepted from the $I_{0}$ input ( $S=L O W$ ) or the $I_{1}$ input ( $\mathrm{S}=\mathrm{HIGH}$ ). The register can be placed in the recirculate mode by tying the output, O , to one of the data inputs, and using the select line as a write/recirculate control. The Am2833 is functionally identical to the Am2533 but has superior performance over an extended temperature range.

LOGIC SYMBOL


## LOGIC DIAGRAM




MAXIMUM RATING (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

## OPERATING RANGE

| Part No. | Temperature | $V_{C C}$ | $V_{G G}$ |
| :---: | :---: | :---: | :---: |
| Am2533PC/Am2833PC | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | $-12.0 \mathrm{~V} \pm 5 \%$ |
| Am2533DC/Am2833DC |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ |
| Am2833DM | $-12.0 \mathrm{~V} \pm 5 \%$ |  |  |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{\text {CC }}=$ MIN., $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 2.4 | 3.5 |  | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | Am2533 | $\mathrm{V}_{\mathrm{CC}}-1.8$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | Volts |
|  |  |  | Am2833 (Note 3) | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}{ }^{+0.3}$ |  |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | $V_{G G}$ |  | 0.8 | Volts |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  | 10 | 500 | nA |
| ${ }_{1 / H}$ | Input HIGH Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}-1.0$ (Note 3) |  | -150 | $-300$ | -500 | $\mu \mathrm{A}$ |
| IIT | Peak input transition current (Note 3) | $2.5 \leqslant \dot{V}-V_{I N} \leqslant 4.0, T_{A}=25^{\circ} \mathrm{C}$ |  |  |  | -1.6 | mA |
| $V_{\text {Imax }}$ | Voltage at maximum input current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\mathrm{V}_{\text {SS }}-4.0$ | $\mathrm{V}_{\text {SS }}-3.0$ | $\mathrm{VSS}^{-2.5}$ | V |
| ${ }^{\text {I CC }}$ | $V_{\text {CC }}$ Power Supply Current | $f=1.5 \mathrm{MHz}$ | Am2533 |  | 16 | 30 | mA |
|  |  | $f=2.0 \mathrm{MHz}$ | Am2833PC, DC |  | 16 | 35 |  |
|  |  |  | Am2833DM |  | 20 | 42 |  |
| ${ }^{\text {I GG }}$ | $V_{G G}$ Power Supply Current | $\mathrm{f}=1.5 \mathrm{MHz}$ | Am2533 |  | -5.0 | -7.5 | mA |
|  |  | $f=2.0 \mathrm{MHz}$ | Am2833PC, DC |  | -5.0 | -14 |  |
|  |  |  | Am2833DM |  | -7.0 | -18 |  |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient.
2. Power supply currents are with inputs and outputs open.
3. A special input pull-up circuit becomes active at $V_{I N}=V_{S S}-3.5 V$ to pull the internal input node up to the MOS threshold. To return the internal node to the LOW state, current must be drawn from the MOS input. This current is maximum at approximately 2.0 V .

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions | Min. | $\begin{gathered} \text { Am2533 } \\ \text { Typ. } \\ \text { (Note 1) } \\ \hline \end{gathered}$ | Max. | Min. | $\begin{gathered} \text { Am2833 } \\ \text { Typ. } \\ \text { (Note 1) } \\ \hline \end{gathered}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | Maximum Clock Frequency |  | 1.5 | 2.0 |  | 2.0 | 3.0 |  | MHz |
| ${ }^{\text {t }}$ ¢ $\mathrm{ww}^{\text {L }}$ | Clock LOW Time |  | 0.250 |  | $\infty$ | 0.200 |  | $\infty$ | $\mu \mathrm{s}$ |
| ${ }_{\text {¢ }}^{\text {¢ }}$ pw ${ }^{\text {H }}$ | Clock HIGH Time |  | 0.350 |  | 100 | 0.250 |  | 100 | $\mu \mathrm{s}$ |
| $\mathbf{t r}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock Rise and Fall Times |  |  |  | 1 |  |  | 1 | $\mu \mathrm{s}$ |
| $t_{s}(1)$ | Set-up Time, $I_{0}$ or $I_{1}$ Input (see definitions) | $t_{r}=t_{f} \leqslant 25 n s$ |  |  | 50 |  |  | 50 | ns |
| $t_{h}(1)$ | Hold Time, $\mathrm{I}_{0}$ or $\mathrm{I}_{1}$ Input (see definitions) |  |  |  | 50 |  |  | 50 | ns |
| $\mathrm{t}_{s}(\mathrm{~S})$ | Set-up Time, S Input (see definitions) |  |  |  | 80 |  |  | 80 | ns |
| $t_{h}(\mathbf{S})$ | Hold Time, S Input (see definitions) |  |  |  | 50 |  |  | 50 | ns |
| $t_{\text {pd }}$ | Delay, Clock to Output LOW or HIGH | $R_{L}=2.9 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |  |  | 300 |  |  | 300 | ns |
| $t_{\text {pr }}, t_{\text {pf }}$ | Output Rise and Fall Times | 10\% to 90\% |  |  | 150 |  |  | 150 | ns |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Any Input (Note 2) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{\mathrm{CC}}$ |  | 3 | 5 |  | 3 | 5 | pF |



## TYPICAL PERFORMANCE CURVES



## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static shift, registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is HIGH and is transferred to the static slaves while the clock is LOW. The clock may be stopped indefinitely in the LOW state, but there are limitations on the time it may reside in the HIGH state.

- SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from HIGH-to-LOW. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.


Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 6-74

# Am2102/Am2102-1/Am2102-2 <br> 1024-Bit Static N-Channel RAM 

## Distinctive Characteristics

- Operates from single 5 V power supply
- Three speed selections: $1 \mu \mathrm{sec}, 650 \mathrm{~ns}, 500 \mathrm{~ns}$
- All inputs and outputs directly TTL compatible
- No clocks required
- $100 \%$ reliability testing in accordance with
MIL-STD- 883


## FUNCTIONAL DESCRIPTION

The Am2102 is a static N -channel 1024 -bit random access memory. The device operates from a single +5 volt power supply and all inputs and outputs are directly TTL compatible with no external components required. The memory is addressed for reading or writing one bit by applying a binary code to the 10 address inputs $A_{0}-A_{g}$. Writing is accomplished by lowering the write enable (WE) and the chip select ( $\overline{\mathrm{CE}}$ ); the data on the data input ( $\mathrm{D}_{\text {in }}$ ) will be stored in the addressed location. If the chip select is low: ered while write enable is HIGH, then the data stored in the addressed location will be read out on the data output ( $\mathrm{D}_{\text {out }}$ ).

Any time the chip select is HIGH, the entire chip is disabled. Data cannot be written into the memory and the
output will go to a high impedance OFF state. When chip select is LOW, the output will drive at least one TTL load in both the HIGH and LOW states. During the write operation, the data output follows the data input.
The chip select function and the three-state output make the construction of a large array using Am2102 chips very easy. Am2102 inputs and outputs can be tied together and chips selected by a standard TTL decoder such as the Am9321 or Am9301.
The Am2102 is available in three different cycle time selections. The Am2102 operates with a $1 \mu \mathrm{sec}$ minimum read or write cycle, the Am2102-1 requires a 500ns minimum read or write cycle, and the Am2102-2 requires a 650 ns minimum read or write cycle.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 10 to Pin 9 ) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs | -0.5 V to +7 V |
| $D \mathrm{C}$ Input Voltage | -0.5 V to +7 V |

## OPERATING RANGE

| Part Number | V $_{\text {CC }}$ | Ambient Temperature |
| :---: | :---: | :---: |
| Am2102, Am2102-1, Am2102-2 | $5.0 \mathrm{~V} \pm 5 \%$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  | Min. | Typ.(Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 2.2 |  |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOL}=1.9 \mathrm{~mA}$ |  |  |  | 0.45 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.2 |  | $V_{C C}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | -0.5 |  | 0.65 | Volts |
| ILI | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to 5.25 V |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC1 }}$ | Power Supply Current | All inputs $=V_{C C}$ Data out open $V_{C C}=M A X$. | $T_{A}=25^{\circ} \mathrm{C}$ |  | 30 | 60 | A |
| ICC2 |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | 30 | 70 |  |
| 'ILo | Output Leakage Current | $\mathrm{V}_{\overline{\mathrm{CE}}}=2.2 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}$ |  |  | 10 |  |
|  |  |  | $V_{\text {OUT }}=0.45 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |

Note 1. Typical timits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance, Any Input | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 3 | 5 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 7 | 10 | pF |

## Am2102 SWITCHING CHARACTERISTICS AND OPERATING REQUIREMENTS ( $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ )

 Load $=1 \mathrm{TTL}$. Gate and $100 \mathrm{pF}, \mathrm{V}_{\mathrm{IL}}=0.65 \mathrm{~V}, \mathrm{~V}_{I H}=2.2 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$

Am2102-1 SWITCHING CHARACTERISTICS AND OPERATING REQUIREMENTS ( $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ ) Load $=1 \mathrm{TTL}$ Gate and $100 \mathrm{pF}, \mathrm{V}_{\mathrm{IL}}=0.65 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.2 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$

| Parameters | Description | Test Conditions | Min. | Typ. <br> (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tr }}$ C | Read Cycle Time |  | 500 |  |  | ns |
| tA | Access Time |  | . |  | 500 | ns |
| ${ }^{\text {t }} \mathrm{CO}$ | $\overline{\mathrm{CE}}$ LOW to Output |  |  |  | 350 | ns |
| ${ }^{\mathbf{O}} \mathrm{OH} 1$ | Previous Read Data Valid with Respect to Address |  | 50 |  |  | ns |
| ${ }^{\text {t }} \mathrm{OH} 2$ | Previous Read Data Valid with Respect to Chip Select |  | 0 |  |  | ns |
| twC | Write Cycle Time |  | 500 |  |  | ns |
| ${ }^{\text {t }}$ AW | Address Set-Up Time |  | 150 |  |  | ns |
| twP | Write Pulse Width |  | 300 - |  |  | ns |
| tWR | Write Recovery Time |  | 50 |  |  | ns |
| ${ }^{\text {t DW }}$ | Data Set-Up Time |  | 330 |  |  | ns |
| ${ }^{\text {t }}$ DH | Data Hold Time |  | 100 |  |  | ns |
| ${ }^{\text {t }}$ CW | Chip Enable Hold Time |  | 400 |  |  | ns |

Am2102-2 SWITCHING CHARACTERISTICS AND OPERATING REQUIREMENTS ( $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}} \mathrm{C}=5 \mathrm{~V} \pm 5 \%$ ) Load $=1 \mathrm{TTL}$ Gate and $100 \mathrm{pF}, \mathrm{V}_{\mathrm{IL}}=0.65 \mathrm{~V}, \mathrm{~V}_{I H}=2.2 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$

| Parameter | Description | Test Conditions | Min. | (Note 1 | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {R }}$ | Read Cycle Time |  | 650 |  |  | ns |
| ${ }^{\prime}$ A | Access Time |  |  |  | 650 | ns |
| ${ }_{\mathrm{t}}^{\mathrm{CO}}$ | $\overline{\mathrm{CE}}$ LOW to Output |  |  |  | 400 | ns |
| ${ }^{\text {toh1 }}$ | Previous Read Data Valid with Respect to Address |  | 50 |  |  | ns |
| ${ }^{\text {toh2 }}$ | Previous Read Data Valid with Respect to Chip Select |  | 0 |  |  | ns |
| twc | Write Cycle Time |  | 650 |  |  | ns |
| ${ }^{\text {t }}$ AW | Address Set-Up Time |  | 200 |  |  | ns |
| twp | Write Pulse Width |  | 400 |  |  | ns |
| twr | Write Recovery Time |  | 50 |  |  | ns |
| ${ }^{\text {t }}$ W | Data Set-Up Time |  | 450 |  |  | ns |
| ${ }^{\text {t }}$ DH | Data Hold Time |  | 100 |  |  | ns |
| ${ }^{\text {t }} \mathrm{CW}$ | Chip Enable Hold Time |  | 550 |  |  | ns |

SWITCHING WAVEFORMS


## DEFINITION OF TERMS

## FUNCTIONAL TERMS

$\overline{\text { CE }}$ Active LOW chip enable. Data can be read from or written into the memory only if $\overline{C E}$ is LOW.
$\overline{\text { WE }}$ Active LOW write enable. Data is written into the memory if $\overline{W E}$ is LOW and read from the memory if $\overline{W E}$ is HIGH.

Static RAM A random access memory in which data is stored in bistable latch circuits. A static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.
N -Channel An insulated gate field effect transistor technology in which the transistor source and drains are made of N -type material, and electrons serve as the carriers between the two regions. N-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

## SWITCHING TERMS

$t_{\text {RC }}$ Read Cycle Time. The minimum time required between successive address changes while reading.
$\boldsymbol{t}_{\mathrm{A}}$ Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.
${ }^{\mathbf{t}} \mathbf{c o}$ Access Time from Chip Enable. The minimum time during
which the chip enable must be LOW prior to reading data on the output.
toh1 $^{\text {OHinimum }}$ Access Time. Minimum time which will elapse between change of address and any change on the data output.
$\mathbf{t}_{\mathrm{OH} 2}$ Minimum time which will elapse between a change on the chip enable and any change on the data output.
twc Write Cycle Time. The minimum time required between successive address changes while writing.
$t_{\text {AW }}$ Address Set-Up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.
$\mathbf{t}_{\text {WP }}$ The minimum duration of a LOW level on the write enable guaranteed to write data.
$t_{\text {wr }}$ Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady.
$t_{\text {DW }}$ Data Set-Up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable.
$\mathbf{t}_{\mathrm{DH}}$ Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.
$t_{C W}$ Chip Enable Time During Write. The minimum duration of a LOW level on the Chip Select while the write enable is LOW to guarantee writing.

## PHYSICAL DIMENSIONS

Dual-In-Line


## Am2805/2806/2807/2808 <br> 512-and 1024-Bit Dynamic Shift Registers

## Distinctive Characteristics

- Am2805 Plug-in Replacement Intel 1405A and Signetics 2505
Am2806 Plug-in Replacement Signetics 2512
Am2807 Plug-in Replacement Signetics 2524
Am2808 Plug-in Replacement Signetics 2525
- On chip recirculate and chip select controls
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- TTL and DTL compatible
- Full military temperature range devices available


## FUNCTIONAL DESCRIPTION

The Am2805 and Am2807 are 512-bit dynamic shift registers with recirculate logic on chip. The Am2806 and Am2808 are 1024-bit dynamic shift registers which also have built-in recirculate logic. When the write input is HIGH, data on the data input enters the first bit of the register during the $\phi_{2}$ clock time. If the write input is LOW, then the output of the register is written into the first bit instead. Data in the last bit of the register appears on the data output during the $\phi_{1}$ clock time if the read line is HIGH. If the read line is LOW, the output is OFF (high impedance state). The outputs of all four devices are open drains; they pull the output to $V_{C C}$ when $O N$ and exhibit a very high impedance when OFF. An external pull-down resistor to ground or $V_{D D}$ must be used to establish the LOW logic level.
The Am2805 and Am2806 also have two chip select inputs, $\mathrm{CS}_{1}$ and $\mathrm{CS}_{2}$. If either of these inputs is LOW, the register recirculates and the output remains OFF, regardless of the state of the read and write lines. All inputs except the clocks are TTL/DTL compatible. A TTL input may be driven by the output if a 3 k pull-down resistor to $V_{D D}$ is used. The register outputs can be wire-ORed for expansion. The devices are guaranteed to operate at speeds up to 3 MHz .

## LOGIC SYMBOLS



Am2805 n $=512$
$V_{C C}=P$ in 5
Am2806 $n=1024$


Am2807 $n=512$
$V_{C C}=P$ in 8
Am2808 n=1024
$V_{D D}=P$ in 4

LOGIC DIAGRAM


Am2805/7 $n=512$
Am2806/8 $n=1024$


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DC Input Voltage with Respect to $\mathrm{V}_{\mathrm{CC}}$ | -20 V to +0.3 V |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$V_{D D}=-5 \mathrm{~V} \pm 5 \%, V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Am280××M $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Am280 $\times$ C $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$


Notes: 1. Typical Limits are at $V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=-5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Ambient and maximum loading.
2. Variations in $V_{C C}$ will be tracked directly by $\mathrm{VOH}_{\mathrm{OH}}$ and input thresholds.
3. The output is open drain and the logic LOW level must be defined by an external pull-down resistor. A $3 k$ resistor to $V_{D D}$ provides TTL compatibility.
4. The power supply current flows only while one clock is LOW. Average power is therefore directly proportional to clock duty cycle (ratio of clock LOW time to total clock period.) See curves next page.

SWITCHING CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\phi \mathrm{L}}=-11 \mathrm{~V}\right)$

| Parameters | Definition | Test Conditions |  |  | Min. | Typ.(Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | Clock and Data Rate Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | 0 |  | 4 | MHz |
|  |  | Am $280 \times \times \mathrm{M}-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | 0 |  | 3 |  |
| ${ }^{\text {t }}$ ¢ ${ }^{\text {d }}$ | Delay Between clocks |  |  |  | 5 |  | Note 5 | ns |
| $\mathrm{t}_{\phi \text { pw }}$ | Clock LOW Time |  |  |  | 0.070 |  | Note 8 | $\mu \mathrm{s}$ |
| $t_{r}, t_{f}$ | Clock Rise and Fall Times |  | 0\% to 90\% |  |  |  | 1.0 | $\mu \mathrm{s}$ |
| $t_{s}$ (D) | Set-up Time, Data Input (see definitions) | $t_{r}=t_{f}=5$ |  |  |  |  | 150 | ns |
| $t_{h}$ (D) | Hold Time, Data Input (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50$ |  |  |  |  | 0 | ns |
| $t_{s}(\mathrm{C})$ | Set-up Time, Read, Write and Recirculate Controls (see definitions) | $t_{r}=t_{f}=50$ |  |  |  |  | 135 | ns |
| $t_{\text {h }}(\mathrm{C})$ | Hold Time, Read, Write and Recirculate Controls (see definitions) | $t_{r}=t_{f}=50$ |  |  |  |  | 0 | ns |
| ${ }^{\text {tpd }}$ | Delay, Clock to Data Out | $\mathrm{R}=\mathrm{HIGH}$ | $0^{\circ} \mathrm{C}$ to + | $125^{\circ} \mathrm{C}$ |  |  | 100 | ns |
| $\mathrm{C}_{\text {in }}, \mathrm{C}_{\text {out }}$ | Capacitance, Any Input and Output (Note 6) | $f=$ | $\mathrm{Hz}, \mathrm{V}_{\text {IN }}$ | C |  |  | 5 | pF |
| $\mathbf{C}_{\phi}$ | Clock Input Capacitance (Note 6) | $\mathrm{f}=1 \mathrm{MHz}$, | $\mathrm{N}=\mathrm{V}_{\mathrm{Cc}}$ | Am2805/7 |  |  | 50 | pF |

 ambient temperature and clock duty cycle. See curves for minimum frequency on page 3.
6. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.
7. For some reason known only to God and Intel, the convention for $\phi_{1}$ and $\phi_{2}$ for this device are reversed from the normal. $\phi_{1}$ is the output clock and $\phi_{2}$ is the input clock.
8. $100 \mu \mathrm{sec}$ or $50 \%$ duty cycle, whichever is less.

## DEFINITION OF TERMS

Dynamic Shift Register A shift register in which data storage occurs on small capacitive nodes rather than in bistable logic circuits. Dynamic shift registers must be clocked continuously to maintain the charge stored on the nodes.
$\phi_{1}, \phi_{\mathbf{2}}$ The two clock pulses applied to the register. The clock is ON when it is at its negative voltage level and OFF when it is at $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$. Data is accepted into the master of each bit during $\phi_{2}$ and is transferred to the slave of each bit during $\phi_{1}$.
$f_{\max }$ The maximum frequency at which the register will operate. This is the data rate through the register and also the frequency of each clock signal.
$t_{\phi d}$ Clock delay time. The time elapsing between the LOW-toHIGH transition of one clock input and the HIGH-to-LOW transition of the other clock input. During $\mathrm{t}_{\phi \mathrm{d}}$ both clocks are HIGH and all data is stored on capacitive nodes.
$\mathbf{t}_{\phi \mathrm{pw}}$ Clock pulse width. The LOW time of each clock signal. During $\mathrm{t}_{\phi \mathrm{pw}}$ one of the clocks is ON, and data transfer between master and slave or slave and master occurs.
$t_{r}, t_{f}$ Clock rise and fall times. The time required for the clock signals to change from $10 \%$ to $90 \%$ of the total level change occuring.
$\mathbf{t}_{\mathbf{s}}(\mathrm{D})$ Data set-up time. The time prior to the LOW-to-HIGH transition of $\phi_{2}$ during which the data on the data input must be steady to be correctly written into the memory.
$t_{h}(\mathrm{D})$ Data hold time. The time following the LOW-to-HIGH transition of $\phi_{2}$ during which the data must be steady. To correctly write data into the register, the data must be applied by $\mathrm{t}_{\mathrm{s}}(\mathrm{D})$ before this transition and must not be changed until $\mathrm{t}_{\mathrm{h}}(\mathrm{D})$ after this transition.
$\mathrm{t}_{\mathrm{s}}(\mathrm{C}), \mathrm{th}_{\mathrm{h}}(\mathrm{C})$ The set-up and hold times for the Read, Write, and Chip Select controls, relative to the LOW-to-HIGH transition of the appropriate clock phase.
$t_{\text {pd }}$ The delay from the start of a read cycle to correct data present at the register output. A read cycle is begun when $\phi_{1}$ is LOW AND Read is HIGH.


KEY TO TIMING DIAGRAM

| waveform | inputs | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROMHTOL | WILL BE ChANGING FROM H TOL |
| N170 | MAY CHANGE <br> FROMLTOH | WILL BE Changing FROM LTOH |
| xxuxx | DON'T CARE; ANY CHANGE PERMITTED | CHANGING STATE UNKNOWN |



SCHEMATIC DIAGRAM


Note: No CS inputs on Am2807/8

$$
\stackrel{\perp}{\underset{=}{x}}=v_{c c}
$$



Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. $7-3$

## Am1402A/1403A/1404A Am2802/2803/2804 <br> 1024-Bit Dynamic Shift Registers

## Distinctive Characteristics

- Quad 256-bit, dual 512-bit, single 1024-bit
- 10 MHz frequency operation guaranteed for Am2802, Am2803 and Am2804.
- Low power dissipation of $0.1 \mathrm{~mW} /$ bit at 1 MHz
- DTL and TTL compatible
- Both military and commercial grade devices available
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected die for the assemblers of hybrid products


## FUNCTIONAL DESCRIPTION

The Am1402A, 3A, and 4A are 1024-bit silicon gate dynamic shift registers. The low threshold characteristics of this technology allow high-speed operation and DTL and TTL compatibility. The Am1402A is a quad 256-bit device; the Am1403A is a dual 512-bit register; and the Am1404A is a
single 1024-bit register. All three devices require two-phase non-overlapping clocks, and provide a one-bit shift on each clock pulse. The Am2802, 3, and 4 registers are functionally identical to the Am1402A, 3A, and 4A, but are guaranteed to operate over frequencies from 400 Hz to 10 MHz .

## BLOCK DIAGRAMS

Am1402A/1403A/1404A Shift Registers


## Functional Equivalent of Each Register



Since the two registers shift on opposite clock pulses, a new data bit is entered on both $\phi_{1}$ and $\phi_{2}$. Data entering the register on $\phi_{1}$ will appear at the output on $\phi_{1}$ (from the negative edge of $\phi_{1}$ to the negative edge of $\phi_{2}$ ).


MAXIMUM RATINGS
(Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature Under Bias | $-55^{\circ} \mathrm{C} \mathrm{to}+125^{\circ} \mathrm{C}$ |
| Power Dissipation (Note 1) | 600 mW |
| Data and Clock Input Voltages with respect to most Positive Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 0.3 V to -20 V |
| Power Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ with respect to $\mathrm{V}_{\mathrm{CC}}$ | 0.3 V to -20 V |

## OPERATING RANGE

| Part Number | $V_{C C}$ | Temperature Range |  |
| :--- | :---: | :---: | :---: |
| Am1402A, Am1403A, Am1404A | $5 V \pm 5 \%$ | -4.75 V to -9.45 V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Am1402ADM, Am1403AHM, Am1404AHM | $5 \mathrm{~V} \pm 5 \%$ | -4.75 V to -9.45 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am2802DC, Am2803HC, Am2804HC | $5 \mathrm{~V} \pm 5 \%$ | $-5 \mathrm{~V} \pm 5 \%$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Am2802DM, Am2803HM, Am2804HM | $5 \mathrm{~V} \pm 5 \%$ | $-5 \mathrm{~V} \pm 5 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)



\section*{SWITCHING CHARACTERISTICS AND OPERATING CONDITIONS (Over Operating Range) Am1402A/Am1403A/Am1404A <br> | $V_{\text {Do }}=-5 \mathrm{~V} \pm 5 \%$ | $V_{\text {(Test Load 1) }}=-9 \mathbf{V} \pm 5 \%$ |
| :---: | :---: |
| (Test Load 2) |  |}


| Parameter | Description | Test Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{c}$ | Clock Frequency Range |  | (Note 1) |  | 2.5 | (Note 1) |  | 1.5 | MHz |
| $\mathrm{f}_{\mathrm{d}}$ | Data Repetition Rate |  | (Note 1) |  | 5.0 | (Note 1) |  | 3.0 | MHz |
| $t_{\phi}$ PW | Clock Pulse Width |  | 0.13 | 1.0 |  | 0.17 |  | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {d }_{\mathrm{d}}}$ | Clock Pulse Delay (Note 2) | t P PW $=130 \mathrm{~ns}$ | 10 |  | (Note 2) | 10 |  | (Note 2) | ns |
| $\mathrm{tf}_{\mathrm{f}} \mathrm{t}_{\mathrm{r}}$ | Clock Pulse Rise/Fall Time |  |  |  | 1000 |  |  | 1000 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Data Set Up Time | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leqslant 50 \mathrm{~ns}$ | 30 |  | 30 | 60 |  | 60 | ns |
| th | Data Hold Time | $\mathrm{tr}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leqslant 50 \mathrm{~ns}$ | 20 |  | 20 | 20 |  | 20 | ns |
| ${ }^{\text {t }} \mathrm{pd}+{ }^{\text {, }} \mathrm{t}_{\mathrm{pd}}$ - | Clock to Data Out Delay |  |  |  | 90 |  |  | 110 | ns |
| $\mathrm{ClN}^{\text {* }}$ | Input Capacitance | @ $1 \mathrm{MHz}, 250 \mathrm{mVPP}$ |  | 5 | 10 |  | 5 | 10 | pF |
| COUT* | Output Capacitance | @ $1 \mathrm{MHz}, 250 \mathrm{mVPP}$ |  | 5 | 10 |  | 5 | 10 | pF |
| $\mathbf{C} \phi^{*}$ | Clock Capacitance | @ $1 \mathrm{MHz}, 250 \mathrm{mVPP}$ |  | 110 | 140 |  | 110 | 140 | pF |

## SWITCHING CHARACTERISTICS AND OPERATING CONDITIONS (Over Operating Range)

(Test Load 1)

| Parameter | Description | Test Conditions | Min. | Max. |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{c}}$ | Clock Frequency Range | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$ | (Note 1) | 5.0 (Note 4) | MHz |
| $\mathrm{f}_{\mathrm{d}}$ | Data Repetition Rate (Note 1) |  | (Note 3) | 10.0 (Note 4) | MHz |
| t $\dagger$ PW | Clock Pulse Width |  | 0.07 | 10 | $\mu \mathrm{s}$ |
| t $\phi_{\text {d }}$ | Clock Pulse Delay | t $\phi$ PW $=70 \mathrm{~ns}$ | 10 | (Note 2) | ns |
| $t_{f}, t_{r}$ | Clock Pulse Rise/Fall Time |  |  | 1000 | ns |
| $\mathrm{t}_{5}$ | Data Set Up Time |  | 30 |  | ns |
| $t^{\prime}$ | Data Hold Time |  | 20 |  | ns |
| ${ }^{\text {t }} \mathrm{pd}+{ }^{\text {t }}$ pd- | Clock to Data Out Delay |  |  | 90 | ns |

Notes:

1. See minimum operating frequency graph for low limits on data rep. rate.
2. Upper limit on $t_{\phi d}$ is determined by minimum frequency.
3. See max clock pulse delay graph for guarantee.
4. For additional information on 10 MHz operation ( 5 MHz clock rate) see AMD application note dated July 1973 on "Applications of Dynamic Shift Registers."

## DESCRIPTION OF TERMS

## OPERATIONAL TERMS

$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current
$\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\mathrm{OL}}$ Maximum logic LOW output voltage with output LOW current
$\mathrm{I}_{\mathrm{OL}}$ into junction of output and load resistor.
$\mathbf{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$\mathbf{V}_{\mathrm{LL}}$ Logic LOW input voltage.
$\mathbf{V}_{\mathrm{OL}}$ Clock LOW input voltage.
$\mathbf{V}_{\mathrm{OH}}$ Clock HIGH input voltage.
$I_{1}$ Input leakage current.
Io Output leakage current.
$I_{D D}$ Power supply current.
$\mathrm{C}_{\text {IN }}$ Input capacitance.
C $\phi$ Input clock capacitance.
Cout Output capacitance.

## FUNCTIONAL TERMS

$\phi_{1}, \phi_{2}$ The two clock phases required by the dynamic shift register.
$f_{c}$ The clock frequency of the shift register.
$f_{d}$ The input data repetition rate.

## SWITCHING TERMS

t $\phi_{d}$ The delay between the LOW to HIGH transition of a clock phase to the HIGH to LOW transition of the other clock phase.
$t_{\phi_{\text {PW }}}$ The clock pulse widths necessary for correct operation.
$\mathbf{t}_{f}, \mathbf{t}_{\mathbf{r}}$ The clock pulse rise and fall times necessary for correct operation.
$t_{s}$ The time required for the input data to be present prior to the LOW to HIGH transition of the clock phase to ensure correct operation.
$t_{h}$ The time required for the input data to remain present after the LOW to HIGH transition of the clock phase to ensure correct operation.
$t_{\text {pd }}$ The propagation delay from the HIGH to LOW clock phase $\phi_{1}$ transition to the output LOW to HIGH transition.
$\boldsymbol{t}_{\text {pd- }}$ The propagation delay from the HIGH to LOW clock phase $\phi_{2}$ transition to the output HIGH to LOW transition.


Clock Rise Time 10 ns
Clock Fall Time 10 ns
Output Load 1 TTL Load

Test Load 1



CIRCUIT DIAGRAM




## Am2809 Dual 128-Bit Static Shift Register

## Distinctive Characteristics

- Second source to Signetics 252IV.
- TTL compatible on clock and data inputs.
- Operation guaranteed from DC-to-2.5MHz.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Low capacitance on clock and data inputs.

| FUNCTIONAL DESCRIPTION <br> The Am2809 is a dual 128 -bit static shift register built using P-channel silicon gate MOS technology. The two registers have a common clock input which is low-threshold TTL compatible. The registers also have built-in recirculate feedback. When the recirculate control ( $\overline{\mathrm{RC}}$ ) is LOW, the data on the data output of each register is fed back to the corresponding register input. When $\overline{\mathrm{RC}}$ is HIGH, each register accepts data from the data input. Each of the register outputs can drive one standard TTL load or three Am93L series low-power unit loads. <br> Data in the Am2809 is shifted on the LOW-to-HIGH edge of the input clock. Data on the data inputs must remain steady for a set-up time before and a hold time after this clock transition. Since storage in the register is static, the register may be halted indefinitely with the clock in the HIGH state. | LOGIC SYMBOL $\begin{aligned} & V_{C C}=\operatorname{Pin} 8 \\ & V_{G G}=\operatorname{Pin} 4 \end{aligned}$ |
| :---: | :---: |
| LOGIC BLO | K DIAGRAM |
| ORDERING INFORMATION | CONNECTION DIAGRAMS <br> Top Views <br> Am2809HC <br> Am2809HM <br> Am2809PC |

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DC Input Voltage with Respect to $\mathrm{V}_{\mathrm{CC}}$ | -20 V to +0.3 V |

## OPERATING RANGE

| Part Number | Ambient Temperature | VCC | $V_{G G}$ |
| :---: | :---: | :---: | :---: |
| Am2809PC <br> Am2809HC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | $-12 \mathrm{~V} \pm 5 \%$ |
| Am2809HM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | $-12 \mathrm{~V} \pm 5 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{CC}}-1.5$ |  |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{IOL}=1.6 \mathrm{~mA}$ |  |  | -4 | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | $\mathrm{V}_{\mathrm{Cc}}-1.7$ |  | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | $\mathrm{V}_{\text {cc }}-3.95$ | Volts |
| IIL | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0 \quad T_{A}=25^{\circ} \mathrm{C}$ |  |  | 10 | 500 | nA |
| $\mathrm{IIH}^{\text {I }}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | 500 | nA |
| ${ }^{\text {IGG }}$ | Power Supply Current | $\begin{aligned} & f=2.5 \mathrm{MHz} \\ & v_{C C}=\mathrm{MAX} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 24 | 32 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | 38 |  |
|  |  | $\mathrm{f}=2.0 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | 44 |  |

Note: 1. Typical Limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions | Am2809PC Am2809HC |  |  | Am2809HM |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{f}_{\mathrm{c}}$ | Clock Frequency Range |  | 0 |  | 2.5 | 0 |  | 2.0 | MHz |
| $\mathbf{t}_{\phi \mathrm{pw}}{ }^{\mathbf{H}}$ | Clock HIGH Time |  | 0.2 |  | $\infty$ | 0.4 |  | $\infty$ | $\mu \mathrm{s}$ |
| $\mathbf{t}_{\phi \mathrm{pw}} \mathbf{L}$ | Clock LOW Time |  | 0.2 |  | 100 | 0.25 |  | 100 | $\mu \mathrm{s}$ |
| $t_{r}, t_{f}$ | Clock Rise and Fall Times | 10\% to 90\% |  |  | 1.0 |  |  | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{s}}$ (D) | Set-up Time, Data Input (see definitions) | $t_{r}=t_{f}=50 \mathrm{~ns}$ |  |  | 75 |  |  | 100 | ns |
| $t_{h}(\mathrm{D})$ | Hold Time, Data Input (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}$ |  |  | 50 |  |  | 65 | ns |
| $\mathrm{t}_{\mathbf{s}}(\overline{\mathrm{RC}})$ | Set-up Time, Recirculate Control (see definitions) | $t_{r}=t_{f}=50 \mathrm{~ns}$ |  |  | 50 |  |  | 100 | ns |
| $\mathrm{th}_{\mathrm{h}}(\overline{\mathrm{RC}})$ | Hold Time, Recirculate Control (see definitions) | $t_{r}=t_{f}=50 \mathrm{~ns}$ |  |  | 50 |  |  | 65 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | Delay, Clock to Data Out |  |  | 170 | 300 |  | 170 | 350 | ns |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Any Input (Note 2) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |  | 3 | 7 |  | 3 | 7 | pF |



## CHARACTERISTIC CURVES



## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is LOW and is transferred to the static slaves while the clock is HIGH. The clock may be stopped indefinitely in the HIGH state, but there are limitations on the time it may reside in the LOW state.

Typical Propagation Delay Versus Ambient Temperature


SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from LOW-to-HIGH. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.

## APPLICATIONS



## 128-Word x 8-Bit Pseudo-Random Access Memory

Data stored in the four dual 128 -bit shift registers can be accessed randomly by comparing the desired address with the address currently available at the shift register I/O. A pair of Am93L16 low-power counters keeps track of data addresses as the data circulates around the memory. Other Am93L16 counters are used as 4-bit registers with enables by grounding the count enables. They are used to store the requested address, the new data to be written into the memory, and the data read from the memory. The Am93L24 comparators switch the memories from the recirculate mode to the write mode to enter new data in a write operation. Similarly, the output storage registers are enabled when the Am93L24s indicate comparison in a read operation.

## PACKAGE OUTLINES



Metallization and Pad Layout



ADVANCED
MICRO DEVICES INC.
901 Thompson Place Sunnyvale California 94086 (408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am2810•Am1002P•Am1002L Dual 128-Bit Static Shift Register 

## Distinctive Characteristics

- 2nd Source to Mostek 1002P and 1002L.
- Built-in pull-up resistors.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Operation guaranteed from DC to 2 MHz .


## FUNCTIONAL DESCRIPTION

The Am2810/Am1002P is a dual 128-bit static shift register built using $\mathbf{P}$-channel silicon gate MOS technology. The two registers each have a two-input multiplexer on their inputs, so that input data may be selected from one of two sources. Each register has a separate clock input, and operates with a low-voltage TTL clock signal. The registers shift on the LOW-to-HIGH edge of the clock signal. Data at the inputs must be steady for a set-up time before and a hold time after this clock transition. Since data storage is static, the clock may be halted indefinitely in the HIGH state. The outputs of each register can drive one TTL load or three Am93L low-power TTL loads.
The two-input multiplexer on the input of each register is controlled by the $\overline{R C}$ (recirculate control) input. When $\overline{\mathrm{RC}}$ is LOW, data is accepted on the $R_{\text {in }}$ input; when $\overline{R C}$ is HIGH, data is accepted on the $\mathrm{D}_{\text {in }}$ input. The inputs to the registers have built-in pull-up resistors to provide total TTL compatibility. The VRA pin controls the pull-up resistors for register $A D_{\text {in }}$ and $\overline{\mathrm{RC}}$ inputs. The $V_{R B}$ pin controls the pull-up resistors for the register $B D_{\text {in }}$ and $\overline{R C}$ inputs. The $\mathrm{V}_{\mathrm{R} \phi}$ pin controls the resistor on the clock input to both registers. When the resistor control pins are tied to $V_{G G}$ ( -12 V ), the resistors are enabled and pull the inputs they affect up to $V_{\text {SS }}$. When the resistor control pins are tied to $V_{S S}$ the resistors are all very high impedance and the inputs they affect all exhibit normal MOS characteristics. The $\mathrm{R}_{\text {in }}$ inputs are intended to be the recirculate inputs from an MOS output and these inputs do not have pull-up resistors associated with them.
The Am1002L is the same device in a 10 -lead TO-100 can with no recirculate controls and with all pull-up resistors disabled except those on the clock pin.


LOGIC BLOCK DIAGRAM (One Register Shown)


| ORDERING INFORMATION |  |  |  | CONNECTION DIAGRAMS |
| :---: | :---: | :---: | :---: | :---: |
| Package Type <br> Hermetic DIP Hermetic DIP TO-100 | Temperature Range $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ | Am2810 Order Number <br> Am2810DC Am2810DM | 1002P/ <br> 1002L <br> Order <br> Number <br> MK1002P <br> MK1002L | Notes: Pin 1 is marked for orientation. <br> Pins 5 and 6 on 1002L are tied together internally. |

MAXIMUM RATING (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+\mathbf{0 . 3 \mathrm { V }}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

## OPERATING RANGE

| Part Number | $\mathrm{T}_{\mathrm{A}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {DD }}$ | $\mathrm{V}_{\text {GG }}$ |
| :--- | :---: | :---: | :---: | :---: |
| Am2810×C <br> Am1002P <br> Am1002L | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12.0 \mathrm{~V} \pm 5 \%$ |
| Am2810×M | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12.0 \mathrm{~V} \pm 5 \%$ |

## ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless otherwise noted)

| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\text {SS }}$-1. |  |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |  |  | 0.2 | 0.4 | Volts |
| VIH | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | $\mathrm{V}_{\text {SS }}-1$ |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | $\mathrm{V}_{\mathrm{SS}}-4$ | Volts |
| $\begin{aligned} & I_{I L} \\ & \text { (Note 2) } \end{aligned}$ | Resistors Disabled Input LOW Current | $\begin{aligned} & V_{S S}=M A X ., V_{I N}=0 V \\ & V_{R A}=V_{R B}=V_{R \phi}=V_{S S} \end{aligned}$ |  |  |  | -40 | $\mu \mathrm{A}$ |
| $\begin{aligned} & I_{I L}(\Omega) \\ & \text { (Note } 2 \text { ) } \\ & \hline \end{aligned}$ | Resistors Enabled Input LOW Current | $\begin{aligned} & V_{S S}=M A X ., V_{I N}=0.4 \mathrm{~V}, \text { Am2810/Am1002P only } \\ & V_{R A}=V_{R B}=V_{R \phi}=V_{G G} \end{aligned}$ |  | -0.3 |  | -2.0 | mA |
| $\mathrm{I}_{\text {IL }}(\phi)$ | Input LOW Current Clock Input | 1002L only |  | -0.6 |  | -4.0 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{R A}=V_{R B}=V_{R \phi}=V_{\text {IN }}=V_{S S}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| ISS | $\mathrm{V}_{\text {SS }}$ Power Supply Current | $f=1 \mathrm{MHz}$ <br> Inputs and Outputs Open | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  | 14 | 25 |  |
|  |  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | 35 |  |
| ${ }^{\prime} \mathrm{GG}$ | VGG Power Supply Current |  | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  | -4 | -10 | mA |
|  |  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | -15 |  |

Notes: 1. Typical Limits are at $V_{S S}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. On chip pull-up resistors are provided for the clock and data inputs; they are enabled when the appropriate $V_{R}$ input is at -12 V . When the $V_{R}$ inputs are at $V_{S S}$, the resistors are disabled and the inputs exhibit normal MOS characteristics ( $I_{I L}$ and $I_{I H}$ ), the recirculate data inputs have no pull-up resistors and always exhibit MOS characteristics. All pull-up resistors are disabled on the Am1002L except the one on the clock.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions | $\begin{gathered} \text { Am2810 } \\ \text { Min. } \\ \hline \end{gathered}$ |  | $\begin{aligned} & \text { Am1002P/ } \\ & \text { Am1002L } \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Max. | Min. | Typ. | Max. | Units |
| $f_{\text {max }}$ | Maximum Clock Frequency |  | 2.0 |  |  | 1.0 |  |  | MHz |
| $\mathbf{t}_{\phi \mathrm{p} \mathrm{w}^{\mathrm{H}}}$ | Clock HIGH Time |  | 0.2 |  | $\infty$ | 0.4 |  | $\infty$ | $\mu \mathrm{s}$ |
| $t_{\text {¢pw }}{ }^{\text {L }}$ | Clock LOW Time |  | 0.2 |  | 100 | 0.3 |  | 10 | $\mu \mathrm{s}$ |
| $\mathbf{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock Rise and Fall Times |  | 10 |  | 200 | 10 |  | 200 | ns |
| $t_{s}(\mathrm{D})$ | Set-up Time, D or R Inputs (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}, \mathrm{~V}_{\mathrm{R}}=-12 \mathrm{~V}$ |  |  | 100 |  |  | 50 | ns |
| $t_{h}(\mathrm{D})$ | Hold Time, D or R Inputs (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}, \mathrm{~V}_{\mathrm{R}}=-12 \mathrm{~V}$ |  |  | 100 |  |  | 200 | ns |
| $\mathrm{ts}_{\mathbf{s}}(\overline{\mathrm{RC}})$ | Set-up Time, $\overline{\mathrm{RC}}$ Input (see definitions) |  |  |  | 100 |  |  | 100 | ns |
| $\mathrm{th}_{\mathrm{h}}(\overline{\mathrm{RC}})$ | Hold Time, $\overline{\mathrm{RC}}$ Input (see definitions) |  |  |  | 200 |  |  | 300 | ns |
| $t_{\text {pd }}$ | Delay, Clock to Output LOW or HIGH | $\mathrm{R}_{\mathrm{L}}=2.9 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | (Note 4) |  | 250 | (Note 4) |  | 450 | ns |
| $\mathrm{t}_{\mathrm{pr}}, \mathrm{t}_{\mathrm{pf}}$ | Output Rise and Fall Times | 10\% to 90\% |  |  | 100 |  |  | 150 | ns |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Any Input (Note 3) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  | 3 | 7 |  | 3 | 10 | pF |

[^17]

TEST CIRCUIT


## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static, shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is LOW and is transferred to the static slaves while the clock is HIGH. The clock may be stopped indefinitely in the HIGH state, but there are limitations on the time it may reside in the LOW state.

SET-UP and HOLD TIMES The shift register will accept the data that is present.on its input around the time the clock goes from LOW-to-HIGH. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.


Eight Register 256-Bit Memory System
Data enters one of the eight 256 -bit registers when the write enable input to the decoder is LOW. The addressed register will accept the data on the data input; the other seven registers will recirculate their data. Outputs are driven directly into an Am9312 8 -input multiplexer. Obviously, the read and write registers need not be the same. Note that the $\mathrm{V}_{\mathrm{R} \phi}$ input is connected to $\mathrm{V}_{\mathrm{GG}}$ on only one device; the pull-up resistor on this device will pull the line up for all the devices. The $V_{\text {RB }}$ inputs are all connected to $V_{S S}$, since only MOS compatibility is needed. The $V_{\text {RA }}$ inputs are all connected to $V_{G G}$ because each recirculate input needs a separate pull-up. This also increases the loading on the data input.

PHYSICAL DIMENSIONS
Side Brazed Dual-In-Line


TO-100


## TRUTH TABLE

| $\overline{\text { RC }}$ | $\mathbf{R}_{\text {IN }}$ | D $_{\text {IN }}$ | Data Entered |
| :---: | :---: | :---: | :---: |
| L | L | X | L |
| L | H | X | H |
| H | X | L | L |
| H | X | H | H |

$H=$ HIGH Voltage level
L = LOW Voltage Level
$X=$ Don't Care


Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 5-74

# Am2812 / Am2812A • Am2813/Am2813A $32 \times 8$ - Bit and $32 \times 9$ - Bit First-in First-out Memories 

## Distinctive Characteristics

- Completely independent read and write operations
- "Half-full" flag
- Am2812 has serial or parallel input and output - Data rates up to 1 MHz


## FUNCTIONAL DESCRIPTION

The Am2812 and Am2813 are 32 word by 8 -bit and 9 -bit first-in first-out memories, respectively. Both devices have completely independent read and write controls and have threestate outputs controlled by an output enable pin (OE). Data on the data inputs ( $D_{i}$ ) are written into the memory by a pulse on load ( PL L$)$. The data word automatically ripples through the memory until it reaches the output or another data word. Data is read from the memory by applying a shift out pulse on PD. This dumps the word on the outputs ( $\mathrm{Q}_{\dot{i}}$ ) and the next word in the buffer moves to the output. An output ready signal (OR) indicates that data is available at the output and also provides a memory empty signal. An input ready (IR) signal indicates that the device is ready to accept data and also provides a memory full signal. Both the Am2812 and Am2813 have master reset inputs which clear all data from the device (reset to all LOWs), and a FLAG signal which goes HIGH when the memory contains more than 15 words.
The Am2812 can perform input and output data transfer on a bit-serial basis as well as on 8 -bit parallel words. The input buffer is in reality an 8 -bit shift register which can be loaded in parallel by the PL command or can be loaded serially through the $\mathrm{D}_{0}$ input by using the SL clock. When 8 bits have been shifted into the input buffer serially, the 8 -bit word automatically moves in parallel through the memory. The output includes a built-in parallel-to-serial converter, so that data can be shifted out of the $\mathrm{Q}_{7}$ output by using the SD clock. After 8 clock pulses a new 8 -bit word appears at the outputs.

The timing and function of the four control signals, PL, IR, PD, and OR, are designed so that two FIFOs can be placed end to end, with OR of the first driving PL of the second and IR of the second driving PD of the first. With this simple interconnection, strings of FIFOs can control each other reliably to make a FIFO array any number of words deep.

ORDERING INFORMATION

|  |  |  | Am2812 | Am2813 |
| :--- | :---: | :---: | :---: | :---: |
| Package |  | Temperature | Order | Order <br> Type |
| Frequency | Range | Number | Number |  |
| Hermetic DIP | 500 KHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2812DC | AM2813DC |
| Hermetic DIP | 500 KHz | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2812DM | AM2813DM |
| Hermetic DIP | 1 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2812ADC | AM2813ADC |
| Hermetic DIP | 1 MHz | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2812ADM | AM2813ADM |

## LOGIC SYMBOLS


$V_{S S}=\operatorname{Pin} 24$
$V_{D D}=\operatorname{Pin} 16$


CONNECTION DIAGRAMS
Top Views
Am2812



Am2813


Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-7 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3^{\prime}$ |
| $\mathrm{V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+\mathbf{0 . 3}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+\mathbf{0 . 3}$ |

## OPERATING RANGE

| Part Number | Ambient Temperature | $V_{\text {SS }}$ | $V_{\text {DD }}$ | $V_{G G}$ |
| :---: | :---: | :---: | :---: | :---: |
| Am2812DC, Am2812ADC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | ov | $-12 \mathrm{~V} \pm 5 \%$ |
| Am2813DC, Am2813ADC |  |  |  |  |
| Am2812DM, Am2812ADM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | OV | $-12 \mathrm{~V} \pm 5 \%$ |
| Am2813DM, Am2813ADM |  |  |  |  |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)


Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
2. Pull up circuit on Am2813 only. See graph of input V-l characteristics.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Am2812
Am2813

Am2812A
Am2813A

| Parameters | Conditions/Note | Test Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{p}}$ | Maximum Parallel Load or Dump Frequency |  | 0.5 |  |  | 1.0 |  |  | MHz |
| IR ${ }^{\text {+ }}$ | Delay, PL or SL HIGH to IR In-Active |  | 100 | 300 | 1100 | 80 | 300 | 450 | ns |
| t\|R- | Delay, PL or SL LOW to IR Active |  | 100 | 250 | 800 | 80 | 250 | 400 | ns |
| $t_{\text {pw }} \mathrm{H}(\mathrm{P})$ | Minimum PL or PD HIGH Time |  |  |  | 100 |  |  | 80 | ns |
| ${ }^{t_{p w} L}$ L(P) | Minimum PL or PD LOW Time |  |  |  | 100 |  |  | 80 | ns |
| $t_{\text {pw }} \mathrm{H}(\mathrm{S})$ | Minimum SL or SD HIGH Time | Am2812 only |  |  | 350 |  |  | 300 | ns |
| $t_{\text {pw }} \mathbf{H}(S)$ | Minimum SL or SD LOW Time | Am2812 only |  |  | 350 |  |  | 300 | ns |
| $t_{\text {h }}$ (D) | Data Hold Time |  |  | 190 | 250 |  | 170 | 200 | ns |
| ${ }_{4 s}(\mathrm{D})$ | Data Set-Up Time | to PL |  |  | 0 |  |  | 0 | ns |
|  |  | to SL |  |  | 100 |  |  | 90 |  |
| ${ }^{\text {t OR }+}$ | Delay, PD or SD HIGH to OR LOW | OE HIGH | 100 | 450 | 1100 | 100 | 350 | 520 | ns |
| ${ }^{\text {tor- }}$ | Delay, PD or SD LOW to OR HIGH | OE HIGH | 100 | 400 | 850 | 100 | 300 | 470 | ns |
| ${ }^{\text {t PT }}$ | Ripple through Time | FIFO Empty |  |  | 10 |  |  | 8 | $\mu \mathrm{s}$ |
| ${ }_{\text {t }}$ DH | Delay, OR LOW to Data Out Changing | PD = LOW | 50 | 200 |  | 50 | 200 |  | ns |
| ${ }^{\text {t DA }}$ | Delay, Data Out to OR HIGH | PD = HIGH | 0 | 100 |  | 0 | 100 |  | ns |
| ${ }^{\text {t MRW }}$ | Minimum Reset Pulse Width |  |  |  | 400 |  |  | 400 | ns |
| tDO | Delay, OE LOW to Output OFF |  |  |  | 400 |  |  | 400 | ns |
| tEO | Delay, OE HIGH to Output Active |  |  |  | 400 |  |  | 400 | ns |
| ${ }^{\text {t }}$ DF | Delay from PL or SL HIGH to Flag HIGH or PD or SD HIGH to Flag LOW |  |  | 0.5 | 1.0 |  | 0.5 | 1.0 | $\mu s$ |
| Cl | Input Capacitance |  |  |  | 7 |  |  | 7 | pF |

Notes: 3. IR is active HIGH on Am2813 and active LOW on Am2812.
4. Minimum and maximum delays generally occur at opposite temperature extremes. Devices at approximately the same temperature will have

## LOGIC BLOCK DIAGRAM



## DESCRIPTION OF THE Am2812 and Am2813 FIFO OPERATION

The Am2812 and Am2813 FIFOs consist internally of 32 data registers and one 32 -bit control register, as shown in the logic block diagram. A " 1 " in a bit of the control register indicates that a data word is stored in the corresponding data register. A " 0 " in a bit of the control register indicates that the corresponding data register does not contain valid data. The control register directs the movement of data through the data registers. Whenever the $n^{\text {th }}$ bit of the control register contains a " 1 " and the $(\mathrm{n}+1)$ th bit contains a " 0 ", then a strobe is generated causing the $(n+1)$ th data register to read the contents of the $n^{\text {th }}$ data register, simultaneously setting the ( $n+1$ )th control register bit and clearing the $n^{\text {th }}$ control register bit, so that the control flag moves with the data. In this fashion data in the data register moves down the stack of data registers toward the output as long as there are "empty" locations ahead of it. The fall through operation stops when the data reaches a register $n$ with a " 1 " in the $(\mathrm{n}+1)$ th control register bit, or the end of the register.
Data is initially loaded from the data inputs by applying a LOW-to-HIGH transition on the parallel load (PL) input. A " 1 " is placed in the first control register bit simultaneously. The first control register bit is returned buffered, to the input ready (IR) output, and this pin goes inactive indicating that data has been entered into the first data register and the input is now "busy", unable to accept more data. When PL next goes LOW, the fallthrough process begins (assuming that at least the second location is empty). The data in the first register is copied into the second, and the first control register bit is cleared. This causes IR to go active, indicating the inputs are available for another data word.
The data falling through the register stacks up at the output end. At the output the last control register bit is buffered and brought out as Output Ready (OR). A HIGH on OR indicates there is a " 1 " in the last control register bit and therefore there is valid data
on the data outputs. A parallel dump command is used to shift the data word out of the FIFO. A LOW-to-HIGH transition on PD clears the last register bit, causing OR to go LOW, indicating that the data on the outputs may no longer be valid. When PD goes LOW, the " 0 " which is now present at the last control register bit allows the data in the next to the last register to move into the last register position and on to the outputs. The " 0 " in the control register then "bubbles" back toward the input as the data shifts toward the output.
If the memory is emptied by reading out all the data, then when the last word is being read out and PD goes HIGH, OR will go LOW as before, but when PD next goes LOW, there is no data to move into the last location, so OR remains LOW until more data arrives at the output. Similarly, when the memory is full data written into the first location will not shift into the second when PL goes LOW, and IR will remain inactive instead of returning to an active state.

The pairs of input and output control signals are designed so that the PD input of one FIFO can be driven by the IR output of another, and the OR output of the first FIFO can drive the PL input of the second, allowing simple expansion of the FIFO to any depth. Wider buffers are formed by allowing parallel rows of FIFOs to operate together, as shown in the application on the last page.

Because the input ready signal is active LOW on the Am2812 a peculiarity occurs when several devices are placed end-to-end. When the second unit of two Am2812's fills up, the data out of the first is not dumped immediately. That is, no shift out command occurs, so that the data last written into the second device remains on the output of the first until an empty location bubbles up from the output. The net effect is that n Am2812s connected end-to-end store $31 n+1$ words (instead of $32 n$ ). The Am2813 stores 32 n words in this configuration, because IR is active HIGH and does dump the last word written into the second device.


## Am2812 INPUT TIMING

When data is steady PL is brought HIGH (1) causing internal data strobe to be generated (2). When data has been loaded, $\overline{\mathrm{IR}}$ goes HIGH (3) and data may be changed (4). $\overline{\mathrm{IR}}$ remains HIGH until PL is brought LOW (5); then IR goes LOW (6) indicating new data may be entered.


## Am2812 OUTPUT TIMING

When data out is steady (1), OR goes HIGH (2). When PD goes HIGH (3), OR goes LOW (4). When PD goes LOW again (5), the output data changes (6) and OR returns HIGH (7).

The input and output timing diagrams above illustrate the sequence of control on the Am2812. Note that PL matches $O R$ and $\overline{\mathrm{IR}}$ matches PD in time, as though the signals were driving each other. The Am2813 pattern is similiar, but IR is active HIGH instead of active LOW (shown in timing diagram on next page).

## FLAG OUTPUT

A flag output is available on the Am2812 and Am2813 to indicate whether the FIFO is more or less than half full. The flag signal is generated by summing the " 1 s " in the control flipflops, and therefore is not affected by the movement of data through the register. The flag signal goes HIGH when the 13th, 14th, 15th, or 16th word is loaded into the FIFO. It will remain HIGH until there are less than $15+1 /-2$ words in the memory. It is always HIGH if there are more than 16 words in the FIFO.

## RESET

An over-riding master reset ( $\overline{\mathrm{MR}}$ ) is used to clear all control register bits and set all the outputs LOW.

## SERIAL INPUT AND OUTPUT (Am2812 ONLY)

The Am2812 also has the ability to read or write serial bit streams, rather than 8 -bit words. The device then works like $5-44$ a 256 by 1 -bit FIFO. A serial data stream can be loaded into
the device by using the serial load input and applying data to $D_{0}$ input. Inputs $D_{1}-D_{7}$ must be grounded. The $S L$ signal operates just like the PL input, causing IR to go HIGH and LOW as the bits are entered. The data is simply shifted across the 8 -bit input register until 8 bits have been entered; the 8 bits then fall through the register as though they had been loaded in parallel. Following the 8th SL pulse, IR will remain inactive if the FIFO is full.
A corresponding operation occurs on the output, with clock pulses on SD causing successive bits of data to appear on the $\mathrm{O}_{7}$ output. OR moves HIGH and LOW with SD exactly as it does with PD. When 8 bits have been shifted out, the next word appears at the output. If a PD command is applied after the 8 bits on the outputs have been partially shifted out, the remainder of the word is dumped and a new 8 -bit word is brought to the output. OR will stay LOW if the FIFO is empty.
When the serial input or output clock is used, the corresponding parallel control line should be grounded and when the PD or PL controls are used the corresponding serial clocks should be grounded.

TIMING DIAGRAM


Note: IR inverted on Am2812.


## USER NOTES

1. When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on PD, the OR signal always goes LOW before there is any change in output data and always stays LOW until after the new data has appeared on the outputs, so anytime OR is HIGH, there is good, stable data on the outputs.
3. If PD is held HIGH while the memory is empty and a word is written into the input, then that word will fall through the memory to the output. OR will go HIGH for one internal cycle (at least tor+) and then will go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until PD has been brought LOW.
4. When the master reset is brought LOW, the control register and the outputs are cleared. $\overline{\mathrm{IR}}$ goes HIGH and OR goes LOW. If PL is HIGH when the master reset goes HIGH then the data on the inputs will be written into the memory and $\overline{\mathrm{R}}$ will return to the LOW state until PL is brought LOW. If PL is LOW when the master reset is ended, then $\overline{\mathrm{R}}$ will go HIGH but the data on the inputs will not enter the memory until PLgoes HIGH.
5. The output enable pin inhibits dump commands while it is LOW and forces the Q outputs to a high impedance state.
6. The serial load and dump lines should not be used for interconnecting two FIFOs. Use the parallel interconnection instead.
7. If less than eight bits have been shifted in using the serial load command, a parallel load pulse will destroy the data in the partially filled input register.

KEY TO TIMING DIAGRAM


Pull-up Characteristic Input Current Versus Input Voltage


## APPLICATIONS



The Fullness Flags from Am2812 or Am2813 FIFOs can be encoded by an Am93L18 8-input priority encoder. The output code $\mathrm{F}_{0}-\mathrm{F}_{2}$ indicates the weight of the highest priority input which is LOW. GS is group signal; it is HIGH if all the inputs are HIGH.


# Am3114/Am2814 <br> Dual 128-Bit Static Shift Register 

## Distinctive Characteristics

- 2nd Source to Texas Instruments 3114
- Operation guaranteed from DC to 2 MHz
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- Full military grade devices available


## FUNCTIONAL DESCRIPTION

The Am3114 is a dual 128 -bit static shift register built using P-channel silicon gate MOS technology. The two registers each have a two-input multiplexer on their inputs, so that input data may be selected from one of two sources. Both registers have a common clock input, and operate with a lowvoltage TTL clock signal. The registers shift on the LOW-toHIGH edge of the clock signal. Data at the inputs must be steady for a set-up time before and a hold time after this clock transition. Since data storage is static, the clock may be halted indefinitely in the HIGH state. The outputs of each register can drive one TTL load or three Am93L low-power TTL loads.
The two-input multiplexer on the input of each register is controlled by the RC (recirculate control) input. When RC is LOW, data is accepted on the $D_{\text {in }}$ input; when RC is HIGH, data is accepted on the $R_{\text {in }}$ input. The Am2814 is functionally identical to the Am3114, but is specified with higher performance.

LOGIC SYMBOL

$V_{S S}=\operatorname{Pin} 7$
$V_{D D}=\operatorname{Pin} 6$
$V_{G G}=\operatorname{Pin} 11$

LOGIC BLOCK DIAGRAM (One Register Shown)


| ORDERING INFORMATION |  |  |  | CONNECTION DIAGRAM |
| :---: | :---: | :---: | :---: | :---: |
| Package Type <br> Molded DIP Hermetic DIP Hermetic DIP | Temperature Range $\begin{aligned} & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | Am3114 <br> Order <br> Number <br> TMS3114NC <br> TMS3114JC | Am2814 <br> Order <br> Number <br> AM2814PC <br> AM2814DC <br> AM2814DM |  |
|  |  |  |  | Notes: 1. Pin 1 is marked for orientation. <br> 2. $\mathrm{NC}=$ No Connection. |

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- |

Temperature (Ambient) Under Bias $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| :--- | :--- |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-15 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

## OPERATING RANGE

|  | $T_{A}$ |  | $V_{\text {SS }}$ | $V_{G G}$ |
| :--- | :---: | :---: | :---: | :---: |
| Am2814PC, DC <br> Am3114JC, NC | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | -11 V to -13 V | GND |
| Am2814DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | -11.4 V to -12.6 V | GND |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless otherwise noted)

| Parameters | Description | Test Conditions |  | Min. | (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{SS}}-1$ |  |  | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | Output LOW Voltage | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |  |  | 0.2 | 0.4 | Volts |
| VIH | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | Am3114 | $\frac{3.5}{V_{S S}-1.5}$ |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.6 | Volts |
| IIL | Input LOW Current | $V_{\text {SS }}=$ MAX., $\mathrm{V}_{\text {IN }}=0.6 \mathrm{~V}$ |  |  |  | 0.5 | $\mu \mathrm{A}$ |
| ${ }_{1} \mathrm{H}$ | Input HIGH Current | $V_{\text {IN }}=V_{\text {SS }}$ |  |  |  | 0.5 | $\mu \mathrm{A}$ |
| ${ }^{\text {I SS }}$ | VSS Power Supply Current | Inputs and Outputs Open$f=1 \mathrm{MHz}$ | Am3114 |  | 15 |  | mA |
|  |  |  | Am2814XC |  | 14 | 25 |  |
|  |  |  | Am2814XM |  | 14 | 35 |  |
| ${ }^{\mathbf{I} G G}$ | VGG Power Supply Current | Inputs and Outputs Open$f=1 \mathrm{MHz}$ | Am3114 |  | -4 |  |  |
|  |  |  | Am2814XC |  | -4 | -10 |  |
|  |  |  | Am2814XM |  | -4 | -15 |  |

Note 1. Typical Limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description |  | Am3114 |  |  | Am2814 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Test Conditions |  |  |  | Min. | Typ. | Max. |  |
| $f_{\text {max }}$ | Maximum Clock Frequency |  | 2.0 |  |  | 2.5 |  |  | MHz |
| $\mathrm{t}_{\phi \text { pw }}{ }^{\mathbf{H}}$ | Clock HIGH Time |  | . 330 |  | $\infty$ | . 200 |  | $\infty$ | $\mu s$ |
| $t_{\phi \mathrm{pw}^{\text {L }}}$ | Clock LOW Time |  | . 130 |  |  | . 170 |  | 100 | $\mu \mathrm{s}$ |
| $t_{r}, t_{f}$ | Clock Rise and Fall Times |  |  |  | 5 |  |  | 5 | $\mu \mathrm{s}$ |
| $t_{s}(\mathrm{D})$ | Set-up Time, D or R Inputs (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{tf}_{\mathrm{f}} \leqslant 50 \mathrm{~ns}$ |  |  | 100 |  |  | 100 | ns |
| $t_{h}(\mathrm{D})$ | Hold Time, D or R Inputs (see definitions) |  |  |  | 100 |  |  | 100 | ns |
| $\mathrm{ts}_{5}$ (RC) | Set-up Time, RC Input (see definitions) |  |  |  | 100 |  |  | 100 | ns |
| $t_{h}(\mathrm{RC})$ | Hold Time, RC Input (see definitions) |  |  |  | 150 |  |  | 150 | ns |
| $t_{\text {pd }}$ | Delay, Clock to Output LOW or HIGH | $\mathrm{R}_{\mathrm{L}}=2.7 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |  |  | 350 | (Note 4) |  | 250 | ns |
| ${ }_{t_{p r}}, t_{\text {pF }}$ | Output Rise and Fall Times | 10\% to 90\% |  |  |  |  |  | 100 | ns |
| $\mathrm{C}_{\mathrm{in}}$ | Capacitance, Any Input (Note 3) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  |  | 13 |  | 3 | 7 | pF |

Notes: 3. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.
4. At any temperature, $t_{p d} \mathrm{~min}$. is always much greater than $\mathrm{t}_{\mathrm{h}}(\mathrm{D})$ max.


## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static, shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is LOW and is transferred to the static slaves while the clock is HIGH. The clock may be stopped indefinitely in the HIGH state, but there are limitations on the time it may reside in the LOW state.

SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from LOW-to-HIGH. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.

## APPLICATIONS



Eight Register 256-Bit Memory System
Data enters one of the eight 256 -bit registers when the write enable input to the decoder is LOW. The addressed register will accept the data on the data input; the other seven registers will recirculate their data. Outputs are driven directly into an Am9312 8-input multiplexer. Obviously, the read and write registers need not be the same. Pull-up resistors are required on all register inputs driven from TTL.

## TRUTH TABLE

| RC | $D_{\text {IN }}$ | $R_{\text {IN }}$ | Data Entered |
| :---: | :---: | :---: | :---: |
| $L$ | $L$ | $X$ | $L$ |
| $L$ | $H$ | $X$ | $H$ |
| $H$ | $X$ | $L$ | $L$ |
| $H$ | $X$ | $H$ | $H$ |

$H=H I G H$ Voltage level
L = LOW Voltage Level
$X=$ Don't Care

# Am3341/2841 <br> $64 \times 4$ Bits First-In First-Out Memories 

## Distinctive Characteristics

- "Plug $I^{\prime \prime}$ " replacement for Fairchild 3341
- Asynchronous buffer for up to 64 four-bit words
- Easily expandable to larger buffers
- Am2841 has 1 MHz guaranteed data rate
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- Special input circuit provides true TTL compatibility


## FUNCTIONAL DESCRIPTION

The Am3341/Am2841 is an asynchronous first-in first-out memory stack, organized as 64 four-bit words. The device accepts a four-bit parallel word $D_{0}-D_{3}$ under control of the shift in (SI) input. Data entered into the FIFO immediately ripples through the device to the outputs $Q_{0}-Q_{3}$. Up to 64 words may be entered before any words are read from the memory. The stored words line up at the output end in the order in which they were written. A read command on the shift out input (SO) causes the next to the last word of data to move to the output and all data shifts one place down the stack. Input ready (IR) and output ready (OR) signals act as memory full and memory empty flags and also provide the necessary pulses for interconnecting FIFOs to obtain deeper stacks.

Parallel expansion to wider words only requires that rows of FIFOs be placed side by side.

Reading and writing operations are completely independent, so the device can be used as a buffer between two digital machines operating asynchronously and at widely differing clock rates. Special input circuits are provided on all inputs to pull the input signals up to an MOS $\mathrm{V}_{I H}$ when a TTL $\mathrm{V}_{\mathrm{OH}}$ is reached, providing true TTL compatibility without the inconvenience and extra power drain of external pull-up resistors. A detailed description of the operation is on pages 4 and 5 of this data sheet. The Am2841 is functionally identical to the Am3341, but is a higher performance device.


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-7 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am2841 $\mathrm{XM} \quad \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Am3341XC, Am2841XC $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| $v_{G G}=-1$ Paramete | Description | Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | ${ }^{1} \mathrm{OH}=.30$ |  | $\mathrm{V}_{\text {SS }}-1.0$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{IOL}^{\text {a }} 1$. |  |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  | $\mathrm{V}_{\text {SS }}-1.0$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level |  |  |  |  | 0.8 | V |
| IIL | Input Leakage Current | $V_{\text {IN }}=0 \mathrm{~V}$ |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathbf{I H}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {S }}$ | 1.0 V | 250 |  |  | $\mu \mathrm{A}$ |
| $V_{\text {Pup }}$ | Input Pull-up Initiation Voltage | (Note 2) | $\mathrm{V}_{\text {SS }}=\mathrm{MIN}$. |  |  | 2.0 | v |
|  |  |  | $\mathrm{V}_{\text {SS }}=\mathrm{MAX}$. |  |  | 2.2 | V |
| $\mathrm{V}_{\text {BAR }}$ | Voltage at Peak Input Current | (Note 2) |  |  |  | V SS -1.5 | v |
| IBAR | Maximum Input Current | (Note 2) |  |  |  | 1.6 | mA |
| ${ }^{\prime} \mathrm{GG}$ | $\mathrm{V}_{\mathrm{GG}}$ Current | $\mathrm{T}^{\text {A }}=0^{\circ} \mathrm{C}$ | $+70^{\circ} \mathrm{C}$ |  | 7 | 12 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55$ | to $+125^{\circ} \mathrm{C}$ |  |  | 16 |  |
| IDD | $V_{\text {DD }}$ Current | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | $+70^{\circ} \mathrm{C}$ |  | 30 | 45 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  | 60 |  |

Notes: 1. Typical limits are at $V_{S S}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
2. See graph of input V-I characteristics.

Switching Characteristics
Parameters

| ${ }_{1}$ / ${ }^{+}$ | Delay, SI HIGH to IR LOW |  | 70 | 250 | 550 | 50 |  | 400 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1 \mathrm{R}}$ - | Delay, SI LOW to IR HIGH |  | 138 | 275 | 550 | 100 |  | 550 | ns |
| $\mathrm{toV}^{\text {+ }}$ | Minimum Time SI and IR both HIGH |  |  |  | 100 |  |  | 80 | ns |
| tov- | ivinimum Time SI and IR both LOW |  |  |  | 100 |  |  | 80 | ns |
| ${ }^{\text {t }}$ DSI | Data Release Time |  |  |  | 400 |  |  | 200 | ns |
| $t_{\text {DD }}$ | Data Set-up Time |  | 25 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{OR}+}$ | Delay, SO HIGH to OR LOW |  | 90 | 250 | 500 | 70 | 200 | 450 | ns |
| ${ }_{\text {tor }}$ - | Delay, SO LOW to OR HIGH |  | 170 | 350 | 850 | 70 | 200 | , 550 | ns |
| $t_{\text {PT }}$ | Ripple through Time | FIFO Empty |  | 10 | 32 |  | 8 | 16 | $\mu \mathrm{s}$ |
| ${ }^{t_{\text {DH }}}$ | Delay, OR LOW to Data Out | SO = LOW | 75 |  |  | 75 |  |  | ns |
| $\mathrm{t}_{\text {MRW }}$ | Minimum Reset Pulse Width |  |  |  | 400 |  |  | 400 | ns |
| ${ }_{\text {t }}$ A | Delay, Data Out to OR HIGH | $\mathrm{SO}=\mathrm{HIGH}$ | 0 | 30 |  | 0 | 20 |  | ns |
| CI | Input Capacitance (Except $\overline{\mathrm{MR}}$ ) |  |  |  | 7 |  |  | 7 | pF |
| $\mathrm{C}_{\text {MR }}$ | Input Capacitance $\overline{M R}$ |  |  |  | 15 |  |  | 7 | pF |



## DESCRIPTION OF THE Am3341 FIFO OPERATION

The Am3341 FIFO consists internally of 64 four-bit data registers and one 64 -bit control register, as shown in the logic block diagram. A " 1 " in a bit of the control register indicates that a four-bit data word is stored in the corresponding data register. A " 0 " in a bit of the control register indicates that the corresponding data register does not contain valid data. The control register directs the movement of data through the data registers. Whenever the $n^{\text {th }}$ bit of the control register contains a " 1 " and the ( $n+1$ )th bit contains a " 0 ", then a strobe is generated causing the $(n+1)$ th data register to read the contents of the $n^{\text {th }}$ data register, simultaneously setting the ( $\mathrm{n}+1$ )th control register bit and clearing the $n^{\text {th }}$ control register bit, so that the control flag moves with the data. In this fashion data in the data register moves down the stack of data registers toward the output as long as there are "empty" locations ahead of it. The fall through operation stops when the data reaches a register $n$ with a " 1 " in the ( $\mathrm{n}+1$ ) th control register bit, or the end of the register.

Data is initially loaded from the four data inputs $\mathrm{D}_{0}-\mathrm{D}_{3}$ by applying a LOW-to-HIGH transition on the shift in (SI) input. A " 1 " is placed in the first control register bit simultaneously. The first control register bit is returned, buffered, to the input ready (IR) output, and this pin goes LOW indicating that data has been entered into the first data register and the input is now "busy", unable to accept more data. When SI next goes LOW, the fall-through process begins (assuming that at least the second location is empty). The data in the first register is copied into the second, and the first control register bit is cleared. This causes IR to go HIGH, indicating the inputs are available for another data word.

The data falling through the register stacks up at the output end. At the output the last control register bit is buffered and brought out as Output Ready (OR). A HIGH on OR indicates there is a " 1 " in the last control register bit and therefore there is valid data on the four data outputs $\mathrm{O}_{0}-\mathrm{O}_{3}$. An input signal, shift out (SO), is used to shift the data out of the FIFO. A LOW-to-HIGH transition on SO clears the last register bit, causing OR to go LOW, indicating that the data on the outputs may no longer be valid. When SO goes LOW, the " 0 " which is now present at the last control register bit allows the data in the next to the last register to move into the last register position and on to the outputs. The " 0 " in the control register then "bubbles" back toward the input as the data shifts toward the output.
If the memory is emptied by reading out all the data, then when the last word is being read out and SO goes HIGH, OR will go LOW as before, but when SO next goes LOW, there is no data to move into the last location, so OR remains LOW until more data arrives at the output. Similarly, when the memory is full data written into the first location will not shift into the second when SI goes LOW, and IR will remain LOW instead of returning to a HIGH state.
The pairs of input and output control signals are designed so that the SO input of one FIFO can be driven by the IR output of another, and the OR output of the first FIFO can drive the SI input of the second, allowing simple expansion of the FIFO to any depth. Wider buffers are formed by allowing parallel rows of FIFOs to operate together, as shown in the application on the last page.
An over-riding master reset ( $\overline{\mathrm{MR})}$ is used to reset all control register bits and remove the data from the output.

5-53


INITIAL CONDITION
FIFO empty, SI LOW IR HIGH, word " $A$ " on inputs.
2


Write input into first stage by raising SI. ( $\Delta=$ delay) IR goes LOW indicating data has been entered.

3


Release data into FIFO by lowering SI. After delay, data moves to second location, and IR goes HIGH indicating input available for new data word.

4


Data spontaneously ripple through registers to end of FIFO, causing OR to go HIGH. The time required for data to fall completely through the FIFO is the "Ripple-through Time".


## Word " $B$ " written into FIFO

7


Word "C" written in same manner, and so on. When buffer is full, all control bits are 1's and IR stays LOW.

8


FIRST READ OPERATION
SO goes HIGH, indicating "Ready to Read". OR then goes LOW indicating "Data Read".

9


When SO goes LOW, the " 0 " in the last control bit bubbles toward the memory input. OR goes HIGH as the new word arrives at the output. IR goes HIGH when " 0 " reaches input.

10


Read word " $B$ " out, word " $C$ " moves to output, and so on.

11


Read word "H". OR stays LOW because FIFO is empty. Word " H " remains in output until new word falls through.

6


SI goes LOW allowing word "B" to fall through.


## USER NOTES

1. When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and always stays LOW until after the new data has appeared on the outputs, so anytime OR is HIGH, there is good, stable data on the outputs.
3. If SO is held HIGH while the memory is empty and a word is written into the input, then that word will fall through the memory to the output. OR will go HIGH for one internal cycle (at least $\mathrm{t}_{\mathrm{OR}}+$ ) and then will go back. LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
4. When the master reset is brought LOW, the control register and the outputs are cleared. IR goes HIGH and OR goes LOW. If SI is HIGH when the master reset goes HIGH then the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the master reset is ended, then IR will go HIGH, but the data on the inputs will not enter the memory until SI goes HIGH.

## APPLICATIONS



The composite input ready indicates both devices are ready to receive data. The shift in pulse must be wide enough for all devices to load data under worst case conditions.
$8 \times 192$ FIFO Buffer Using Am3341/Am2841


# Am4055/5055•Am4056/5056•Am4057/5057 

Quad 128-Bit, Dual 256-Bit and Single 512-Bit Static Shift Registers

## Distinctive Characteristics

- Internal recirculate
- Single TTL compatible clock
- Operation guaranteed from DC to 2.2 MHz
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

These devices are a family of static P-channel MOS shift registers in three configurations. The Am4055/5055 is a quad 128 -bit register; the Am4056/5056 is a dual 256 -bit register; and the Am4057/5057 is a single 512-bit register. All three devices include on chip recirculate. The registers are all clocked by a single low-level clock input. Because the registers are static, the clock may be stopped indefinitely in the LOW state without loss of data. Each of the registers has a single data input; data on the input is written into the register on the HIGH-to-LOW clock edge. A single recirculate control ( RC ) on each chip determines whether the registers on that chip are to write data in from the data inputs or recirculate the data appearing on the output. If RC is LOW, new data is written in; if RC is HIGH then the data on the output will be written back into the register input on the next clock pulse.


LOGIC BLOCK DIAGRAM
(One Register Shown)


ORDERING INFORMATION
Package
Type

16-Pin Molded DIP 16-Pin Hermetic DIP 16-Pin Hermetic DIP

TO-100 Can
TO-100 Can
8-Pin Molded DIP
8-Pin Hermetic DIP
8-Pin Hermetic DIP

| Temperature | Order <br> Range |
| :---: | :---: |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MM505ber |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MM5055 |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MM4055D |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MM5056H |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MM4056H |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MM5057N |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MM5057D |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MM4057D |

## CONNECTION DIAGRAMS

Am4055/5055


Am4056/5056


Am4057/5057


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{S S}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

## OPERATING RANGE

| Part Number | Ambient Temperature | V | V | $V_{\text {DD }}$ |
| :---: | :---: | :---: | :---: | :---: |
| Am4055 <br> Am4056 <br> Am4057 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12 \mathrm{~V} \pm 5 \%$ |
| Am5055 <br> Am5056 <br> Am5057 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12 \mathrm{~V} \pm 5 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  | Min. | Typ. <br> (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |  | 2.4 |  |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | $\mathrm{V}_{\text {SS }} \mathbf{- 2 . 0}$ |  | $\mathrm{V}_{\text {SS }}+0.3$ | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | VSS -18.5 |  | $\mathrm{V}_{\mathrm{SS}}-4.2$ | Volts |
| IIL | Input Leakage Current | $\begin{aligned} & V_{I N}=-10.0 \mathrm{~V}, \text { all other pins GND, } \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 0.01 | 0.5 | $\mu \mathrm{A}$ |
| IDD | V DD Power Supply Current | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C}, \\ & t_{\phi \mathrm{Dw}} \mathrm{H}=160 \mathrm{~ns} \\ & \text { Data }=1010 . \ldots \\ & \text { output open } \end{aligned}$ | $\mathrm{f} \geqslant 1 \mathrm{MHz}$ |  | 15.0 | 20.0 | mA |
|  |  |  | $1 \mathrm{MHz}>\mathrm{f}>10 \mathrm{kHz}$ |  | 13.0 | 18.0 |  |
| ${ }^{\prime} \mathrm{GG}$ | VGG Power Supply Current |  | $f \geqslant 1 \mathrm{MHz}$ |  | 9.0 | 13.0 |  |
|  |  |  | $1 \mathrm{MHz}>\mathrm{f}>10 \mathrm{kHz}$ |  | 6.5 | 9.0 |  |

Note: 1. Typical Limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f$ | Clock Frequency |  | 0 |  | 2.2 | MHz |
| $t_{\phi \mathrm{pw}} \mathbf{H}$ | Clock HIGH Time |  | 0.16 |  | 10.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\phi \text { pw }} \mathrm{L}$ | Clock LOW Time |  | 0.2 |  | $\infty$ | $\mu \mathrm{s}$ |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock Rise and Fall Times |  | 10 |  | 200 | ns |
| $t_{s}$ | Set-up Time, D or RC Inputs (see definitions) | $t_{r}=t_{f}=50 \mathrm{~ns}$ |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold Time, D or RC Inputs (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}$ |  |  | 40 | ns |
| ${ }_{\text {tod }}$ | Delay, Clock to Output LOW or HIGH | $R_{L}=4 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | (Note 3) | 250 | 350 | ns |
| $\mathrm{c}_{\text {in }}$ | Capacitance, Data Clock and RC Inputs (Note 2) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=V_{S S}$ |  | 3 | 7 | pF |
| $\mathrm{C}_{\phi}$ | Capacitance, Clock Input (Note 2) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  | 3 | 7 | pF |

Notes: 2. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.


## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is HIGH and is transferred to the static slaves while the clock is LOW. The clock may be stopped indefinitely in the LOW state, but there are limitations on the time it may reside in the HIGH state.

SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from HIGH-to-LOW. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.


## Am9102/Am9102A/Am9102B <br> 1024-Bit Static N -Channel RAM

## DISTINCTIVE CHARACTERISTICS

- High-Speed Operation

Am9102-650 ns guaranteed read and write cycle times Am9102A - 500ns guaranteed read and write cycle times Am9102B - 400ns guaranteed read and write cycle times

- Low-Power Dissipation 100 mw typical; 260 mw maximum
- Standby operating mode reduces power $75 \%$ 16 mw typical; 64 mw maximum
- Input and output voltage levels identical to TTL
- High-Output Drive - Two full TTL loads guaranteed
- High Noise Immunity - 400 mV guaranteed
- Uniform Access Times

Switching characteristics are insensitive to data patterns, addressing patterns, and power supply variations

- Single 5-Volt Power Supply
$10 \%$ tolerance for full temperature range devices 5\% tolerance for commercial range devices
- High-Performance Plug-In Replacement for: Intel 2102, Signetics 2602, Intersil IM7552, Mostek 4102, TI4033/4
- Available for operation over both commercial and military ranges
- $100 \%$ reliability assurance testing in accordance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am9102 is a high-performance 1024-bit static N -channel random access memory, with a power-saving standby operating mode. The device has a chip select input ( $\overline{\mathrm{CS}}$ ) which controls a three-state output to make construction of large memory systems simple. Reading and writing are performed by enabling the chip and applying a LOW to write or a HIGH to read on the write enable input ( $\overline{W E}$ ) while $V_{c c}$ is at 5 volts. When a device is not being accessed for reading or writing, the standby mode may be entered by lowering $V_{C C}$ to 1.6 volts. Stored data will be retained in the standby mode, but the power dissipation of the device will be reduced to about one quarter the normal operating power.

The devices are available in three speed selections. The Am9102 operates with a 650 ns cycle time, the Am9102A operates with a 500 ns cycle time, and the Am9102B requires only a 400 ns cycle time. The Am9102 and 9102A can directly replace the $2102-2$ and $2102-1$ to achieve higher drive and better noise immunity.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 10 to Pin 9) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs | -0.5 V to +7 V |
| DC Input Voltage | -0.5 V to +7 V |
| Current into Output | 50 mA |
| Current from Output | -50 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)
Am9102PC, Am9 102DC
Am9102APC, Am9102ADC
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$v_{C C}=+5.0 V \pm 5 \%$
Am9102BPC, Am9102BDC

| Parameters | Description | Test Conditions |  | Min. | Typ.(Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{IOH}=-200 \mu \mathrm{~A}$ |  | 2.4 |  |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\text {CC }}=$ MIN. | $\mathrm{l}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  | $V_{\text {cc }}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | -0.5 |  | 0.8 | Volts |
| ${ }_{1 / L}$ | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to 5.25 V |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | All inputs $=V_{C C}$ Data out open $V_{C C}=M A X$. | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 20 | 45 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | 50 | mA |
| ICEX | Output Leakage Current | $V_{\overline{C S}}=V_{\text {IH }}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -10 |  |

Note 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$

| Am9102DM | $\begin{gathered} T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { Description } \end{gathered}$ | $v_{C C}=+5.0 \vee \pm 10 \%$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters |  | Test Conditions |  | Min. | Typ.(Note 1) | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{IOH}^{\prime}=-200 \mu \mathrm{~A}$ | $V_{C C}=4.75 \mathrm{~V}$ | 2.4 |  |  | Volts |
|  |  |  | $V_{C C}=4.50 \mathrm{~V}$ | 2.2 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{MIN} ., \mathrm{IOL}=3.2 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  | $V_{C c}$ | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | -0.5 |  | 0.8 | Volts |
| $I_{\text {IL }}$ | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ to 5.25 V |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {I Cc }}$ | Power Supply Current | All inputs $=\vee C C$ <br> Data out open <br> $V_{C C}=M A X$. | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 20 | 45 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | 55 |  |
| ICEX | Output Leakage Current | $V_{\overline{C S}}=V_{1 H}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -10 |  |

Note 1. Typical limits are at $\mathrm{V}_{\mathrm{C}} \mathrm{C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

|  | Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{C}_{\text {IN }}$ | Input Capacitance, Any Input | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 3 | 5 | pF |
| 5-62 | COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 7 | 10 | pF |

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE AND VOLTAGE RANGE
Load $=1$ TTL Gate and 100 pF
Am9102B ( 400 ns Cycle Time)

| Parameters | Description | Test Conditions | Min. | Typ.(Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\mathbf{t}} \mathrm{CE}$ | Delay Chip Select LOW to Output HIGH or LOW | $\begin{aligned} & V_{I L}=0.65 \mathrm{~V} \\ & V_{I H}=2.2 \mathrm{~V} \\ & t_{r}=t_{f}=20 \mathrm{~ns} \end{aligned}$ <br> Measure at 1.5 V | 0 |  | 200 | ns |
| ${ }^{\text {t }}$ CD | Delay Chip Select HIGH to Output OFF |  | 0 |  | 150 | ns |
| $\mathrm{t}_{\mathrm{pd}+}(\mathrm{A})$ | Delay Address to Output HIGH |  | 50 |  | 400 | ns |
| $t_{\text {pd- }}(\mathrm{A})$ | Delay Address to Output LOW |  | 50 |  | 400 | ns |
| ${ }_{t_{\text {pw }}}\left(\bar{W}{ }^{\text {( }}\right.$ ) | Minimum Write Pulse Width |  |  |  | 250 | ns |
| $\mathrm{t}_{5}$ (D) | Data Set-up Time |  |  |  | 150 | ns |
| $t_{h}(\mathrm{D})$ | Data Hold Time |  |  |  | 100 | ns |
| $t_{s}(\mathrm{~A})$ | Address Set-up Time |  |  |  | 100 | ns |
| $t_{h}(A)$ | Address Hold Time |  |  |  | 50 | ns |
| $\mathrm{t}_{\mathbf{S}}(\overline{\mathrm{CS}})$ | Chip Select Set-up Time |  |  |  | 250 | ns |
| $t_{h}(\overline{C S})$ | Chip Select Hold Time |  |  |  | 50 | ns |
| TCYCLE | Read or Write Cycle Time |  | 400 |  |  | ns |

Am9102A (500 ns Cycle Time)

| Parameters | Description | Test Conditions | Min. | Typ.(Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{CE}$ | Delay Chip Select LOW to Output HIGH or LOW | $\begin{aligned} & V_{I L}=0.65 \mathrm{~V} \\ & V_{I H}=2.2 \mathrm{~V} \\ & t_{r}=t_{f}=20 \mathrm{~ns} \end{aligned}$ <br> Measure at 1.5 V | 0 |  | 200 | ns |
| ${ }^{\text {c }}$ CD | Delay Chip Select HIGH to Output OFF |  | 0 |  | 150 | ns |
| $t_{\text {pd }+(A)}$ | Delay Address to Output HIGH |  | 50 |  | 500 | ns |
| $t_{\text {pd_- }}(\mathrm{A})$ | Delay Address to Output LOW |  | 50 |  | 500 | ns |
| $t_{\text {pw }}$ (WE) | Minimum Write Pulse Width |  |  |  | 300 | ns |
| $\mathrm{t}_{\mathrm{s}}$ (D) | Data Set-up Time |  |  |  | 200 | ns |
| $t_{h}(\mathrm{D})$ | Data Hold Time |  |  |  | 100 | ns |
| $t_{s}(\mathrm{~A})$ | Address Set-up Time |  |  |  | 150 | ns |
| $t_{h}(A)$ | Address Hold Time |  |  |  | 50 | ns |
| $\mathrm{t}_{\mathrm{S}}(\underline{\mathrm{CS}}$ ) | Chip Select Set-up Time |  |  |  | 300 | ns |
| $\mathrm{t}_{\mathrm{h}}(\overline{\mathbf{C S}})$ | Chip Select Hold Time |  |  |  | - 50 | ns |
| TCYCLE | Read or Write Cycle Time |  | 500 |  |  | ns |

Am9102 ( 650 ns Cycle Time)

| Parameters | Description | Test Conditions | Min. | Typ.(Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{t} \mathrm{CE}$ | Delay Chip Select LOW to Output HIGH or LOW | $\begin{aligned} & V_{I L}=0.65 \mathrm{~V} \\ & V_{I H}=2.2 \mathrm{~V} \\ & t_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \end{aligned}$ <br> Measure at 1.5 V | 0 |  | 250 | ns |
| ${ }^{\text {t }}$ CD | Delay Chip Select HIGH to Output OFF |  | 0 |  | 200 | ns |
| $t_{\text {pd }+(A)}$ | Delay Address to Output HIGH |  | 50 |  | 650 | ns |
| $\mathrm{t}_{\mathrm{pd} \text {-(A) }}$ | Delay Address to Output LOW |  | 50 |  | 650 | ns |
| $t_{\text {pw }}$ (WE) | Minimum Write Pulse Width |  |  |  | 400 | ns |
| $t_{s}$ (D) | Data Set-up Time |  |  |  | 250 | ns |
| $t_{h}$ (D) | Data Hold Time |  |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ | Address Set-up Time |  |  |  | 200 | ns |
| $t_{h}(\mathrm{~A})$ | Address Hold Time |  |  |  | 50 | ns |
| $\mathbf{t s}_{\mathbf{S}}(\overline{\mathrm{CS}}$ ) | Chip Select Set-up Time |  |  |  | 400 | ns |
| ${ }_{t}{ }^{\text {( }}$ ( ${ }^{\text {SS }}$ ) | Chip Select Hold Time |  |  |  | 50 | ns |
| TCYCLE | Read or Write Cycle Time |  | 650 |  |  | ns |

## SWITCHING WAVEFORMS



## KEY TO TIMING DIAGRAM



Write Cycle Timing. The cycle is initiated by an address change. After $t_{s}(A)$ max., the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_{h}(A)$ max. must be allowed before the address may be changed again. The output will follow the data input while the write enable is LOW. Chip select must be HIGH by $\mathrm{t}_{\mathrm{h}}(\overline{\mathrm{CS}})_{\text {max. }}$ prior to the write pulse to prevent writing in a non-selected device.


Switching delays from address and chip select inputs to the data output.

## DEFINITION OF TERMS

## FUNCTIONAL TERMS

$\overline{\text { CS }}$ Active LOW chip select input. When the chip select is LOW data can be read from or written into the memory.
$\overline{W E}$ Active LOW Write Enable. When the write enable is LOW, data on the data input is written into the addressed memory location. When WE is HIGH data is read from the addressed location and appears at the data output.

## SWITCHING TERMS

$\mathbf{t}_{\text {CE }}$ The delay from the chip select input going LOW to the output going active and to the correct state.
$t_{\text {CD }}$ The delay from the chip select going HIGH to the output assuming an inactive high impedance level.
$\mathbf{t}_{\mathrm{pd} \pm}(\mathrm{A})$ The delay from a change on the address inputs to a correct HIGH ( $\mathrm{t}_{\mathrm{pd}}+$ ) or LOW ( $\mathrm{t}_{\mathrm{pd}}$ ) level on the outputs. Access time.
$\mathbf{t}_{\mathbf{s}}(\overline{\mathbf{C S}})$ Chip select set-up time. The time prior to the end of the write pulse by which $\overline{\mathrm{CS}}$ must be LOW to write.
$t_{h}(\overline{\mathbf{C S}})$ Chip select hold time. The time after the end of the 5-64 write pulse during which $\overline{\mathrm{CS}}$ must remain LOW to write. Also
the time prior to the write pulse at which $\overline{\mathrm{CS}}$ must be HIGH to prevent writing.
$t_{p w}(\overline{W E})$ Minimum write pulse width. The shortest LOW time on the write enable input guaranteed to cause a write.
$t_{s}$ (D) Data set-up time. The time, relative to the end of the write pulse (LOW-to-HIGH edge) at which the data on the data inputs may be written into the memory. To ensure writing the correct data, the data must be present before $\mathrm{t}_{\mathrm{s}}(\mathrm{D})$ max.
$t_{h}$ (D) Data hold time. The time relative to the end of the write pulse after which data will not be written. To ensure writing correct data, data must not be changed until after $t_{h}$ (D) max.
$\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ Address set-up time. The time prior to the start of the write pulse (HIGH-to-LOW edge) at which the correct write address must be on the address inputs. An address change later than $t_{s}(A)$ max. may cause writing in two addresses.
$t_{h}(A)$ Address hold time. The time following the end of the write pulse (LOW-to-HIGH transition) at which a new address may be applied. An address change earlier than $t_{h}(A)$ max. may cause writing into two addresses.

## POWER DOWN STANDBY OPERATION

The Am9102 is designed to maintain storage in a standby mode. The standby mode is entered by lowering $\mathrm{V}_{\mathrm{CC}}$ to around $1.6-2.0$ volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated back-up power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power.

A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be raised for the chip disable time ( $\mathrm{t}_{\mathrm{CD}}$ ) prior to entering the standby mode, and should be held at $V_{1 H}$ during the entire standby cycle.

## STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE

| Parameter | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SBY }}$ | $\mathrm{V}_{\mathrm{CC}}$ in Standby Mode |  | 1.6 |  |  | V |
| ${ }^{1} \mathrm{SBY} / \mathrm{I}_{\mathrm{OP}}$ | ${ }^{\text {I CC }}$ in standby mode, as a percent of $I_{C C}$ in operating mode. | $V_{S B Y}=1.6 \mathrm{~V}$ |  | 65 | 80 | \% |
| dV/dt | Rate of Change of $\mathrm{V}_{\mathrm{CC}}$ |  |  |  | 1 | $\mathrm{V} / \mu \mathrm{S}$ |
| $t_{\text {rec }}(\mathrm{SBY})$ | Standby Recovery Time |  | TCycle |  |  | ns |




## Metallization and Pad Layout



DIE SIZE
.126" X .164"

## APPLICATIONS



4 K Word by 4-Bit Memory System
The clock signal HIGH-to-LOW transition fires the one-shot and initiates the write pulse. The write pulse should end 100 ns prior to the next clock LOW-to HIGH transition. On each clock pulse, the data input register is loaded with four bits of data and a read/write bit and the address register is either loaded or incremented. Output data is loaded on the next clock pulse.



Bipolar Memory


# Am2700/2701 <br> 256-Bit Random Access Memories 

## Distinctive Characteristics

- High-speed 256 -word x 1-bit fully decoded RAM
- Memory access time of 70 ns typical
- Choice of three-state (Am2700) or open-collector (Am2701) output.
- Output only active during read operation allows interleaving of memories and single bus operation
- $100 \%$ reliability assurance testing in compliance with MIL STD 883
- Eiectrically tested and optically inspected die for the assemblers of hybrid products
- Mixing privileges for obtaining price discounts Refer to price list


## FUNCTIONAL DESCRIPTION

The Am2700 and Am2701 are fully decoded bipolar random access memories for use in high-speed buffer memories and as a replacement for high-speed core memories in digital systems. The memories are organized 256 words by 1 blt with an 8 -bit binary address field and separate data in and data output lines. The memories have three active LOW chip select inputs and a three-state output (Am2700) or open-collector output (Am2701). All inputs are buffered to present an input load of only 0.5 TTL unit loads.
Read/write operation is controlled by an active LOW write enable input. When the write enable is LOW and the chip is selected the data on the data input is written into the location specified by the address inputs. During this operation the output floats allowing the data bus to be used by other memorles or open-collector logic elements that are tied to the In-
verting data output. Reading is accomplished by having the chip selected and the write enable input HIGH. Data stored in the location specifled by the address Inputs is read out and appears on the data output Inverted.
The chip is selected by three active LOW inputs all of which must be LOW in order for the data output to be active during the read operation and for data to be written into or from the memory. These three active LOW chlp select inputs permit the Am9301 and Am9311 MSI decoders to select memories in either a linear select, two or three dimenslonal mode of operation when large memory systems are being built. The delay from the chip select to the output is considerably faster than from the address inputs and extra delay can be tolerated in the chip select path without affecting system performance.


MAXIMUM RATINGS (Above which the useful life may be Impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Amblent) Under Blas | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (PIn 16 to Pln 8) ContInuous | -0.5 V to +7 V |
| DC Voltage Applled to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{cC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ |
| Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +50 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V

| Parameters | Test Conditions | Test Conditions | Min | Typ (Note 1) | Max | Unlts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{M} I \mathrm{~N} ., \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { Am2700 only } \end{aligned}$ | 2.4 | 3.1 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| $\mathbf{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.8 | Volts |
| $\mathrm{I}_{1 L}$ | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ |  | -0.50 | -0.80 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 5 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\text {LK }}$ | Output Leakage Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \overline{\mathrm{CS}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  | 5 | 30 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{C C}=\mathrm{MAX} ., \overline{\mathrm{CS}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  | -5 | -30 |  |
| $\mathrm{I}_{\text {sc }}$ | Output-Short Circult Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -12.0 | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 99 | 135 | mA |

Note 1. Typical LImits are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Amblent and maximum loading.

Switching Characteristics $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=470 \Omega$


## DEFINITION OF TERMS

## SUBSCRIPT TERMS:

F Forward, applying to LOW inputs.
H HIGH, applying to a HIGH-signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate high $\mathrm{V}_{\mathrm{CC}}$ value.
1 Input.
L LOW, applying to a LOW signal level or when used with $\mathrm{V}_{\mathrm{CC}}$ to indicate low $\mathrm{V}_{\mathrm{CC}}$ value.
O Output.
R Reverse, applying to HIGH inputs.

## FUNCTIONAL TERMS:

Trl-State A tri-state output can exist in three possible states. Output LOW sinking current, output HIGH sourcing current, and output floating where the output level is determined by external circuitry connected to the output. This three state output allows AND tying of memory outputs for memory expansion and still keeps the inherent high speed of active pull-up circuitry.
Fully Decoded In a fully decoded memory every possible address combination of logic HIGH's and LOW's uniquely selects a memory word. This form of decoding requires no additional special purpose decoders for system operation and is the most efficient in terms of address inputs required and overall system speed:
Fan-Out The logic HIGH or LOW output drive capability in' terms of Input Unit Loads.
Input Unit Load One T² gate input load. In the HIGH state it is equal to $I$ and in the LOW state it is equal to $I_{F}$.

SWITCHING TERMS: (All switching times are measured at the 1.5 V logic level).
$\mathbf{t}_{\mathrm{pd}+}$ The delay from a logic level change at an input to a HIGH level on an output.
$\boldsymbol{t}_{\mathrm{pd}-}$ The delay from a logic level change at an input to a LOW level on an output.
$t_{\text {pdo }}$ The delay from a logic level change at an input to a high impedance state on a tri-state output. Measured with a resistor pull-down or pull-up.
$t_{\text {pd }} \Delta(A)(\Delta=+$ or -$)$ The delay from an address input to the memory output.
$\mathbf{t}_{\mathrm{pd}} \Delta(\overline{\mathbf{C S}})(\Delta=+,-$, or 0$)$ the delay from a chip select input to the memory output.
$t_{\text {pdo }}$ (WE) The delay from a HIGH to LOW transition on the write enable to a high impedance level on the memory output.
$t_{\text {pd }+ \text { - }}$ (WE) The delay from a LOW to HIGH transition on the write enable to an active level on the memory output.
$t_{\mathrm{pw}}(\overline{\mathrm{WE}})$ The shortest LOW pulse on the write enable input which is guaranteed to cause the memory to write. Pulses shorter than $t_{\mathrm{pw}}$ (WE) max may or may not cause a write to occur.
$\mathbf{t}_{\mathbf{s}}$ (DI) The data input set-up time. A memory will store the logic level present on the write enable. Since $t_{s}(D I)$ varies from device to device, reliable operation requires that the data input to a memory be steady at all times between $t_{s}$ (DI) max and $t_{s}(D I) \min$. A negative $\mathrm{t}_{\mathrm{s}}$ indicates a time after the write enable has ended, and may be thought of as a "hold time."
$\mathbf{t}_{5}(A)$ The set up time of the address inputs relative to the HIGH. to LOW edge of the write pulse. This is the time required for internal address decoding to settle. To avoid writing in spurious addresses, a stable address should be applled to the address inputs at least $t_{s}(A)$ max before the write pulse begins.
$t_{h}(A)$ The address hold time. This parameter is similar to $t_{s}(A)$ but is measured relative to the end of the write pulse rather than the beginning. A stable address should be maintained on the address inputs for $t_{h}(A)$ max after the write pulse has ended in order to prevent writing in spurious addresses.

## OPERATIONAL TERMS:

IL Forward input load current.
$\mathrm{I}_{\text {LK }}$ Output leakage current with $\overline{\mathrm{CS}}$ HIGH or $\overline{\mathrm{WE}}$ LOW.
$\mathrm{I}_{\mathrm{OH}}$ Output HIGH current, forced out of output in $\mathrm{V}_{\mathrm{OH}}$ test.
$I_{O L}$ Output LOW current, forced into output in $V_{O L}$ test.
$I_{I H}$ Reverse input load current with $V_{R}$ applied to input.
$I_{\text {cc }}$ The current drawn by the device under power supply, bias input terminals grounded and output terminals open.
Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.
$\mathbf{V}_{\mathrm{IL}}$ Forward LOW input voltage, for forward input current test. $\mathbf{V}_{\mathrm{IH}}$ Minimum logic HIGH input voltage.
$\mathbf{V}_{\mathrm{IL}}$ Maximum logic LOW input voltage.
$\mathbf{V}_{\text {OH }}$ MInimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output.
$\mathbf{V}_{\mathrm{IH}}$ Input reverse HIGH voltage applied for input leakage current, test.

## SWITCHING WAVEFORMS



Write Cycle Timing. The cycle is initiated by an address change. After $t_{s}(A)$ max, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_{h}(A)$ max must be allowed before the address may be changed again. The output will be inactive (floating for the Am2700) while the write enable is LOW. Ordinarily, the chip select should be LOW during the entire write pulse.

Figure 1


Switching delays from address and chip select inputs to the data output. For the Am2700 a disabled output is "OFF," represented by a single center line. For the Am2701, a disabled output is HIGH.


## APPLICATION

2048 WORD X 1 BIT MEMORY



# Am27LS00/01 Schottky 256-Bit Random Access Memories 

## Distinctive Characteristics

- High-speed, fully decoded 256 -bit random access memory
- Internal ECL circuitry gives 35 ns access time
- Low power dissipation-275 mw
- Low input loading-0.5mA
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- Three-State (Am27LS00) or open collector (Am27LS01) versions


## FUNCTIONAL DESCRIPTION

The Am27LS00 and Am27LS01 are fully decoded bipolar random access memories for use in high-speed buffer memories and as a replacement for high-speed core memories in digital systems. The memories are organized 256 words by 1 bit with an 8 -bit binary address fleld and separate data in and data output lines. The memories have three active LOW chip select inputs and a three-state output (Am27LS00) or open-collector output (Am27LS01). All inputs are buffered to present an input load of only 0.5 TTL unit loads.
Read/write operation is controlled by an actlve LOW write enable input. When the write enable is LOW and the chip is selected the data on the data input is written into the location specified by the address inputs. During thls operation the output floats allowing the data bus to be used by other memories or open-collector logic elements that are tied to the In-
verting data output. Reading is accompllshed by having the chip selected and the write enable Input HIGH. Data stored in the location specifled by the address inputs is read out and appears on the data output Inverted.
The chlp is selected by three active LOW inputs all of which must be LOW in order for the data output to be active durlng the read operation and for data to be written into or from the memory. These three active LOW chip select inputs permit the Am9301 and Am9311 MSI decoders to select memories in elther a linear select, two or three dimensional mode of operation when large memory systems are being built. The delay from the chip select to the output is considerably faster than from the address inputs and extra delay can be tolerated in the chip select path without affecting system performance.


| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Amblent) Under Blas | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ |
| Output Current, Into Outputs | $\mathbf{3 0 \mathrm { mA }}$ |
| DC Input Current | -30 mA to +50 mA |


| Part No. | Amblent Operating <br> Temperature | Power Supply <br> Voltage |
| :--- | :---: | :---: |
| Am27LS00DC <br> Am27LS01DC | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |
| Am27LS00DM <br> Am27LS01DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Parameters | Test Conditions | Test Conditions | Min | Typ (Note t) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \text { Am2700 only } \end{aligned}$ | 2.4 | 3.1 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=16.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{1 L} \end{aligned}$ |  | 0.3 | 0.4 | Volts |
| $\mathbf{V}_{\mathbf{I H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all Inputs | 2.0 |  |  | Volts |
| $\mathbf{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input logical LOW voltage for all Inputs |  |  | 0.8 | Volts |
| $\mathrm{I}_{1 /}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}$., $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -0.50 | -0.80 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}$., $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 5 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}$ |  |  | 1.0 | mA |
| $I_{\text {LK }}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \overline{\mathrm{CS}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  | 5 | 30 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$., $\overline{\mathrm{CS}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  | -5 | -30 |  |
| $\mathrm{I}_{\text {se }}$ | Output Short Clrcult Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | 30 |  | mA |
| $\mathrm{I}_{\mathrm{Cc}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 55 |  | mA |

Note 1. Typlcal LImits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ amblent and maximum loading.

Typical Switching Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=470 \Omega$
Parameter
Definition

| Flgure | $\begin{aligned} & \mathbf{T}_{\mathrm{A}}= \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=$ $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $\begin{gathered} T_{A}= \\ -55^{\circ} \mathrm{C} \\ \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
| See Fig. 2 | 35 | 50 | 70 | ns |
|  | 35 | 50 | 70 |  |
| Fig. 2 | 15 | 25 | 30 | ns |
|  | 20 | 30 | 40 |  |
|  | 20 | 30 | 40 | ns |
| Fig. 1 | 30 | 45 | 60 | ns |
|  | 20 | 30 | 40 |  |
|  | 20 | 30 | 40 | ns |
| Fig. 1 | 10 | 15 | 20 | ns |
|  | 5 | 10 | 15 | ns |
| Fig. 1 | 20 | 30 | 40 | ns |
| Fig. 1 | 20 | 30 | 40 | ns |


| TRUTH TABLE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | nputs |  | Output | Mode |
| CS | WE | DI | $\overline{\text { DO }}\left(t_{n+1}\right)$ |  |
| H | X | X | F | No Selection |
| L | , | L | F | Wrlte ' 0 ' |
| L | L | H | F | Write ' 1 ' |
| L | H | X | $\overline{\mathrm{DO}}\left(\mathrm{t}_{\mathrm{n}}\right)$ | Read |
| $H=$ HIGH Voltage Level <br> $\mathrm{L}=$ LOW Voltage Level <br> X $=$ Don't Care <br> $\mathrm{F}=\mathrm{FLOATING}$ Output Level is determined by external clrcultry connected to the output |  |  |  |  |

INPUTIOUTPUT INTERFACE CONDITIONS


Current Interface Conditions - HIGH
(Note) Am2701 has open collector output


| Am27LS00/27LS01 LOADING RULES (in TTL Unit Loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.s | Input Unlt Load | Output <br> HIGH | Output LOW |
| $\mathrm{A}_{1}$ | 1 | 0.5 | - | - |
| $\mathrm{A}_{0}$ | 2 | 0.5 | - | - |
| $\overline{C S}$ | 3 | 0.5 | - | - |
| CS | 4 | 0.5 | - | - |
| $\overline{\mathrm{CS}}$ | 5 | 0.5 | - | - |
| DO | 6 | - | (Note) 50 | 10 |
| $\mathrm{A}_{4}$ | 7 | 0.5 | - | - |
| GND | 8 | - | - | - |
| $\mathrm{A}_{5}$ | 9 | 0.5 | - | - |
| $\mathrm{A}_{6}$ | 10 | 0.5 | - | - |
| $\mathrm{A}_{7}$ | 11 | 0.5 | - | - |
| $\overline{W E}$ | 12 | 0.5 | - | - |
| DI | 13 | 0.5 | - | - |
| $\mathrm{A}_{3}$ | 14 | 0.5 | $\cdots$ | - |
| $\mathrm{A}_{2}$ | 15 | 0.5 | - | - |
| $\mathrm{V}_{\mathrm{CC}}$ | 16 | - | - | - |

Note: Am27LS01 has open collector output.

## MSI INTERFACING RULES

| Intertacing <br> DIgital Family | Equivalent Inpul <br> Unlt <br> HIGH | LOW |
| :--- | :---: | :---: |

## USER NOTES

1. The delay from chlp select to the data output is considerably less than from the address inpuits to the data output. Additional decoding delay can therefore be Inserted Into the chip select path without Incurring any speed penalty.
2. The memory is organized internally as a $16 \times 16$ matrix with the $A_{0-3}$ address lines selecting 16 words and the $A_{4-7}$ address IInes selecting the required blt In the word. The delay from the $\mathrm{A}_{4-7}$ address Inputs to the data output is therefore faster than from the $A_{0.3}$ address inputs. This together with the shorter chip select delay can be used to increase overall operational speed in a paged memory system.
3. Address lines can be interchanged for ease of printed circult layout without affecting functional operation.
4. Since for a given pattern on the address line reading and writing are performed on the same memory word, the address lines can be driven by any mixture of assertion or negation of the varlables making up the address fleld.

## SWITCHING WAVEFORMS



KEY tO timing diagram


Write Cycle Timing. The cycle is initiated by an address change. After $t_{s}(A)$ max, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_{h}(A)$ max must be allowed before the address may be changed agaln. The output will be Inactive (fioating for the Am27LS00) while the write enable is LOW. Ordinarily, the chlp select should be LOW during the entire write pulse.

Figure 1


Switching delays from address and chlp select Inputs to the data output. For the Am27LSOO disabled output is "OFF," represented by a single center line. For the Am27LS01, a disabled output is HIGH.

Figure 2

PHYSICAL DIMENSIONS



ADVANCED
MICRO DEVICES INC.
901 Thompson Place
Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am3101•Am54/7489•Am93403•Am31L01 Standard and Low-Power 64-Bit Random Access Memories 

## Distinctive Characteristics

- Fully decoded 16 -word $\times 4$-bit Schottky technology standard and low-power, high speed RAMS
- Access time typically 30 ns for standard and 70 ns for low-power device
- Chip select and open collector outputs for simple memory expansion
- Available in both the military and commercial ambient temperature ranges and in low-power version (Am31L01)
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Plug-in replacement for TI7489 and Fairchild 93403.


## FUNCTIONAL DESCRIPTION

The Am3101 is a 64 -bit RAM built using Schottky diode clamped transistors and is ideal for use in scratch pad and highspeed buffer memory applications. The memory is organized as a fully decoded 16 -word memory of 4 bits per word. Easy memory expansion is provided by an active LOW Chip Select ( $\overline{\mathrm{CS}}$ ) input and open collector OR tieable outputs. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am9301 and Am9311.
An active LOW write line $(\bar{W})$ controls the writing/reading operation of the memory. When the chip select and write lines
are LOW the information on the four data inputs $D_{1}$ to $D_{4}$ is written into the addressed memory word.
Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs $\overline{0}_{1}$ to $\overline{0}_{4}$.

Whenever the write enable is LOW the four outputs of the memory may be either HIGH or LOW.
Any time the chip select is HIGH and the write enable is HIGH, all four outputs go HIGH.

| LOGIC DIAGRAM | LOGIC SYMBOL $\begin{aligned} & V_{C C}=\operatorname{Pin} 16 \\ & \text { GND }=\operatorname{Pin} 8 \end{aligned}$ |
| :---: | :---: |
| ORDERING INFORMATION | CONNECTION DIAGRAM Top View <br> Note: Pin 1 is marked for orientation. |

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8 ) Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 30 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted) Am3101 • Am54/7489 • Am93403

| Am3101, A <br> Am31013, | 7489, Am93403×C <br> 5489, Am93403×M | $\begin{aligned} & T_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 5.0 \mathrm{~V} \pm \\ & 5.0 \mathrm{~V} \pm \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| ICEX | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX.,} \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \\ & \overline{\mathrm{CS}}=2.5 \mathrm{~V} \end{aligned}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.25 | 0.45 | Volts |
| ${ }^{*} \mathrm{~V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| * VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  | -1.0 | -1.6 | mA |
| 1 IH | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  |  | 1.0 | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $I_{C}=-5.0 \mathrm{~mA}$ |  |  |  | -1.0 | Volts |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | $\begin{aligned} & V_{C C}=M A X \\ & \text { All inputs }=G N D \end{aligned}$ | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |  |  | 105 | mA |
|  |  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | 105 | mA |

Note: 1. Typical Limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

## Am31L01

| Am31L01XC <br> Am31L01XM | $\begin{aligned} & T_{A}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \\ & V_{C C}=4.50 \mathrm{~V} \text { to } 5.50 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Units |
| ICEX | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}=\mathrm{MAX}$. |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN}_{.,} \mathrm{I}_{\mathrm{OL}}=4.8 \mathrm{~mA} \\ & V_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  | 0.2 | 0.4 | Volts |
| * $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Guaranteed input logical HIGH voltage for all inputs | 2.0 |  |  | Volts |
| ${ }^{*} \mathrm{~V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | 0.7 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.3 \mathrm{~V}$ |  | -0.25 | -0.4 | mA |
| IIH | Input HIGH Current | $V_{C C}=M A X ., V_{1 N}=2.4 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
|  | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{C}}=-5.0 \mathrm{~mA}$ |  |  | -1.0 | Volts |
| ${ }^{\text {c }}$ C | Power Supply Current | $V_{C C}=$ MAX |  | 27 | 35 | mA |



SWITCHING CHARACTERISTICS AND OPERATING REQUIREMENTS

| Am3101 <br> Parameters | m54/7489 • Am93403 <br> Description |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}+}(\underline{\text { css }}$ ) | Delay Chip Select to Output HIGH |
| $t_{\text {pd_ }}$ ( $\overline{\text { S }}$ ) | Delay Chip Select to Output LOW |
| $\mathrm{t}_{\mathrm{pd}+}$ (A) | Delay Address to Output HIGH |
| $t_{\text {pd-( }}$ ( $)$ | Delay Address to Output LOW |
| ${ }^{*} \mathrm{t}_{\mathrm{pw}}(\overline{\mathrm{W}})$ | Write Pulse Width |
| $t_{\text {rec }}(\bar{W})$ | Write Recovery Time |
| ${ }^{*} t_{s}(\mathrm{D})$ | Data Set-up Time |
| $*_{t}$ (D) | Data Hold Time |
| ${ }^{*} \mathrm{t}_{5}(\mathrm{~A})$ | Address Set-up Time |
| ${ }^{*}{ }_{\text {h }}(\mathrm{A})$ | Address Hold Time |


| Test Conditions | Ambient Temperature |  |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ <br> Typ. | $0^{\circ} \mathrm{C}$ Min. | $5^{\circ} \mathrm{C}$ <br> Max. |  |
| $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 27 | 20 | 60 | ns |
|  | 30 | 20 | 60 | ns |
|  | 28 | 20 | 60 | ns |
|  | 31 | 20 | 60 | ns |
| $\mathrm{R}_{\mathrm{L}}=300 \Omega \text { to } \mathrm{V}_{\mathrm{CC}}$ |  | 40 |  | ns |
|  | 30 |  | 50 | ns |
| $600 \Omega$ to GND |  | 25 |  | ns |
|  |  | 0 |  | ns |
|  |  | 0 |  | ns |
|  |  | 0 |  | ns |

Am31L01

| Parameters | Description | $T_{A}=25^{\circ} \mathrm{C}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Test Conditions | Min. | Typ. | Max. | Units |
| $\mathbf{t}_{\text {pd }+(\overline{C S}}$ ) | Delay Chip Select to Output HIGH |  | 45 | 70 | 105 | ns |
| $\mathbf{t}_{\text {pd- }}(\overline{\mathrm{CS}})$ | Delay Chip Select to Output LOW |  | 45 | 70 | 110 | ns |
| $\mathbf{t}_{\text {pd }}+(\mathrm{A})$ | Delay Address to Output HIGH | $V_{C C}=5.0 \mathrm{~V}$ | 40 | 70 | 105 | ns |
| $\mathbf{t}_{\text {pd_- }}(\mathrm{A})$ | Delay Address to Output LOW |  | 50 | 75 | 110 | ns |
| ${ }^{*} t_{\text {pw }}(\bar{W})$ | Write Pulse Width |  | 80 |  |  | ns |
| $\mathbf{t r e c}^{\text {(W) }}$ | Write Recovery Time |  | 100 |  |  | ns |
| ${ }^{*} \mathrm{t}_{\mathrm{s}}$ (D) | Data Set-up Time |  | 30 |  |  | ns |
| ${ }^{*} t_{h}$ (D) | Data Hold Time |  | 0 |  |  | ns |
| ${ }^{*} t_{s}(\mathrm{~A})$ | Address Set-up Time |  | 0 |  |  | ns |
| ${ }^{*} t_{h}(A)$ | Address Hold Time |  | 0 |  |  | ns |

## PERFORMANCE CURVES

## Am3101•Am54/7489 • Am93403



## DEFINITION OF TERMS

## FUNCTIONAL TERMS

$\overline{\mathrm{CS}}$ Active LOW chip select input. When the chip select is LOW data can be read from or written into the memory.
$D_{i}$ The data inputs of the memory. $i=1-4$
$\mathbf{O}_{\mathbf{i}}$ The data outputs of the memory, $\mathrm{i}=1-4$
$\mathbf{O}_{\mathrm{i}}\left(\mathrm{t}_{\mathrm{n}}\right)$ The state of output i at time n .
$D_{i}\left(t_{n-x}\right)$ The state of the $D_{i}$ input at time $t_{n-x}$, where $t_{n-x}$ is the time of the last write operation into a given address. $\bar{W}$ Active LOW Write Enable. When the write enable is LOW, data on the data inputs is written into the addressed memory location. When $\bar{W}$ is HIGH data is read from the addressed location and appears, inverted, at the $\overline{\mathrm{O}}$ outputs.
UNIT LOAD A TTL input unit load is defined as $\mathbf{- 1 . 6 m A}$ at 0.4 V (LOW state) and $40 \mu \mathrm{~A}$ at 2.4 V (HIGH state).

## SWITCHING TERMS

$\mathbf{t}_{\mathrm{pd}} \pm(\overline{\mathbf{C S}})$ The delay from the chip select input going LOW to the output going active.
$\mathbf{t}_{\mathrm{pdz}}(\overline{\overline{\mathbf{C S}})}$ The delay from the chip select going HIGH to the output assuming an inactive high impedance level.
$\mathbf{t}_{\mathrm{pd} \pm} \pm(\mathrm{A})$ The delay from a change on the address inputs to a correct HIGH ( $\mathrm{tpd}^{+}$) or LOW ( $\mathrm{t}_{\mathrm{pd}}$-) level on the outputs. Access time.
$\mathbf{t}_{\text {rec }}(\bar{W}) \quad$ Write recovery time. The delay from a LOW-toHIGH transition on the write enable to the correct data on the 6-14 outputs of the memory. This is the time required between the
end of the write operation and a read operation in the same address.
${ }^{*} t_{\mathrm{pw}}(\bar{W}) \quad$ Minimum write pulse width. The LOW time on the write enable input required to cause a write.

* $t_{s}(D),{ }^{*}{ }_{h}$ (D) Data set-up and hold times. The time, relative to the end of the write pulse (LOW-to-HIGH edge) after which the data on the data inputs will not be written into the memory. To ensure writing the correct data, the data must be present before ${ }^{*} \mathrm{t}_{\mathrm{s}}(\mathrm{D}) \mathrm{min}$. and must remain until after *th(D) min.
* $\boldsymbol{t}_{s}$ (A) Address set-up time. The time prior to the start of the write pulse (HIGH-to-LOW edge) at which the correct write address must be on the address inputs. An address change later than ${ }^{*} t_{s}(A)$ max. may cause writing in two addresses.
* $t_{h}(A)$ Address hold time. The time following the end of the write pulse (LOW-to-HIGH transition) at which a new address may be applied. An address change earlier than ${ }^{*} t_{h}(A)$ min. may cause writing into two addresses.
$t_{\mathrm{pd}} \pm(\overline{\mathrm{WE}})$ The delay from a LOW-to-HIGH transition of the write enable to an active (but not necessarily correct) state on the data outputs. The correct state will be present after the write recovery time has elapsed.
$t_{\text {pdo }}(\overline{W E})$ The delay from a HIGH-to-LOW transition on the write enable to a high impedance level on the data outputs, if the chip is selected.

[^18]
## USER NOTES

1. For optimum system speed the memory output can be directly connected to following DTL or TTL circuitry without a pull up resistor.
2. For a good $D C$ noise margin a pull up resistor can be used.' Limits of $R$ in $k \Omega$ are given by

$$
\frac{V_{C C}-V_{O H} \text { required }}{n I_{C E X}+N_{I H}}>R_{L}>\frac{V_{C C}-V_{O L} \text { required }}{I_{O L}-N I_{I L}}
$$

Where n is number of OR tied outputs
$N$ is the number of TTL unit loads driven.
IOL is the maximum output LOW current.
3. Address and data lines can be interchanged within their respective groups for ease of P.C. layout without effecting device operation.
4. Since for a given pattern on the address lines reading and writing are performed on the same actual memory word, the address lines can be driven by any mixture of assertion or negation of the variables making up the address field.

MSI INTERFACING RULES

|  | Equivalent <br> Input Unit Load <br> HIGH | LOW |
| :--- | :---: | :---: |
| Interfacing Digital Family | 1 | 1 |
| Advanced Micro Devices 54/7400 | 1 | 1 |
| Advanced Micro Devices 9300/2500 Series | 1 | 1 |
| FSC Series 9300 | 1 | 1 |
| TI Series 54/7400 | 2 | 2 |
| Signetics Series 8200 | 1 | 1 |
| National Series DM 75/85 | 12 | 1 |
| DTL Series 930 |  |  |

## LOADING RULES

Am3101
Am31L01
Am54/7489 - Am93403

| Input/ Output | Am54/7489 - Am93403 |  |  |  | Fan-out Output LOW |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { Pin } \\ \text { No.'s } \end{gathered}$ | $\begin{gathered} \text { Input } \\ \text { Unit Load } \end{gathered}$ | Output LOW | Input Unit Load |  |
| $A_{0}$ | 1 | 1 | - | 0.5 | - |
| $\overline{C s}$ | 2 | 1 | - | 0.5 | - |
| $\bar{W}$ | 3 | 1 | - | 0.5 | - |
| $\mathrm{D}_{1}$ | 4 | 1 | - | 0.5 | - |
| $\bar{\sigma}_{1}$ | 5 | - | 10 | - | 3 |
| $\mathrm{D}_{2}$ | 6 | 1 | - | 0.5 | - |
| $\overline{0}_{2}$ | 7 | - | 10 | - | 3 |
| GND | 8 | - | - | - | - |
| $\overline{\mathrm{O}}_{3}$ | 9 | - | 10 | - | - |
| $\mathrm{D}_{3}$ | 10 | 1 | - | 0.5 | - |
| $\mathrm{O}_{4}$ | 11 | - | 10 | - | 3 |
| $\mathrm{D}_{4}$ | 12 | 1 | - | 0.5 | - |
| $\mathrm{A}_{3}$ | 13 | 1 | - | 0.5 | - |
| $\mathrm{A}_{2}$ | 14 | 1 | - | 0.5 | - |
| $\mathrm{A}_{1}$ | 15 | 1 | - | 0.5 | - |
| $\mathrm{V}_{\text {cc }}$ | 16 | - | - | - | - |

Outputs are open collectors

## Am3101/Am31L01 BASIC MEMORY CELL



TRUTH TABLE

|  | INPUTS |  | OUTPUTS | MODE |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{C S}}$ | $\bar{W}$ | $\mathbf{D}_{\mathbf{i}}$ | $\overline{\mathbf{O}}_{\mathbf{i}}$ |  |
| $\mathbf{H}$ | L | L | X | No Selection |
| $\mathbf{H}$ | L | H | X | No Selection |$\}$ Note

$H=$ HIGH Voltage Level
$L=$ LOW Voltage Level

Note: When the chip select $\overline{\mathrm{CS}}$ input is HIGH and the Write Enable $\bar{W}$ is LOW data is not written Into the memory. However, the data outputs may follow the data inputs inverted.


## Am3101A/Am27S02•27S03

## 64-Bit Random Access Memory

## Distinctive Characteristics

- Fully decoded 16 -word x 4-bit Schottky technology -high-speed RAM.
- Access time typically 22 ns .
- Available with three-state outputs (Am27S03) or with open collector outputs (Am27SO2).
- Pin compatible high speed replacement for 3101, 93403, and 7489 (use Am27S02) and for DM 75/8599 (use Am27S03).
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) | -0.5 V to +7 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| Output Current, Into Outputs | 100 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
Am27S02XC, Am27S03XC Am27S02XM, Am27S03XM
Parameters

| VOH <br> (Am27SO3 only) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-0.8 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 2.4 | 3.6 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { MIN. } \\ & V_{\text {IN }}=V_{I H} \text { or } V_{\text {IL }} \end{aligned}$ | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  | 0.3 | 0.45 | Volts |
|  |  |  | $\mathrm{IOL}=20 \mathrm{~mA}$ |  | . |  | 0.5 |  |
| ${ }^{*} \mathbf{V}_{\mathbf{I H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| ${ }^{*} V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $\begin{aligned} & V_{C C}=M A X_{.,} \\ & V_{\text {IN }}=0.45 V \end{aligned}$ | $\overline{W E}, D_{0}-D_{3}, A_{0-3}$ |  |  | . 030 | 0.25 | mA |
|  |  |  | $\overline{\text { CS }}$ |  |  | . 060 | 0.25 |  |
| IIH | Input HIGH Current | $V_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| ISC <br> (Am27S03 only) | Output Short Circuit Current | $V_{C C}=M A X ., V_{O U T}=0.0 \mathrm{~V}$ |  |  | -12 | -35 | -90 | mA |
| ${ }^{1} \mathrm{Cc}$ | Power Supply Current | $\begin{aligned} & \text { All inputs = GND } \\ & V_{C C}=M A X . \end{aligned}$ |  | Am27S02 |  | 76 | 105 | mA |
|  |  |  |  | Am27S03 |  | 87 | 125 |  |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{IIN}=-5.0 \mathrm{~mA}$ |  |  |  |  | -1.0 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{\overline{C S}}=V_{I H} \text { or } V_{\overline{W E}}=V_{I L} \\ & V_{O U T}=2.4 V \end{aligned}$ |  | Am27S02 |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | Am27S03 |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & V_{\overline{C S}}=V_{\text {IH }} \text { or } V_{\overline{W E}}=V_{I L} \\ & V_{\text {OUT }}=0.4 V, V_{C C}=M A X . \end{aligned}$ |  |  | -40 |  |  | $\mu \mathrm{A}$ |

Note 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$

## SWITCHING CHARACTERISTICS AND OPERATING REQUIREMENTS


*System requirement. Parameters preceeded by an asterisk are specified as system forcing requirements rather than device characteristics, in general, minimum system requirements result from maximum device characteristics. Typical values are not meaningful for system requirements.

## DEFINITION OF TERMS

## FUNCTIONAL TERMS

$\overline{\mathbf{c}} \overline{\mathrm{S}}$ Active LOW chip select input. When the chip select is LOW data can be read from or written into the memory.
$D_{i}$ The data inputs of the memory. $i=1-4$
$\mathrm{O}_{i}$ The data outputs of the memory, $\mathrm{i}=1-4$
$\mathrm{O}_{\mathrm{i}}\left(\mathrm{t}_{\mathrm{n}}\right) \quad$ The state of output i at time n .
$D_{i}\left(t_{n-x}\right)$ The state of the $D_{i}$ input at time $t_{n-x}$, where $t_{n-x}$ is the time of the last write operation into a given address. $\overline{W E}$ Active LOW Write Enable. When the write enable is LOW, data on the data inputs is written into the addressed memory location. When WE is HIGH data is read from the addressed location and appears, inverted, at the $\overline{0}$ outputs.
UNIT LOAD A TTL input unit load is defined as -1.6 mA at 0.4 V (LOW state) and $40 \mu \mathrm{~A}$ at 2.4 V (HIGH state).

## SWITCHING TERMS

$\mathrm{t}_{\mathrm{pd}} \pm(\overline{\mathrm{CS}})$ The delay from the chip select input going Low to the output going active.
$\mathrm{t}_{\mathrm{pdz}}(\overline{\mathrm{CS}})$ The delay from the chip select going HIGH to the output assuming an inactive high impedance level.
$\left.\mathrm{t}_{\mathrm{pd} \pm} \pm \mathrm{A}\right)$ The delay from a change on the address inputs to a correct HIGH ( $\mathrm{t}_{\mathrm{pd}}$ ) or LOW ( $\mathrm{t}_{\mathrm{pd}}-$ ) level on the outputs. Access time.
$\mathrm{t}_{\mathrm{rec}}(\overline{\mathrm{WE}})$ Write recovery time. The delay from a LOW-toHIGH transition on the write enable to the correct data on the outputs of the memory. This is the time required between the
end of the write operation and a read operation in the same address.
${ }^{*} t_{\mathrm{pw}}(\overline{\mathrm{WE}})$ Minimum write pulse width. The LOW time on the write enable input required to cause a write.
${ }^{*} t_{s}(D),{ }^{*}{ }_{h}(D)$ Data set-up and hold times. The time, relative to the end of the write pulse (LOW-to-HIGH edge) after which the data on the data inputs will not be written into the memory. To ensure writing the correct data, the data must be present before ${ }^{*} \mathrm{t}_{\mathrm{s}}(\mathrm{D}) \mathrm{min}$. and must remain until after * $t_{h}(\mathrm{D}) \mathrm{min}$.

* $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ Address set-up time. The time prior to the start of the write pulse (HIGH-to-LOW edge) at which the correct write address must be on the address inputs. An address change later than ${ }^{*} t_{s}(A)$ max. may cause writing in two addresses.
* th(A) Address hold time. The time following the end of the write pulse (LOW-to-HIGH transition) at which a new address may be applied. An address change earlier than *th(A) min. may cause writing into two addresses.
$t_{\mathrm{pd}} \pm(\overline{\mathrm{WE}})$ The delay from a LOW-to-HIGH transition of the write enable to an active (but not necessarily correct) state on the data outputs. The correct state will be present after the write recovery time has elapsed.
$t_{\text {pdo }}(\overline{\mathrm{WE}})$ The delay from a HIGH-to-LOW transition on the write enable to a high impedance level on the data outputs, if the chip is selected.

[^19]

Write Cycle Timing. The cycle is initiated by an address change. After ${ }^{*} t_{s}(A)$ min., the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, ${ }^{*} t_{h}(A)$ min. must be allowed before the address may be changed again. The output will be inactive (floating for the Am27S03) while the write enable is LOW. The three parameters $t_{s}(A), t_{h}(A)$ and $t_{p w}(W E)$ apply to the condition CS LOW AND WE LOW.


Switching delays from address and chip select inputs to the data output. For the Am27S03 disabled output is "OFF", represented by a single center line. For the Am27S02, a disabled output is HIGH.

INPUT/OUTPUT INTERFACE CONDITIONS


## USER NOTES

1. The Am27S03 output has active circuitry for both logic levels and requires no external pull-up resistor
2. For a good DC noise margin with the Am3101A/27S02 a pull-up resistor can be used. Limits of $R$ in $k \Omega$ are given by

$$
\frac{V_{C C}-V_{O H} \text { required }}{n I_{C E X}+N I_{I H}}>R_{L}>\frac{V_{C C}-V_{O L} \text { required }}{I_{O L}-N I_{I L}}
$$

Where $\boldsymbol{n}$ is number of OR tied outputs $N$ is the number of TTL units loads driven.
3. Address and data lines can be interchanged within their respective groups for ease of P. C. layout without effecting device operation.
4. Since for a given pattern on the address lines reading and writing are performed on the same actual memory word, the address lines can be driven by any mixture of assertion or negation of the variables making up the address field.

| Am3101A LOADING RULES (In TTL Loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Input/Output | Pin No.'s | Input Loading | $\begin{aligned} & \text { Output [ } \\ & \text { (Am27S03) } \\ & \text { HIGH } \end{aligned}$ | ive LOW |
| $A_{0}$ | 1 | . 16 | - | - |
| $\overline{\mathrm{cs}}$ | 2 | . 16 | - | - |
| $\bar{W} \mathbf{E}$ | 3 | . 16 | - | - |
| $\mathrm{D}_{0}$ | 4 | . 16 | - | - |
| $\overline{0}_{0}$ | 5 | - | 20 | 10 |
| $\mathrm{D}_{1}$ | 6 | . 16 | - | - |
| $\bar{O}_{1}$ | 7 | - | 20 | 10 |
| GND | 8 | - | - | - |
| $\bar{O}_{2}$ | 9 | - | 20 | 10 |
| $\mathrm{D}_{2}$ | 10 | . 16 | - | - |
| $\bar{O}_{3}$ | 11 | - | 20 | 10 |
| $\mathrm{D}_{3}$ | 12 | . 16 | - | - |
| $\mathrm{A}_{3}$ | 13 | . 16 | - | - |
| $\mathrm{A}_{2}$ | 14 | . 16 | - | - |
| $\mathrm{A}_{1}$ | 15 | . 16 | - | - |
| $\mathrm{V}_{\mathrm{Cc}}$ | 16 | - | - | - |

A TTL unit load is -1.6 mA at 0.4 V and $40 \mu \mathrm{~A}$ at 2.0 V .
The Am27S02 has open collector outputs; the output drive in the HIGH state is determined by an external pull-up resistor.

BASIC MEMORY CELL


TRUTH TABLE

| INPUTS |  |  | OUTPUTS | MODE |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{C S}}$ | WE | Di | $\bar{O}_{i}\left(\mathrm{t}_{\mathrm{n}}\right)$ |  |
| H | L | L | Off | No Selection |
| H | $L$ | H | Off | No Selection |
| H | H | X | Off | No Selection |
| L | L | L | Off | Write ' 0 ' |
| L | L. | H | Off | Write '1' |
| L | H | X | $\overline{D_{i}}\left(t_{n-x}\right)$ | Read |

$H=H I G H$ Voltage Level
$L=$ LOW Voltage Level
OFF = HIGH Impedance

Note: The Am27S02 output is at a high impedance level at all times except when reading a LOW.
Am3101A/27S02/27S03 APPLICATION

128 WORD x 4-BIT MEMORY


Metallization and Pad Layout


DIE SIZE $85 \times 131 \mathrm{mils}$


ADVANCED
MICRO
DEVICES INC. 901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

Linear

-

## Am101/201/301 <br> Operational Amplifier

Description: The Am101/201/301 monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the National LM101, and LM201. They are available in the hermetic TO-99 metal can, dual-inline packages, and flat packages.

Distinctive Characteristics: 100\% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883 Class B.
Mixing privileges for obtaining price discounts.
Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.


MAXIMUM RATINGS

| Supply Voltage | $\pm 22 \mathrm{~V}$ |
| :--- | ---: |
| Internal Power Dissipation (Note 1) | 500 mW |
| Differential Input Voltage | $\pm 30 \mathrm{~V}$ |
| Input Voltage (Note 2) | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration | Indefinite |
| Operating Temperature Range |  |
| Am 101 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am201 | $-25^{\circ} \mathrm{Co}$ to $+85^{\circ} \mathrm{C}$ |
| Am301 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec.) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified) (Note 3)

| Parameter |  |  | Am301 |  |  | Am 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Conditions | Min | Typ | Max | Min | Typ | Max | Units |
| Input Offset Voltage | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ |  | 2.0 | 7.5 |  | 1.0 | 5.0 | mV |
| Input Offset Current |  |  | 100 | 500 |  | 40 | 200 | nA |
| Input Bias Current |  |  | 250 | 1500 |  | 120 | 500 | nA |
| Input Resistance |  | 0.1 | 0.4 |  | 0.3 | 0.8 |  | $\mathrm{M} \Omega$ |
| Supply Current | $\mathrm{V}_{5}= \pm 20 \mathrm{~V}$ |  | 1.8 | 3.0 |  | 1.8 | 3.0 | mA |
| Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \end{aligned}$ | 20 | 150 |  | 50 | 160 |  | V/mV |
| The Following Specifications Apply Over The Operating Temperature Ranges |  |  |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{R}_{5} \leq 10 \mathrm{k} \Omega$ |  |  | 10 |  |  | 6.0 | mV |
| Input Offset Current | $\begin{aligned} & T_{A}=T_{A \text { (min) }} \\ & T_{A}=T_{A(\text { max })} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 750 \\ & 400 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 500 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{nA} \\ & \mathrm{nA} \\ & \hline \end{aligned}$ |
| Input Bias Current | $\mathrm{T}_{\Lambda}=\mathrm{T}_{\mathrm{A}(\text { min })}$ |  | 0.32 | 2 |  | 0.28 | 1.5 | $\mu \mathrm{A}$ |
| Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \\ & R_{\mathrm{L}}>2 \mathrm{k} \Omega \end{aligned}$ | 15 |  |  | 25 |  |  | V/mV |
| Input Voltage Range | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 12$ |  |  | $\pm 12$ |  |  | V |
| Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 65 | 90 |  | 70 | 90 |  | dB |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 70 | 90 |  | 70 | 90 |  | dB |
| Output Voltage Swing | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \end{aligned}$ |  | $\begin{aligned} & \hline v \\ & v \\ & \hline \end{aligned}$ |
| Supply Current | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C} \mathrm{V}_{5}= \pm 20 \mathrm{~V}$ |  |  |  |  | 1.2 | 2.5 | mA |

## DEFINITION OF TERMS

COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
INPUT BIAS CURRENT The average of the two input currents.
INPUT OFFSET CURRENT The difference in the currents into the two input terminals when the output is at zero.
INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.
INPUT RESISTANCE The ratio of the change in input voltage to the change in input current on either input with the other grounded. INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset specifications apply.
LARGE-SIGNAL VOLTAGE GAIN The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the output terminal with the output at null.
OUTPUT SHORT-CIRCUIT CURRENT The maximum output current available from the amplifier with the output shorted to ground or to either supply.

OUTPUT VOLTAGE SWING The peak output voltage swing, referred to zero, that can be obtained without clipping.
POWER SUPPLY REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
SUPPLY CURRENT The current required from the power supply to operate the amplifier with no load and the output at zero.

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$ and the Dual In-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
Note 2: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.
Note 3: Unless otherwise specified, these specifications apply for supply voltages from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ and $\mathrm{C}_{1}=30 \mathrm{pF}$.

## GUARANTEED PERFORMANCE CURVES <br> (Curves apply over the Operating Temperature Ranges)



Voltage Gain


## PERFORMANCE CURVES










## FREQUENCY COMPENSATION CIRCUITS

Single Pole Compensation

$c_{1} \geq \frac{R_{1} C_{s}}{R_{1}+R_{2}}$
$\mathrm{C}_{5}=30 \mathrm{pF}$
$\mathrm{C}_{5}=30 \mathrm{pF}$
$\mathrm{C}_{2}=10 \mathrm{C}$ for five or more amplifiers on a single card. For applications using feed-forward compensation, the power supply leads of each amplifier should be bypassed with low inductance capacitors.


The values given for the frequency compensation capacitor guarantee stability only for source resistances less than $10 \mathrm{k} \Omega$, stray capacitances on the summing junction less than 5 pF and capacitive loads smaller than 100 pF . If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.


Metallization and Pad Layout
$49 \times 56$ Mils



ADVANCED MICRO DEVICES INC. 901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circultry entirely embodied in an Advanced Micro Devices product.(1)

# Am101A/201A/301A <br> Operational Amplifier 

Description: The Am101A, Am201A and Am301A monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the National LM101A, LM201A, and LM301A. They are available in the hermetic TO-99 metal can, dual-in-line, and flat packages.

Distinctive Characteristics: 100\% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.
Mixing privileges for obtaining price discounts. Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DESCRIPTION
The Am101A/Am201A/Am301A are differential input, class $A B$ output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30 pF capacitor. The combination of low-input currents, low-offset voltage, low noise, and versatility of compensation classify the Am101A/Am201A/ Am301A amplifiers for low level and general purpose applications.

## FUNCTIONAL DIAGRAM



# APPLICATIONS input/output overload protection 



If an input is driven from a low-impedance source, a series resistor, $\mathbf{R}_{1}$ should be used to limit the peak instantaneous output current of the source to less than 100 mA . A large capacitor ( $>0.1 \mu \mathrm{~F}$ ) is equivalent to a low-source impedance and should be protected against by an isolation resistor.
The amplifier output is protected against damage from shorts to ground or to the power supplies by device design. Protection of the output from voltages exceeding the specified operating power supplies can be obtained by isolating the output via limiting resistors $\mathrm{R}_{4}$ or $\mathrm{R}_{5}$.
The power supplies must never become reversed, even under transient conditions. Reverse voltages as low as 1 volt can cause damage through excessive current. This hazard can be reduced by using clamp diodes of high peak current rating connected to the device supply lines.

| ORDERING INFORMATION |  |  |  |
| :---: | :---: | :---: | :---: |
| Part Number | Package Type | Temperature Range | Order Number |
| Am301A | $\underset{\text { Metal Can }}{\text { DIP }}$ | $\begin{aligned} & 0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C} \end{aligned}$ | LM301AD LM301A |
| Am201A | $\begin{aligned} & \text { DIP } \\ & \text { Metal Can } \\ & \text { Flat Pak } \end{aligned}$ | $\begin{aligned} & -25^{\circ} \mathrm{C}-85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C}-85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C}-85^{\circ} \mathrm{C} \end{aligned}$ | LM201AD LM201A LM201AF |
| Am101A | $\begin{aligned} & \text { DIP } \\ & \text { Metal Can } \\ & \text { Flat Pak } \end{aligned}$ | $\begin{aligned} & -55^{\circ} \mathrm{C}-125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C}-125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C}-125^{\circ} \mathrm{C} \end{aligned}$ | LM101AD LM101A LM101AF |
| Am101A | Dice | Note 4 | LMD01A |

Note 4: The dice supplied will contain units which meet $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C},-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

## CONNECTION DIAGRAMS

Top Views


## MAXIMUM RATINGS

| Supply Voltage <br> Am101A, 201A <br> Am301A | $\pm 22 \mathrm{~V}$ <br> $\pm 18 \mathrm{~V}$ |
| ---: | ---: |
| Internal Power Dissipation (Note 1) | 500 mW |
| Differential Input Voltage | $\pm 30 \mathrm{~V}$ |
| Input Voltage (Note 2) | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration | Indefinite |
| Operating Temperature Range |  |
| Am 101A <br> Am 201A | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am301A | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec.) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right.$ unless otherwise specified) (Note 3)

| Parameter (see definitions) | Conditions | $\operatorname{Min}^{\text {Am 301A }}$ |  | Max |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{R}_{5} \leq 50 \mathrm{k} \Omega$ |  | 2.0 | 7.5 |  | 0.7 | 2.0 | mV |
| Input Offset Current |  |  | 3 | 50 |  | 1.5 | 10 | nA |
| Input Bias Current |  |  | 70 | 250 |  | 30 | 75 | nA |
| Input Resistance |  | 0.5 | 2 |  | 1.5 | 4 |  | M $\Omega$ |
| Supply Current | $\begin{aligned} & V_{s}= \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{s}= \pm 15 \mathrm{~V} \end{aligned}$ |  | 1.8 | 3.0 |  | 1.8 | 3.0 | $\begin{aligned} & \hline \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Large Signal Voltage Gain | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}>2 \mathrm{k} \Omega \end{aligned}$ | 25 | 160 |  | 50 | 160 |  | V/mV |
| Slew Rate | $\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}, \mathrm{~A}_{V}=+1$ | 0.2 | 0.5 |  | 0.2 | 0.5 |  | $\mathrm{V} / \mu \mathrm{S}$ |

The Following Specifications Apply Over The Operating Temperature Ranges

| Input Offset Voltage | $\mathrm{R}_{5} \leq 50 \mathrm{k} \Omega$ |  |  | 10 |  |  | 3.0 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current |  |  |  | 70 |  |  | 20 | nA |
| Average Temperature Coefficlent of Input Offset Voltage | $T_{A(\text { min })} \leq T_{A} \leq T_{\text {A }(\text { max })}$ |  | 6.0 | 30 |  | 3.0 | 15 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Temperature Coefficient of Input Offset Current | $\begin{aligned} & 25^{\circ} \mathrm{C} \leq T_{A} \leq T_{\hat{A}_{\text {(max }}} \\ & T_{A \text { Imin) }} \leq T_{A} \leq 25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.02 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.6 \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} /{ }^{\circ} \mathrm{C} \\ & \mathrm{nA} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Input Bias Current |  |  |  | 300 |  |  | 100 | nA |
| Large Signal Voltage Gain | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}>2 \mathrm{k} \Omega \end{aligned}$ | 25 |  |  | 25 |  |  | $\mathrm{V} / \mathrm{mV}$ |
| Input Voltage Range | $\begin{aligned} & V_{\mathrm{s}}= \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}= \pm 15 \mathrm{~V} \end{aligned}$ | +15, -12 |  |  | $\pm 15$ |  |  | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Common Mode Rejection Ratio | $\mathrm{R}_{5} \leq 50 \mathrm{k} \Omega$ | 70 | 90 |  | 80 | 96 |  | dB |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{5} \leq 50 \mathrm{k} \Omega$ | 70 | 96 |  | 80 | 96 |  | dB |
| Output Voltage Swing | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C} \quad \mathrm{V}_{5}= \pm 20 \mathrm{~V}$ |  |  |  |  | 1.2 | 2.5 | mA |

## DEFINITION OF TERMS

aVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET CURRENT The ratio of the change in Input Offset Current over the operating temperature range to the temperature range.
average temperature coefficient of input offset VOLTAGE The ratio of the change in Input Offset Voltage over the operating temperature range to the temperature range.
COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
INPUT BIAS CURRENT The average of the two input currents.
INPUT OFFSET CURRENT The difference in the currents into the two input terminals when the output is at zero.
INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.
INPUT RESISTANCE The ratio of the change in input voltage to the change in input current on either input with the other grounded. INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset specifications apply.
LARGE-SIGNAL VOLTAGE GAIN The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the out-7-6 put terminal with the output at null.

OUTPUT SHORT-CIRCUIT CURRENT The maximum output current available from the amplifier with the output shorted to ground or to either supply.
OUTPUT VOLTAGE SWING The peak output voltage swing, referred to zero, that can be obtained without clipping.
POWER SUPFLY REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
SUPPLY CURRENT The current required from the power supply to operate the amplifier with no load and the output at zero.

## NOTES

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$ and the Dual In-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
Note 2: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.
Note 3: Unless otherwise specified, these specifications apply for supply voltages from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ for the 101 A and 201 A , and from $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ for the 301 A .

## FREQUENCY COMPENSATION CIRCUITS

## Single Pole Compensation



Figure 1

Two Pole Compensation


Figure 2

Feedforward Compensation


Figure 3

Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card. For applications using feed-forward compensation, the power supply leads of each amplifier should be bypassed with low inductance capacitors.

Compensating for Stray Input Capacitance/Large Feedback Resistance


Figure 4

Isolating Large Capacitive Loads


Figure 5

The values given for the frequency compensation capacitor guarantee stability only for source resistances less than $10 \mathrm{k} \Omega$, stray capacitances on the summing junction less than 5 pF and capacitive loads smaller than 100 pF . If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.

## PERFORMANCE CURVES (Note 3)














## GUARANTEED PERFORMANCE CURVES (Note 3)

(Curves apply over the Operating Temperature Ranges)


PERFORMANCE CURVES (Note 3)



Current Limiting

Voltage Gain


Supply Current


## Am105/205/305/305A <br> Voltage Regulator

## Distinctive Characteristics

- The Am105/205/305/305A are functionally, electrically, and pin-for-pin equivalent to the National LM 105/205/305/305A.
- Output voltage adjustable from 4.5 V to 40 V .
- Output currents in excess of 10A possible by adding external transistors.
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in metal can and hermetic flat package.


## FUNCTIONAL DESCRIPTION

The Am105/205/305/305A is a positive voltage regulator which can be used in the series, shunt, linear or switching modes of operation. The circuits feature low stand-by current drain, operation under minimum load conditions and an output current capability of up to 20 mA .

FUNCTIONAL. DIAGRAM
unaegulated


## TYPICAL APPLICATIONS

Current Regulator


ORDERING INFORMATION

| Part <br> Number <br> Am305A | Package <br> Type <br> Metal Can | Temperature <br> Range <br> $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Order <br> Number <br> LM305A |
| :---: | :---: | :---: | :--- |
| Am305 | Metal Can | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | LM305 |
| Am205 | Metal Can <br> Flat Pak | $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ <br> $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | LM205 <br> LM205F |
| Am105 | Metal Can <br> Flat Pak | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | LM105 |
| Am105 | Dice | Note 4 | LMD05 |

Note 4: The dice supplied will contain units which meet $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

## CONNECTION DIAGRAM <br> Top Views



NOTES: (1) On Metal Can, pin 4 is connected to case.
(2) On Flat Package, pin 4 is connected to bottom of package.

## MAXIMUM RATINGS

| Input Voltage Range $\begin{aligned} & \text { Am105/205/305A } \\ & \text { Am305 }\end{aligned}$ | 50 V 40 V |
| :---: | :---: |
| Input-Output Voltage Differential | 40 V |
| Internal Power Dissipation (Note 1) |  |
| Metal Can (Similar to TO-99) and Flatpak Am105/205/305 | 500 mW |
| Metal Can (Similar to TO-99) Am305A | 800 mW |
| Operating Temperature Range |  |
| Am105 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am205 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Am305/305A | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec .) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise specified) (Note 2)

## Am105

| Parameter (see definitions) | Conditions | Am305 |  |  | Am305A |  |  | Am205 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| Input Voltage Range |  | 8.5 |  | 40 | 8.5 |  | 50 | 8.5 |  | 50 | V |
| Output Voltage Range |  | 4.5 |  | 30 | 4.5 |  | 40 | 4.5 |  | 40 | V |
| Input-Output Voltage Differential |  | 3.0 |  | 30 | 3.0 |  | 30 | 3.0 |  | 30 | V |
| Line Regulation (Note 3) | $\begin{aligned} & \mathrm{V}_{\text {in }}-\mathrm{V}_{\text {out }} \leq 5 \mathrm{~V} \\ & \mathrm{~V}_{\text {in }}-\mathrm{V}_{\text {out }} \geq 5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.025 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & \hline 0.06 \\ & 0.03 \end{aligned}$ |  | $\begin{aligned} & 0.025 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & \hline 0.06 \\ & 0.03 \end{aligned}$ |  | $\begin{aligned} & 0.025 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & \hline 0.06 \\ & 0.03 \end{aligned}$ | $\begin{aligned} & \hline \% / V \\ & \% / v \end{aligned}$ |
| Load Regulation (Note 3) |  |  | $\begin{aligned} & 0.02 \\ & 0.03 \\ & 0.03 \end{aligned}$ | $\begin{gathered} 0.05 \\ 0.1 \\ 0.1 \end{gathered}$ |  | $\begin{array}{r} 0.02 \\ 0.03 \\ 0.03 \\ \hline \end{array}$ | $\begin{aligned} & 0.2 \\ & 0.4 \\ & 0.4 \end{aligned}$ |  | $\begin{aligned} & 0.02 \\ & \\ & 0.03 \\ & 0.03 \end{aligned}$ | $\begin{gathered} 0.05 \\ \\ 0.01 \\ 0.1 \end{gathered}$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \\ & \\ & \% \\ & \% \\ & \% \\ & \hline \end{aligned}$ |
| Feedback Sense Voltage |  | 1.63 | 1.70 | 1.81 | 1.55 | 1.70 | 1.85 | 1.63 | 1.70 | 1.81 | V |
| Ripple Rejection | $\mathrm{C}_{\text {REF }}=10 \mu \mathrm{f}, \mathrm{f}=120 \mathrm{~Hz}$ |  | 0.003 | 0.01 |  | 0.003 |  |  | 0.003 | 0.01 | \%/V |
| Output Noise Voltage | $\begin{aligned} & 10 \mathrm{~Hz} \leq t \leq 10 \mathrm{kHz} \\ & \mathrm{C}_{\text {REF }}=0 \\ & \mathrm{C}_{\text {REF }}>0.1 \mu \mathrm{f} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.005 \\ & 0.002 \end{aligned}$ |  |  | $\begin{aligned} & 0.005 \\ & 0.002 \end{aligned}$ |  |  | $\begin{aligned} & 0.005 \\ & 0.002 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ |
| Standby Current Drain | $\begin{aligned} & \mathrm{V}_{\text {in }}=40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{in}}=50 \mathrm{~V} \end{aligned}$ |  | 0.8 | 2.0 |  | 0.8 | 2.0 |  | 0.8 | 2.0 | mA |
| Long Term Stability |  |  | 0.1 | 1.0 |  | 0.1 | 1.0 |  | 0.1 | 1.0 | \% |
| Temperature Stability |  |  | 0.3 | 1.0 |  | 0.3 | 1.0 |  | 0.3 | 1.0 | \% |
| Current Limit Sense Voltage (Note 4) | $\begin{aligned} & \mathrm{R}_{\mathrm{SC}}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {out }}=0 \mathrm{~V} \end{aligned}$ | 225 | 300 | 375 |  |  |  |  |  |  | mV |

## DEFINITION OF TERMS

INPUT VOLTAGE RANGE The range of dc input voltages over which the regulator will operate within specifications.
OUTPUT VOLTAGE RANGE The range of regulated output voltages over which the specifications apply.
OUTPUT-INPUT VOLTAGE DIFFERENTIAL The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate within specifications.
LINE REGULATION The percentage change in regulated output voltage for a change in input voltage.
RIPPLE REJECTION The line regulation for ac input signals at or above a given frequency with a specified value of bypass capacitor on the reference bypass terminal.
LOAD REGULATION The percentage change in regulated output voltage for a change in load from zero to the maximum load current specified.
CURRENT-LIMIT SENSE VOLTAGE The voltage across the current limit terminals required to cause the regulator to current-limit with a short circuited output. This voltage is used to determine the value of the external current-limit resistor when external booster transistors are used.
TEMPERATURE STABILITY The percentage change in output voltage for a thermal variation from room temperature to either temper-7-12 ature extreme.

FEEDBACK SENSE VOLTAGE The voltage, referred to ground, on the feedback terminal of the regulator while it is operating in regulation.
OUTPUT NOISE VOLTAGE The average ac voltage at the output with constant load and no input ripple.
STANDBY CURRENT DRAIN That part of the operating current of the regulator which does not contribute to the load current.

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $25^{\circ} \mathrm{C}$ and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
Note 2: These specifications apply over the operating temperature range, for input and output voltages within the ranges given, and for a divider impedance seen by the feedback terminal of $2 \mathrm{k} \Omega$, unless otherwise specified. The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.
Note 3: The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The improvement factor will be roughly equal to the composite current gain of the added transistors.
Note 4: With no external pass transistor.

Standby Current Drain As A Function Of Input Voltage


Current Limiting Sense Voltage As A Function of Junction Temperature


Transient Response


Minimum Output Voltage


Load Regulation


Short Circuit Current


Supply Voltage Rejection


Minimum Input Voltage


Load Regulation Characteristics With Current Limiting


Optimum Divider Resistance Values


Current Limiting Characteristics


Regulator Dropout Voltage


## ADDITIONAL APPLICATIONS

Linear Regulator with Foldback Current Limiting


PHYSICAL DIMENSIONS


Metallization and Pad Layout
$38 \times 48$ Mils



ADVANCED MICRO
DEVICES INC.
901 Thompson Place Sunnyvale California 94086

## Am106/206/306 <br> Voltage Comparator/Buffer

## Distinctive Characteristics

- Functionally, electrically, and pin-for-pin equivalent to the National LM 106/206/306
- Drives RTL, DTL or TTL directly
- Output can switch voltages up to $24 \mathrm{~V} @ 100 \mathrm{~mA}$
- Fan-out of 10 with DTL or TTL
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in metal can and hermetic flat package.



## MAXIMUM RATINGS

| Positive Supply Voltage | 15 V |
| :--- | ---: |
| Negatlve Supply Voltage | -15 V |
| Output Voltage | 24 V |
| Output to Negative Supply Voltage | 30 V |
| Differential Input Voltage | $\pm 5 \mathrm{~V}$ |
| Input Voltage | $\pm 7 \mathrm{~V}$ |
| Power Disslpation (Note 1) | 600 mW |
| Output Short Circuit Duration | 10 sec |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am106 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Am206 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Am306 | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $300^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 60 sec$)$ |  |

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\wedge}=25^{\circ} \mathrm{C}$ unless otherwise specified) (Note 2)

| Parameter (see definitions) | Conditions | Min | $\underset{\text { Typ }}{\text { Am306 }}$ | Max | Min | Am106 <br> Am206 <br> Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | Note 3 |  | 1.6 | 5.0 |  | 0.5 | 2.0 | mV |
| Input Offset Current | Note 3 |  | 1.8 | 5.0 |  | 0.7 | 3.0 | $\mu \mathrm{A}$ |
| Input Blas Current |  |  | 16 | 25 |  | 10 | 20 | $\mu \mathrm{A}$ |
| Voltage Gain |  |  | 40 |  |  | 40 |  | V/mV |
| Response Time | Note 4 |  | 40 |  |  | 40 |  | ns |
| Saturation Voltage | $\mathrm{V}_{\text {IN }} \leq-5 \mathrm{mV}, \mathrm{I}_{\text {sink }}=100 \mathrm{~mA}$ |  | 0.8 | 2.0 |  | 1.0 | 1.5 | V |
| Output Leakage Current | $\mathrm{V}_{\text {IN }} \geq 5 \mathrm{mV}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 24 \mathrm{~V}$ |  | 0.02 | 2.0 |  | 0.02 | 1.0 | $\mu \mathrm{A}$ |

The Following Specifications Apply Over The Operating Temperature Ranges

| Input Offset Voltage | Note 3 |  | 6.5 |  |  | 3.0 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Temperature Coefficient of Input Offset Voltage | $T_{\text {A }(\text { min })} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {A(max) }}$ | 5.0 | 20 |  | 3.0 | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | $T_{A}=T_{A(\text { max })}$ <br> Note 3, $T_{A}=T_{A(\text { min })}$ | $\begin{aligned} & \hline 0.6 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 7.5 \end{aligned}$ |  | $\begin{gathered} \hline 0.25 \\ 1.8 \end{gathered}$ | $\begin{aligned} & 3.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Average Temperature Coefficient of Input Offset Current | $\begin{aligned} & 25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{A}(\text { max })} \\ & \mathrm{T}_{\mathrm{A}(\text { min })} \leq \mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 15 \\ & 24 \end{aligned}$ | $\begin{gathered} 50 \\ 100 \end{gathered}$ |  | $\begin{aligned} & 5.0 \\ & 15 \end{aligned}$ | $\begin{aligned} & 25 \\ & 75 \end{aligned}$ | $n \mathrm{n} /{ }^{\circ} \mathrm{C}$ <br> $n A /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current |  |  | 40 |  |  | 45 | $\mu \mathrm{A}$ |
| Input Voltage Range | $-7 \mathrm{~V} \geq \mathrm{V}^{-} \geq-12 \mathrm{~V}$ | $\pm 5.0$ |  | $\pm 5.0$ |  |  | V |
| Differential Input Voltage Range |  | $\pm 5.0$ |  | $\pm 5.0$ |  |  | V |
| Saturation Voltage | $\mathrm{V}_{\mathrm{IN}} \leq-5 \mathrm{mV}, \mathrm{I}_{\text {sink }}=50 \mathrm{~mA}$ |  | 1.0 |  |  | 1.0 | V |
| Saturation Voltage | $\mathrm{V}_{\mathrm{IN}} \leq-5 \mathrm{mV}, \mathrm{I}_{\text {sink }} \leq 16 \mathrm{~mA}$ |  | 0.4 |  |  | 0.4 | V |
| Positive Output Level | $\mathrm{V}_{\text {IN }} \geq 5 \mathrm{mV}, \mathrm{I}_{\text {OUT }}=400 \mu \mathrm{~A}$ | 2.5 | 5.5 | 2.5 |  | 5.5 | V |
| Output Leakage Current | $\mathrm{V}_{\text {IN }} \geq 5 \mathrm{mV}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 24 \mathrm{~V}$ |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| Strobe Current | $\mathrm{V}_{\text {strobe }}=0.4 \mathrm{~V}$ | 1.7 | 3.3 |  | 1.7 | 3.3 | mA |
| Strobe ON Voltage |  | 0.91 .4 |  | 0.9 | 1.4 |  | v |
| Strobe OFF Voltage | $\mathrm{l}_{\text {sink }} \leq 16 \mathrm{~mA}$ | 1.4 | 2.5 |  | 1.4 | 2.5 | V |
| Positive Supply Current | $\mathrm{V}_{\text {IN }}=-5 \mathrm{mV}$ | 5.5 | 10 |  | 5.5 | 10 | mA |
| Negative Supply Current |  | 1.5 | 3.6 |  | 1.5 | 3.6 | mA |

 tures above $40^{\circ} \mathrm{C}$.
Note 2: These specifications apply for $-3 V \geq V^{-} \geq-12 \mathrm{~V}, \mathrm{~V}^{+}=12 \mathrm{~V}$ and $\mathrm{T}_{\wedge}=25^{\circ} \mathrm{C}$ unless otherwise specified.
 mum output level. Thus, these parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance.
7-16 Note 4: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.











Negative Supply Current


Positive Output Level

## ADDITIONAL APPLICATIONS

## Level Detector and Lamp Driver

Fast Response Peak Detector


Relay Driver



Adjustable Threshold Line Receiver

*Optional for response time control




# Am107/207/307 <br> Frequency Compensated Operational Amplifier 

Description: The Am107/207/307 Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the National LM107/207/307. They are available in the hermetic metal can, flat package, and dual-in-line packages.

Distinctive Characteristics: 100\% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.
Mixing privileges for obtaining price discounts.
Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.


MAXIMUM RATINGS

| Supply Voltage Am107, Am 207, Am307 | $\begin{aligned} & \pm 22 \mathrm{~V} \\ & \pm 18 \mathrm{~V} \\ & \hline \end{aligned}$ |
| :---: | :---: |
| Internal Power Dissipation (Note 1) | 500 mW |
| Differential Input Voltage | $\pm 30 \mathrm{~V}$ |
| Input Voltage (Note 2) | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration | Indefinite |
| Operating Temperature Range <br> Am107 <br> Am207 <br> Am307 | $\begin{array}{r} -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{array}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec .) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified) (Note 3)

| Parameter (see definitions) | Conditions | Min | $\underset{\text { Typ }}{\text { Am307 }}$ | Max | Min | Am207 Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{R}_{5} \leq 50 \mathrm{k} \Omega$ |  | 2.0 | 7.5 |  | 0.7 | 2.0 | mV |
| Input Offset Current |  |  | 3 | 50 |  | 1.5 | 10 | nA |
| Input Bias Current |  |  | 70 | 250 |  | 30 | 75 | nA |
| Input Resistance |  | 0.5 | 2 |  | 1.5 | 4 |  | $\mathrm{M} \Omega$ |
| Supply Current | $\begin{aligned} & V_{S}= \pm 20 \mathrm{~V} \\ & V_{S}= \pm 15 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 1.8 | 3.0 |  | 1.8 | 3.0 | $\begin{aligned} & \hline \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUI }}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \end{aligned}$ | 25 | 160 |  | 50 | 160 |  | V/mV |
| Slew Rate | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 0.2 | 0.5 |  | 0.2 | 0.5 |  | $\mathrm{V} / \mu \mathrm{S}$ |

The Foliowing Specifications Apply Over The Operating Temperature Ranges

| Input Offset Voltage | $\mathrm{R}_{5} \leq 50 \mathrm{k} \Omega$ |  | 10 |  | 3.0 |  | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current |  |  | 70 |  |  | 20 | nA |
| Average Temperature Coefficient of Input Offset Voltage | $T_{\text {A }(\text { min })} \leq T_{A} \leq T_{\text {Almax }}$ | 6.0 | 30 |  | 3.0 | 15 | ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Temperature Coefficient of Input Offset Current | $\begin{aligned} & \left.25^{\circ} \mathrm{C} \leq T_{A} \leq T_{A} \text { (max }\right) \\ & T_{A} \text { (min) } \end{aligned} \leq T_{A} \leq 25^{\circ} \mathrm{C}$ | $\begin{array}{r} 0.01 \\ 0.02 \\ \hline \end{array}$ | $\begin{aligned} & 0.3 \\ & 0.6 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} /{ }^{\circ} \mathrm{C} \\ & \mathrm{nA} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Input Bias Current |  |  | 300 |  |  | 100 | nA |
| Large Signal Voltage Gain | $\begin{aligned} & V_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}>2 \mathrm{k} \Omega \end{aligned}$ | 25 |  | 25 |  |  | $\mathrm{V} / \mathrm{mV}$ |
| Input Voltage Range | $\begin{aligned} & V_{\mathrm{S}}= \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | +15, -12 |  | $\pm 15$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Common Mode Rejection Ratio | $\mathrm{R}_{5} \leq 50 \mathrm{k} \Omega$ | $70 \quad 90$ |  | 80 | 96 |  | dB |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{5} \leq 50 \mathrm{k} \Omega$ | $70 \quad 96$ |  | 80 | 96 |  | dB |
| Output Voltage Swing | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \end{aligned}$ | $\begin{array}{ll}  \pm 12 & \pm 14 \\ \pm 10 & \pm 13 \\ \hline \end{array}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline v \\ & v \end{aligned}$ |
| Supply Current | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}$ |  |  |  | 1.2 | 2.5 | mA |

## DEFINITION OF TERMS

AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET
CURRENT The ratio of the change in Input Offset Current over the operating temperature range to the temperature range.
AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET
VOLTAGE The ratio of the change in Input Offset Voltage over the operating temperature range to the temperature range.
COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
INPUT BIAS CURRENT The average of the two input currents.
INPUT OFFSET CURRENT The difference in the currents into the two input terminals when the output is at zero.
INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.
INPUT RESISTANCE The ratio of the change in input voltage to the change in input current on either input with the other grounded. INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset specifications apply.
LARGE-SIGNAL VOLTAGE GAIN The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the out-7-20, put terminal with the output at null.

OUTPUT SHORT-CIRCUIT CURRENT The maximum output current available from the amplifier with the output shorted to ground or to either supply.
OUTPUT VOLTAGE SWING The peak output voltage swing, referred to zero, that can be obtained without clipping.
POWER SUPPLY REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
SUPPLY CURRENT The current required from the power supply to operate the amplifier with no load and the output at zero.
SLEW RATE The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$, the Dual In-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at amblent temperatures above $57^{\circ} \mathrm{C}$.
Note 2: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.
Note 3: Unless otherwise specified, these specifications apply for supply voltages from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ for the Am107 and Am207 and from $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ for the Am307.


## ADDITIONAL APPLICATION INFORMATION

## Stray Input Capacitance/Large Feedback Resistance



## Large Capacitive Loads



Stablity is guaranteed for source resistances less than $10 \mathrm{k} \Omega$, stray capacitances on the summing junction less than 5 pF , and capacitive loads smaller than 100 pF . If any of these conditions is not met, lead capacitors may be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads. Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card.

PHYSICAL DIMENSIONS


Note: All dimensions are in inches.
Leads are gold plated Kovar.

## Metallization and Pad Layout

$49 \times 56$ Mils


# Am108/208/308 Am108A/208A/308A Operational Amplifier 

Description: The 108, 208, 308, 108A, 208A and 308A monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalents to the National LM108, LM208, LM308, LM108A, LM208A and LM308A. They are available in the hermetic TO-99 metal can, dual-in-line, and flat packages.

Distinctive Characteristics: 100\% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883
Mixing privileges for obtaining price discounts.
Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DESCRIPTION
These differential input, precision amplifiers provide low input current and offset voltage competitive with FET and chopper stabilized amplifiers. They feature low power consumption over a supply voltage range of $\pm 2 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$. The amplifiers may be frequency compensated with a single external capacitor and are pin-for-pin interchangeable with the 101A/ 201A/301A. The 108A, 208A, and 308A are high performance selections from the 108/208/308 amplifier family.

FUNCTIONAL DIAGRAM Frequency Compensation Circuits


$$
C_{f} \geq C_{o}\left(\frac{1}{1+\frac{R_{2}}{R_{1}}}\right)
$$



$$
\mathrm{C}_{0}=30 \mathrm{pF}
$$

APPLICATIONS
Connection of Input Guards


FOLLOWER


NON-INVERTING AMPLIFIER
NOTE: $\frac{R_{1} R_{2}}{R_{1}+R_{2}}$ Must be LOW impedance
*Use to compensate for large source resistances.

## CONNECTION DIAGRAMS <br> Top Views



Flat Package



NOTES:
(1) On Metal Can, pin 4 is connected to case.
(2) On DIP, pin 7 is connected to bottom of package.
(3) On. Flat Package, pin 6 is connected to bottom of package.

| Supply Voltage <br> Am108, 208, 108A, 208A, <br> Am308, 308A | $\begin{aligned} & \pm 20 \mathrm{~V} \\ & \pm 18 \mathrm{~V} \\ & \hline \end{aligned}$ |
| :---: | :---: |
| Internal Power Dissipation (Note 1) | 500 mW |
| Differential Input Current (Note 2) | $\pm 10 \mathrm{~mA}$ |
| Input Voltage (Note 3) | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration | Indefinite |
| Operating Temperature Range <br> Am108, 108A <br> Am208, 208A <br> Am308, 308A | $\begin{array}{r} -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{array}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec .) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified) (Note 4)
Parameter Am308 Am308A Am208 Am208A


## DEFINITION OF TERMS

AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET CURRENT The ratio of the change in Input Offset Current over the operating temperature range to the temperature range.
AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET VOLTAGE The ratio of the change in Input Offset Voltage over the operating temperature range to the temperature range.
COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
INPUT BIAS CURRENT The average of the two input currents.
INPUT OFFSET CURRENT The difference in the currents into the two input terminals when the output is at zero.
INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voitage.
INPUT RESISTANCE The ratio of the change in input voltage to the change in input current on either input with the other grounded. INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset specifications apply.
LARGE-SIGNAL VOLTAGE GAIN The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the output terminal with the output at null.
OUTPUT SHORT-CIRCUIT CURRENT The maximum output current available from the amplifier with the output shorted to ground or to
7-24 either supply.

OUTPUT VOLTAGE SWING The peak output voltage swing, referred to zero, that can be obtained without clipping.
POWER SUPPLY REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
SUPPLY CURRENT The current required from the power supply to operate the amplifier with no load and the output at zero.

## NOTES

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$ and the Dual In-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
Note 3: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.
Note 4: Unless otherwise specified, these specifications apply for supply voltages from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ for the Am108, Am208, Am108A and Am208A and from $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ for the Am308 and Am308A.

## TYPICAL PERFORMANCE CURVES







Voltage Gain


Output Swing







## ADDITIONAL APPLICATION INFORMATION

## GUARDING

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the 108 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.

Even with properly cleaned and coated boards, leakage currents may cause trouble at $125^{\circ} \mathrm{C}$, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8 -lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard 741 and 101A pin configuration.)

bottom view
Board layout for Input Guarding with TO-99 package.



## Am110/210/310 Voltage Follower

## Distinctive Characteristics

- The Am110/210/310 are functionally, electrically, and pin-for-pin equivalent to the National LM 110/210/310
- Slew rate: $30 \mathrm{~V} / \mu \mathrm{s}$
- Small signal bandwidth: 20 MHz
- Input current: 10 nA max. over temperature
- Supply voltage range: $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Mixing privilege for obtaining price discounts. Refer to price list.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.



## MAXIMUM RATINGS

| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| :---: | :---: |
| Internal Power Dissipation (Note 1) | 500 mW |
| Input Voltage (Note 2) | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration (Note 3) | Indefinite |
| Operating Temperature Range Am110 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| - Am210 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Am310 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 60 sec ) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified) (Note 4)
Am110

| Parameter (see definitions) | Conditions | Min | $\begin{gathered} \text { Am310 } \\ \text { Typ } \end{gathered}$ | Max | Min | $\begin{gathered} \text { Am210 } \\ \text { Typ } \end{gathered}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage |  |  | 2.5 | 7.5 |  | 1.5 | 4.0 | mV |
| Input Bias Current |  |  | 2.0 | 7.0 |  | 1.0 | 3.0 | nA |
| Input Resistance |  | $10^{4}$ | $10^{6}$ |  | $10^{4}$ | $10^{6}$ |  | $\mathrm{M} \Omega$ |
| Input Capacitance |  |  | 1.5 |  |  | 1.5 |  | pF |
| Large-Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=8 \mathrm{k} \Omega, \mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | 0.999 | 0.9999 |  | 0.999 | 0.9999 |  | V/V |
| Output Resistance |  |  | 0.75 | 2.5 |  | 0.75 | 2.5 | $\Omega$ |
| Supply Current |  |  | 3.9 | 5.5 |  | 3.9 | 5.5 | mA |
| Slew Rate | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 30 |  | 20 | 30 |  | $\mathrm{V} / \mu \mathrm{s}$ |

The Following Specifications Apply Over The Operating Temperature Ranges

| Input Offset Voltage |  | 10.0 |  | 6.0 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Bias Current |  | 10.0 |  | 10.0 | nA |
| Large-Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}, \mathrm{~V}_{S}= \pm 15 \mathrm{~V}$ | 0.999 | 0.999 |  | V/V |
| Output Voltage Swing (Note 5) | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 10$ | $\pm 10$ |  | V |
| Supply Current | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | 2.0 | 4.0 | mA |
| Supply Voltage Rejection Ratio | $\pm 5 \mathrm{~V} \leq \mathrm{V}_{5} \leq \pm 18 \mathrm{~V}$ | 70 | 70 |  | dB |
| Average Temperature Coefficient of Input Offset Voltage | $0^{\circ} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ | 10 |  |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | $\begin{aligned} & -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \hline 6 \\ 12 \end{gathered}$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |

## DEFINITION OF TERMS

INPUT BIAS CURRENT The current flowing into the input of the amplifier with the input at zero.
INPUT OFFSET VOLTAGE The voltage measured at the output of the amplifier with the input at zero.
INPUT RESISTANCE The ratio of the rated output voltage swing to the change in the input current required to drive the output from zero to this voltage.
LARGE-SIGNAL VOLTAGE GAIN The ratio of the maximum output voltage swing with load to the change in input voltage required to drive the output from zero to this voltage.
SUPPLY CURRENT The DC current from the supplies required to operate the amplifier with the output at zero and with no load current.
OUTPUT RESISTANCE The ratio of the output voltage change to the change in the output current with constant input voltage.
SLEW RATE The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.
SUPPLY VOLTAGE REJECTION RATIO The ratio of the change in input offset voltage to the change in supply voltage producing it. OUTPUT VOLTAGE SWING The peak output swing, referred to 7.28 zero, that can be obtained without clipping.

AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET VOLTAGE The ratio of the change in Input Offset Voltage over the operating temperature range to the temperature range.

## NOTES

Note 1: Derate Metal Can package $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$, the Dual In-Line at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Packages at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
Note 2: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.
Note 3: To prevent damage when the output is shorted, it is necessary to insert a resistor larger than $2 \mathrm{k} \Omega$ in series with the input. Continuous short circuit is allowed for case temperatures to $125^{\circ} \mathrm{C}$ and ambient temperatures to $70^{\circ} \mathrm{C}$ for the $110 / 210$. For 310 , the corresponding temperatures are $70^{\circ} \mathrm{C}$ and $55^{\circ} \mathrm{C}$ respectively.
Note 4: Unless otherwise specified, these specifications apply for supply voltages from $\pm 5$ to $\pm 18 \mathrm{~V}$.
Note 5: Greater output voltage swing can be obtained by connecting a resistor from booster terminal to V -.

## PERFORMANCE CURVES



Voltage Gain


Output Resistance




Voltage Gain


Symmetrical Output Swing



Large Signal Pulse Response


Voltage Gain


Positive Output Swing




# Am 112/212/312 <br> Compensated, High-Performance Operational Amplifier 

## Distinctive Characteristics

- The Am112/212/312 are functionally, electrically, and pin-for-pin equivalents to the National LM112/212/312.
- Low input bias currents: 800pA
- Low input offset currents: 50pA
- Low power consumption: 3 mW
- Internal frequency compensation.
- Offset nulling provisions.
- 100\% reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.


## FUNCTIONAL DESCRIPTION

The Am112/212/312 are compensated high-performance operational amplifiers featuring very low offset voltage and input current errors competitive with FET and chopperstabilized amplifiers. The devices will operate over a supply voltage range of $\pm 2 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$, drawing a typical quiescent current of only $300 \mu \mathrm{~A}$. The Am112/212/312 are internally frequency compensated and provision is made for offset adjustment with a single potentiometer. Overcompensation providing a greater stability margin is possible and the internal protection of the MOS capacitor makes it immune from overvoltage transients.


TYPICAL APPLICATIONS
Connection of input guards and offset null


FOLLOWER


NON-INVERTING AMPLIFIER NOTE: $\frac{R_{1} R_{2}}{R_{1}+R_{2}}$ Must be LOW impedance

* Use to compensate for large source resistances.


## CONNECTION DIAGRAMS <br> Top Views



notes:
(1) On metal can, pin 4 is connected to case.
(2) On DIP, pin 7 is connected to bottom of package.
(3) On flat package, pin 6 is connected to bottom of package. Compensation terminal is not brought out on the flat package.

## MAXIMUM RATINGS

| Supply Voltage |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am112, 212 (20V |  |  |  |  |  |  |  |  |
| Am312 $\pm 18 \mathrm{~V}$ |  |  |  |  |  |  |  |  |
| Internal Power Dissipation (Note 1) |  |  |  |  |  |  |  | 500 mW |
| Differential Input Current (Note 2) |  |  |  |  |  |  |  | $\pm 10 \mathrm{~mA}$ |
| Input Voltage (Note 3) |  |  |  |  |  |  |  | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration |  |  |  |  |  |  |  | Indefinite |
| Operating Temperature Range |  |  |  |  |  |  |  |  |
| Am112 |  |  |  |  |  |  | $-55^{\circ}$ | o $+125^{\circ} \mathrm{C}$ |
| Am212 |  |  |  |  |  |  |  | to $+85^{\circ} \mathrm{C}$ |
| Am312 |  |  |  |  |  |  |  | to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  |  |  |  |  |  | $-65^{\circ}$ | o $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec .) |  |  |  |  |  |  |  | $300^{\circ} \mathrm{C}$ |
| ELECTRICAL CHARACTERISTICS ( $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified) (Note 4) Parameter Am312 |  |  |  |  |  | Am112 <br> Am212 Typ. | Max. | Units |
| Input Offset Voltage |  |  | 2.0 | 7.5 |  | 0.7 | 2.0 | mV |
| Input Offset Current |  |  | 0.2 | 1 |  | 0.05 | 0.2 | nA |
| Input Bias Current |  |  | 1.5 | 7 |  | 0.8 | 2.0 | nA |
| Input Resistance |  | 10 | 40 |  | 30 | 70 |  | $\mathrm{M} \Omega$ |
| Supply Current |  |  | 0.3 | 0.8 |  | 0.3 | 0.6 | mA |
| Large Signal Voltage Gain | $\begin{aligned} & V_{O U T}= \pm 10 \mathrm{~V}, V_{S}= \pm 15 \mathrm{~V} \\ & R_{\mathrm{L}}>10 \mathrm{k} \Omega \end{aligned}$ | 25 | 300 |  | 50 | 300 |  | $\mathrm{V} / \mathrm{mV}$ |
| The Following Specifications Apply Over The Operating Temperature Ranges |  |  |  |  |  |  |  |  |
| Input Offset Voltage |  |  |  | 10 |  |  | 3.0 | mV |
| Average Temperature Coefficient of Input Offset Voltage |  |  | 6.0 | 30 |  | 3.0 | 15 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current |  |  |  | 1.5 |  |  | 0.4 | nA |
| Average Temperature Coefficient of Input Offset Current |  |  | 2.0 | 10 |  | 0.5 | 2.5 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current |  |  |  | 10 |  |  | 3.0 | nA |
| Supply Current | $T_{A}=+125^{\circ} \mathrm{C}$ |  |  |  |  | 0.15 | 0.4 | mA |
| Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 10 \mathrm{~V} \\ & R_{\mathrm{L}}>10 \mathrm{k} \Omega \end{aligned}$ | 15 |  |  | 25 |  |  | V/mV |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 13$. | $\pm 14$ |  | $\pm 13$ | $\pm 14$ |  | v |
| Input Voltage Range | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 13.5$ |  |  | $\pm 13.5$ |  |  | V |
| Common Mode Rejection Ratio |  | 80 | 100 |  | 85 | 100 |  | dB |
| Supply Voltage Rejection Ratio |  | 80 | 96 |  | 80 | 96 |  | dB |

## DEFINITION OF TERMS

Average teiviferatuine coefficieint of iinfut offset curRENT The ratio of the change in input offset current over the operating temperature range to the temperature range.
AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET VOLT
AGE The ratio of the change in input offset voltage over the operating temperature range to the temperature range.
COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
INPUT BIAS CURRENT The average of the two input currents.
INPUT OFFSET CURRENT The difference in the currents into the two input terminals when the output is at zero.
INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.
INPUT RESISTANCE The ratio of the change in input voltage to the change in input current on either input with the other grounded.
INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset specifications apply.
OUTPUT RESISTANCE The resistance seen looking into the output 7-32 terminal with the output at null.

OUTPUT SHORT-CIRCUIT CURRENT The maximum output current available from the amplifier with the output shorted to ground or to either supply.
OUTPUT VOLTAGE SWING The peak output voltage swing, referred to zero, that can be obtained without clipping.
POWER SUPPLY REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
SUPPLY CURRENT The current required from the power supply to operate the amplifier with no load and the output at zero.
Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$ and the Dual-In-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
Note 2: The inputs are shunted with Shunt diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
Note 3: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.
Note 4: Unless otherwise specified, these specifications apply for supply voltages from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ for the Am112, Am212 and from $\pm 5$ to $\pm 15 \mathrm{~V}$ for the Am312.


Input Noise Voltage


Voltage Gain


Large Signal Frequency
Response


Maximum Drift Error


Power Supply Rejection


Output Swing


Voltage Follower Pulse Response



Closed Loop Output Impedance


Supply Current


Open Loop Frequency Response


## ADDITIONAL APPLICATION INFORMATION

## GUARDING

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the 112 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.
Even with properly cleaned and coated boards, leakage currents may cause trouble at $125^{\circ} \mathrm{C}$, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8 -lead TO-99 package is accomplished by using a $10-\mathrm{lead}$ pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.
The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard Am741 and Am101A pin configuration.)


BOTTOM VIEW

Note: Board layout for input Guarding with TO-99 package.

PHYSICAL DIMENSIONS


Leads are gold plated Kovar.

Metallization and Pad Layout
$62 \times 72$ Mils



ADVANCED MICRO DEVICES INC. 901 Thompson Place Sunnyvale California 94086 (408) 732-2400

TWX: 910-339-9280 TELEX: 34-6306

## Am216/316•Am216A/316A

## Compensated, High-Performance Operational Amplifier

## Distinctive Characteristics

- The Am216/Am216A/Am316/Am316A are functionally, electrically, and pin-for-pin equivalent to the National LM216/LM216A/LM316/LM316A.
- Low input bias currents: 50 pA
- Low input offset currents: 15 pA
- Low power consumption: 3mW
- İnternal frequency compensation
- Offset nulling provisions
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Electrically and optically inspected dice for assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in metal can, hermetic dual-in-line and flat packages.


MAXIMUM RATINGS

| Supply Voltage | $\pm 20 \mathrm{~V}$ |
| :--- | ---: |
| Power Dissipation (Note 1) | 500 mW |
| Differential Input Current (Note 2) | $\pm 10 \mathrm{~mA}$ |
| Input Voltage (Note 3) | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration | Indefinite |
| Operating Temperature Range |  |
| Am216/Am216A | $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Am316/Am316A | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified) (Note 4)

## Parameter

| (see definitions) | Conditions | Am216/Am216A |  | Am316/Am316A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage |  | 10 | 3 | 10 | 3 | $m V$ (MAX.) |
| Input Offset Current |  | 50 | 15 | 50 | 15 | pA (MAX.) |
| Input Bias Current |  | 150 | 50 | 150 | 50 | pA (MAX.) |
| Input Resistance |  | 1 | 5 | 1 | 5 | $\mathrm{G} \Omega$ (MIN.) |
| Supply Current |  | 0.8 | 0.6 | 0.8 | 0.6 | mA (MAX.) |
| Large Signal Voltage Gain | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega \end{aligned}$ | 20 | 40 | 20 | 40 | $\mathrm{V} / \mathrm{mV}$ (MIN.) |
| The Following Specifications Apply Over The Operating Temperature Ranges |  |  |  |  |  |  |
| Input Offset Voltage |  | 15 | 6 | 15 | 6 | $m \mathrm{~m}$ (MAX.) |
| Input Offset Current |  | 100 | 30 | 100 | 30 | pA (MAX.) |
| Input Bias Current |  | 250 | 100 | 250 | 100 | pA (MAX.) |
| Supply Current | $T_{A}=T_{M A X}$. |  | 0.5 |  | 0.5 | mA (MAX.) |
| Large Signal Voltage Gain | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega \end{aligned}$ | 10 | 20 | 15 | 30 | V/mV (MIN.) |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 13$ | $\pm 13$ | $\pm 13$ | $\pm 13$ | $V$ (MIN.) |
| Input Voltage Range | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 13$ | $\pm 13$ | $\pm 13$ | $\pm 13$ | $V$ (MIN.) |
| Common Mode Rejection Ratio |  | 80 | 80 | 80 | 80 | dB (MIN.) |
| Supply Voltage Rejection Ratio |  | 80 | 80 | 80 | 80 | dB (MIN.) |

## DEFINITION OF TERMS

AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET CURRENT The ratio of the change in input offset current over the operating temperature range to the temperature range. AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET VOLTAGE The ratio of the change in Input Offset Voltage over the operating temperature range to the temperature range. COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
INPUT BIAS CURRENT The average of the two input currents. INPUT OFFSET CURRENT The difference in the currents into the two input terminals when the output is at zero.
INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.
INPUT RESISTANCE The ratio of the change in input voltage to the change in input current on either input with the other grounded.
INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset specifications apply.
LARGE-SIGNAL VOLTAGE GAIN The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the 7-36 output terminal with the output at null.

OUTPUT SHORT-CIRCUIT CURRENT The maximum output current available from the amplifier with the output shorted to ground or to either supply.
OUTPUT VOLTAGE SWING The peak output voltage swing, referred to zero, that can be obtained without clipping.
POWER SUPPLY REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
SUPPLY CURRENT The current required from the power supply to operate the amplifier with no load and the output at zero.

## NOTES

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$ and the Dual-in-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
Note 3: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.
Note 4: Unless otherwise specified, these specifications apply for supply voltages from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$.



Voltage Gain


Open Loop Frequency Response



Power Supply Rejection


Output Swing


Large Signal Frequency Response


Input Current


Closed Loop Output Impedance


Supply Current


Voltage Follower Pulse Response


## ADDITIONAL APPLICATION INFORMATION

## GUARDING

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the Am216 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.
Even with properly cleaned and coated boards, leakage currents may cause trouble at $125^{\circ} \mathrm{C}$, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8 -lead TO-99 package is accomplished by using a 10 -lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.
The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard 741 and 101A pin configuration.)

bottom view
Note: Board layout for input Guarding with TO-99 package.

PHYSICAL DIMENSIONS


Leads are gold plated kovar.



ADVANCED MICRO
DEVICES INC.
901 Thompson Place
Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

## Am118/218/318 High-Speed Operational Amplifier

## Distinctive Characteristics

- The Am118/218/318 are functionally, electrically, and pin-for-pin equivalent to the National LM118/218/318
- Slew rate: $70 \mathrm{~V} / \mu \mathrm{s}$
- Small signal bandwidth: 15 MHz
- Internal frequency compensation
- Supply voltage range: $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Mixing privilege for obtaining price discounts. Refer to price list.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.


MAXIMUM RATINGS

| Supply Voltage | $\pm \mathbf{2 0 \mathrm { V }}$ |
| :--- | ---: | ---: |
| Internal Power Dissipation (Note 1) | 500 mW |
| Differential Input Voltage (Note 2) | $\pm 5 \mathrm{~V}$ |
| Input Voltage (Note 3) | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration | Indefinite |
| Operating Temperature Range |  |
| Am118 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am218 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Am318 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec.) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified) (Note 4)

| Parameter (see definitions) | Conditions | Min. | Am318 Typ. | Max. | Min. | Am218 <br> Tyр. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega$ |  | 4 | 10 |  | 2 | 4 | mV |
| Input Offset Current |  |  | 30 | 200 |  | 6 | 50 | nA |
| Input Bias Current |  |  | 150 | 500 |  | 120 | 250 | nA |
| Input Resistance |  | 0.5 | 3 |  | 1.0 | 3 |  | $\mathrm{M} \Omega$ |
| Supply Current | $\mathrm{V}_{S}= \pm 20 \mathrm{~V}$ |  | 5 | 10 |  | 5 | 8 | mA |
| Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \\ & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \end{aligned}$ | 25 | 200 |  | 50 | 200 |  | V/mV |
| Slew Rate | $\begin{aligned} & A_{V}=+1, V_{S}= \pm 15 \mathrm{~V}(\mathrm{Fig} .1) \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega, C_{\mathrm{L}}=30 \mathrm{pF} \end{aligned}$ | 50 | 70 |  | 50 | 70 |  | V/ $/ \mathrm{s}$ |
| Small Signal Bandwidth | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ |  | 15 |  |  | 15 |  | MHz |

The Following Specifications Apply Over The Operating Temperature Ranges

| Input Offset Voltage | $\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega$ |  | 15 |  | 6 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current |  |  | 300 |  | 100 | $n \mathrm{~A}$ |
| Input Bias Current |  |  | 750 |  | 500 | nA |
| Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\ & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \end{aligned}$ | 20 |  | 25 |  | $\mathrm{V} / \mathrm{mV}$ |
| Input Voltage Range | $\mathrm{V}_{\text {S }}= \pm 15 \mathrm{~V}$ | $\pm 11.5$ |  | $\pm 11.5$ |  | V |
| Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega$ | 70 |  | 80 |  | dB |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega$ | 65 |  | 70 |  | dB |
| Output Voltage Swing | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 13$ | $\pm 12$ | $\pm 13$ | $\checkmark$ |
| Supply Current | $\mathrm{V}_{S}= \pm 20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  |  |  | 7 | mA |

## DEFINITION OF TERMS

SLEW RATE The internally limited rate of change in output voltage with a large amplitude step function applied to the input. COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
INPUT BIAS CURRENT The average of the two input currents. INPUT OFFSET CURRENT The difference in the currents into the two input terminals when the output is at zero.
INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.
INPUT RESISTANCE The ratio of the change in input voltage to the change in input current on either input with the other grounded.
INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset specifications apply.
LARGE-SIGNAL VOLTAGE GAIN The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT VOLTAGE SWING The peak output voltage swing, $7-40$ referred to zero, that can be obtained without clipping.

POWER SUPPLY REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
SUPPLY CURRENT The current required from the power supply to operate the amplifier with no load and the output at zero.

## NOTES

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$, the Dual-In-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
Note 2: The inputs are shunted with diodes for overvoltage protection. To limit the current in the protection diodes, resistances of $2 \mathrm{k} \Omega$ or greater should be inserted in series with the input leads for differential input voltages greater than $\pm 5 \mathrm{~V}$.
Note 3: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.
Note 4: Unless otherwise specified, these specifications apply for supply voltages from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$.



Input Current
Am118, Am218


Unity Gain Bandwidth



Closed Loop Output Impedance



Voltage Follower Slew Rate




Large Signal Frequency Response


Large Signal Frequency Response with Feedforward


Voltage Follower Pulse Response


Inverter Pulse Response without Feedforward


Effect of Capacitive Loading on Closed Loop Frequency Response


Voltage Follower Pulse Response Over Temperature


Inverter Pulse
Response with Feedforward


The high gain and large bandwidth of the Am118 make it mandatory to observe the following precautions in using the device, as is the case with any high-frequency amplifier. Circuit layout should be arranged to keep all lead lengths as short as possible and the output separated from the inputs. The values of the feedback and source impedances should be kept small to reduce the effect of stray capacitance at the inputs. The power supplies must be bypassed to ground at the supply leads of the amplifier with low inductance capacitors. Capacitive loading must be kept to minimum, or the amplifier must be isolated as shown in the applications.


## ADDITIONAL APPLICATIONS

High Speed Summing Amplifier with Low Input Bias Currents


Figure 10

## Wien Bridge Oscillator



Figure 11

PHYSICAL DIMENSIONS

Metal Can


Dual-In-Line


Metallization and Pad Layout


ADVANCED
MICRO
DEVICES INC.
901 Thompson Place Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am685 <br> Voltage Comparator 

## Distinctive Characteristics:

- 6.5 ns maximum propagation delay at 5 mV overdrive.
- 3.0 ns latch setup time.
- Complementary ECL outputs.
- $50 \Omega$ line driving capability
- 100\% reliability assurance testing in compliance with MIL-STD-883.
- Electrically and optically inspected dice for assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in metal can and hermetic dual-in-line packages.


## FUNCTIONAL DESCRIPTION

The Am685 is a fast voltage comparator manufactured with an advanced bipolar NPN, Schottky diode high-frequency process that makes possible very short propagation delays ( 6.5 ns ) without sacrificing the excellent matching characteristics hitherto associated only with slow, high-performance linear IC's. The circuit has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated $50 \Omega$ transmission lines. The low input offset and high resolution make this comparator especially suitable for high-speed precision analog-to-digital processing.
A latch function is provided to allow the comparator to be used in a sample-hold mode. If the Latch Enable input is HIGH, the comparator functions normally. When the Latch Enable is driven LOW, the comparator outputs are locked in their existing logical states. If the latch function is not used, the Latch Enable must be connected to ground.

## FUNCTIONAL DIAGRAM



The outputs are open emitters, therefore external pulldown resistors are required. These resistors may be in the range of $50-200 \Omega$ connected to -2.0 V , or $200-$ $2000 \Omega$ connected to -5.2 V .

## CIRCUIT DIAGRAM



## ORDERING INFORMATION

| Part <br> Number | Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: | :---: |
| Am685 | Metal Can | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Am685HL |
|  | DIP | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Am685DL |
| Am685 | Metal Can | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Am685HM |
|  | DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Am685DM |
| Am685 | Dice | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Am685XL |
|  | Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Am685XM |

## CONNECTION DIAGRAMS

Metal Can Top Views
Dual-In-Line


NOTE 1: On metal package, pin 5 is connected to case. On DIP, pin 8 is connected to case.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Positive Supply Voltage | +7 V |
| :--- | ---: |
| Negative Supply Voltage | -7 V |
| Input Voltage | $\pm 4 \mathrm{~V}$ |
| Differential Input Voltage | $\pm 6 \mathrm{~V}$ |
| Output Current | 30 mA |
| Power Dissipation (Note 2) | 500 mW |


| Operating Temperature Range | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Am685-L | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am685-M | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $300^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 Sec.$)$ |  |

ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless otherwise specified)
DC Characteristics

## Am685-L Am685-M

| Symbol | Parameter (see definitions) | Conditions (Note 3) | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OS}}$ | Input Offset Voltage | $\begin{aligned} & R_{S} \leqslant 100 \Omega, T_{A}=25^{\circ} \mathrm{C} \\ & R_{S} \leqslant 100 \Omega \end{aligned}$ | $\begin{aligned} & -2.0 \\ & -2.5 \end{aligned}$ | $\begin{array}{r} +2.0 \\ +2.5 \\ \hline \end{array}$ | $\begin{aligned} & -2.0 \\ & -3.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} +2.0 \\ +3.0 \end{array}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\Delta \mathbf{V}_{\text {OS }} / \Delta \mathrm{T}$ | Average Temperature Coefficient of Input Offset Voltage | $\mathrm{R}_{\mathrm{S}} \leqslant 100 \Omega$ | -10 | +10 | -10 | +10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & -1.0 \\ & -1.3 \end{aligned}$ | $\begin{aligned} & +1.0 \\ & +1.3 \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -1.6 \end{aligned}$ | $\begin{aligned} & +1.0 \\ & +1.6 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\begin{aligned} & 10 \\ & 13 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 16 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 6.0 |  | 6.0 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 3.0 |  | 3.0 | pF |
| $\mathrm{V}_{\mathrm{CM}}$ | Input Voltage Range |  | -3.3 | +3.3 | -3.3 | +3.3 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leqslant 100 \Omega,-3.3 \leqslant \mathrm{~V}_{\mathrm{CM}} \leqslant+3.3 \mathrm{~V}$ | 80 |  | 80 |  | dB |
| SVRR | Supply Voltage Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leqslant 100 \Omega, \Delta \mathrm{~V}_{\mathrm{S}}= \pm 5 \%$ | 67 |  | 67 |  | dB |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & \left.T_{A}=T_{A(\text { min. })}\right) \\ & T_{A}=T_{A(\text { max. }} \text { ) } \end{aligned}$ | $\begin{array}{\|l\|} \hline-0.960 \\ -1.060 \\ -0.890 \end{array}$ | $\begin{aligned} & -0.810 \\ & -0.890 \\ & -0.700 \end{aligned}$ | $\begin{aligned} & -0.960 \\ & -1.100 \\ & -0.850 \end{aligned}$ | $\begin{aligned} & -0.810 \\ & -0.920 \\ & -0.620 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & \left.T_{A}=T_{A(\text { min. })}\right) \\ & T_{A}=T_{A(\text { max. })} \end{aligned}$ | $\begin{array}{\|l\|} \hline-1.850 \\ -1.890 \\ -1.825 \\ \hline \end{array}$ | $\begin{aligned} & \hline-1.650 \\ & -1.675 \\ & -1.625 \\ & \hline \end{aligned}$ | $\begin{aligned} & -1.850 \\ & -1.910 \\ & -1.810 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline-1.650 \\ & -1.690 \\ & -1.575 \\ & \hline \end{aligned}$ | v v v |
| $1+$ | Positive Supply Current |  |  | 23 |  | 23 | mA |
| $1^{-}$ | Negative Supply Current |  |  | 29 |  | 29 | mA |
| PDISS | Power Dissipation |  |  | 325 |  | 325 | mW |

Switching Characteristics ( $\mathrm{V}_{\text {in }}=100 \mathrm{mV}, \mathrm{V}_{\text {od }}=5 \mathrm{mV}$ )

| ${ }^{\text {t }}$ pd+ | Input to Output HIGH | $\begin{aligned} & T_{A(\text { min } .)} \leqslant T_{A} \leqslant 25^{\circ} \mathrm{C} \\ & T_{A}=T_{A}(\text { max. }) \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 9.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{array}{r} 6.5 \\ 12 \end{array}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ pd- | Input to Output LOW | $\begin{aligned} & \mathrm{T}_{A(\min .)} \leqslant \mathrm{T}_{A} \leqslant 25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=\mathrm{T}_{A(\text { max. })} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{array}{r} 6.5 \\ 12 \end{array}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{\text {pd }}+(E)$ | Latch Enable to Output HIGH (Note 4) | $\begin{aligned} & \mathrm{T}_{A(\min .)} \leqslant \mathrm{T}_{A} \leqslant 25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=\mathrm{T}_{\mathrm{A}(\text { max. })} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{array}{r} 6.5 \\ 12 \end{array}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{\text {pd_( }}(\mathrm{E})$ | Latch Enable to Output LOW (Note 4) | $\begin{aligned} & T_{A(\text { min. })} \leqslant T_{A} \leqslant 25^{\circ} \mathrm{C} \\ & \left.T_{A}=T_{A(\text { max. }}\right) \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{array}{r} 6.5 \\ 12 \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{s}}$ | Minimum Set-up Time (Note 4) | $\begin{aligned} & T_{A(\text { min. })} \leqslant T_{A} \leqslant 25^{\circ} C \\ & \left.T_{A}=T_{A(\text { max. }}\right) \end{aligned}$ |  | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & 3.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t^{\prime}$ | Minimum Hold Time (Note 4) | $T_{A}(\min ) \leqslant T_{A} \leqslant T_{A}($ max.$)$ |  | 1.0 |  | 1.0 | ns |
| $t_{p w}(E)$ | Minimum Latch Enable Pulse Width (Note 4) | $\begin{aligned} & T_{A(\text { min. })} \leqslant T_{A} \leqslant 25^{\circ} C \\ & \left.T_{A}=T_{A(\text { max. }}\right) \end{aligned}$ |  | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & 3.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

 $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $+105^{\circ} \mathrm{C}$.
3: Unless otherwise specified $V^{+}=6.0 \mathrm{~V}, V^{-}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{T}}=-2.0 \mathrm{~V}$, and $R_{\mathrm{L}}=50 \Omega$; all switching characteristics are for a 100 m input step with 5 mV overdrive. The specifications given for $V_{\text {os, }} \mathrm{I}_{\mathrm{OS}}$, IB, CMRR, SVRR, $t_{p d+}$ and $t_{p d-}$ apply over the full $V_{C M}$ range and for $\pm 5 \%$ supply voltages. The Am685 is designed to meet the specifications given in the table after thermal equilibrium has been established with a transverse air flow of 500 LFPM or greater.


## DEFINITION OF TERMS

VOS INPUT OFFSET VOLTAGE - That voltage which must be applied between the two input terminals through two equal resistances to obtain zero voltage between the two outputs.
$\Delta V_{\text {OS }} / \Delta T$ AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFF. SET VOLTAGE - The ratio of the change in input offset voltage over the operating temperature range to the temperature range.
IOS INPUT OFFSET CURRENT - The difference between the currents into the two input terminals when there is zero voltage between the two outputs.
IB INPUT BIAS CURRENT - The average of the two input currents.
$\mathbf{R}_{\text {IN }}$ INPUT RESISTANCE - The resistance looking into either input terminal with the other grounded.
$C_{\text {IN }} \quad$ INPUT CAPACITANCE - The capacitance looking into either input terminal with the other grounded.
$V_{C M}$ INPUT VOLTAGE RANGE - The range of voltages on the input terminals for which the offset and propagation delay specifications apply.
CMRR COMMON MODE REJECTION RATIO - The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
SVRR SUPPLY VOLTAGE REJECTION RATIO - The ratio of the change in input offset voltage to the change in power supply voltages producing it.
VOH OUTPUT HIGH VOLTAGE - The logic HIGH output voltage with an external pull-down resistor returned to a negative supply.
VOL OUTPUT LOW VOLTAGE - The logic LOW output voltage with an external pull-down resistor returned to a negative supply.
I $^{+} \quad$ POSITIVE SUPPLY CURRENT - The current required from the positive supply to operate the comparator.
1- NEGATIVE SUPPLY CURRENT - The current required from the negative supply to operate the comparator.

PDISS POWER DISSIPATION - The power dissipated by the comparator with both outputs terminated in $50 \Omega$ to -2.0 V .

## SWITCHING TERMS (refer to Fig. 1)

$t_{\text {pd }} \quad$ INPUT TO OUTPUT HIGH DELAY - The propagation delay measured from the time the input signal crosses the input offset voltage to the $50 \%$ point of an output LOW to HIGH transition.
$\mathbf{t}_{\text {pd- }} \quad$ INPUT TO OUTPUT LOW DELAY - The propagation delay measured from the time the input signal crosses the input offset voltage to the $50 \%$ point of an output HIGH to LOW transition.
$\mathbf{t}_{\text {pd }}+(E)$ LATCH ENABLE TO OUTPUT HIGH DELAY - The propagation delay measured from the 50\% point of the Latch Enable signal LOW to HIGH transition to the $50 \%$ point of an output LOW to HIGH transition.
$\mathbf{t}_{\text {pd-(E) }}$ LATCH ENABLE TO OUTPUT LOW DELAY - The propagation delay measured from the $50 \%$ point of the Latch Enable signal LOW to HIGH transition to the $50 \%$ point of an output HIGH to LOW transition.
$\boldsymbol{t}_{S}$ MINIMUM SET-UP TIME - The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.
th MINIMUM HOLD TIME - The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.
$\mathbf{t}_{\mathrm{pw}}(E)$ MINIMUM LATCH ENABLE PULSE WIDTH - The minimum time that the Latch Enable signal must be HIGH in order to acquire and hold an input signal change.

## OTHER SYMBOLS

$\mathrm{T}_{\mathrm{A}}$ Ambient temperature
$\mathbf{R}_{\mathbf{S}}$ input source resistance
$\mathbf{V}_{\mathbf{S}}$ Supply voltages
$\mathbf{V}^{+}$Positive supply voltage
V- Negative supply voltage
$\mathrm{V}_{\mathbf{T}}$ Output load terminating voltage $\mathbf{R}_{\mathrm{L}}$ Output load resistance $\mathbf{V}$ in Input pulse amplitude $V_{\text {od }}$ Input overdrive $f$ Frequency

## MEASUREMENT OF PROPAGATION DELAY

A voltage comparator must be able to respond to input signal levels ranging from a few millivolts to several volts, ideally with little variation in propagation delay. The most difficult condition is where the comparator has been driven hard into one state by a large signal, and the next input signal is just barely enough to make it switch to the other state. This forces the input stage of the circuit to swing from a full off (or on) state to a point somewhere near the center of its linear range, thus exercising both its large- and small-signal responses. If the comparator is fast for this condition, it should be as fast or faster for almost any other condition. The unofficial industry standard input signal is a 100 mV step with an overdrive of 5 mV (the overdrive is the voltage in excess of that needed to bring the output to the center of its dynamic rangel. The 100 mV is more than enough to fully turn on the input stage, but not so large to make measurement a problem. Large pulses would require exceptionally good control on waveform purity, since only a few tenths of a percent of overshoot or ripple would be enough to affect the value of the overdrive and, for sensitive comparators, result in false switching. The propagation delay is measured from the time the input signal crosses the input threshold voltage (i.e., the offset voltage) to the $50 \%$ point of either output. This definition ensures that each unit is measured under equal conditions, and also makes the measurement relatively independent of the input rise and fall times.


The test circuit of Figure 2 provides a means of automatically nulling out the offset voltage and applying the overdrive. With S1 in the "NULL" position, the feedback loop around the Am685 via the two operational amplifiers corrects for the offset of the circuit including any dc shift in the ground level of the input signal. When switched to "TEST", the offset is held on the storage capacitor of the Am216A and the overdrive is added at the Am216A non-inverting input. The duty cycle of the signal is made low so that the presence of the input pulse during nulling will not disturb the offset. A solid ground plane is used for the test jig, and capacitors bypass the supply voltages. All power and signal leads are kept as short as possible. The Am685 input and output run directly into the $50 \Omega$ inputs of the sampling scope via equal lengths of $50 \Omega$ coaxial cable. For the conditions shown in the figure, $t_{p d+}$ is measured at the $\bar{Q}$ output and $t_{p d-}$ at the Q output. If it is desired to measure the opposite output polarities, the polarities of the input signal and overdrive must be reversed.

THERMAL CONSIDERATIONS
To achieve the high speed of the Am685, a certain amount of power must be dissipated as heat. This increases the temperature of the die relative to the ambient temperature. In order to be compatible with ECL III and ECL 10,000 , which normally use air flow as a means of package cooling, the Am685 characteristics are specified when the device has an air flow across the package of 500 linear feet per minute or greater. Thus, even though different ECL circuits on a printed circuit board may have different power dissipations, all will have the same input and output levels, etc., provided each sees the same air flow and air temperature. This eases design, since the only change in characteristics between devices is due to the increase in ambient temperature of the air passing over the devices. If the Am685 is operated without air flow, the change in electrical characteristics due to the increased die temperature must be taken into account.

## INTERCONNECTION TECHNIQUES

All high-speed ECL circuits require that special precautions be taken for optimum system performance. The Am685 is particularly critical because it features very high gain ( 60 dB ) at very high frequencies $(100 \mathrm{MHz})$. A ground plane must be provided for a good, low inductance, ground current return path. The impedance at the inputs should be as low as possible and lead lengths as short as practical. It is preferable to solder the device directly to the printed circuit board instead of using a socket. Open wiring on the outputs should be limited to less than one inch, since severe ringing occurs beyond this length. For longer lengths, the printed-circuit interconnections become microstrip transmission lines when backed up by a ground plane, with a characteristic impedance of 50 to $150 \Omega$. Reflections will occur unless the line is terminated in its characteristic impedance. The termination resistors normally go to $\mathbf{- 2 . 0 V}$, but a Thevenin equivalent to $\mathrm{V}^{-}$can be used at some increase in power. Best results are usually obtained with the terminating resistor at the end of the driven line. The lower impedance lines are more suitable for driving capacitive loads. The supply voltages should be well decoupled with RF capacitors connected to the ground plane as close to the device supply pins as possible.

## PERFORMANCE CURVES

(Unless otherwise specified, standard conditions for all curves are $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=6.0 \mathrm{~V}, \mathrm{~V}^{-}=-5.2 \mathrm{~V}$,
$V_{T}=-2.0 \mathrm{~V}, R_{\mathrm{L}}=50 \Omega$, and switching characteristics are for $\mathrm{V}_{\text {in }}=100 \mathrm{mV}, \mathrm{V}_{\mathrm{od}}=5 \mathrm{mV}$.)


Response for Various Load Resistances



Propagation Delays as a Function of Negative Supply Voltage

Propagation Delays as a Function of Temperature


Response for Various Load Resistances


Propagation Delays as a Function of Common Mode Voltage


Propagation Delay as a Function of Input Signal Level


Propagation Delays as a Function of Load Resistance


Output Rise and Fall Times as a Function of Temperature


PERFORMANCE CURVES (Cont.)
(Unless otherwise specified, standard conditions for all curves are $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=6.0 \mathrm{~V}, \mathrm{~V}^{-}=-5.2 \mathrm{~V}$, $V_{T}=-2.0 \mathrm{~V}, R_{L}=50 \Omega$, and switching characteristics are for $V_{\text {in }}=100 \mathrm{mV}, V_{\text {od }}=5 \mathrm{mV}$.)


Min. Latch Enable
Pulse Width as a Function of Temperature


Voltage Gain as a Function of Temperature


Common Mode Limits
as a Function of Temperature


Set-up Time as a Function of Input Overdrive


Min. Latch Enable Pulse Width as a Function of Input Overdrive


Voltage Gain as a Function of Negative Supply Voltage


Negative Common Mode Limit as a Function of Negative Supply Voltage


Common Mode Pulse Response


Response to 100 MHz Sine Wave


Voltage Gain as a Function of Frequency


Positive Common Mode Limit as a Function of Positive Supply Voltage


## PERFORMANCE CURVES (Cont.)

(Unless otherwise specified, standard conditions for all curves are $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=6.0 \mathrm{~V}, \mathrm{~V}^{-}=-5.2 \mathrm{~V}$, $V_{T}=-2.0 \mathrm{~V}, R_{L}=50 \Omega$, and switching characteristics are for $V_{i n}=100 \mathrm{mV}, V_{o d}=5 \mathrm{mV}$.)

Output Levels as a Function of Temperature


Supply Currents
As A Function Of Temperature


Input Bias Current As A Function Of Temperature


Input Resistance As A Function Of Temperature


Output Levels As A Function Of Negative Supply Voltage


Supply Currents As A Function Of Negative Supply Voltage


Input Bias Current As A Function Of Negative Supply Voltage

nput Resistance
As A Function Of DC Differential Input Voltage


Output Levels As A Function Of DC Loading


Supply Currents As A Function Of Positive Supply Voltage


Input Bias Current As A Function Of Common Mode Voltage


COMMON MODE VOLTAGE-V


## TYPICAL APPLICATIONS

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )
High-Speed Window Detector


300MHz Line Receiver


High-Speed Sampling


Metallization and Pad Layout
$32 \times 54$ Mils


PHYSICAL DIMENSIONS



ADVANCED MICRO DEVICES INC.
901 Thompson Place Sunnyvale California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

[^20]
# Am715/715C High-Speed Operational Amplifier 

Description: The Am715 and Am715C high-speed operational amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild $\mu \mathrm{A} 715$ and $\mu \mathrm{A} 715 \mathrm{C}$. Both are available in the hermetic metal can, dual-in-line, and flat packages.

Distinctive Characteristics: $100 \%$ reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.
Mixing privileges for obtaining price discounts.
Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.


MAXIMUM RATINGS

| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| :---: | :---: |
| Internal Power Dissipation (Note 1) | 500 mW |
| Differential Input Voltage | $\pm 6 \mathrm{~V}$ |
| Input Voltage (Note 2) | $\pm 15 \mathrm{~V}$ |
| Operating Temperature Range Am715C <br> Am715 | $\begin{array}{r} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{array}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec.$)$ | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter (see definitions) | Conditions | Min | $\begin{gathered} \text { Am715C } \\ \hline \end{gathered}$ | Max | Min |  | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{R}_{5} \leq 10 \mathrm{k} \Omega$ |  | 2.0 | 7.5 |  | 2.0 | 5.0 | mV |
| Input Offset Current |  |  | 70 | 250 |  | 70 | 250 | nA |
| Input Bias Current |  |  | 0.4 | 1.5 |  | 0.4 | 0.75 | $\mu \mathrm{A}$ |
| Input Resistance |  |  | 1.0 |  |  | 1.0 |  | M $\Omega$ |
| Input Voltage Range |  | $\pm 10$ | $\pm 12$ |  | $\pm 10$ | $\pm 12$ |  | V |
| Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 74 | 92 |  | 74 | 92 |  | dB |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{5} \leq 10 \mathrm{k} \Omega$ |  | 70 | 400 |  | 70 | 300 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}$ | 10 | 30 |  | 15 | 30 |  | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 10$ | $\pm 13$ |  | $\pm 10$ | $\pm 13$ |  | V |
| Output Resistance |  |  | 75 |  |  | 75 |  | $\Omega$ |
| Supply Current |  |  | 5.5 | 10 |  | 5.5 | 7.0 | mA |
| Power Consumption |  |  | 165 | 300 |  | 165 | 210 | mW |
| Transient Response (Voltage Risetime Follower) Overshoot | $\begin{aligned} & \mathrm{V}_{\text {out }}= \pm 200 \mathrm{mV} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 75 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \% \end{aligned}$ |
| Slew Rate | $\begin{array}{ll} A V=100 \text { (Fig. 8) } & V_{\text {out }}=0 \text { to }+10 \mathrm{~V}, \\ A v=10 \text { (Fig. 7) } & R_{\mathrm{L}}=2 \mathrm{k} \Omega, \\ A v=1 \text { (Figs. } 1 \& 2) & C_{L}=30 \mathrm{pF} \\ \hline \end{array}$ | 10 | $\begin{aligned} & \hline 65 \\ & 40 \\ & 20 \end{aligned}$ |  | 15 | $\begin{aligned} & 65 \\ & 40 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mu \mathrm{s} \\ & \mathrm{~V} / \mu \mathrm{S} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |

The Following Specifications Apply Over The Operating Temperature Ranges

| Input Offset Voltage | $\mathrm{R}_{5} \leq 10 \mathrm{k} \Omega$ | 10 | 7.5 | mV |
| :---: | :---: | :---: | :---: | :---: |
| Input Offset Current | $\begin{aligned} & T_{A}=T_{A \text { max }} \\ & T_{A}=T_{A \text { min }} \end{aligned}$ | $\begin{aligned} & 250 \\ & 750 \end{aligned}$ | $\begin{aligned} & 250 \\ & 800 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Input Bias Current | $\begin{aligned} & T_{A}=T_{A \text { max }} \\ & T_{A}=T_{A \text { min }} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 7.5 \end{aligned}$ | $\begin{gathered} 0.75 \\ 4.0 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 74 | 74 | dB |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 400 | 300 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}$ | 8.0 | 10 | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 10$ | $\pm 10$ | V |

## PERFORMANCE CURVES



Figure 1


Figure 2

The high gain and large bandwidth of the Am715 make it mandatory to observe the following precautions in using the device, as is the case with any high frequency amplifier. Circuit layout should be arranged to keep all lead lengths as short as possible and the output separated from the inputs and frequency compensation pins. The values of the feedback and source impedances should be kept small to reduce the effect of stray capacitance of the inputs. The power supplies must be bypassed to ground at the supply leads of the amplifier with low inductance capacitors. Capacitive loading must be kept to an absolute minimum, since the amplifier cannot tolerate more than 30 pF directly at its output with full feedback.


Follower \& X1 Inverter Positive Large-Signal Puise Response


Follower \& X1 Inverter Negative Large-Signal Pulse Response


Voltage Follower Small-Signal Puise Response


## DEFINITION OF TERMS

INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals to obtain zero output voltage. The input offset voltage may also be defined for the case where two equal resistances are inserted in series with the input leads.
INPUT OFFSET CURRENT The difference in the currents into the two input terminals with the output at zero volts.
INPUT BIAS CURRENT The average of the two input currents.
INPUT RESISTANCE The resistance looking into either input terminal with the other grounded.
LARGE-SIGNAL VOLTAGE GAIN The ratio of the maximum output voltage swing with load to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the output terminal with the output at null. This parameter is defined only under small signal conditions at frequencies above a few hundred cycles to eliminate the influence of drift and thermal feedback.
SUPPLY CURRENT The DC current from the supplies required to operate the amplifier with the output at zero and with no load current. POWER CONSUMPTION The DC power required to operate the amplifier with the output at zero and with no load current.

TRANSIENT RESPONSE The closed-loop step-function response of the amplifier under small-signal conditions.
SLEW RATE The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.
INPUT VOLTAGE RANGE The range of voltage which, if exceeded on either input terminal, could cause the amplifier to cease functioning properly.
COMMON MODE REJECTION RATIO The ratio of the input voltage range to the maximum change in input offset voltage over this range.
SUPPLY VOLTAGE REJECTION RATIO The ratio of the change in input offset voltage to the change in supply voltage producing it. OUTPUT VOLTAGE SWING The peak output swing, referred to zero, that can be obtained without clipping.

## NOTES

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$ and the Dual In-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.

Note 2: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.


## Am723/723C Voltage Regulator

Description: The Am723 and Am723C monolithic voltage regulators are functionally and electrically equivalent to the Fairchild $\mu \mathrm{A} 723$ and $\mu \mathrm{A} 723 \mathrm{C}$. Both are available in the hermetic dual-in-line and metal can packages and are pin for pin replacements for the Fairchild $\mu A 723$ and $\mu \mathrm{A} 723 \mathrm{C}$.

Distinctive Characteristics: 100\% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.

Mixing privileges for obtaining price discounts.
Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.


## MAXIMUM RATINGS

| Pulse Voltage from $\mathrm{V}^{+}$to $\mathrm{V}^{-}(50 \mathrm{msec})$ | 50 V |
| :---: | :---: |
| Continuous Voltage from $\mathrm{V}^{+}$to $\mathrm{V}^{-}$ | 40 V |
| Input-Output Voltage Differential | 40 V |
| Maximum Output Current | 150 mA |
| Current from $\mathrm{V}_{\mathrm{Z}}$ | 25 mA |
| Current from $\mathrm{V}_{\text {REF }}$ | 15 mA |
| Internal Power Dissipation (Note 1) Metal Can DIP | $\begin{aligned} & 850 \mathrm{~mW} \\ & 900 \mathrm{~mW} \end{aligned}$ |
| Operating Temperature Range <br> Am723C <br> Am723 | $\begin{array}{r} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{array}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec .) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified) (Note 2)

| Parameter (see definitions) | Conditions | Am723C |  |  | Am723 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| Line Regulation (Note 3) | $\begin{aligned} & V_{I N}=12 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{iN}}=40 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.5 \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & \% V_{\text {OUT }} \\ & \% v_{\text {OUT }} \end{aligned}$ |
| Load Regulation (Note 3) | $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$ to $\mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA}$ |  | 0.03 | 0.2 |  | 0.03 | 0.15 | \% V ${ }_{\text {OUT }}$ |
| Ripple Rejection | $\begin{aligned} & \mathrm{f}=50 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}, \mathrm{C}_{\text {REF }}=0 \\ & \mathrm{f}=50 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}, \mathrm{C}_{\text {REF }}=5 \mu \mathrm{~F} \end{aligned}$ |  | $\begin{aligned} & 74 \\ & 86 \end{aligned}$ |  |  | $\begin{aligned} & 74 \\ & 86 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Short Circuit Current Limit | $\mathrm{R}_{\mathrm{SC}}=10 \Omega, \mathrm{~V}_{\text {OUT }}=0$ |  | 65 |  |  | 65 |  | mA |
| Reference Voltage |  | 6.80 | 7.15 | 7.50 | 6.95 | 7.15 | 7.35 | V |
| Output Noise Voltage | $\begin{aligned} & \mathrm{BW}=100 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}, \mathrm{C}_{\mathrm{REF}}=0 \\ & \mathrm{BW}=100 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}, \mathrm{C}_{\mathrm{REF}}=5 \mu \mathrm{~F} \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 2.5 \end{aligned}$ |  |  | $\begin{aligned} & 20 \\ & 2.5 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{V}_{\mathrm{rms}} \\ & \mu \mathrm{~V}_{\text {rms }} \end{aligned}$ |
| Long Term Stability |  |  | 0.1 |  |  | 0.1 |  | \%/1000 hrs |
| Standby Current Drain | $\mathrm{I}_{\mathrm{L}}=0, \mathrm{~V}^{\mathrm{IN}}$ $=30 \mathrm{~V}$ |  | 2.3 | 4.0 |  | 2.3 | 3.5 | mA |
| Input Voltage Range |  | 9.5 |  | 40 | 9.5 |  | 40 | V |
| Output Voltage Range |  | 2.0 |  | 37 | 2.0 |  | 37 | V |
| Input-Output Voltage Differential |  | 3.0 |  | 38 | 3.0 |  | 38 | V |
| The Following Specifications Apply Over The Operating Temperature Ranges |  |  |  |  |  |  |  |  |
| Line Regulation | $V_{I N}=12 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}$ |  |  | 0.3 |  |  | 0.3 | \% V ${ }_{\text {OUT }}$ |
| Load Regulation | $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$ to $\mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA}$ |  |  | 0.6 |  |  | 0.6 | \% V $\mathrm{V}_{\text {Out }}$ |
| Average Temperature Coefficient of Output Voltage |  |  | 0.003 | 0.015 |  | 0.002 | 0.015 | $\% /{ }^{\circ} \mathrm{C}$ |

## DEFINITION OF TERMS

average temperature coefficient of output voltage The percentage change in output voltage for a specified change in ambient temperature.
CURRENT LIMIT SENSE VOLTAGE The voltage between current sense and current limit terminals necessary to cause current limiting. INPUT-OUTPUT VOLTAGE DIFFERENTIAL The range of voltage difference between the supply voltage and the regulated output voltage over which the regulator will operate.
INPUT VOLTAGE RANGE The range of supply voltage over which the regulator will operate.
LINE REGULATION The percentage change in output voltage for a specified change in input voltage.
LOAD REGULATION The percentage change in output voltage for a specified change in load current.
OUTPUT NOISE VOLTAGE The rms output noise voltage with constant load and no input ripple.
OUTPUT VOLTAGE RANGE The range of output voltage over which the regulator will operate.
REFERENCE VOLTAGE The output of the reference amplifier measured with respect to the negative supply.
RIPPLE REJECTION The ratio of the peak to peak input ripple voltage to the peak to peak output ripple voltage.

SHORT CIRCUIT CURRENT LIMIT The output current of the regulator with the output shorted to the negative supply.
STANDBY CURRENT DRAIN The supply current drawn by the regulator with no output load and no reference voltage load.
TRANSIENT RESPONSE The closed-loop step function response of the regulator under small-signal conditions.

## NOTES

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $25^{\circ} \mathrm{C}$ and Dual-In-Line Package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $50^{\circ} \mathrm{C}$.
Note 2: Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{+}=\mathrm{V}_{\mathrm{C}}=$ $12 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\text {out }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{R}_{\mathrm{SC}}=0, \mathrm{C}_{1}=100 \mathrm{pF}$, $\mathrm{C}_{\text {REF }}=0$ and divider impedance as seen by error amplifier $\leq 10 \mathrm{k} \Omega$ when connected as shown in Fig. 3 .
Note 3: The load \& line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.

## PERFORMANCE CURVES



Current Limiting Characteristics As A Function of Junction Temperature


Load Transient Response


Line Transient Response



Maximum Load Current As A Function Of Input-Output Voltage Differential


Maximum Load Current
As A Function Of Input-Output Voltage

Differential


Line Regulation As A Function Of Input-Output Volfage Differential


Load Regulation As A Function Of Input-Output Voltage Differential


Load Regulation Characteristics With Current Limiting


Load Regulation Characteristics Without Current Limiting


Load Regulation Characteristics With Current Limiting


Current Limiting Characteristics


## APPLICATIONS



Figure 1

NEGATIVE VOLTAGE REGULATOR

$V_{\text {OUT }}=1 \frac{V_{\text {REF }}}{2} \times \frac{R_{1}+R_{2}}{R_{1}} 1 ; R_{3}=R_{4}$
Figure 2

LOW VOLTAGE REGULATOR


Figure 3
foldback current limiting regulator

$V_{\text {OUT }}=\left[V_{\text {REF }} \times \frac{R_{2}}{R_{1}+R_{2}}\right] ;\left.\right|_{\text {SHORT CKT }}=\left\{-\frac{V_{\text {SENSE }}}{R_{\text {SC }}} \times \frac{R_{3}+R_{4}}{R_{4}}\right]$
Figure 4

PHYSICAL DIMENSIONS


Metallization and Pad Layout


ADVANCED
MICRO DEVICES INC.

Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. (2)

## Am725/725A/725B/725C Instrumentation Operational Amplifiers

## Description:

The Am725, Am725A, Am725B and Am725C monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the Fairchild $\mu \mathrm{A} 725, \mu \mathrm{~A} 725 \mathrm{~B}$ and $\mu \mathrm{A} 725 \mathrm{C}$. They are available in the hermetic metal dual in-line, and flat packages.

Distinctive Characteristics: 100\% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.
Mixing privileges for obtaining price discounts.
Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.

## FUNCTIONAL DESCRIPTION

The Am725/725A/725B/725C are instrumentation operational amplifiers. Device design has been optimized to provide low noise voltage, low offset voltage, low offset voltage drift and high common mode rejection. The Am725 is offset voltage adjustable and is pin-for-pin compatible with the Am108 and Am101A amplifiers. However, additional frequency compensation components are required and should be determined by the desired closed loop gain.





ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise specified)

|  | Conditions | Am725C |  |  | Am725B |  |  | Am725 |  |  | Am725A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| Input Offset Voltage (Without external trim) | $\begin{aligned} & R_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  | 0.5 | 2.5 |  | 0.5 | 1.5 |  | 0.5 | 1.0 |  | 0.06 | 0.1 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Input Offset Current |  |  | 3.0 | 35 |  | 3.0 | 20 |  | 2.0 | 20 |  | 0.3 | 1.0 | nA |
| Input Blas Current |  |  | 50 | 125 |  | 50 | 100 |  | 42 | 100 |  | 30 | 70 | nA |
| Input Nolse Voltage | $\begin{aligned} & f_{o}=10 \mathrm{~Hz} \\ & f_{o}=100 \mathrm{~Hz} \\ & f_{\mathrm{o}}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 12 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 12 \\ & 8.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 15 \\ & 9.0 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & 9.0 \\ & 8.0 \\ & 7.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & n V / V H z \\ & n V / V H z \\ & n V / V H z \end{aligned}$ |
| Input Noise Current | $\begin{aligned} & f_{\mathrm{o}}=10 \mathrm{~Hz} \\ & f_{\mathrm{o}}=100 \mathrm{~Hz} \\ & f_{\mathrm{o}}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 0.8 \\ & 0.6 \end{aligned}$ |  |  | $\begin{aligned} & \hline 1.0 \\ & 0.8 \\ & 0.6 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.3 \\ & 0.15 \end{aligned}$ |  |  | $\begin{gathered} 0.5 \\ 0.25 \\ 0.15 \end{gathered}$ |  | $\begin{aligned} & \mathrm{pA} / \vee \mathrm{Hz} \\ & \mathrm{pA} / \vee \mathrm{Hz} \\ & \mathrm{pA} / \vee \mathrm{Hz} \end{aligned}$ |
| Input Resistance |  |  | 3.0 |  |  | 3.0 |  |  | 1.5 |  | 0.8 | 1.8 |  | $\mathrm{M} \Omega$ |
| Input Voltage Range |  | $\pm 13.5$ | $\pm 14$ |  | $\pm 13.5$ | $\pm 14$ |  | $\pm 13.5$ | $\pm 14$ |  | $\pm 13.5$ | $\pm 14.0$ |  | V |
| Large Signal Voltage Gain | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \mathrm{\Omega}, \\ & \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \end{aligned}$ | . 25 | 3.0 |  | . 50 | 3.0 |  |  | 3.0 |  | 1.0 | 3.0 |  | $\mathrm{V} / \mu \mathrm{V}$ |
| Common Mode Rejection Ratio | $\begin{aligned} & R_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 96 | 120 |  | 100 | 120 |  | 110 | 120 |  | 120 | 126 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Power Supply Rejection Ratio | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  | 2.0 | 35 |  | 2.0 | 10 |  | 2.0 | 10 |  | 0.5 | 2.0 | $\begin{aligned} & \mu \mathrm{V} / \mathrm{V} \\ & \mu \mathrm{~V} / \mathrm{V} \end{aligned}$ |
| Output Voltage Swing | $\begin{aligned} & R_{L} \geq 10 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \leq 1 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 13 \\ & \pm 13 \end{aligned}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 13 \\ & \pm 13 \end{aligned}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 13.5 \end{aligned}$ |  | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 11.0 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.5 \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Resistance |  |  | 150 |  |  | 150 |  |  | 150 |  |  | 150 |  | $\Omega$ |
| Power Consumption |  |  | 80 | 150 |  | 80 | 120 |  | 80 | 105 |  | 90 | 120 | mW |

The Following Specifications Apply Over The Operating Temperature Ranges

| Input Offset Voltage (Without external trim) | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 0.8 | 3.5 | 0.8 | 2.5 |  | 1.5 | 0.08 | 0.18 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Temperature Coefficient of Input Offset Voltage (Without external trim) | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | 2.0 |  | 2.0 | 10 | 2.0 | 5.0 | 0.3 | 0.8 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Temperature Coefficient of Input Offset Voltage (With external trim) | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | 0.5 |  | 0.5 |  | 0.6 |  | 0.2 | 0.6 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | $\begin{aligned} & T_{A(\text { max } 1} \\ & T_{A(\text { min })} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 35 \\ & 50 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 20 \\ & 40 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 20 \\ & 40 \end{aligned}$ | $\begin{gathered} 0.25 \\ 0.8 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Average Temperature Coefficient of Input Offset Current |  | 10 |  | 10 | 300 | 35 | 150 | 3 | 20 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\begin{aligned} & \mathrm{T}_{\mathrm{A}(\text { max })} \\ & \mathrm{T}_{\mathrm{A}(\text { min })} \end{aligned}$ | $\begin{gathered} 25 \\ 100 \\ \hline \end{gathered}$ | $\begin{array}{r} 125 \\ 250 \\ \hline \end{array}$ | $\begin{gathered} 25 \\ 100 \\ \hline \end{gathered}$ | $\begin{array}{r} 200 \\ 400 \\ \hline \end{array}$ | $\begin{aligned} & 20 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 100 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{aligned} & 22 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{gathered} 60 \\ 120 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Large Signal Voltage Gain | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}(\max } \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}(\min )} \\ & \hline \end{aligned}$ | $\begin{array}{r} .125 \\ .125 \\ \hline \end{array}$ |  | $\begin{aligned} & .50 \\ & .25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & .25 \\ & \hline \end{aligned}$ |  | 1.0 3.5 <br> 0.7 2.0 |  | $\begin{aligned} & \mathrm{V} / \mu \mathrm{V} \\ & \mathrm{~V} / \mu \mathrm{V} \end{aligned}$ |
| Common Mode Rejection Ratio | $\begin{aligned} & \mathbf{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \\ & \mathbf{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 115 |  | 100 |  | 100 |  | 114124 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Power Supply Rejection Ratio | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 20 |  |  | 20 |  | 20 | 1.0 | 5.0 | $\begin{aligned} & \mu \mathrm{V} / \mathrm{V} \\ & \mu \mathrm{~V} / \mathrm{V} \end{aligned}$ |
| Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 10 \pm 13$ |  | $\pm 10 \pm 13$ |  | $\pm 10$ |  | $\pm 12.0 \pm 12.6$ |  | V |

## Transient Response Test Circuit



## DEFINITION OF TERMS

aVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET CURRENT The ratio of the change in Input Offset Current over the operating temperature range to the temperature range.
aVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET VOLTAGE The ratio of the change in Input Offset Voltage over the operating temperature range to the temperature range.
COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
DIFFERENTIAL INPUT VOLTAGE RANGE The range of voltage which, if exceeded on either input terminal, could cause the amplifier to cease functioning properly.
EQUIVALENT INPUT COMMON MODE NOISE VOLTAGE The change in input offset voltage due to common mode input noise. INPUT BIAS CURRENT The average of the two input currents.

INPUT NOISE CURRENT for $\Delta f=1 \mathrm{~Hz}$

$$
\sqrt{\hat{i}_{\mathrm{n}}^{2}}=\sqrt{\frac{\overline{\overline{\mathrm{emess}}^{2}}-4 \mathrm{kTR} R_{\mathrm{s}}-\overline{\mathrm{e}}_{\mathrm{n}}{ }^{2}}{\mathrm{R}_{\mathrm{s}}^{2}}}
$$

INPUT NOISE VOLTAGE The square root of the mean square narrow-band noise voltage at the output divided by the measurement system gain with low source resistance.
INPUT OFFSET CURRENT The difference in the currents into the two input terminals when the output is at zero.
INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.

INPUT RESISTANCE The resistance looking into either input terminal with the other grounded.
INPUT VOLTAGE RANGE The range of voltage which, if exceeded on either input terminal, could cause the amplifier to cease functioning properly.
LARGE-SIGNAL VOLTAGE GAIN The ratio of the maximum output voltage swing with load to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the output terminal with the output at null. This parameter is defined only under small signal conditions at frequencies above a few hundred cycles to eliminate the influence of drift and thermal feedback.
OUTPUT VOLTAGE SWING The peak output swing, referred to zero, that can be obtained without clipping.
POWER CONSUMPTION The DC power required to operate the amplifier with the output at zero and with no load current.
POWER SUPPLY REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.

## NOTES

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$, the Dual in -Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
Note 2: For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.

## PERFORMANCE CURVES



ilization Time Of Offset Voltage From

TIME FROM POWER APPLICATION - MIN

Power Consumption As A Function Of Temperature

PERFORMANCE CURVES

Input Bias Current
As A Function Of Temperature

Input Offset Current As A Function
Of Temperature




Narrow Band Spot Noise Figure Contours


Common Mode Rejection Ratio As A Function Of Temperature Function Of Frequency


Supply Voltage Rejection Ratio As A Function Of

Temperature


Common Mode Rejection Ratio As A Function Of Frequency



## Am733/733C <br> Differential Video Amplifier

## Distinctive Characteristics

- The Am733 and Am733C differential video amplifiers are functionally, electrically and pin-for-pin equivalent to the Fairchild $\mu \mathrm{A} 733$ and 733C.
- Bandwidths: 40 to 120 MHz
- Rise Times: 2.5 to 10 ns
- Propagation Delay: 3.6 to 10 ns
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Mixing privilege for obtaining price discounts. Refer to price list.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.

| FUNCTIONAL DESCRIPTION <br> The Am733 is a monolithic two-stage differential input, emitter follower differential output video amplifier. Internal seriesshunt feedback is used to obtain fixed gains of 10,100 or 400 , and adjustable gains from 10 to 400 by the use of an external resistor. | FUNCTIONAL DIAGRAM |
| :---: | :---: |
|  | ICATION <br> ND AMPLIFIER |
| ORDERING INFORMATION | CONNECTION DIAGRAMS Top Views <br> Dual-In-Line <br> Flat Package <br> Metal Can <br> NOTES: <br> (1) On Metal Can, pin 5 is connected to case. <br> (2) On DIP, pin 5 is connected to bottom of package. <br> (3) On Flat Package, pin 4 is connected to bottom of package. |

## MAXIMUM RATINGS

| Supply Voltage | $\pm \mathbf{8 V}$ |
| :--- | ---: |
| Differential Input Voltage | $\pm 5 \mathrm{~V}$ |
| Common Mode Input Voltage | $\pm 6 \mathrm{~V}$ |
| Output Current | $\mathbf{1 0 \mathrm { mA }}$ |
| Internal Power Dissipation (Note 1) | 500 mW |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Am733C | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am733 | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $300^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec.) |  |

ELECTRICAL CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 6.0 \mathrm{~V}\right.$ unless otherwise specified)

| Parameter (see definitions) | Conditions | Am733C |  |  | Am733 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Differential Voltage Gain Gain 1 (Note 2) Gain 2 (Note 3) Gain 3 (Note 4) |  | $\begin{gathered} 250 \\ 80 \\ 8.0 \\ \hline \end{gathered}$ | $\begin{array}{r} 400 \\ 100 \\ 10 \\ \hline \end{array}$ | $\begin{aligned} & 600 \\ & 120 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{array}{r} 300 \\ 90 \\ 9.0 \\ \hline \end{array}$ | $\begin{aligned} & 400 \\ & 100 \\ & 10 \end{aligned}$ | $\begin{gathered} 500 \\ 110 \\ 11 \end{gathered}$ |  |
| Bandwidth Gain 1 Gain 2 Gain 3 | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ |  | $\begin{gathered} 40 \\ 90 \\ 120 \\ \hline \end{gathered}$ |  |  | $\begin{array}{r} 40 \\ 90 \\ 120 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Risetime Gain 1 Gain 2 Gain 3 Gain 3 | $\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~V}_{\text {out }}=1 \mathrm{Vpp}$ |  | $\begin{gathered} 10.5 \\ 4.5 \\ 2.5 \\ \hline \end{gathered}$ | 12 |  | $\begin{gathered} 10.5 \\ 4.5 \\ 2.5 \end{gathered}$ | 10 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Propagation Delay Gain 1 <br> Gain 2 <br> Gain 3 | $\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~V}_{\text {out }}=1 \mathrm{Vpp}$ |  | $\begin{aligned} & 7.5 \\ & 6.0 \\ & 3.6 \end{aligned}$ | 10 |  | $\begin{aligned} & 7.5 \\ & 6.0 \\ & 3.6 \end{aligned}$ | 10 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Resistance Gain 1 <br> Gain 2 <br> Gain 3 |  | 10 | $\begin{array}{r} 4.0 \\ 30 \\ 250 \\ \hline \end{array}$ |  | 20 | $\begin{gathered} 4.0 \\ 30 \\ 250 \end{gathered}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Input Capacitance | Gain 2 |  | 2.0 |  |  | 2.0 |  | pF |
| Input Offset Current |  |  | 0.4 | 5.0 |  | 0.4 | 3.0 | $\mu \mathrm{A}$ |
| Input Bias Current |  |  | 9.0 | 30 |  | 9.0 | 20 | $\mu \mathrm{A}$ |
| Input Noise Voltage | $\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{BW}=1 \mathrm{kHz}$ to 10 MHz |  | 12 |  |  | 12 |  | ${ }_{\mu} \mathrm{Vrms}$ |
| Input Voltage Range |  | $\pm 1.0$ |  |  | $\pm 1.0$ |  |  | V |
| Common Mode Rejection Ratio Gain 2 <br> Gain 2 | $\begin{aligned} & \mathrm{V}_{\mathrm{cm}}= \pm 1 \mathrm{~V}, \mathrm{f} \leq 100 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{cm}}= \pm 1 \mathrm{~V}, \mathrm{f}=5 \mathrm{MHz} \\ & \hline \end{aligned}$ | 60 | $\begin{aligned} & 86 \\ & 60 \end{aligned}$ |  | 60 | $\begin{aligned} & 86 \\ & 60 \end{aligned}$ |  | $\underset{d B}{d B}$ |
| Supply Voltage Rejection Ratio Gain 2 | $\Delta V_{5}= \pm 0.5 \mathrm{~V}$ | 50 | 70 |  | 50 | 70 |  | dB |
| Output Offset Voltage Gain 1 <br> Gain 2 and Gain 3 |  |  | $\begin{gathered} 0.6 \\ 0.35 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ |  | $\begin{gathered} 0.6 \\ 0.35 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \hline \end{aligned}$ |
| Output Common Mode Voltage |  | 2.4 | 2.9 | 3.4 | 2.4 | 2.9 | 3.4 | V |
| Output Voltage Swing |  | 3.0 | 4.0 |  | 3.0 | 4.0 |  | Vpp |
| Output Sink Current |  | 2.5 | 3.6 |  | 2.5 | 3.6 |  | mA |
| Output Resistance |  |  | 20 |  |  | 20 |  | $\Omega$ |
| Power Supply Current |  |  | 18 | 24 |  | 18 | 24 | mA |

The Following Specifications Apply Over The Operating Temperature Ranges

| Differential Voltage Gain <br> Gain 1 (Note 2) <br> Gain 2 (Note 3) <br> Gain 3 (Note 4) |  | $\begin{array}{r} 250 \\ 80 \\ 8.0 \\ \hline \end{array}$ | $\begin{aligned} & 400 \\ & 100 \\ & 10 \end{aligned}$ | $\begin{array}{r} 600 \\ 120 \\ 12 \end{array}$ | $\begin{array}{r} 200 \\ 80 \\ 8.0 \end{array}$ | $\begin{gathered} 400 \\ 100 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 600 \\ 120 \\ 12 \\ \hline \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Resistance Gain 1 <br> Gain 2 <br> Gain 3 |  | 8.0 | $\begin{array}{r} 4.0 \\ 30 \\ 250 \end{array}$ |  | 8.0 | $\begin{gathered} 4.0 \\ 30 \\ 250 \end{gathered}$ |  | $\begin{aligned} & k \Omega \\ & k \Omega \\ & k \Omega \end{aligned}$ |
| Input Offset Current |  |  | 0.4 | 6.0 |  | 0.4 | 5.0 | $\mu \mathrm{A}$ |
| Input Bias Current |  |  | 9.0 | 40 |  | 9.0 | 40 | $\mu \mathrm{A}$ |
| Input Voltage Range |  | $\pm 1.0$ |  |  | $\pm 1.0$ |  |  | V |


| Parameter |  |  | m7330 |  |  | m733 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (see definitions) | Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| The Following Specifications Ap | Over The Operating Temper |  |  |  |  |  |  |  |
| Common Mode Rejection Ratio Gain 2 | $\mathrm{V}_{\mathrm{cm}}= \pm 1 \mathrm{~V}, \mathrm{f} \leq 100 \mathrm{kHz}$ | 50 | 86 |  | 50 | 86 |  | dB |
| Supply Voltage Rejection Ratio Gain 2 | $\Delta V_{S}= \pm 0.5 \mathrm{~V}$ | 50 | 70 |  | 50 | 70 |  | dB |
| Output Offset Voltage Gain 1 <br> Gain 2 and Gain 3 |  |  | $\begin{gathered} 0.6 \\ 0.35 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ |  | $\begin{gathered} 0.6 \\ 0.35 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Output Voltage Swing |  | 2.8 | 4.0 |  | 2.5 | 4.0 |  | Vpp |
| Output Sink Current |  | 2.5 | 3.6 |  | 2.2 | 3.6 |  | mA |
| Power Supply Current |  |  |  | 27 |  |  | 27 | mA |

## DEFINITION OF TERMS

BANDWIDTH The frequency at which the differential gain is 3 dB below its low frequency value.

COMMON MODE REJECTION RATIO The ratio of a change in input common mode voltage to the resulting change in output offset voltage referred to the input.

DIFFERENTIAL VOLTAGE GAIN The ratio of the change in the differential output voltage to the change in voltage between the input terminals producing it.

INPUT BIAS CURRENT The average of the two input currents.
INPUT OFFSET CURRENT The difference between the currents into the two input terminals.

INPUT RESISTANCE The resistance seen looking into either input terminal with the other grounded.

INPUT VOLTAGE RANGE The range of voltage which, if exceeded on either input terminal, could cause the amplifier to cease functioning properly.

OUTPUT COMMON MODE VOLTAGE The average of the voltages at the two output terminals.

OUTPUT OFFSET VOLTAGE The difference between the voltages at the two output terminals with the inputs grounded.

OUTPUT RESISTANCE The resistance seen looking into either output terminal.

OUTPUT SINK CURRENT The peak negative current available at either output of the amplifier.

OUTPUT VOLTAGE SWING The peak-to-peak output swing that can be obtained without clipping. This includes the unbalance caused by output offset voltage.

POWER SUPPLY CURRENT The current required from the power supplies to operate the device with no load.

PROPAGATION DELAY The interval between the application of an input voltage step and its arrival at either output, measured at $50 \%$ of the final value.

RISE TIME The time required for an output voltage step to change from $10 \%$ to $90 \%$ of its final value.

SUPPLY VOLTAGE REJECTION RATIO The ratio of a change in supply voltage to the resulting change in output offset voltage referred to the input.

## Voltage Gain Adjust Circuit



Note 1: Derate metal can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $85^{\circ} \mathrm{C}$ and Dual in-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $100^{\circ} \mathrm{C}$, and the Flat Packages at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $65^{\circ} \mathrm{C}$

Note 2: Gain Select pins $G_{1 A}$ and $G_{18}$ connected together.
Note 3: Gain Select pins $G_{2 A}$ and $G_{2 B}$ connected together.
Note 4: All Gain Select pins open.


Gain
Vs. Frequency


Gain Vs.
Frequency and
Supply Voltage


Output Voltage Swing Vs. Load Resistance


Input Noise Voltage


Gain
Vs. Supply Voltage


Gain Vs.
Frequency and Temperature


Output Voltage Swing Vs. Frequency


Gain Vs. Temperature


Gain
Vs. $R_{\text {Adjust }}$


Output Voltage Swing And Sink Current Vs. Supply Voltage


Supply Current
Vs. Temperature


## PERFORMANCE CURVES




# Am741/741C <br> Frequency Compensated Operational Amplifier 

Description: The Am741 and Am741C Frequency-Compensated Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild $\mu \mathrm{A} 741$ and $\mu \mathrm{A} 741 \mathrm{C}$. Both are available in the hermetic metal can, flat package, and dual-in-line packages.

Distinctive Characteristics: 100\% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.
Mixing privileges for obtaining price discounts.
Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DESCRIPTION
The Am741 and Am741C are differential input, class AB output amplifiers intended for general purpose applications. They are protected against faults at input and output, and require no external components for frequency compensation.

FUNCTIONAL DIAGRAM


APPLICATIONS

UNITY GAIN VOLTAGE FOLLOWER
INTEGRATOR



MAXIMUM RATINGS

| Supply Voltage |  |
| :---: | :---: |
| Am741 | $\pm 22 \mathrm{~V}$ |
| Am741C | $\pm 18 \mathrm{~V}$ |
| Internal Power Dissipation (Note 1) | 500 mW |
| Differential Input Voltage | $\pm 30 \mathrm{~V}$ |
| Voltage between Offset Null and $\mathrm{V}^{-}$ | $\pm 0.5 \mathrm{~V}$ |
| Input Voltage (Note 2) | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration (Note 3) | Indefinite |
| Operating Temperature Range |  |
| Am741 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am741C | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec.$)$ | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter (see definitions) | Conditions | Am741C |  |  | Am741 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Voltage | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ |  | 2.0 | 6.0 |  | 1.0 | 5.0 | mV |
| Input Offset Current |  |  | 20 | 200 |  | 20 | 200 | nA |
| Input Bias Current |  |  | 80 | 500 |  | 80 | 500 | nA |
| Input Resistance |  | 0.3 | 2.0 |  | 0.3 | 2.0 |  | M $\Omega$ |
| Input Capacitance |  |  | 1.4 |  |  | 1.4 |  | pF |
| Offset Voltage Adjustment Range |  |  | $\pm 15$ |  |  | $\pm 15$ |  | mV |
| Input Voltage Range |  | $\pm 12$ | $\pm 13$ |  | $\pm 12$ | $\pm 13$ |  | V |
| Large-Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}$ | 20 | 200 |  | 50 | 200 |  | $\mathrm{V} / \mathrm{mV}$ |
| Output Resistance |  |  | 75 |  |  | 75 |  | $\Omega$ |
| Output Short-Circuit Current |  |  | 25 |  |  | 25 |  | mA |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ |  | 30 | 150 |  | 30 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 70 | 90 |  | 70 | 90 |  | dB |
| Supply Current |  |  | 1.7 | 2.8 |  | 1.7 | 2.8 | mA |
| Power Consumption |  |  | 50 | 85 |  | 50 | 85 | mW |
| Transient Response (unity gain) Risetime Overshoot | $\mathrm{V}_{\text {in }}=20 \mathrm{mV}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k}, \mathrm{C}_{\mathrm{L}} \leq 100 \mathrm{pF}$ |  | $\begin{aligned} & 0.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 0.3 \\ & 5.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \% \end{aligned}$ |
| Slew Rate | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 0.3 | 0.5 |  | 0.3 | 0.5 |  | $\mathrm{V} / \mu \mathrm{s}$ |

The Following Specifications Apply Over The Operating Temperature Ranges


## PERFORMANCE CURVES



## DEFINITION OF TERMS

INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals to obtain zero output voltage. The input offset voltage may also be defined for the case where two equal resistances are inserted in series with the input leads.
INPUT OFFSET CURRENT The difference in the currents into the two input terminals with the output at zero volts.

INPUT BIAS CURRENT The average of the two input currents.
INPUT RESISTANCE The resistance looking into either input terminal with the other grounded.
INPUT CAPACITANCE The capacitance looking into either input terminal with the other grounded.

LARGE-SIGNAL VOLTAGE GAIN The ratio of the maximum output voltage swing with load to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the output terminal with the output at null. This parameter is defined only under small signal conditions at frequencies above a few hundred cycles to eliminate the influence of drift and thermal feedback.
OUTPUT SHORT-CIRCUIT CURRENT The maximum output current available from the amplifier with the output shorted to ground or to either supply.

SUPPLY CURRENT The DC current from the supplies required to operate the amplifier with the output at zero and with no load current.
POWER CONSUMPTION The DC power required to operate the amplifier with the output at zero and with no load current.
TRANSIENT RESPONSE The closed-loop step-function response of the amplifier under small-signal conditions.
INPUT VOLTAGE: RANGE The range of voltage which, if exceeded on either input terminal, could cause the amplifier to cease functioning properly.
COMMON MODE REJECTION RATIO The ratio of the input voltage range to the maximum change in input offset voltage over this range.

SUPPLY VOLTAGE REJECTION RATIO The ratio of the change in input offset voltage to the change in supply voltage producing it.
OUTPUT VOLTAGE SWING The peak output swing, referred to zero, that can be obtained without clipping.

Slew Rate \& Transient Response Test Circuit


$$
\begin{aligned}
& \mathrm{C}_{\mathrm{L}} \leq 100 \mathrm{pF} \\
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
$$

SLEW RATE The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.

## NOTES

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$, the Dual In-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.

Note 2: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.
Note 3: Short circuit may be to ground or either supply. Rating applies to $+125^{\circ} \mathrm{C}$ case temperature or $+75^{\circ} \mathrm{C}$ ambient temperature.


## PERFORMANCE CURVES



INVERTING AMPLIFIER


| GAIN | $R_{1}$ | $R_{2}$ | B.W. | $R_{I N}$ |
| ---: | :---: | :---: | :---: | :---: |
| 1 | $10 \mathrm{k} \Omega$ | $10 \mathrm{k} \Omega$ | 1 MHz | $10 \mathrm{k} \Omega$ |
| 10 | $1 \mathrm{k} \Omega$ | $10 \mathrm{k} \Omega$ | 100 kHz | $1 \mathrm{k} \Omega$ |
| 100 | $1 \mathrm{k} \Omega$ | $100 \mathrm{k} \Omega$ | 10 kHz | $1 \mathrm{k} \Omega$ |
| 1000 | $100 \Omega$ | $100 \mathrm{k} \Omega$ | 1 kHz | $100 \Omega$ |

NON-INVERTING AMPLIFIER


Metal Can
Flat Package
 Leads are gold plated Kovar.

## Dual-In-Line



ADVANCED
MICRO
DEVICES INC.
901 Thompson Place
Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

# Am747/747C Dual Frequency Compensated Operational Amplifier 

Description: The Am747 and Am747C Dual FrequencyCompensated Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild $\mu \mathrm{A} 747$ and $\mu \mathrm{A} 747 \mathrm{C}$. Both are available in the hermetic metal can, dual-in-line and flat packages.

Distinctive Characteristics: $100 \%$ reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.
Mixing privileges for obtaining price discounts.
Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.


| Supply Voltage |  |
| :---: | :---: |
| Am747 | $\pm 22 \mathrm{~V}$ |
| Am747C | $\pm 18 \mathrm{~V}$ |
| Internal Power Dissipation (Note 1) |  |
| DIP, Metal Can | 800 mW |
| Flat Package | 500 mW |
| Differential Input Voltage | $\pm 30 \mathrm{~V}$ |
| Voltage between Offset Null and $\mathbf{V}^{-}$ | $\pm 0.5 \mathrm{~V}$ |
| Input Voltage (Note2) | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration (Note3) | Indefinite |
| Operating Temperature Range |  |
| Am747 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am747C | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec .) | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS—Each Amplifier ( $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\wedge}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter (see definitions) | Conditions | Min. | $\begin{gathered} \text { Am747 } \\ \text { Typ. } \end{gathered}$ | Max. | Min. | $\begin{gathered} \text { Am747 } \\ \text { Typ. } \end{gathered}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{R}_{5} \leq 10 \mathrm{k} \Omega$ |  | 2.0 | 6.0 |  | 1.0 | 5.0 | mV |
| Input Offset Current |  |  | 20 | 200 |  | 20 | 200 | nA |
| Input Bias Current |  |  | 80 | 500 |  | 80 | 500 | nA |
| Input Resistance |  | 0.3 | 2.0 |  | 0.3 | 2.0 |  | M $\Omega$ |
| Input Capacitance |  |  | 1.4 |  |  | 1.4 |  | pF |
| Offset Voltage Adjustment Range |  |  | $\pm 15$ |  |  | $\pm 15$ |  | mV |
| Input Voltage Range |  | $\pm 12$ | $\pm 13$ |  | $\pm 12$ | $\pm 13$ |  | V |
| Large-Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}$ | 50 | 200 |  | 50 | 200 |  | V/mV |
| Output Resistance |  |  | 75 |  |  | 75 |  | $\Omega$ |
| Output Short-Circuit Current |  |  | 25 |  |  | 25 |  | mA |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ |  | 30 | 150 |  | 30 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 70 | 90 |  | 70 | 90 |  | dB |
| Supply Current |  |  | 1.7 | 2.8 |  | 1.7 | 2.8 | mA |
| Power Consumption |  |  | 50 | 85 |  | 50 | 85 | mW |
| Transient Response (unity gain) Risetime Overshoot | $\mathrm{V}_{\text {in }}=20 \mathrm{mV}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k}, \mathrm{C}_{\mathrm{L}} \leq 100 \mathrm{pF}$ |  | $\begin{aligned} & 0.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 0.3 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{S} \\ & \% \end{aligned}$ |
| Slew Rate | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 0.3 | 0.5 |  | 0.3 | 0.5 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| Channel Separation | $\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega$ |  | 120 |  |  | 120 |  | dB |

## The Following Specifications Apply Over The Operating Temperature Ranges

| Input Offset Voltage | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ |  | 7.5 |  |  | 6.0 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current | $\begin{aligned} & T_{A(\text { max })} \\ & T_{A(\text { min })} \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 35 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ |  | $\begin{aligned} & 7.0 \\ & 85 \end{aligned}$ | $\begin{aligned} & 200 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Input Bias Current | $\begin{aligned} & T_{A(\text { max })} \\ & T_{A(\text { min })} \end{aligned}$ | $\begin{aligned} & 0.04 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ |  | $\begin{gathered} 0.03 \\ 0.3 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Input Voltage Range |  | $\pm 12 \pm 13$ |  | $\pm 12$ | $\pm 13$ |  | V |
| Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | $70 \quad 90$ |  | 70 | 90 |  | dB |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 30 | 150 |  | 30 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large-Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}$ | 25 |  | 25 |  |  | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{array}{ll} \hline \pm 12 & \pm 14 \\ \pm 10 & \pm 13 \end{array}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Supply Current | $\begin{aligned} & T_{A(\text { max })} \\ & T_{A(\text { min }} \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power Consumption | $\begin{aligned} & \mathbf{T}_{A(\text { max })} \\ & T_{A(\text { min })} \\ & \hline \end{aligned}$ | $\begin{aligned} & 48 \\ & 54 \end{aligned}$ | $\begin{aligned} & \hline 100 \\ & 100 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 45 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{gathered} 75 \\ 100 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |

## PERFORMANCE CURVES

(Each Amplifier)


## DEFINITION OF TERMS

INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals to obtain zero output voltage. The input offset voltage may also be defined for the case where two equal resistances are inserted in series with the input leads.

INPUT OFFSET CURRENT The difference in the currents into the two input terminals with the output at zero volts.
INPUT BIAS CURRENT The average of the two input currents.
INPUT RESISTANCE The resistance looking into either input terminal with the other grounded.
INPUT CAPACITANCE The capacitance looking into either input terminal with the other grounded.
LARGE-SIGNAL VOLTAGE GAIN The ratio' of the maximum output voltage swing with load to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the output terminal with the output at null. This parameter is defined only under small signal conditions at frequencies above a few hundred cycles to eliminate the influence of drift and thermal feedback.
OUTPUT SHORT-CIRCUIT CURRENT The maximum output current available from the amplifier with the output shorted to ground or to either supply.
SUPPLY CURRENT The DC current from the supplies required to operate the amplifier with the output at zero and with no load current.
POWER CONSUMPTION The DC power required to operate the amplifier with the output at zero and with no load current.
TRANSIENT RESPONSE The closed-loop step-function response of the amplifier under small-signat conditions.
INPUT VOLTAGE RANGE The range of voltage which, if exceeded on either input terminal, could cause the amplifier to cease functioning properly.
COMMON MODE REJECTION RATIO The ratio of the input voltage range to the maximum change in input offset voltage over this range.
SLEW RATE The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.
SUPPLY VOLTAGE REJECTION RATIO The ratio of the change in input offset voltage to the change in supply voltage producing it.
OUTPUT VOLTAGE SWING The peak output swing, referred to zero, that can be obtained without clipping.
CHANNEL SEPARATION The ratio of the output voltage of one amplifier to the input voltage produced in the other amplifier.

Transient Response
Test Circuit


$$
\begin{aligned}
& C_{\mathrm{L}} \leq 100 \mathrm{pF} \\
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
$$

## NOTES

Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $30^{\circ} \mathrm{C}$, the Dual In-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $60^{\circ} \mathrm{C}$, and the Flat Package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
Note 2: For supply voltages less than $\pm 15 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
Note 3: Short circuit may be ground or either supply. Rating applies to $125^{\circ} \mathrm{C}$ case temperature or $+60^{\circ} \mathrm{C}$ ambient temperature for each side.


## PERFORMANCE CURVES

(Each Ampllfier)






| ADDITIONAL APPLICATIONS <br> COMPRESSOR/EXPANDER AMPLIFIERS <br> ANALOG MULTIPLIER <br> TRACKING POSITIVE AND NEGATIVE VOLTAGE REFERENCES |
| :---: |
|  |
| ADVANCED MICRO DEVICES INC. <br> 901 Thompson Place <br> Sunnyvale California 94086 <br> (408) 732-2400 <br> TWX: 910-339-9280 <br> TELEX: 34-6306 |

## Am748/748C <br> Operational Amplifier

Description: The Am748/748C Monolithic Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild $\mu \mathrm{A} 748$ and $\mu \mathrm{A} 748 \mathrm{C}$. Both are available in the hermetic metal can, dual-in-line, and flat packages.

Distinctive Characteristics: $100 \%$ reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883 Class B.
Mixing privileges for obtaining price discounts.
Refer to price list.
Electrically tested and optically inspected dice for the assemblers of hybrid products.
FUNCTIONAL DESCRIPTION:
The Am748 and Am748C are differential input class AB output
amplifiers intended for general-purpose application. They are
protected against faults at input and output, and may be
frequency compensated with an external 30 pF capacitor.

## APPLICATIONS

DIFFERENTIATOR


INTEGRATOR


$$
E_{\text {OUT }}=-R_{2} \mathrm{c}_{1} \frac{\mathrm{~d} \mathrm{E}_{\text {IN }}}{\mathrm{dt}}
$$

$E_{\text {OUT }}=-\frac{1}{R_{1} C_{1}} \int E_{I N T} d$

| ORDERING INFORMATION |  |  |  |
| :---: | :---: | :---: | :---: |
| Part Number | Package Type | Temperature Range |  |
| Am748C | DIP Metal Can | $\begin{aligned} & 0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{GS} 70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { U5B7748393 } \\ & \text { U6A7748393 } \end{aligned}$ |
| Am748 | DIP <br> Metal Car Flat Páa | $\begin{aligned} & 555^{\circ} \mathrm{C}+125^{\circ} \mathrm{C} \\ & 55 \mathrm{C}+125^{\circ} \mathrm{C} \\ & 55^{\circ} \mathrm{C}-+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { U5B7748312 } \\ & \text { U6A7748312 } \end{aligned}$ U3F7748312 |
| Am 748 | $\mathrm{ne}^{\text {dibice }}$ | Note 4 | UXX7748XXD |

Note 4: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

CONNECTION DIAGRAMS
Top Views


MAXIMUM RATINGS

| Supply Voltage |  |
| :---: | :---: |
| Am748 | $\pm 22 \mathrm{~V}$ |
| Am748C | $\pm 18 \mathrm{~V}$ |
| Power Dissipation (Note 1) | 500 mW |
| Differential Input Voltage | $\pm 30 \mathrm{~V}$ |
| Input Voltage (Note 2) | $\pm 15 \mathrm{~V}$ |
| Output Short-Circuit Duration (Note 3) | Indefinite |
| Operating Temperature Range |  |
| Am748 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am748C | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec.$)$ | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter <br> (see definitions) <br> Conditions |  | Am748C |  |  | Am748 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Input Offset Voltage | $\mathrm{R}_{5} \leq 10 \mathrm{k} \Omega$ |  |  |  |  | 2.0 | 6.0 |  | 1.0 | 5.0 | mV |
| Input Offset Current |  |  | 20 | 200 |  | 20 | 200 | nA |
| Input Bias Current |  |  | 80 | 500 |  | 80 | 500 | nA |
| Input Resistance |  | 0.3 | 2.0 |  | 0.3 | 2.0 |  | M $\Omega$ |
| Input Capacitance |  |  | 1.4 |  |  | 1.4 |  | pF |
| Offset Voltage Adjustment Range |  |  | $\pm 15$ |  |  | $\pm 15$ |  | mV |
| Input Voltage Range |  | $\pm 12$ | $\pm 13$ |  | $\pm 12$ | $\pm 13$ |  | V |
| Large-Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}$ | 50 | 200 |  | 50 | 200 |  | $\mathrm{V} / \mathrm{mV}$ |
| Output Resistance |  |  | 75 |  |  | 75 |  | $\Omega$ |
| Output Short-Circuit Current |  |  | 25 |  |  | 25 |  | mA |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ |  | 30 | 150 |  | 30 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 70 | 90 |  | 70 | 90 |  | dB |
| Supply Current |  |  | 1.7 | 2.8 |  | 1.7 | 2.8 | mA |
| Power Consumption |  |  | 50 | 85 |  | 50 | 85 | mW |
| Transient Response (unity gain) Risetime Overshoot | $\mathrm{V}_{\text {in }}=20 \mathrm{mV}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}} \leq 100 \mathrm{pF}$ |  | $\begin{aligned} & 0.3 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 0.3 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \% \end{aligned}$ |
| Slew Rate | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 0.2 | 0.5 |  | 0.2 | 0.5 |  | $\mathrm{V} / \mu \mathrm{s}$ |

The Following Specifications Apply Over The Operating Temperature Ranges

| Input Offset Voltage | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ |  |  | 7.5 |  |  | 6.0 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current | $\begin{aligned} & T_{A(\text { max })} \\ & T_{A(\text { min })} \end{aligned}$ |  | $\begin{aligned} & \hline 9.0 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 7.0 \\ & 85 \\ & \hline \end{aligned}$ | $\begin{aligned} & 200 \\ & 500 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Input Bias Current | $\begin{aligned} & T_{A(\text { max })} \\ & T_{A(\text { min })} \end{aligned}$ |  | $\begin{aligned} & 0.04 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ |  | $\begin{gathered} \hline 0.03 \\ 0.3 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Voltage Range |  | $\pm 12$ | $\pm 13$ |  | $\pm 12$ | $\pm 13$ |  | V |
| Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 70 | 90 |  | 70 | 90 |  | dB |
| Supply Voltage Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ |  | 30 | 150 |  | 30 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large-Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}$ | 25 |  |  | 25 |  |  | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \end{aligned}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Supply Current | $\begin{aligned} & \mathrm{T}_{\text {A(max) }} \\ & \mathrm{T}_{\mathrm{A}(\text { min })} \end{aligned}$ |  | $\begin{aligned} & 1.6 \\ & 1.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 3.3 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 1.5 \\ 2.0 \\ \hline \end{array}$ | $\begin{aligned} & \hline 2.5 \\ & 3.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Power Consumption | $\begin{aligned} & \mathrm{T}_{\mathrm{A}(\text { max })} \\ & \mathrm{T}_{\mathrm{A} \text { (min) }} \end{aligned}$ |  | $\begin{aligned} & 48 \\ & 54 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 60 \end{aligned}$ | $\begin{gathered} 75 \\ 100 \end{gathered}$ | $\begin{gathered} \mathrm{mW} \\ \mathrm{~mW} \\ \hline \end{gathered}$ |

## PERFORMANCE CURVES



## TRANSIENT RESPONSE TEST CIRCUIT



## DEFINITION OF TERMS

INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals to obtain zero output voltage. The input offset voltage may also be defined for the case where two equal resistances are inserted in series with the input leads.
INPUT OFFSET CURRENT The difference in the currents into the two input terminals with the output at zero volts.

INPUT BIAS CURRENT The average of the two input currents.
INPUT RESISTANCE The resistance looking into either input terminal with the other grounded.
INPUT CAPACITANCE The capacitance looking into either input terminal with the other grounded.

LARGE-SIGNAL VOLTAGE GAIN The ratio of the maximum output voltage swing with load to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the output terminal with the output at null. This parameter is defined only under small signal conditions at frequencies above a few hundred cycles to eliminate the influence of drift and thermal feedback.

OUTPUT SHORT-CIRCUIT CURRENT The maximum output current available from the amplifier with the output shorted to ground or to either supply.

SUPPLY CURRENT The DC current from the supplies required to operate the amplifier with the output at zero and with no load current.
POWER CONSUMPTION The DC power required to operate the amplifier with the output at zero and with no load current.

TRANSIENT RESPONSE The closed-loop step-function response of the amplifier under small-signal conditions.
INPUT VOLTAGE RANGE The range of voltage which, if exceeded on either input terminal, could cause the amplifier to cease functioning properly.
COMMON MODE REJECTION RATIO The ratio of the input voltage range to the maximum change in input offset voltage over this range.

SUPPLY VOLTAGE REJECTION RATIO The ratio of the change in input offset voltage to the change in supply voltage producing it.
OUTPUT VOLTAGE SWING The peak output swing, referred to zero, that can be obtained without clipping.

## NOTES

Note 1: Derate Metal Can package $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$, the Dual In-Line at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Packages at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.

Note 2: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.

Note 3: Short circuit may be to ground or either supply. Rating applies to $+125^{\circ} \mathrm{C}$ case temperature or $+75^{\circ} \mathrm{C}$ ambient temperature.

## PERFORMANCE CURVES

## Input Offset Current As A Function Of Supply Voltage



Output Voltage Swing As A Function Of Load Resistance


Input Noise Voltage
As A Function Of
Frequency


Open Loop Voltage Gain As A Function Ot Frequency


Input Offset Current
As A Function Of
Ambient Temperature


Output Short-Circuit Current As A Function Of Amblent Temperature


Input Noise Current
As A Function Of
Frequency


Open Loop Phase Response As A Fuñitioñ Of Frequency


Power Consumption As A Function Of Amblent Temperature


Absolute Maximum Power Dissipation As A Function Of Ambient Temperature



Output Voltage Swing As A Funcitiotio Of Frequency


## PERFORMANCE CURVES




|  | Line |
| :---: | :---: |
| ' | ADVANCED MICRO <br> DEVICES INC. <br> 901 Thompson Place Sunnyvale California 94086 (408) 732-2400 <br> TWX: 910-339-9280 <br> TELEX: 34-6306 |

## Am1500/111/211/311 <br> Precision Voltage Comparator

## Distinctive Characteristics

- The Am111/211/311 are functionally, electrically, and pin-for-pin equivalent to the National LM 111/211/311.
- The Am1500 is a dual Am111, but requires 20\% less power than two Am111 comparators.
- Output Drive - 50 V and 50 mA .
- Input Bias Current - 150 nA max.
- Input Offset Voltage - 4 mV max.
- Differential Input Voltage Range - $\pm 30 \mathrm{~V}$
- $100 \%$ reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.

| FUNCTIONAL DESCRIPTION <br> The Am1500/111/211/311 are voltage comparators featuring low input currents, high differential and common mode voltage ranges, wide supply voltage range, and outputs compatible with all bipolar and MOS circuitry. The inputs and outputs can be isolated from system ground, and the output can drive loads referred to ground or either supply. Strobing and offset balancing are available and the outputs can be wire ORed. | FUNCTIONAL DIAGRAM. |
| :---: | :---: |
| CONNECTION DIAGRAMS <br> Top Views <br> Dual-In-Line <br> Am1500 <br> Pin 5 connected to bottom of <br> Am111/211/311 package Pin 6 connected to bottom of package | CONNECTION DIAGRAM <br> Top View <br> Flat Package Am1500 <br> Pin 5 connected to bottom of package. <br> Am111/211/311 <br> Pin 5 connected to bottom of package |
| ORDERING INFORMATION | CONNECTION DIAGRAM <br> Top View <br> Metal Can <br> Am111/211/311 |
| Am211 Metal Can $-25^{\circ} \mathrm{C}-+85^{\circ} \mathrm{C}$ LM211H <br>  DIP $-25^{\circ} \mathrm{C}+85^{\circ} \mathrm{C}$ LM211D <br> Am111 Metal Can $-55^{\circ} \mathrm{C}+725^{\circ} \mathrm{C}$ LM111H <br>  DIP $-55^{\circ} \mathrm{C}+125^{\circ} \mathrm{C}$ LM111D <br>  Flat Pak $-55^{\circ} \mathrm{C}+125^{\circ} \mathrm{C}$ LM111F <br>     |  |
| Am1500 DIP $0^{\circ} \mathrm{C}^{\circ}+70^{\circ} \mathrm{C}$ AM 150039E <br>  DIP $-25^{\circ} \mathrm{C}-+85^{\circ} \mathrm{C}$ AM 150032E <br>  FlatPak $-25^{\circ} \mathrm{C}-+85^{\circ} \mathrm{C}$ AM150032N <br>  DIP $-55^{\circ} \mathrm{C}-+125^{\circ} \mathrm{C}$ AM150031E <br>  FlatPak $-55^{\circ} \mathrm{C}-+125^{\circ} \mathrm{C}$ AM 150031 N |  |
| Am111 <br> Dice <br> Note <br> LMD11 <br> Note The dice supplied will contain units which meet $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C},-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. |  |


| Voltage from $\mathrm{V}^{+}$to $\mathrm{V}^{-}$ |  | 36 V |
| :---: | :---: | :---: |
| Voltage from Collector Output to $\mathrm{V}^{-}$ | Am150031/Am150032/111/211 Am150039/311 | $\begin{aligned} & 50 \mathrm{~V} \\ & 40 \mathrm{~V} \end{aligned}$ |
| Voltage from Emitter Output to $\mathrm{V}^{-}$ |  | 30 V |
| Voltage between Inputs |  | $\pm 30 \mathrm{~V}$ |
| Voltage from Inputs to $\mathrm{V}^{-}$ <br> Voltage from Inputs to $\mathbf{V}^{+}$ |  | $\begin{array}{r} +30 \mathrm{~V},-0 \mathrm{~V} \\ -30 \mathrm{~V} \\ \hline \end{array}$ |
| Power Dissipation (Note 1) |  | 500 mW |
| Output Short Circuit Duration |  | 10 sec |
| Operating Temperature Range | Am150031/111 <br> Am150032/211 <br> Am150039/311 | $\begin{array}{r} -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{array}$ |
| Storage Temperature Range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 sec ) |  | $300^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified) (Note 2) Parameter (see definitions) Conditions Am311


## The Following Specifications Apply Over The Operating Temperature Ranges

| Input Offset Voltage (Note 3) |  |  |  | 10.0 |  |  | 4.0 |  |  | 4.0 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current (Note 3) |  |  |  | 70.0 |  |  | 20.0 |  |  | 20.0 | nA |
| Input Bias Current (Note 3) |  |  |  | 300 |  |  | 150 |  |  | 150 | nA |
| Saturation Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{in}} \leq-6 \mathrm{mV}, \mathrm{I}_{\mathrm{C}}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{in}} \leq-10 \mathrm{mV}, \mathrm{I}_{\mathrm{c}}=8 \mathrm{~mA} \end{aligned}$ |  | 0.23 | 0.40 |  | 0.23 | 0.40 |  | 0.23 | 0.40 | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Output Leakage Current | $\mathrm{V}_{\text {in }} \geq+6 \mathrm{mV}, \mathrm{V}_{\mathrm{C}}$ to $\mathrm{V}_{\mathrm{E}}=50 \mathrm{~V}$ |  |  |  |  | 0.1 | 0.5 |  | 0.1 | 0.5 | $\mu \mathrm{A}$ |
| Input Voltage Range |  | $\pm 13$ | $\pm 14$ |  | $\pm 13$ | $\pm 14$ |  | $\pm 13$ | $\pm 14$ |  | $\checkmark$ |
| Supply Current-Positive (Note 5) -Negative (Note 5) | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  |  |  |  | $\begin{aligned} & 2.7 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

## DEFINITION OF TERMS

INPUT BIAS CURRENT The average of the two input currents.
INPUT OFFSET CURRENT The difference between the two input currents for which the output will be driven higher than or lower than specified voltages.
INPUT OFFSET VOLTAGE The voltage between the input terminals required to make the output voltage greater or less than specified voltages.
infut voltage range The range of voltages on the input terminals (common mode) for which all specifications apply.
OUTPUT LEAKAGE CURRENT The current into the collector output terminal with a specified output voltage relative to the emitter output terminal and the input drive equal to or greater than a given value.
RESPONSE TIME The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. The input step drives the comparator from some initial, saturated input voltage to an input level in excess of that required to bring the output from saturation to the logic threshoid voltage. This excess is referred to as the voltage overdrive.
SATURATION VOLTAGE The low output voltage level with the input drive equal to or greater than a specified value.

7-92 SUPPLY CURRENT The current required from the positive or nega-
tive supply to operate the comparator with no output load. The power will vary with input voltage, but is specified as a maximum for the entire range of input voltage conditions.
VOLTAGE GAIN The ratio of the change in output voltage to the change in voltage between the input terminals producing it.
NOTES
Note 1: For the Am111/211/311, derate Metal Can package at 6.8 $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$, the Dual In -Line at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$, and the Flat Packages at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$. For the Am1500, derate Flat Package at $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $83^{\circ} \mathrm{C}$, and the Dual In-Line at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$.
Note 2: Unless otherwise specified, these specifications apply for $\mathrm{V}^{+}=+15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=-15 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{L}}$ at collector output $=7.5 \mathrm{k} \Omega$ to +15 V .
Note 3: The offset voltage, offset current and bias current given are the maximum values required to drive the collector output to within 1 V of the supplies with a $7.5 \mathrm{k} \Omega$ load. These parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
Note 4: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.
Note 5: The Am1500 supply current specified is the current required by each side.


Common Mode Limits


Response Time For Various Input Overdrives


Supply Current


Input Offset Current


Transfer Function


Response TIme For Various Input Overdrives


Supply Current



Response Time For Various Input Overdrives


Leakage Current



## Am1660 <br> Operational Amplifier

## Distinctive Characteristics

- An Am308 type monolithic operational amplifier electrically specified as a superior replacement for the LM301A, LM307, $\mu$ A741C and $\mu$ A748C.
- $\mathrm{I}_{\mathrm{B}}=25.0 \mathrm{nA}$ max over temperature
- $l_{\mathrm{os}}=4.0 \mathrm{nA}$ max over temperature
- $\frac{\Delta \mathrm{l}_{\mathrm{os}}}{\Delta \mathrm{T}}=40 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ max
- Power Dissipation $=30 \mathrm{~mW}$ max
- A low-cost functional and pin-for-pin replacement for Am308 and Am308A.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected die for the assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list
- Available in metal can and hermetic dual in-line packages.

FUNCTIONAL DESCRIPTION
These differential input, precision amplifiers provide low input current and offset voltage competitive with FET and chopper stabilized amplifiers. They feature low-power consumption over a supply voltage range of $\pm 2 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$. The amplifiers may be frequency compensated with a single external capacitor and are pin-for-pin interchangeable with the Am308, Am301A, \& Am 748C.

FUNCTIONAL DIAGRAM
Frequency Compensation Circuits


| APPLICATIONS <br> Connection of Input Guards <br> NON-INVERTING AMPLIFIER <br> *Use to compensate for large source resistances. <br> NOTE: $\frac{R_{1} R_{2}}{R_{1}+R_{2}}$ <br> Must be LOW impedance |  |
| :---: | :---: |
| ORDERING INFORMATION | CONNECTION DIAGRAMS Top Views <br> Metal Can <br> NOTES: <br> (1) On DIP, pin 7 is connected <br> (2) On Metal Can, to bottom of package. pin 4 is connected to case |

MAXIMUM RATINGS

| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| :--- | ---: |
| Internal Power Dissipation (Note 1) | 500 mW |
| Differentlal Input Current (Note 2) | $\pm 10 \mathrm{~mA}$ |
| Input Voltage (Note 3) | $\pm 15 \mathrm{~V}$ |
| Output Short-Clrcult Duration | Indefinite |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec.) | $\mathbf{3 0 0 ^ { \circ } \mathrm { C }}$ |

ELECTRICAL CHARACTERISTICS $\left(T_{\Lambda}=25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 15 \mathrm{~V}\right.$ unless otherwise specified)

| Parameter (see definitions) | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage |  |  | 2.0 | 7.5 | mV |
| Input Offset Current |  |  | 0.8 | 2.0 | nA |
| Input Bias Current |  |  | 5.0 | 15 | nA |
| Input Resistance |  | 4.0 | 12 |  | $\mathrm{M} \Omega$ |
| Large-Signal Voltage Gain | $\mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 25 | 150 |  | V/mV |
| Supply Current |  |  | 250 | 750 | $\mu \mathrm{A}$ |
| Slew Rate | $A_{V}=1, C_{f}=30 \mathrm{pF}$ | 0.1 | 0.2 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| The following specifications apply for $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ : |  |  |  |  |  |
| Input Offset Voltage |  |  |  | 10 | mV |
| Average Temperature Coefficient of Input Offset Voltage |  |  | 10 | 30 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current |  |  |  | 4.0 | nA |
| Average Temperature Coefficient of Input Offset Current |  |  | 10 | 40 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current |  |  |  | 25 | nA |
| Input Voltage Range |  | $\pm 13.5$ |  |  | V |
| Common Mode Rejection Ratio |  | 80 | 90 |  | dB |
| Supply Voltage Rejection Ratio |  | 80 | 90 |  | dB |
| Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 13$ | $\pm 14$ |  | V |
| Large-Signal Voltage Gain | $\mathrm{V}_{\text {out }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 15 |  |  | V/mV |
| Supply Current | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\wedge}=0^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 300 \end{aligned}$ | $\begin{gathered} 750 \\ 1000 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

## DEFINITION OF TERMS

AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET CURRENT The ratio of the change in Input Offset Current over the operating temperature range to the temperature range.
AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFFSET VOLTAGE The ratio of the change in input Offset Voltage over the operating temperature range to the temperature range.
COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
INPUT BIAS CURRENT The average of the two input currents.
INPUT OFFSET CURRENT The difference in the currents into the two input terminals when the output is at zero.
INPUT OFFSET VOLTAGE That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.
INPUT RESISTANCE The ratio of the change in input voltage to the change in input current on either input with the other grounded. INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset specifications apply.
LARGE-SIGNAL VOLTAGE GAIN The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
OUTPUT RESISTANCE The resistance seen looking into the out-
7.96 put terminal with the outpút at null.

OUTPUT SHORT-CIRCUIT CURRENT The maximum output current available from the amplifier with the output shorted to ground or to either supply.
OUTPUT VOLTAGE SWING The peak output voltage swing, referred to zero, that can be obtained without clipping.
POWER SUPPLY REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
SUPPLY CURRENT The current required from the power supply to operate the amplifier with no load and the output at zero.
SLEW RATE The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.
NOTES
Note 1: Derate Metal Can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$ and the Dual In-Line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $95^{\circ} \mathrm{C}$.
Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
Note 3: For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.


Output Swing


Closed Loop Output Impedance


Maximum Drift Error


Input Noise Voltage


Supply Current



Maximum Offset Error


Voltage Gain


Open Loop Frequency Response


Voltage Follower Pulse Response


## ADDITIONAL APPLICATIONS

## GUARDING

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the Am1660 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.

Even with properly cleaned and coated boards, leakage currents may cause trouble at $70^{\circ} \mathrm{C}$, particularly since the inputs pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low impedance point that is at approximately the same voltage at the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard Am748C and Am301A pin configuration.)


BOTTOM VIEW
Board layout for Input Guarding with TO-99 package.



## SSS725•SSS741•SSS747

## High-Performance Operational Amplifiers

## Functional Description

The SSS series are high-performance operational amplifiers designed for systems demanding extremely high accuracy. Superior DC and AC characteristics of low input offset voltage, low input offset current, low input bias current and high large signal voltage gain provide performance comparable to discrete or hybrid modules. The SSS series are functionally, electrically and pin-for-pin equivalent to the PMI SSS series.

## Distinctive Characteristics

- Superior DC and $A C$ characteristics $V_{O S}, l_{O S}, A_{V o}, I_{B}$, CMRR, PSRR
- 100\% reliability assurance testing in compliance with MIL-STD-883
- Mixing privileges for obtaining price discounts. Refer to price list.


| Supply Voltage | $\pm 22 \mathrm{~V}$ |
| :---: | :---: |
| Internal Power Dissipation (Note 1) Metal Can (TO-99) | 500 mW |
| Differential Input Voltage | $\pm 5 \mathrm{~V}$ |
| Input Voltage (Note 2) | $\pm 22 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| SSS725A, SSS725 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SSS725B | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| SSS725E, | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec.$)$ | $300^{\circ} \mathrm{C}$ |
| Output Short-Circuit Duration | Indefinite |

ELECTRICAL CHARACTERISTICS $\left(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ Unless Otherwise Specified)

| Symbol | Parameter | Condition | SSS725A | SSS725/725E | SSS725B | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. Max. | Min. Max. | Min. Max. |  |
| $\mathrm{V}_{\text {os }}$ | Input Offset Voltage (Without external trim) | $\mathrm{R}_{\mathrm{s}} \leqslant 20 \mathrm{k} \Omega$ | 0.1 | 0.5 | 0.75 | mV |
| $\mathrm{I}_{\text {os }}$ | Input Offset Current |  | 1.0 | 5.0 | 5.0 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | 70 | 80 | 80 | nA |
| ${ }^{\text {en }}$ | Input Noise Voltage (Note 3) | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \\ & \hline \end{aligned}$ | $\begin{gathered} 15.0 \\ 9.0 \\ 7.5 \end{gathered}$ | $\begin{gathered} 15.0 \\ 9.0 \\ 7.5 \\ \hline \end{gathered}$ | $\begin{array}{r} \hline 15.0 \\ 9.0 \\ 7.5 \\ \hline \end{array}$ | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| $i_{n}$ | Input Noise Current (Note 3) | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz} \end{aligned}$ | $\begin{gathered} \hline 1.2 \\ 0.6 \\ 0.25 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 1.2 \\ & 0.6 \\ & 0.25 \\ & \hline \end{aligned}$ | $\begin{gathered} 1.2 \\ 0.6 \\ 0.25 \\ \hline \end{gathered}$ | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| $\mathbf{R}_{\text {in }}$ | Input Resistance |  | 0.8 | 0.7 | 0.7 | $\mathrm{M} \Omega$ |
| $A_{\text {vo }}$ | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geqslant 2 \mathrm{k} \Omega \\ & V_{O}= \pm 10 \mathrm{~V} \end{aligned}$ | 1,000,000 | 1,000,000 | 1,000,000 |  |
| $V_{\text {om }}$ | Maximum Output Voltage Swing | $\begin{aligned} & R_{L} \geqslant 10 \mathrm{k} \Omega \\ & R_{L} \geqslant 2 \mathrm{k} \Omega \\ & R_{L} \geqslant 1 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{r}  \pm 12.5 \\ \pm 12.0 \\ \pm 11.0 \\ \hline \end{array}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 11.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 11.0 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| CMVR | Input Voltage Range |  | $\pm 13.5$ | $\pm 13.5$ | $\pm 13.5$ | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{s}} \leqslant 20 \mathrm{k} \Omega$ | 120 | 120 | 110 | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{S}} \leqslant 20 \mathrm{k} \Omega$ | 2.0 | 5.0 | 5.0 | $\mu \mathrm{V} / \mathrm{V}$ |
| $\mathrm{P}_{\mathrm{d}}$ | Power Consumption |  | 120 | 120 | 120 | mW |
| $A_{\text {vo }}$ | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geqslant 500 \Omega \\ & V_{O}= \pm 0.5 \mathrm{~V} \\ & V_{S}= \pm 3 \mathrm{~V} \end{aligned}$ | 100,000 | 100,000 | 100,000 |  |
| $\mathrm{P}_{\mathrm{d}}$ | Power Consumption | $\mathrm{V}_{\mathrm{s}}= \pm 3 \mathrm{~V}$ | 6 | 6 | 6 | mW |

The Following Specifications Apply Over The Operating Temperature Ranges

| Symbol | Parameter | Condition | SSS725A | SSS725 | SSS725E | SSS725B | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. Max. | Min. Max. | Min. Max. | Min. Max. |  |
| $V_{\text {os }}$ | Input Offset Voltage (Without external trim) | $\mathrm{R}_{\mathrm{s}} \leqslant 20 \mathrm{k} \Omega$ | 0.18 | 0.7 | 0.6 | 1.0 | mV |
|  | Average Input Offset Voltage Drift (Without external trim) (Note 4) | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | 0.8 | 2.0 | $\stackrel{2.0}{(\text { Note 3) }}$ | $\begin{gathered} 2.8 \\ \text { (Note 3) } \end{gathered}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | Average Input Offset Voltage Drift (With external trim) (Note 4) | $\mathrm{R}_{\mathrm{s}}=50 \Omega$ | 0.6 | 1.0 | 0.6 | $\begin{gathered} 1.0 \\ \text { (Note 3) } \end{gathered}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current | $\begin{aligned} & \mathrm{T}_{A} \text { MAX. } \\ & \mathrm{T}_{A} \text { MIN. } \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 4.0 \end{aligned}$ | $\begin{gathered} 4.0 \\ 18.0 \end{gathered}$ | $\begin{aligned} & 5.0 \\ & 7.0 \end{aligned}$ | $\begin{gathered} \hline 5.0 \\ 14.0 \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & n A \end{aligned}$ |
|  | Average Input Offset Current Drift |  | 20 | 90 | $\begin{gathered} 40 \\ \text { (Note 3) } \end{gathered}$ | $\begin{gathered} 90 \\ \text { (Note 3) } \end{gathered}$ | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\begin{aligned} & \text { T}_{A} \text { MAX. } \\ & \text { TA MIN. }^{2} \end{aligned}$ | $\begin{aligned} & \hline 60 \\ & 120 \end{aligned}$ | $\begin{array}{r} 70 \\ 180 \\ \hline \end{array}$ | $\begin{gathered} 80 \\ 100 \end{gathered}$ | $\begin{aligned} & 80 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \hline \end{aligned}$ |
| CMRR | Common Mode Rejection Ratio | $\mathrm{R}_{5} \leqslant 20 \mathrm{k} \Omega$ | 114 | 110 | 115 | 106 | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{s}} \leqslant 20 \mathrm{k} \Omega$ | 5.0 | 8.0 | 7.0 | 8.0 | $\mu \mathrm{V} / \mathrm{V}$ |
| $A_{\text {vo }}$ | Large Signal Voltage Gain | $\begin{aligned} & V_{O}= \pm 10 \mathrm{~V} ; \mathrm{T}_{A} \text { MAX. } \\ & R_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega_{\mathrm{F}} \mathrm{~T}_{A} \text { MIN. } \end{aligned}$ | $\begin{aligned} & 1,000,000 \\ & 700,000 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 1,000,000 \\ 500,000 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 1,000,000 \\ 800,000 \\ \hline \end{array}$ | $\begin{gathered} 1,000,000 \\ 500,000 \\ \hline \end{gathered}$ |  |
| $\mathrm{V}_{\text {om }}$ | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 12.0$ | $\pm 12.0$ | $\pm 12.0$ | V |

Notes 1. Derate at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$.
2. For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
3. Parameter is not $100 \%$ tested. $90 \%$ of all units meet these specifications.
4. Thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent the realization of the performance indicated if both sides of the contacts are not kept at approximately the same temperature. Therefore, the device ambient temperature should not be altered without simultaneously changing the contact temperature.

| Supply Voltage | $\pm 22 \mathrm{~V}$ |
| :--- | ---: |
| SSS741 | $\pm \mathbf{1 8 V}$ |
| SSS741C | 500 mW |
| Internal Power Dissipation (Note 1) | $\pm 30 \mathrm{~V}$ |
| Differential Input Voltage | $\pm 0.5 \mathrm{~V}$ |
| Voltage between Offset Null and V | $\pm 15 \mathrm{~V}$ |
| Input Voltage (Note 2) | Indefinite |
| Output Short-Circuit Duration (Note 3) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SSS741 | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| SSS741C | $300^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$ (Note 4)

| Symbol | Parameter | Conditions | Min. Max. | Min. Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {os }}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{s}} \leqslant 50 \mathrm{k} \Omega$ | 2.0 | 5.0 | mV |
| $\mathrm{I}_{\text {os }}$ | Input Offset Current |  | 5.0 | 20 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | 50 | 100 | nA |
| $\mathrm{R}_{\text {in }}$ | Input Resistance |  | 2.0 | 1.0 | $\mathrm{M} \Omega$ |
| $A_{\text {vo }}$ | Large-Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {out }}= \pm 10 \mathrm{~V} \end{aligned}$ | 100 | 50 | V/mV |
| $\mathrm{V}_{\text {om }}$ | Output Voltage Swing | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| CMVR | Input Voltage Range | $\begin{aligned} & V_{\mathrm{s}}= \pm 15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}= \pm 20 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 15 \end{aligned}$ | $\pm 12$ | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{s}} \leqslant 50 \mathrm{k} \Omega$ | 80 | 70 | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{s}} \leqslant 50 \mathrm{k} \Omega$ | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| $\mathrm{P}_{\mathrm{d}}$ | Power Consumption | $\mathrm{V}_{\mathrm{s}} \leqslant \pm 15 \mathrm{~V}$ | 85 | 85 | mW |
| The Following Specifications Apply Over the Operating Temperature Range |  |  |  |  |  |
| $\mathrm{V}_{\text {os }}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{s}} \leqslant 50 \mathrm{k} \Omega$ | 3.0 | 6.0 | mV |
| Ios | Input Offset Current |  | 10 | 50 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | 100 | 200 | nA |
| $A_{\text {vo }}$ | Large-Signal Voltage Gain | $\begin{aligned} & V_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {out }}= \pm 10 \mathrm{~V} \end{aligned}$ | 25 | 25 | V/mV |
| $\mathrm{V}_{\text {om }}$ | Output Voltage Swing | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| CMVR | Input Voltage Range | $\mathrm{V}_{\mathrm{s}}= \pm 20 \mathrm{~V}$ | $\pm 15$ |  | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{s}} \leqslant 50 \mathrm{k} \Omega$ | 80 | 70 | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{s}} \leqslant 50 \mathrm{k} \Omega$ | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |

Notes 1. Derate metal can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $75^{\circ} \mathrm{C}$.
2. For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is equal to the supply voltage.
3. Short circuit may be to ground or either supply. Rating applies to $+125^{\circ} \mathrm{C}$ case temperature or $+75^{\circ} \mathrm{C}$ ambient temperature.
4. The SSS 741 specifications apply for $\pm 5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{S}} \leqslant \pm 20 \mathrm{~V}$. The SSS741C specifications apply for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$.

GUARANTEED PERFORMANCE




MAXIMUM RATINGS HIGH-PERFORMANCE DUAL FREQUENCY COMPENSATED OP AMP SSS747/747C

| Supply Voltage <br> SSS747 <br> SSS747C | $\pm \mathbf{2 2 V}$ |
| :--- | ---: |
| Internal Power Dissipation (Note 1) | $\pm 18 \mathrm{~V}$ |
| DIP, Metal Can |  |
| Flat Package | 800 mW |
| Differential Input Voltage | 500 mW |
| Voltage between Offset Null and V | $\pm 30 \mathrm{~V}$ |
| Input Voltage (Note 2) | $\pm 0.5 \mathrm{~V}$ |
| Output Short-Circuit Duration (Note 3) | $\pm 15 \mathrm{~V}$ |
| Operating Temperature Range | Indefinite |
| SSS747 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SSS747C | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec.) | $300^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)($ Note 4$)$

| Symbol | Parameter | Conditions | SSS747 |  | SSS747C |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $V_{\text {OS }}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{s}} \leq 50 \mathrm{k} \Omega$ |  | 2.0 |  | 5.0 | mV |
| $\mathrm{I}_{\text {os }}$ | Input Offset Current |  |  | 5.0 |  | 20 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 50 |  | 100 | nA |
| $\mathrm{R}_{\text {in }}$ | Input Resistance |  | 2.0 |  | 1.0 |  | $\mathrm{M} \Omega$ |
| $A_{\text {vo }}$ | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geqslant 2 \mathrm{k} \Omega, V_{\mathrm{S}}= \pm 15 \mathrm{~V}, \\ & V_{\text {out }}= \pm 10 \mathrm{~V} \end{aligned}$ | 100 |  | 50 |  | $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {om }}$ | Output Voltage Swing | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, R_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| CMVR | Input Voltage Range | $\begin{aligned} & V_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 20 \mathrm{~V} \end{aligned}$ | $\pm 15$ |  | $\pm 12$ |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| CMRR | Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{s}} \leqslant 50 \mathrm{k} \Omega$ | 80 |  | 70 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{s}} \leqslant 50 \mathrm{k} \Omega$ |  | 100 |  | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| $P_{\text {d }}$ | Power Dissipation | $V_{\text {S }} \leqslant \pm 15 \mathrm{~V}$ |  | 85 |  | 85 | mW |
| CS | Channel Separation |  | 100 |  |  |  | dB |
| The Following Specifications Apply Over The Operating Temperature Ranges |  |  |  |  |  |  |  |
| $V_{\text {os }}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{S}} \leqslant 50 \mathrm{k} \Omega$ |  | 3.0 |  | 6.0 | mV |
| $\mathrm{I}_{\text {os }}$ | Input Offset Current |  |  | 10 |  | 50 | $n \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 100 |  | 150 | nA |
| $A_{\text {vo }}$ | Large Signal Voltage Gain | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega \end{aligned}$ | 25 |  | 25 |  | $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {om }}$ | Output Voltage Swing | $\begin{aligned} & V_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| CMVR | Input Voltage Range | $\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}$ | $\pm 15$ |  |  |  | $V$ |
| CMRR | Common Mode Rejection Ratio | $\mathrm{R}_{\mathrm{s}} \leqslant 50 \mathrm{k} \Omega$ | 80 |  | 70 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{s}} \leqslant 50 \mathrm{k} \Omega$ |  | 100 |  | 150 | $\mu \mathrm{V} / \mathrm{V}$ |

[^21]

## Metallization and Pad Layouts



SSS741


SSS747


PHYSICAL DIMENSIONS SSS747



Metal Can SSS725 SSS741


## Notes:

(1) All dimensions in inches.
(2) Leads are gold-plated kovar.
(3) All leads through. No pins connected
to case on SSS 725.
(4) Pin 4 connected to case on SSS 741 .


ADVANCED MICRO DEVICES INC.
901 Thompson Place
Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306

Applications 可灾


# A DESIGNER'S GUIDE TO LOW POWER MSI 

## A DESIGNER'S GUIDE TO LOW-POWER MSI

A good system design meets three goals: minimum package count, maximum speed and minimum power dissipation. Advanced Micro Devices' family of low-power MSI circuits provides an important tool for achieving these goals and for optimizing total sytem performance.

Low-power MSI gives the logic designer the ability to trade off power and speed in his system to his best benefit. When only standard TTL/MSI is used, many devices operate at speeds much greater than that required by the system. This extra unused speed costs power. The Am93L family of low-power MSI has been designed to reduce power consumption and at the same time to maintain speed and drive capability at levels compatible with most system applications. As a general rule, low-power MSI devices consume one-fourth the power and operate at about one-half the speed of the equivalent standard MSI device.

The low-power MSI family includes all the functional building blocks of standard 9300 series MSI. The devices are pin-for-pin compatible and, in many cases, can simply be substituted for the standard part in existing systems. Low-power devices from Advanced Micro Devices are designated by an ' $L$ ' following the '93' prefix. For example, the low-power version of the 9316 counter is the Am93L16.

Because the 93L family has been designed with the total system in mind, the devices all have sufficient drive capability to interface with standard TTL circuits. Most outputs will drive three TTL loads, so there is generally no problem in mixing standard and low-power devices in the same system. By

TABLE 1

| Device | Am93L Series |  | Standard 9300 Series |  | \% reduction in power using 93L |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | speed | power | speed | power |  |
| 93L00 four bit shift reg. | 10 MHz | 75 mW | 25 MHz | 300 mw | 75\% lower |
| 93L01 one of ten decoder | 50 ns | 50 mW | 22 ns | 135 mW | 63\% lower |
| 93LO8 dual four bit latch | 30ns | 100 mW | 16 ns | 325mw | 69\% lower |
| $93 \mathrm{LO9}$ dual four input mux | 30ns | 37mW | 10 ns | 150 mW | 75\% lower |
| 93L10 decade counter | 13 MHz | 75 mW | 28 MHz | 300 mW | 75\% lower |
| 93 LI 11 one of sixteen dec. | 50 ns | 58 mW | 21 ns | 175 mW | 67\% lower |
| 93 L 12 eight input mux | 30ns | 45mW | 10 ns | 135 mW | 67\% lower |
| 93 L 14 four bit latch | 32ns | 50 mW | 12ns | 175 mW | 71\% lower |
| 93L 16 hexadecimal counter | 13 MHz | 75 mW | 28 MHz | 300 mW | 75\% lower |
| 93 L 18 priority encoder | 29 ns | 75 mW | 16ns` | 275 mW | 73\% lower |
| 93 L 22 quad two input mux | 31ns | 45 mW | 10 ns | 150 mW | 70\% lower |
| 93 L 24 five bit comparator | 68 ns | 52mW | 31 ns | 195 mW | 74\% lower |
| 93 L 28 dual 8 bit shift reg. | 16 MHz | 80 mW | 30 MHz | 300 mW | 73\% lower |
| 93 L 38 multiple part memory | 170ns | 99 mW | 48ns | 320 mW | 69\% lower |
| 93L40 four bit ALU | 56ns | 110 mW | 20 ns | 425 mW | 74\% lower |
| $93 \mathrm{L41}$ four bit ALU | 48ns | 125mW | 19 ns | 470 mW | 73\% lower |
| 31LO1 16w $\times 4 \mathrm{~b}$ RAM | 75 ns | 130 mW | 31ns | 450 mW | 71\% lower |
| $96 \mathrm{LO2}$ dual one-shot | 55ns | 50 mW | 27 ns | 175 mW | 72\% lower |
| 26 L 02 dual one-shot | 55ns | 50 mW | 25ns | 175 mW | 72\% lower |



Fig. 1.
selecting low-power devices wherever speed is not critical and standard devices wherever speeds are crucial, the system designer can greatly reduce the power consumption of his system without sacrificing system speed.
The table below lists the members of the 93L family comparatively with the standard 9300 series devices. All the devices are available in both military and industrial temperature ranges.

Because monolithic resistor values change with temperature, the power dissipation of the circuits is also a function of temperature. Figure 1 shows power consumption over full temperature ranges as a factor of the power dissipation at $25^{\circ} \mathrm{C}$ ambient. Guaranteed maximum power supply currents are given in the individual data sheets for each product for minimum, maximum and room temperature.

## Input and Output Characteristics of Low-Power MSI

Low-power MSI uses the same basic circuits that are used in standard TTL. The lower power is achieved by changing resistor values and processing parameters. A typical LP/MSI input and output circuit is shown in Figure 2.


Fig. 2. Typical Low Power Output and Input

When an output is HIGH, Q3 is on and Q4 is off. The output voltage rises to about three volts, and current may be supplied via R6 and Q3. When an output is LOW, Q3 is off and O4 is on. Current is sunk from the output to ground through Q4, with the output voltage lying at V (sat), or around 0.2 volt.

When an input is HIGH, then the emitter-base junction of Q1 is reverse biased, and only a small leakage current will flow into the input. A LOW input turns on Q1 and current flows from Vcc through R1 and Q1 and out the input.

Since the resistors R1 and R6 are four times as large as the corresponding resistors in standard TTL, currents in the input and output are only one-fourth as large. Voltage levels are about the same in both standard and low power devices.

The logic LOW and HIGH voltage levels are defined in Table II.

Table II
Logic Levels of Low-Power MSI

| Parameter | Definition | Limit |
| :---: | :--- | :---: |
| $V_{\text {OL }}$ | voltage on output when <br> output is LOW | 0.3 V max. |
| $\mathrm{V}_{\mathrm{OH}}$ | highest voltage guaranteed <br> to be interpreted as a LOW <br> at an input | 0.7 V max. |
| $\mathrm{V}_{\text {IH }}$voltage on output when <br> output is HIGH | 2.4 V min. |  |
| lowest voltage guaranteed <br> to be interpreted as a <br> HIGH on an input | 2.0 V min. |  |

These voltages, of course, are specified at particular currents. The input currents are designated $\mathrm{I}_{\mathrm{IH}}$ in the HIGH case and IIL in the LOW case. Output levels are specified at IOH and IOL for a HIGH and LOW output, respectively. Table III gives low power Unit Load values for these currents.

Table III
Input and Output Currents

| Parameter | Definition | Limit |
| :---: | :---: | :---: |
| I/H | input reverse current at 2.4 V | $20 \mu \mathrm{~A}$ max |
| IIL | input forward current at 0.3 V | -0.4 mA max |
| IOH | output HIGH current at 2.4 V | -0.4 mA min |
| IOL | output LOW current at 0.3 V | 4.0 mA min |

Although the standard TTL load is defined at a different LOW voltage than the 93L unit load, the Am93L family is guaranteed to drive a mixture of standard and low-power inputs. For example, assume a low-power MSI device with loading rules as shown below:

## LOADING RULES

| In Unit Loads (Notes) |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| TTL LOADS | 93L LOADS |  |  |  |
| Input Load Factor | HIGH | LOW | HIGH | LOW |
| A0, A1, A2, A3 | 0.5 | 0.25 | 1.0 | 1.0 |
| Output Drive | HIGH | LOW | HIGH | LOW |
| All outputs | 6 | 3 | 12 | 12 |

## NOTES:

1) A TTL Unit Load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at $40 \mu \mathrm{~A}$ HIGH.
2) A 93L Unit Load is specified as 0.3 V at -0.4 mA LOW, 2.4 V at $20 \mu \mathrm{~A}$ HIGH.
3) Enough Output LOW current is available to mix TTL and 93L Loads and still meet the 93 L requirement of a $\mathrm{V}_{\mathrm{OL}}$ of 0.3 V .

The outputs can drive twelve 93L loads in either the HIGH or LOW state. This means that an output can be connected to twelve inputs of one load each. Alternatively, the output can drive three standard TTL inputs of one TTL load each. It is also possible to mix standard and low-power inputs. Enough current can be sunk in the LOW state to drive one or two standard TTL input loads while holding the output level below the 0.3 volt VOL of the low power devices. Hence, the output described can drive any combination of loads shown in the table below:

| TTL Loads Driven | Additional 93L loads <br> which can be driven |
| :---: | :---: |
| 0 | 12 |
| 1 | 8 |
| 2 | 4 |
| 3 | 0 |

If these loading rules are adhered to, then noise margins ( VOH - $\mathrm{V}_{\text {IH }} ; \mathrm{V}_{\text {IL }}-\mathrm{V}_{\mathrm{OL}}$ ) will be at least 400 mV over the full temperature range for which the device is specified. For lowpower outputs driving standard TTL inputs, the noise margin in the LOW state is increased to at least 500 mV .

Low-power MSI devices may be driven by standard TTL outputs. In this case the fan-out of the TTL device should be multiplied by four in the LOW state and two in the HIGH state to determine the number of 93L loads that may be driven. Most TTL outputs have a fan-out of twenty HIGH and ten LOW TTL loads. This is equivalent to forty 93L loads HIGH and LOW.

There is a reduction in guaranteed LOW level noise margin to 300 mV because the VOL of standard TTL is 0.4 volt and the $\mathrm{V}_{\text {IL }}$ of LP/MSI is 0.7 V . In actual practice, the noise margin will be higher than 300 mV because the low-power VIL drops to 0.7 V only at the temperature extremes, and even with full loading the standard TTL $V_{O L}$ is rarely as high as 0.4 V .

These noise margins are illustrated graphically in Figure 3. Because the low-power devices are slower than standard power
devices, the AC noise immunity is increased in a low-power system. The devices are less susceptible to false triggering and amplification of noise spikes than their standard power equivalents.

## Switching Characteristics

The basic switching considerations in low-power MSI are identical to those in standard MSI; the times are just a little longer. Some of the terms used are defined and illustrated in the next few paragraphs.

1. $t_{p d}+$ and $t_{p d}-$

These are the standard designations for delays through combinational logic networks. The delay from an input change to an output going LOW is called "tpd-"; the delay to an output going HIGH is " $\mathrm{tpd}^{+}$". A typical waveform is shown in Figure 4.

In this waveform, the output will change at some time during the interval marked with diagonal lines. The output is guaranteed to be settled by $\mathrm{tpd}^{ \pm}$max. Some devices also have a guaranteed $\mathrm{t}_{\mathrm{pd}} \mathrm{min}$, which is the earliest that the output will change following an input transition.
2. ts : set up, hold and "release" times

For synchronous devices or devices with latches, some inputs must be stable for a certain time interval before the end of the clock or enable pulse. This interval is the region in time during which devices are "sampling" their inputs. As an example, consider a latch with a D input and an active LOW enable. The latch will store the information present on its input just before the enable goes HIGH. The question is, how long does the input level have to be present before the enable goes HIGH. A particular device will sample its input at some exact instant, but in a group of devices some are slower than others. The result is an interval at some time during which all devices, fast or slow, will sample their inputs.

Most inputs respond differently to HIGH and LOW data. There are, therefore, two set-up times for an input on a given device, the HIGH set-up time, $\mathrm{t}_{\mathrm{s}} \mathrm{H}$, and the LOW set-up time, $\mathrm{t}_{\mathrm{s} L}$. Let's assume that for the latch, the following numbers are specified:

| Parameter | Definition | $\min$ | typ | $\max$ | units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {sH }}$ | HIGH data set-up time | -5 | -1 | 5 | ns |
| $\mathbf{t}_{\mathrm{sL}}$ | LOW data set-up time | 0 | 10 | 16 | ns |

These numbers mean that the slowest devices require 5 ns . before the end of the enable to respond to a HIGH and 16 ns . to respond to a LOW. The fastest devices will store a LOW if it appears coincident with the end of the enable and a HIGH if it appears 5 ns . after the enable.

To reliably store data, the following rules must be followed.

## 1. Storing a HIGH

The HIGH level must be applied by $\mathrm{t}_{\mathrm{sH}}$ max. in order to guarantee the slowest devices responding. The HIGH must be maintained until after $\mathrm{t}_{\mathrm{sL}} \mathrm{min}$. to guarantee that the fastest devices do not respond to a LOW.

## 2. Storing a LOW

The LOW must be applied by $t_{s L}$ max. and must be maintained until after $\mathrm{t}_{\mathbf{s}} \mathrm{H}$ min.


Fig. 3. Noise Margins in Low Power and Mixed Systems

A timing specification waveform is shown below. Figure 5 shows the input requirements for writing a HIGH and a LOW as two separate cases.

## SWITCHING TIME WAVEFORMS



Fig. 4. Propagation Delay Specification


Fig. 5
Key to Timing Diagrams

| WAVEFORM |  |  | $\sqrt{717}$ | xNy |
| :---: | :---: | :---: | :---: | :---: |
| input FORCING FUNCTION | MUST EE STEADY | MAY CHANGE HIGH TO LOW | MAY CHANGE LOW TO HIGH | DONT CARE |
| output RESPONSE | WILL Be Steady | WILL BE CHANGING high TO LOW | WILL BE CHANGING LOW TO HIGH | changing: STATE UNKNOWN |

# THE Am2506-A LATCHING ALU 

By John Springer, Digital Applications



The Am2506 is a monolithic device that combines in a single package two functions commonly used together: a four-bit arithmetic logic unit (Am74181) and a four-bit latch.

Like the Am9341 or Am74181, the device performs addition, subtraction, or any logic function on two 4-bit words, $\mathrm{A}_{0}-3$ and $\mathrm{B}_{0}-3$. The operation is determined by the mode control, $M$, and the four select lines $\mathrm{S}_{0}-3$. The look-ahead carry functions, $G$ and $P$, are produced as well as a carry-out signal, $C_{n+4}$. The function outputs of the device are $Q_{0-3}$. All these signals are located on the same pins as the corresponding signals on the Am9341 and Am74181.
The pin labeled " $E$ " is an active HIGH latch enable. As long as this pin is HIGH, data from the ALU appears directly on the Q outputs, and the device operation is identical to the Am9341 in all respects including switching speeds. (The only difference is that the $\mathrm{A}=\mathrm{B}$ output of the Am 9341 has been replaced by the latch enable pin in the Am2506.) When the enable goes LOW, the data on the $\mathbf{Q}$ outputs latches and no further changes occur. This allows the inputs to the device to change without destroying the output data from the previous operation.
The Am2506 allows very high speed system operation in a "pipelined" mode, because the data can be synchronized at the Am2506 output. For example, the system shown in Figure 3 adds eight different numbers to produce a single sum. Using ordinary ALUs, signals must propagate through three levels of devices before the result is obtained. Using the Am2506, there are still three levels of devices, but the system can work on three problems at once. While the last Am2506 is adding the latched outputs of the second level, the second level is adding the latched outputs of the first level, and the first level is performing the initial addition of four new pairs of numbers. For a series of operations, the average delay is that of one level of ALUs rather than three levels.

Another application of the Am2506 involves using it in conjunction with a latch, as shown in Figure 4. Since the circuit has an active HIGH enable and the latch has an active LOW enable, the same signal can be applied to both pins, producing master-slave type operation. In Figure 4, the Am2506 outputs go to eight quad latches, and one of the latches is selected by the Am9301 decoder. Data is applied to the Am2506 input while the "clock" is LOW. When a HIGH level occurs on the clock line, the result is transferred, synchronously, into the selected latch. Any of the latch outputs can be fed back to the Am2506 inputs with no race conditions occurring.


Figure 2

High Speed Multiple Word Adder Using Am2506s


Figure 3.

Using quad latches with Am2506 to form multiple master-slave registers.


## 16-Word Arithmetic Register 4-Bit Slice



FUNCTION TABLE

| $S_{0}$ |  | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | Arithmetic ( $\mathrm{M}=\mathrm{L}, \overline{\mathrm{C}}_{\mathrm{n}}=\mathrm{H}$ ) | Logic (M = H) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | A | $\overline{\mathrm{A}}$ |
| H | L | L | L | $A+\bar{B}$ | $\overline{\mathrm{A}} \mathrm{B}$ |
| $L$ | H | L | L | A + B | $\bar{A} \bar{B}$ |
| H | H | L | L | minus 1 (2's comp.) | Logic ' 0 ' |
| L | L | H | L | $A$ plus $A B$ | AB |
| H | L | H | L | $A B$ plus $[A+\bar{B}]$ | B |
| L | H | H | L | A plus B | $\overline{A \oplus B}$ |
| H | H | H | L | $A B$ minus 1 | $A B$ |
| L | L | L | H | A plus $\overline{A B}$ | $\overline{\mathrm{A}}+\overline{\mathrm{B}}$ |
| H | L | L | H | $A$ minus $B$ minus 1 | $A \oplus B$ |
| L | H | L | H | $A \bar{B}$ plus $[A+B]$ | $\overline{\mathrm{B}}$ |
| H | H | L | H | $A \bar{B}$ minus 1 | $A \bar{B}$ |
| L | L | H | H | A plus $\mathrm{A}(2 \times \mathrm{A})$ | Logic ' 1 ' |
| H | L | H | H | $A$ plus $[A+\bar{B}]$ | $A+B$ |
| L | H | H | H | $A$ plus $[A+B]$ | $A+\bar{B}$ |
| H | H | H | H | A minus 1 | A |

$\mathrm{L}=$ Low Voltage Level
$H=$ High Voltage Level

Figure 5.

A variation of this system is shown in Figure 5, in which the Am2506 is used with the Am3101 16 -word by 4 -bit RAM. A four-bit latch, in this case half of an Am9308, is used as an accumulator, and the Am3101 is used as 16 data registers. The output of the Am2506 can be stored in either the accumulator latch or in the Am3101 memory. Data can enter the system on the open collector outputs of the memory and through the Am2506 using the "pass B" operation code. Note that since the memory inverts data passing through it, the $B$ inputs to the Am2506 are interpreted as active LOW. To compensate for this, each of the functions in the function table has been modified by inverting the $B$ variable.

The Am2506 can be used in conjunction with the Am2505 digital multiplier to perform multiplication at a very high rate. Ordinarily multiplication is performed with the Am2505 by connecting the multipliers in an array. Each row of Am2505s generates a partial product dependent on the multiplicand and two bits of the multiplier. Each row of Am2505s then adds its partial product to that of the row above it, by means of an internal high-speed adder. When the addition has rippled through each row in the array, then all the partial products
have been added together, and the outputs of the bottom row are the final product. Instead of using the internal adders in the Am2505s to sum the partial products, it is possible to allow each row to generate its partial product independently and then to add together the outputs of each row using separate high-speed look-ahead carry adders. When the Am2506 is used as the adder, then additional speed is gained because each level in the system can operate independently. This is outlined in Figure 6 for an eight by eight multiplication.

Four independent rows of Am2505 multipliers form four partial products in parallel. The partial products are latched and sent to two adders. As soon as the partial products are latched, a new multiplier and multiplicand can be applied to the Am²505s, so the next partial products are formed at the same time the first set is being added in the Am2506s. Another set of Am2506s forms a third level at which the final summation takes place. Assuming worst case propagation delays at $25^{\circ} \mathrm{C}$, this system can accept new 8 -bit operands every 100 ns . Typical delays allow operation at a 15 MHz rate. Figure 7 shows a 16 by 16 multiplier.


Very high-speed multiplication uses four arrays of Am2505 multipliers followed by two sets of adders for summing the partial products. The three levels of the system are operated in a "pipelined" fashion.

Figure 6.


10 MHz 16 by 16 Multiplier
Figure 7

# TTL MSI ARITHMETIC LOGIC UNITS 

By Clive Ghest, and John Springer, Digital Applications

## INTRODUCTION

The arithmetic logic unit in a digital machine is usually the limiting element in the speed of a system. Now that MSI arithmetic logic units are available, much of the tedious design effort previously necessary has been reduced. These elements offer considerable cost and speed savings over an interconnected gate design, as well as reliability improvement. Complex MSIs give new emphasis to using hardware for solving problems previously performed in software, such as digital filter and Fast Fourier Transform calculations.

## TECHNICAL BACKGROUND

An ALU is a digital subsystem that can perform various arithmetic and logic operations on two input variables. Speed is generally of the utmost importance, and, therefore, the majority of ALUs operate on parallel words. Maintaining high speed in a parallel operation presents a difficulty because the calculation starts at the least significant end of a word and proceeds to the most significant end. The result of an arithmetic operation at any bit position in the word depends not only on the two operand bits at that position, but also on all the less significant operand bits. The complete result is therefore not available until the carries have rippled through from the least to the most significant bit. The equations for the arithmetic operation "add" are:

$$
\begin{gathered}
S_{i}=A_{i} \oplus B_{i} \oplus C_{i} \\
C_{i+1}=A_{i} B_{i}+B_{i} C_{i}+A_{i} C_{i}
\end{gathered}
$$

where $A_{i}$ and $B_{i}$ are the input operands at the $i$ th bit, $C_{i}$ is the carry-in to the $i^{\text {th }}$ bit and $\mathrm{C}_{i+1}$ is the carry-out of the $\mathrm{i}^{\text {th }}$ bit into the ( $\mathrm{i}+1)^{\text {th }}$ bit.
These iterative equations indicate that the delay for the addition of two $n$ bit numbers is $n-1$ carry delays and one sum delay. A ripple carry adder for which this is indeed the case is shown in Figure 1. The adders are Am9304s.

In order to increase the speed of addition, extra logic must be used to anticipate what the carry will be at a given position without waiting for a ripple carry to propagate through the network. An adder constructed with carry anticipation circuitry is called a "look-ahead carry adder"
The carry-out of the $i$ th bit of an adder is:

$$
C_{i+1}=A_{i} B_{i}+C_{i}\left(A_{i}+B_{i}\right)
$$

Define two auxiliary equations:

$$
\begin{aligned}
& \&_{i}=A_{i} B_{i} \quad V_{i}=A_{i}+B_{i} \\
& \text { Then } \quad C_{i+1}=\&_{i}+V_{i} C_{i}
\end{aligned}
$$

and by substituting for $\mathrm{C}_{\mathrm{i}}, \mathrm{C}_{\mathrm{i}-1}$ etc.

$$
\begin{aligned}
C_{i+1} & =\&_{i}+v_{i} \varepsilon_{i-1}+v_{i} v_{i-1} \&_{i-2} \\
& +\ldots+\left(v_{i} v_{i-1} v_{i-2} \ldots v_{O} C_{O}\right)
\end{aligned}
$$

An anticipated carry can be generated at any stage by implementing the above equation, using the auxiliary functions $\&_{i}$ and $V_{i}$. The sum equation can also be written in terms of these two auxiliary functions.

## RIPPLE CARRY PARALLEL ADDITION



PROPAGATION DELAY AND
PACKAGE COUNT AGAINST WORD LENGTH FOR RIPPLE CARRY ADDITION


Shown above is a high-speed ripple carry parallel addition scheme. Only one and-or-not gate delay is incurred at each stage allowing a typical addition speed of $(N+1) \times 8 \mathrm{~ns}$, where $N$ is the number of bits in the word. The curve shows propagation delay of the ripple-Carry Adder drawn on the left. Plotted on the same diagram is a curve showing the low package count resulting from the Ripple Scheme.

Figure 1. Ripple Carry Adder




Figure 2. Single Level Look-Ahead Adder Using Auxiliary Functions

$$
\begin{aligned}
& S_{i}=A_{i} \oplus B_{i} \oplus C_{i} \\
& S_{i}=\left(A_{i}+B_{i}\right)\left(\overline{A_{i} B_{i}}\right) \oplus C_{i} \\
& S_{i}=V_{i} \overline{\&}_{i} \oplus C_{i}
\end{aligned}
$$

All the functions $\&_{i}, V_{i}$ can be generated in one gate delay, and all the $\mathrm{C}_{i+1}$ signals in another gate delay. The sum terms $\mathrm{S}_{\mathrm{i}}$ can therefore be obtained in approximately three unit delay times as against $n+1$ delay times for the ripple mode of operation. Figure 2 shows an adder using auxiliary equations.
The auxiliary function $\&_{i}$ is called "carry generate," because if it is true, then a carry is immediately produced into the next stage. The function $\mathrm{V}_{\mathrm{i}}$ is called "carry propagate" because it implies that there will be a carry-in to the next stage if there is a carry-in to the $i^{\text {th }}$ stage. That is, \& causes a carry signal to be generated and V causes an existing carry to propagate from one stage to the next.
A serious drawback to the look-ahead carry adder is that as the word length is increased, the carry functions become more and more complex, eventually becoming impractical due to the large number of interconnections and heavy loading of the \& and V functions. The auxiliary function concept can be extended, however, by dividing the word length into fairly small increments and defining auxiliary functions $G$ and $P$ (generate and propagate) for the entire block. For a given block, then, the function G is defined as a carry-out generated within the block; P is defined as a carry propagate over the block so that if the block receives a carry-in there should be a carry-out to the next block. If the block size is set at four bits, then the functions $G$ and $P$ can be defined in terms of the $\&$ and $V$ functions for the four bits.

$$
\begin{aligned}
& G=\&_{3}+V_{3} \&_{2}+V_{3} V_{2} \&_{1}+V_{3} V_{2} V_{1} \&_{0} \\
& P=V_{3} V_{2} V_{1} V_{0}
\end{aligned}
$$

Note that neither of these terms involves a carry-in to the block, so no matter how many blocks are tied in an adder, all the blocks have stable $G$ and $P$ functions available in two gate
delays (one to produce the $\&$ and V functions and another to produce G and P ).
The G and P functions can be gated to produce a carry-in signal to each four-bit block, as a function of the less significant blocks. The carry-in to a block $n$ is:

$$
C_{n}=G_{n-1}+P_{n-1} G_{n-2^{+}} P_{n-1} P_{n-2} G_{n-3^{+}} \ldots
$$

Finally, the carry-in to each of the bits in a four-bit block must include a term for a carry-in, so the carries-in to the four bits in the block are:

$$
\begin{aligned}
& C_{0}=C_{n} \\
& C_{1}=\&_{0}+v_{0} C_{n} \\
& C_{2}=\&_{1}+v_{1} \&_{0}+v_{1} v_{0} C_{n} \\
& C_{3}=\&_{2}+v_{2} \&_{1}+v_{2} v_{1} \&_{0}+v_{2} v_{1} v_{0} c_{n}
\end{aligned}
$$

Figure 3 shows a look-ahead carry adder using a total of two levels of look-ahead (one internal to the four-bit blocks and one external). A total of four gate delays is required from application of operands to final sum.

The ripple-carry method can be used in conjunction with the look-ahead technique in several ways. (1) Look-ahead carry over sections of the adder and ripple carry between these sections. This method is often the most efficient in terms of hardware for a given speed requirement. (2) Look-ahead carry in parallel with a ripple carry. The logic required to perform this is less than for a true look-ahead though carries can be generated in the same delay as true look-ahead. However, the number of additions possible in a given time is reduced because when the inputs return to a quiescent state, a ripple situation occurs and $n+1$ delay times are required to ${ }^{3}$ remove the carries. This may not be a disadvantage since many systems require fast addition at a low frequency.
The majority of MSI arithmetic logic units have two levels of look-ahead as shown in Figure 3. The adder block consists of four stages and the second level auxiliary function generations


Figure 3. Two Level Look-Ahead Adder Using Two Sets of Auxiliary Functions

G and $P$ are identical for each block. The design problem centers around the carry-in generation, which becomes more complex as the number of blocks of adders is increased, because the carry-in to a block is a function of all the previous Gs and Ps. There are two basic methods of solving this problem: (1) Incorporate the carry-in logic in the adder device itself. This has the advantage of a clean, straightforward design, but requires a considerable number of pins if the word length is long and the number of adder blocks is large. A compromise can be made by allowing ripple carry between groups of blocks of adders, and limiting the size of the carry input logic. This method is used in the Am9340 ALU. (2) Have the carry-input logic separate from the adder block. An MSI look-ahead carry circuit can then form the carry-input signals for several blocks. This method has the disadvantage that an extra circuit is required, few of which are needed in the system. The method does, however, free package pins for other important tasks, and is used on the Am54/74181 and Am2506 ALUs. The special look-ahead carry device is the Am54/74182.

## FUNCTIONS

Many arithmetic and logic functions, other than addition, are required in digital systems. The most important of these is subtraction, since other arithmetic operations can be generated by a succession of additions and subtractions. The next most important function is shifting, which can be performed either before or after an arithmetic operation. Shifting operations can be built into ALUs, but require considerable pins if shifts of more than one place are allowed. Generally, shifting operations are performed external to the ALU with multiplexers; this allows the system designer more flexibility and frees pins for functions that can use the pins more efficiently. Although the number of possible logic functions of two variables is sixteen, the majority are seldom used. The most useful logic operations are AND and EXCLUSIVE OR. Other operations that can be used are OR and EQUIVALENCE, and the operation PASS, where one of the input operands passes through the ALU without change.

## BINARY ARITHMETIC

There are several numbers representations commonly used in binary arithmetic. Positive numbers are the same in all representations, but notations for negative numbers differ.

1) Sign-Magnitude Notation

In this system the most significant bit of the number indicates the sign; 0 positive and 1 negative. The magnitude of the number is always positive.

| Sign | MSB |  | LSB |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0, | 1 | 1 | 0 | 1 | +13 |
| 1, | 1 | 1 | 0 | 1 | -13 |

Sign magnitude is rarely used for addition or subtraction, though it may be convenient for multiplication and division.
2) 1 s Complement

In 1s complement representation, negative numbers are the bit-wise inversion of their positive equivalents. Again, the most significant bit signifies sign. Arithmetically, $-X$ is represented as $2 \mathrm{~N}-\mathrm{X}-1$.

| Sign | MSB |  | LSB |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0, | 1 | 1 | 0 | 1 | +13 |
| 1, | 0 | 0 | 1 | 0 | -13 |

Although 1s complement is extremely easy to form, it has a significant disadvantage of having two representations for zero, all 1 s and all 0 s .
3) 2 s Complement

2 s complement is the most common form of representation. It is more difficult to form than 1 s complement, but it lends itself well to arithmetic computation and has no ambiguous states. It is formed by inverting the positive number and adding 1 to the LSB.

| Sign | MSB |  | LSB |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0, | 1 | 1 | 0 | 1 | +13 |
| 1, | 0 | 0 | 1 | 1 | -13 |

For an N -bit word, the numerical values which can be represented range from $+\left(2^{\mathrm{N}}-1-1\right)$ to $-\left(2^{\mathrm{N}}-1\right)$. Arithmetically -X is represented as $2 \mathrm{~N}-\mathrm{X}$.

| 011 | +3 |
| :--- | ---: |
| 010 | +2 |
| 001 | +1 |
| 000 | 0 |
| 111 | -1 |
| 110 | -2 |
| 101 | -3 |
| 100 | -4 |

## ADDITION AND SUBTRACTION OF BINARY NUMBERS

For positive numbers in any representation, addition is straightforward, provided there is no carry-in to the sign bit.

For any $N$-bit $X$ and $Y$

$$
X \text { plus } Y=A_{i} \oplus B_{i} \oplus \text { Carry }(i=0 \text { to } N-1)
$$

When one number is positive and one negative the operation depends on the representation of the negative number. If 2 s complement is used, then ordinary addition gives the correct answer also in 2 s complement.

$$
\quad \begin{aligned}
& \text { most significant bit } \\
& \text { is disregarded) }
\end{aligned}
$$

In 1s complement, a correction may be necessary in addition. If the result of the addition overflows (as in the first example above) an extra 1 must be added to the least significant bit.

\left.|  | MSB |  |  | LSB |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| +13 | 0 | 1 | 1 | 0 | 1 |
| -6 |  |  |  |  |  |
| +7 | 1 | 0 | 0 | 1 | 1 |$\right]$ overflow so add 1

The overflow in 1s complement is called an "end-around carry." The carry-out of the MSB is simply used as a carry-in to the LSB.
Subtraction is done in either representation by forming the 1 or 2 s complement of the subtrahend and adding.
1s complement subtraction

2 s complement subtraction

$$
\left.\left.\begin{array}{cccccc}
+8 & 0 & 1 & 0 & 0 & 0 \\
--4 \\
\hline+12 & 1 & 1 & 1 & 0 & 0
\end{array} \longrightarrow \begin{array}{lllll}
0 & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 1 \\
\hline & & & & \\
& & & & \\
\hline
\end{array}\right] \begin{array}{c}
\text { forced } \\
\text { carry }
\end{array}\right)
$$

Therefore, 2 s complement subtraction is performed using IC ALUs by complementing (inverting) the subtrahend and forcing a carry-in to the LSB to add one. This effectively creates a 2 s complement number. The carry-out of the adder becomes a "not borrow" out. Therefore, an adder with an active HIGH carry will have a LOW on the carry-out if a subtraction causes a borrow.

## LOGIC POLARITIES

Arithmetic logic units have the property that the majority of arithmetic operations do not change when the logic polarity of signals is altered. The same device will perform arithmetic in either the active HIGH level (positive logic), or active LOW level (negative logic) representation. Logic operations usually change function when the polarity is reversed; this is often no disadvantage because the functions are a closed set, and when the polarity is altered, the resulting function is included in the same set.
The arithmetic functions add and subtract are independent of change of logic polarity. The sum and carry functions are:

$$
\begin{aligned}
& S_{i}=A_{i} \oplus B_{i} \oplus C_{i} \\
& C_{i+1}=A_{i} B_{i}+C_{i} A_{i}+C_{i} B_{i}
\end{aligned}
$$

Inversion of the inputs results in inversion of the outputs:

$$
\begin{aligned}
& \bar{A}_{i} \oplus \bar{B}_{i} \oplus \bar{C}_{i}=\bar{S}_{i} \\
& \bar{A}_{i} \bar{B}_{i}+\bar{C}_{i} \bar{A}_{i}+\bar{C}_{i} \bar{B}_{i}=\bar{C}_{i+1}
\end{aligned}
$$

These equations are the fundamental equations for an adder and the change of output polarity for several adder stages connected together must occur independent of what kind of carry structure is used. Auxiliary functions such as $G$ and $P$ do not remain invariant under change of input polarity, but the identical interconnection pattern must produce the correct carry-in function in either representation. All the above considerations are true for subtraction, since subtraction, if generated by using complements, only differs by having one variable in the adder equations inverted, and if it is true for one method, then it must be true for all other methods.

Logic functions change under a change of logic representation. For example, the logic function AND changes to the function OR, and the function EXCLUSIVE OR changes to EQUIVALENCE. If the logic functions form a set such that a change of polarity gives a change of function that is included in the set, then only the function code must be reinterpreted along with the operand logic polarity.

## OVERFLOW

When numbers are added or subtracted the result must lie within the range of numbers that can be handled by the operand word length. Numbers are normally represented either as fractions with the binary point between the sign bit and the rest of the word, or as integers where the binary point is after the least significant bit.
For addition of numbers in fractional representation,

$$
\begin{array}{ll}
A=a 2-(n-1)-a_{s} & -1 \leqslant A \leqslant 1-2^{n-1} \\
B=b 2-(n-1)-b_{s} & -1 \leqslant B \leqslant 1-2^{n-1} \\
S=A+B=(a+b) 2-(n-1)-\left(a_{s}+b_{s}\right)
\end{array}
$$

Overflow will occur if S lies outside this range. The logic function that indicates that the result of an operation is outside the range is:
$O V R=C_{s} \oplus C_{s+1}$ where $C_{s}$ is the carry-in to the sign bit and $\mathrm{C}_{\mathrm{s}+1}$ is the carry-out of the sign bit.

For a four-bit ALU with the sign bit in the most significant position, the carry-out of the sign bit is available, but the carry-in to the sign bit is not. Various methods are available to regenerate it. The simplest is to use the equation:

$$
C_{s}=S_{s} \oplus A_{s} \oplus B_{s}
$$

and

$$
O V R=S_{s} \oplus A_{s} \oplus B_{s} \oplus C_{s+1}
$$

This method produces the overflow signal after the sum bits. If subtraction as well as addition is used, the above equation must be changed to invert the $B$ sign during subtraction.

$$
C_{s}=S_{s} \oplus A_{s} \oplus B_{s} \oplus \overline{\text { Add }} / \text { Subt }
$$

and

$$
\mathrm{OVR}=\mathrm{S}_{\mathrm{S}} \oplus \mathrm{~A}_{\mathrm{s}} \oplus \mathrm{~B}_{\mathrm{S}} \oplus \overline{\text { Add }} / \text { Subt } \oplus \mathrm{C}_{\mathrm{S}+1}
$$

An improved method of generating the overflow signal requires only two gate delays after the carry-out is available. This allows the overflow to appear at about the same time as the sum. The sign bit is processed completely outside the ALU. The last bit of the ALU, where the sign bit would normally be, is set with $\bar{B}_{3}=L O W$ and $\bar{A}_{3}=$ Add/Subt. This will force a permanent carry propagate condition on Bit $\mathrm{F}_{3}$ so that the carry-out of the ALU will be the carry-out of the bit $\mathrm{F}_{2}$ position. The carry-out of the ALU is then $\mathrm{C}_{S}$, the carry-in to the sign bit. The equation for the overflow can be written as:

$$
\begin{gathered}
\mathrm{OVR}=\mathrm{C}_{\mathrm{S}}\left[\overline{\mathrm{~A}}_{\mathrm{S}} \oplus\left(\mathrm{~B}_{\mathrm{S}} \oplus \overline{\mathrm{Add}} / \text { Subt }\right)\right] \oplus \\
\mathrm{A}_{\mathrm{S}}\left(\mathrm{~B}_{\mathrm{S}} \oplus \overline{\mathrm{Add}} / \text { Subt }\right)
\end{gathered}
$$

Both the overflow and the final sum sign can be produced by an Am9309 dual four-input multiplexer used as a random function generator as shown in Figure 4. Since the $\mathrm{C}_{S}$ signal goes into the data input of the multiplexer, the overflow is generated only two gate delays later; the final sum digit is produced at approximately the same time as the other sum digits since the logic has to wait for the $\mathrm{C}_{\mathrm{s}}$ signal before the sum bit can be generated.

## ADVANCED MICRO DEVICES MSI ARITHMETIC LOGIC UNITS

The three most widely used and powerful MSI arithmetic logic units are the Am9340, the Am54/74181 (Am9341) and the Am2506. All of these devices are parallel four-bit units incorporating a look-ahead carry adder and are capable of performing addition, subtraction and various other arithmetic and logic operations at high speed. Each device has particular advantages, and the choice of which device is optimum depends upon the application and system speed requirement.

## THE Am9340 ALU

The Am9340 MSI arithmetic logic unit is a high-speed combinatorial circuit capable of performing addition, subtraction, and several logic functions on two 4-bit binary words. Internally the device uses look-ahead carry logic for high speed. Provision is also made for look-ahead carry interconnections between several Am9340s with no additional logic required.
The ALU is extremely suitable for use in general and special purpose digital computers as the center of high-speed arithmetic units. The Am9340 can perform arithmetic on binary numbers in 1 s complement or 2 s complement. The input data can be either active HIGH or active LOW.

## Am9340 FUNCTIONAL DESCRIPTION

The Am9340 logic diagram is shown in Figure 5. Functionally, the device can be divided into several parts. At the top is a set of gates that produce the AND and OR functions of the A and $B$ inputs.

$$
\begin{aligned}
& A_{i} B_{i}=\&_{i} \\
& A_{i}+B_{i}=V_{i}
\end{aligned}
$$

The gates that form the $\&$ and $V$ functions are under the control of the $S_{0}$ and $S_{1}$ inputs so that several different AND and OR functions can be formed. For example, the functions, instead of being $A B$ and $A+B$, may be $A \bar{B}$ and $A+\bar{B}$. This control is used to vary the function performed by the circuit. The two sets of functions cited above are used for addition and subtraction, respectively.


Figure 4. Overflow Generation

At the bottom of Figure 5 is a set of adders, which add (Ex OR) the $\&$ and $V$ signals for a particular bit, and the carry-in to that bit.
At the left of the logic diagram is a set of gates that produce a carry-in function. These gates accept $\overline{\mathrm{CG}}$ and $\overline{\mathrm{CP}}$ outputs from other Am9340s to produce a carry-in.

$$
\text { Carry-in }=\stackrel{\rightharpoonup}{\mathrm{CG}}_{-1} \overline{\mathrm{CP}}_{-1} \overline{\mathrm{CG}}_{-2}+\overrightarrow{\mathrm{CP}}_{-2} \overline{\mathrm{CG}}_{-3}
$$

The subscripts $-1,-2$, and -3 refer to the preceding devices. A carry-in to one Am9340 is produced by a carry generate from the immediately preceding device ( $\overline{\mathrm{CG}}_{-1}$ ) or by a propagate from the preceding device and a carry generate from an Am9340 two devices back ( $\overline{C P}-1 \overline{C G}_{-2}$ ), etc.
One of the select lines, $\mathrm{S}_{1}$, blocks the propagation of carries between bits. This control is used to select logic or arithmetic functions. For example, subtraction is basically $A \oplus \bar{B} \oplus$ Carry.

If $\mathrm{S}_{1}$ is HIGH carries are forced at all bits, and the output becomes $A \oplus \bar{B} \oplus 1=A \oplus B$.

At the right of Figure 5 is a series of gates that produce the look-ahead carry-out functions. One gate produces an active LOW carry propagate over the block of four bits. Logically, it is the AND of the four internal carry propagates. Functionally, it means that if there is a carry-in to this package, there should be a carry-out to the next package. It is activated by the presence of 1111 in the $\mathrm{Am} 9340 . \mathrm{CP}=\mathrm{V}_{3} \mathrm{~V}_{2} \mathrm{~V}_{1} \mathrm{~V}_{0}$

|  | MSB |  | LSB |  |
| :--- | :--- | :--- | :--- | :--- |
| Word A | 1 | 0 | 1 | 0 |
| Word B | 0 | 1 | 0 | 1 |
| Sum | 1 | 1 | 1 | 1 | "Carry Propagate"

The other gate forms an active LOW carry generate for the block of four bits. The CG is a carry-out from this particular device.

$$
C G=\&_{3}+V_{3} \&_{2}+V_{3} V_{2} \&_{1}+V_{3} V_{2} V_{1} \&_{0}
$$

Note that neither the CG nor CP outputs are in any way affected by a carry-in signal; they are functions only of the A and $B$ operand inputs.

The CG signal can be turned into a true carry-out if one additional term is added to include a carry-in condition. This term is controlled by the COE pin (carry-out enable). Since carry-out $=\mathrm{CG}+\mathrm{CP} \cdot \mathrm{C}_{\text {in }}$, for the $\mathrm{Am} 9340 \mathrm{CG} / \mathrm{CO}=\mathrm{CG}+\mathrm{CP}$ $\mathrm{C}_{\text {in }}$ COE.

The internal carry signals for the Am9340 are defined by the following equations ( $C_{0} C_{1} C_{2}$ refer to the internal carry signals to the four bits):

$$
\begin{aligned}
& C_{\text {in }}= C G_{-1}+C P_{-1} C G_{-2}+C P_{-1} C P_{-2} C G_{-3} \\
& C_{0}=S_{1}+C_{\text {in }} \\
& C_{1}=S_{1}+\left(\&_{0}+V_{0} C_{\text {in }}\right) \\
& C_{2}=S_{1}+\left(\&_{1}+V_{1} \&_{0}+V_{1} V_{0} C_{\text {in }}\right) \\
& C_{3}= S_{1}+\left(\&_{2}+V_{2} \&_{1}+V_{2} V_{1} V_{0} C_{\text {in }}\right) \\
& C P(\text { output })= V_{3} V_{2} V_{1} V_{0} \\
& C G \text { (output) }=\left(\&_{3}+V_{3} \&_{2}+V_{3} V_{2} \&_{1}+V_{3} V_{2} V_{1} \&_{0}+\right. \\
&\left.\quad V_{3} V_{2} V_{1} V_{0} C_{\text {in }} C O E\right)
\end{aligned}
$$

## FUNCTIONAL CONTROL OF THE Am9340

The $S_{0}$ and $S_{1}$ inputs control the function of the Am9340 in two ways. First, they determine the particular AND and OR functions produced by the input gating, and second, the $\mathrm{S}_{1}$ input determines whether or not carries are propagated between the bits in the Am9340.
The functions of the Am9340 are outlined in the table below. Eaç $F_{i}$ output is $\overline{\mathcal{Q}}_{i} \mathrm{~V}_{\mathrm{i}} \oplus$ Carry ${ }_{\mathrm{j}}$. If $\mathrm{S}_{1}$ is high, a carry is forced and the function becomes $\overline{\mathcal{Z}}_{i} V_{i} \oplus 1$. The table is for active LOW A, B, and F.

| $S_{0}$ | $S_{1}$ | $\&$ | $V$ | $\overline{\&} V \oplus$ Carry | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $L$ | $L$ | $A \bar{B}$ | $A+\bar{B}$ | $A \oplus \bar{B} \oplus$ Carry | A subtract $B$ |
| $H$ | $L$ | $A B$ | $A+B$ | $A \oplus B \oplus$ Carry | $A$ |
| add | $B$ |  |  |  |  |
| $L$ | $H$ | $A \bar{B}$ | $A+\bar{B}$ | $A \oplus \bar{B} \oplus 1$ | $A$ ex-OR |
| $H$ | $B$ |  |  |  |  |
| $H$ | $H$ | $A B$ | 1 | $\overline{A B} \oplus 1$ | $A$ AND |
|  | $B$ |  |  |  |  |

TABLE II - FUNCTIONS FOR ACTIVE LOW A, B, \& F


Figure 5. Logic Equivalents of Am9340 ALU

The corresponding function for inputs and outputs of various polarities may be determined by making the required inversion of the variables.

For example, if $B$ is active HIGH and $A$ and $F$ are active LOW, the functions are found by replacing $B$ with $\bar{B}$.

| $S_{0}$ | $S_{1}$ |  | $\overline{\mathrm{Q}} V \oplus$ Carry |
| :--- | :--- | :--- | :--- |
| Function |  |  |  |
| $L$ | $L$ | $A \oplus \overline{\bar{B}} \oplus$ Carry | A add $B$ |
| $H$ | $L$ | $A \oplus \bar{B} \oplus$ Carry | A subtract $B$ |
| $L$ | $H$ | $A \oplus \bar{B} \oplus 1$ | A compare $B$ |
| $H$ | $H$ | $\bar{A} \overline{\bar{B}} \oplus 1$ | A AND $\bar{B}$ |

## TABLE III - FUNCTIONS FOR ACTIVE HIGH B AND ACTIVE LOW A AND F

Similarly, the functions for active HIGH A and $B$ and active HIGH F are found by replacing $A$ and $B$ and Carry in the first table with $\bar{A}$ and $\bar{B}$ and $\overline{\text { Carry }}$ and then inverting the entire function.

| $\mathrm{S}_{0}$ | Si | $\overline{\&} V \oplus$ Carry | Function |
| :---: | :---: | :---: | :---: |
| L | L | $\overline{\mathrm{A}} \oplus \overline{\bar{B}} \oplus \overline{\mathrm{C}}$ arry $=\mathrm{A} \oplus \mathrm{B} \oplus \mathrm{Carry}$ | A subtract B |
| H | L | $\bar{A} \oplus \bar{B} \oplus \bar{C}_{\text {arry }}=\mathbf{A} \oplus \bar{B} \oplus$ Carry | $A$ add $B$ |
| L | H | $\overline{\mathrm{A}} \oplus \overrightarrow{\bar{B} \oplus 1}=\overline{\mathrm{A} \oplus \vec{B}}=A \oplus B$ | A compare B |
| H | H | $\overline{\bar{A} \bar{B}} \oplus 1=\overline{A+B}$ | A OR B |

## TABLE IV - FUNCTIONS FOR ACTIVE <br> HIGH A, B, AND F

Functions for all useful representations of the Am9340 are shown in Figure 6.
The output signals labeled CG and CP are truly "carry generate" and "carry propagate" only in the active LOW representation. When the operands are active HIGH, the nature of the CG and CP signals changes. The CG output becomes similar to an active HIGH CP, and the CP output becomes similar to an active HIGH CG. It is important to recognize at this point, that an adder is always an adder. Once the carry signals are connected, the polarities of the inputs and outputs of an adder can be changed, but the device is still an adder.
This congruence implies that even though the carry signals from the Am9340 are no longer "carry propagate" and "carry generate", they can be connected to other devices exactly as if they were, and the adder will operate properly. To be accurate, the carry signals have been relabeled CX and CY in the active HIGH case.

## ARITHMETIC USING THE Am9340

The Am9340 can be used to perform arithmetic operations in all three binary signed number representations, including the most complex, sign magnitude. Sign magnitude is complex because when the signs are different and an addition takes place, or when the signs are the same and a subtraction takes place, the absolute magnitude of the difference between the numbers is required. There is also the problem that the sign bit must be handled separately from the rest of the word. Figure 7 shows a sign magnitude 5 -bit arithmetic logic unit that uses two Am9340s, one for performing addition and subtraction on the two operands and the other to form the 2 s complement of


Figure 6. Logic Equivalents of Am9340 ALU
the result, if the result of the previous operation is negative. The scheme can be extended for larger word lengths; unused inputs at the most significant end of the first level of ALUs should have the $\bar{A}$ inputs at ground and the $\bar{B}$ inputs at a high logic level.
Because of these complications, sign magnitude arithmetic is rarely used except where a small amount of processing is involved and the operands are available in the sign magnitude representation. In most systems it is more efficient to work in complement arithmetic and convert to sign magnitude as required.


Figure 7. Sign Magnitude Addition and Subtraction

## COMPLEMENT ARITHMETIC

Some machines use is complement arithmetic because of the apparent simplicity of performing subtraction in this representation. The main disadvantage is that the end-around carry causes extra delay, and only three ALUs can be cascaded in the first section of an ALU using Am9340s. The connections are shown in Figure 8.
The most popular method used in binary machines is 2 s complement arithmetic. The sign bit is treated in an identical manner to the rest of the word, and, instead of an endaround carry, a carry-in is immediately forced when a subtraction takes place. This can conveniently be done in an ALU built using Am9340s by connecting the $\mathrm{S}_{\mathrm{O}}$ input to the $\overline{C G}_{-1}$ input of the first ALU in the chain. All applications performing arithmetic will assume that the 2s complement representation is used. The 16 -bit arithmetic logic unit in Figure 9 is for numbers represented in the 2 s complement notation using active LOW operands; for active HIGH operands the connection is the same except that an inverter must be inserted between the $\mathrm{S}_{0}$ input and the $\mathrm{CX}_{-1}$ line, as shown in Figure 8. Figure 9 also shows how additional blocks of 12 ALU stages can be connected to form rippleblock addition and give very high speed arithmetic over large word lengths with no extra carry circuitry required. Since only two additional gate delays are incurred for each 12-bit increment, and when a separate look-ahead carry package is used, two delays are incurred for each level of look-ahead, the Am9340 is at least as fast as two-level look-ahead for up to 28 -bit words.


Figure 8. Am9340 Complement Arithmetic


16-Bit Full Look-ahead ALU
Four Am9340 ALU's can be connected together to form a 16-bit full look-ahead ALU. This ALU can work in 1's or 2's complement arithmetic representations and in the active LOW or active HIGH logic representations. If longer word lengths are required 12-bit ALU blocks connected as shown in the dashed portion of the diagram can be cascaded at the end of the 16 -bit full look-ahead portion.

TYPICAL DELAY TABLE

| WORD LENGTH <br> (in bits) | ADD <br> (in ns) | SUBTRACT <br> (in ns) |
| :---: | :---: | :---: |
| $1-4$ | 20 | 25 |
| $5-16$ | 34 | 39 |
| $17-28$ | 47 | 52 |
| $29-40$ | 60 | 65 |
| $41-52$ | 73 | 78 |
| $53-64$ | 86 | 91 |
| $65-76$ | 99 | 104 |
| $77-88$ | 114 | 127 |
| $89-100$ | 127 | 140 |

Figure 9. 16-Bit Full Look-ahead ALU

## SHIFTING OPERATIONS

There is no shifting capability built in the Am9340, so if shifting operations are required, they must be provided outside the ALU, either at the input of the ALU, or more likely at the output, so that the result of an arithmetic operation can be shifted. Shifting operations can easily be performed with multiplexers, the select lines of the multiplexer acting as the shift-control lines. A four-input multiplexer has the capability of shifting one place up, pass with no shift, and shift one place down. The spare decode can be used for a variety of purposes, such as no operation or change the subtract operation from $A-B$ to $B-A$, by inverting the sum outputs and not forcing a carry-in during subtraction to give $-(A-B-1)-1=B-A$.
If arithmetic shifts are required, the sign bit must be repeated during a shift up. Logical shifts may pull in logic zeroes or allow recirculation of the data. These differences can be designed in by controlling the least and most significant shift inputs on the multiplexer words. Figure 10 shows a variety of shifting operations using two Am9309 multiplexers at the output of the Am9340.

## COMPARISON FUNCTIONS

Magnitude comparison of the inputs to the Am9340 is performed by putting the device in the subtract mode and observing the carry-out signal.
In a 2s complement subtraction (with carry-in active) the function performed is $\mathrm{A}-\mathrm{B}$. If the carry-out signal from the sign is inactive, then $A$ is greater than $B$. If the carry-input is removed, the function performed is $A$ minus $B$ minus 1 . If the carry-output is active for this operation, then $A$ is less than $B$. If neither of these cases is true, then obviously $A=B$.


Figure 10. Shifting Operations Using Multiplexer

It is possible to detect equivalence between $A$ and $B$ by using the carry generate and carry propagate outputs of the Am9340. If $A$ and $B$ are equal, then in the subtract mode or in the EX-OR mode, all the internal V signals will be active and none of the internal \& signals will be active. This can be detected at the outputs by the condition

## Equivalence $=\mathbf{C P} \cdot \overline{\mathbf{C G}}$

Equivalence over the entire word can be detected by forming the above function for each Am9340 and then ANDing all the signals.

## THE Am54/74181 (Am9341) ARITHMETIC LOGIC UNIT

This ALU is a parallel four-bit MSI device that can perform 16 arithmetic and 16 logic operations on two 4-bit parallel words. The significant arithmetic operations are add, subtract, pass, increment, decrement, invert, and double. All 16 possible logic functions of two variables are available. The operation is selected by four select lines $\mathrm{S}_{0}$ to $\mathrm{S}_{3}$ and a mode control line $M$, which is HIGH for arithmetic operations and LOW for logic operations. The device has a carry-in, a carry-out for ripplecarry cascading of units, and two look-ahead auxiliary carry functions, carry generate and carry propagate for use with the look-ahead carry MSI device, the Am54/74182 (Am9342). An open collector " $A=B$ " output is also provided that can be AND tied to the $A=B$ outputs of other ALUs to detect an all HIGH output condition over several units.

Figure 11 shows the logic diagram of the arithmetic logic unit. Four identical AND, OR networks gate the $A$ and $B$ input operands with the four select lines $\mathrm{S}_{0}$ to $\mathrm{S}_{3}$ to produce the required first level auxiliary AND and OR functions, which are then used to generate the sum and carry functions. Internal look-ahead carry is used to give high speed. The $A=B$ output is generated by sensing the all ones condition at the $F$ outputs. When the control $M$ is in the high state, carries are inhibited from propagating and logic functions are generated at the outputs.
The functions that are available with the device form a closed set such that inversion of the logic inputs produces a function which is still in the set. Therefore, the device performs the same logic and arithmetic functions in the active HIGH repre-
sentation as it does in the active LOW representation, but with a different select code. If a mixed representation is employed, the majority of useful functions are still available. Figure 12 shows the four modes in which the ALU can be used and the operation table for each mode.

## Am54/74181 (Am9341) CARRY METHODS

The Am54/74181 (Am9341) ALU can be used in a variety of carry modes. The simplest of these is in a ripple-carry mode where the carry-in $\mathrm{C}_{\mathrm{n}}$ of an ALU is driven by the carry-out signal $\mathbf{C}_{\mathrm{n}+4}$ from the previous ALU. This method of propagating the carry is slow for large word lengths but has the advantage that additional carry circuits are not required; if several levels of look-ahead are permitted and extra logic is used, the speed of the ALU can be improved. The Am54/74181 (Am9341) gives the auxiliary carry functions carry generate and carry propagate which can be used with the Am54/74182 (Am9342) to give complete look-ahead carry or ripple-block look-ahead. In this latter mode the ALU is split into 16 -bit blocks, each with its own look-ahead, and carries are allowed to ripple between the blocks.

## THE Am54/74182 (Am9342) LOOK-AHEAD CARRY CIRCUIT

The Am54/74181 (Am9341) ALU requires external logic for full look-ahead operation. The Am54/74182 (Am9342) has been specifically designed for this purpose. The device will accept up to four sets of carry generate and carry propagate functions and a carry-in and provide the three carry-outs required by the ALUs and also the next level auxiliary functions. These auxiliary functions generated by the lookahead carry circuit allow further levels of look-ahead. Unfortunately, to satisfy signal polarities a penalty of two gate delays is incurred for each level of look-ahead, and the auxiliary functions are rarely used over more than two levels of look-ahead.

The logic symbols and logic diagram of the Am54/74182 (Am9342) look-ahead carry circuit are shown in Figures 13 and 14 , respectively. The logic auxiliary functions in the active HIGH case are not carry generate and carry propagate, and have been labeled $X$ and $Y$, respectively. Of course, they are


Figure 11. Am54/74181 (Am9341) Logic Diagram


Figure 12. Logic Equivalents of Am54/74181 (Am9341) ALU


Figure 13. Am54/74182 (Am9342) Logic Diagram


Figure 14. Am54/74182 (Am9342) Logic Symbol
connected the same way as the active LOW case. The logic design is straightforward with the auxiliary functions being used to generate the three carry-out signals and the two auxiliary functions required for further levels of look-ahead.
Figure 15 shows how a single look-ahead carry circuit is used with four Am54/74181 (Am9341) ALUs to perform arithmetic operations with complete look-ahead carry over 16 -bit words. If words of less than 32 bits are used, then the rippleblock mode of operation should be used since the delay is the same as for full two-level look-ahead. Figure 16 shows dia-
grammatically various methods of using the Am54/74182 (Am9342) with ALUs to perform arithmetic operations over large word lengths. Table I gives typical delays to be realized from the various connection methods. The table shows how the use of a small number of look-ahead carry packages considerably decreases the delay for the typical word lengths used in digital systems.
Typical addition times for various configurations are given in the table below. Subtraction times are approximately 5 ns longer.

TYPICAL ADDITION TIMES

| No. of Bits |  | Add Time | Package Count |  |
| :---: | :---: | :---: | :---: | :---: |
|  | (ns) | (ns) | Am54/74181 | Am54/74182 |
| 4 | 19 | 4.8 | 1 |  |
| 8 | 32 | 3.9 | 2 |  |
| 12 | 43 | 3.6 | 3 |  |
| 12 | 32 | 2.6 | 3 | 1 |
| 16 | 55 | 3.5 | 4 |  |
| 16 | 32 | 2.0 | 4 | 1 |
| 32 | 103 | 3.2 | 8 |  |
| 32 | 79 | 2.5 | 8 | 1 |
| 32 | 56 | 1.8 | 8 | 2 |
| 48 | 151 | 3.2 | 12 |  |
| 48 | 127 | 2.6 | 12 | 1 |
| 48 | 104 | 2.2 | 12 | 2 |
| 48 | 81 | 1.7 | 12 | 3 |
| 48 | 57 | 1.2 | 12 | 4 |
| 64 | 199 | 3.1 | 16 |  |
| 64 | 152 | 2.4 | 16 | 2 |
| 64 | 129 | 2.0 | 16 | 3 |
| 64 | 106 | 1.7 | 16 | 4 |
| 64 | 57 | 0.9 | 16 | 5 |



Figure 15. This Figure Illustrates Use of the Am54/74181 (Am9341) ALU and the Am54/74187 (Am9342) Look-Ahead Carry Generator


32-Bit ALU Two-Level Look-Ahead Over 16-Bit Groups


64-Bit ALU, Three Level Carry Look-Ahead

Figure 16. Am54/74181 (Am9341) Carry Methods

## ARITHMETIC WITH THE Am54/74181 (Am9341)

The Am54/74181 (Am9341) can be used as an arithmetic element in all the common binary number representations. Reference is made to the section on the Am9340 for basic concepts. The most difficult number representation is sign magnitude. The Am54/74181 (Am9341) is more flexible than the Am9340 but additional peripheral logic must be used to decode the desired functions that are required by the select lines, and the carry-in at the first stage. The two most useful additional arithmetic operations that the Am54/74181 (Am9341) has as compared to the Am9340 are "double A" and "pass." Both of these operations are extremely useful in multiplication, division and square root routines. It is often possible to use the select code on the ALU to effectively perform additional decoding, for example if a control signal is to select between "add A and B" when S is HIGH and "pass $A^{\prime \prime}$ when $S$ is LOW, then (for the active HIGH case) $\mathrm{S}_{0}$ is tied to $S_{3}$ to form $S$ and $S_{1}$ and $S_{2}$ are tied LOW. This type of operation (Add or Pass) is useful in multiplication routines.

## COMPARISON FUNCTIONS

Several comparison functions can be performed with the Am54/74181 (Am9341) by using the $A=B$ and the $C_{n+4}$ outputs. The $A=B$ output is better described as " $F=0$, " since this output goes HIGH anytime all the F outputs are HIGH. The outputs can therefore be used not only for comparing $\mathrm{A}=\mathrm{B}$ during a subtract operation but can also be used to ascertain whether the function outputs are all HIGH after any arithmetic or logic operation. In the PASS operation, the output indicates that one of the operands is equal to zero. In the EX-OR operation, it indicates that the two operands are identical. In the EQUIVALENCE operation, it indicates that the two operands are complementary.
For signed arithmetic, with the signs of the operands at the most significant inputs to the ALU, the F output at the sign position can be used during subtraction to indicate the relative
value of the two operands. For unsigned numbers, in which the most significant bit is positive, the carry-out of the ALU indicates relative magnitude. The table below lists the various comparison functions which can be performed in active HIGH and active LOW logic.

## THE Am2506 ARITHMETIC LOGIC UNIT

After an ALU operation has been performed, the result is usually stored in a register or memory where it can be obtained at a later time for further computation. Arithmetic logic units are therefore frequently followed by latches to temporarily store the result. The Am2506 ALU incorporates these latches internally, thereby giving the user the advantages of higher system speed, lower power and fewer devices. The logic diagram and symbols are shown in Figures 17 and 18, respectively. The Am2506 is functionally identical to the Am54/74181 (Am9341) with the exception that the four F outputs can be stored and the $A=B$ output is replaced by the common latch enable input. The result of an operation is stored in the latches when the common enable is at a LOW logic level. If the latch enable is HIGH or open, the device behaves exactly like an Am54/74181 (Am9341) in all respects, and may be plugged directly into a socket wired for the latter device if the $\mathbf{A}=\mathrm{B}$ output is not used. The delay through the Am2506, including the latch, is the same as the delay through the Am54/74181 (Am9341) ALU, so that the entire delay of a latch is saved at the system level by the use of the Am2506. The Am2506 can be viewed as an Am54/74181 ALU followed by a four-bit latch which has zero delay and zero power consumption as shown in Figure 19. Because the enable is active HIGH, it can be connected to active LOW enables on external latches or to the active LOW write enable on a memory to obtain a master-slave flip flop operation. Figure 20 shows how the Am2506 can be used with an Am3101 memory to build a high-speed 4 -bit arithmetic logic register slice which has sixteen general purpose registers.

| Output | State | Operation | Active LOW Logic | Active HIGH Logic |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}=\mathrm{B}$ | H | A-B | $\mathrm{A}=\mathrm{B}$ | $\mathrm{A}=\mathrm{B}-1$ |
|  | H | $A \oplus B$ | $A=B$ | $\mathrm{A}=\overline{\mathrm{B}}$ |
|  | H | $\overline{\mathrm{A} \oplus \mathrm{B}}$ | $\mathrm{A}=\overline{\mathrm{B}}$ | $A=B$ |
| Sign Bit ( $F_{3}$, active HIGH) | H | A-B | $A \geqslant B$ | $\mathrm{A}<\mathrm{B}$ |
|  | L | A-B | $A<B$ | $A \geqslant B$ |
| 俄3, active LOW) | H | A-B-1 | A $>\mathrm{B}$ | $A \leqslant B$ |
|  | L | A-B-1 | $A \leqslant B$ | A $>$ B |
| $\mathrm{C}_{\mathrm{n}+4}$ (unsigned arithmetic only) |  |  |  |  |
| ( $\overline{\mathrm{C}_{\mathrm{n}}+4}$, active HIGH ) | H | A-B | $A \geqslant B$ | A $<$ B |
|  | L | A-B | $A<B$ | $A \geqslant B$ |
| ( $C_{n+4}$, active LOW) | H | A-B-1 | $A>B$ | $A \leqslant B$ |
|  | L | A-B-1 | $A \leqslant B$ | A $>$ B |



Figure 17. Am2506 ALU With Output Latch Logic Diagram


Figure 18. Am 2506 Logic Symbols


Figure 19. Am 2506 Block Diagram

function table

|  | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | Arithmetic ( $M=L, \bar{C}_{n}=H$ ) | Logic ( $M=H$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | A | $\bar{A}$ |
| H | L | L | L | $A+\bar{B}$ | $\bar{A} B$ |
| L | H | L | L | $A+B$ | $\bar{A} \bar{B}$ |
| H | H | L | L | minus 1 (2's comp.) | Logic ' 0 ' |
| L | L | H | L | A plus $A B$ | AB |
| H | L | H | L | $A B$ plus $[A+\bar{B}]$ | B |
| L | H | H | L | A plus $B$ | $\overline{A \oplus B}$ |
| H | H | H | L | $A B$ minus 1 | $A B$ |
| L | L | L | H | A plus $\bar{A} \bar{B}$ | $\overline{\mathrm{A}}+\overline{\mathrm{B}}$ |
| H | L | L | H | A minus B minus 1 | $A \oplus B$ |
| L. | H | L | H | $A \bar{B}$ plus $[A+B]$ | $\bar{B}$ |
| H | H | L | H | $A \bar{B}$ minus 1 | $A \bar{B}$ |
| L | L | H | H | A plus $\mathrm{A}(2 \times \mathrm{A})$ | Logic '1' |
| H | L | H | H | $A$ plus $[A+\bar{B}]$ | A + B |
| L | H | H | H | A plus [ $A+B]$ | $A+\bar{B}$ |
| H | H | H | H | A minus 1 | A |
| L = Low Voltage Level $H=$ High Voltage Level |  |  |  |  |  |

Figure 20. 16 Register 4-Bit Arithmetic Logic Register Slice

Another important application of the Am2506 is in very high-speed systems where arithmetic operations such as multiplication are performed in a sequential "pipelined" approach. The system in Figure 21 illustrates one such application, a multiple word adder. The system adds together eight parallel words simultaneously to produce a single sum.
Ordinarily, three levels of adders are required and the final sum appears after the delay of all three levels. Using the

Am2506, however, allows synchronization of the data at each level, so that three different problems can be processed simultaneously. While the last 2506 is adding the latched outputs of the second level, the second level is adding the latched outputs of the first level, and the first level is performing the initial addition of four new parts of numbers. A short pulse on the enable pin causes each problem to drop into the next level of adders so that, for a series of additions, the average delay is


Figure 21. Multiple Word Adder Using Am2506s for Pipelining


Figure 22. Very High Speed Multiplier Using Am2506s for Pipelining
that of one level of ALUs rather than three levels. Device propagation delays are used to separate the data in extreme cases; otherwise the latch enables at consecutive levels can be driven by complementary signals. Additional latches are used to store the output carries ( $\bar{G}$ ) from the 16 -bit adders. Two full adders at the second level and a final 19-bit adder at the third level are used to add in these carries to the final sum.

Figure 22 shows a scheme in which the Am2505 2s complement multiplier is used to perform high-speed multiplication and, to increase speed further, the multiplier array has been split into several smaller independent arrays. The results from the smaller arrays are partial products and are added together using Am2506s. The effective multiplication time is reduced from $\mathbf{2 7 5 n s}$. to just 100 ns . using this method.

## COMPARISON OF ALUs

Selection of an ALU for a particular system depends on the specific requirements of the application. The features of the ALUs are contrasted below. If a simple adder/subtractor is required, then the Am9340 is the best product to use because it has built-in look-ahead for speed, and allows Add/Subtract control with a single line. For a high-speed minicomputer, the best product is the Am2506, since it can perform a large variety of functions and the output can be stored with no speed penalty, thereby allowing a higher system clock rate.
Figure 23 compares the add time of the ALUs using various' methods of carry propagation in the case of the devices requiring external look-ahead packages for full look-ahead operation. Line A shows the Am54/74181 (Am9341) and Am2506 used


Figure 23. ALU Speed Comparison
in a ripple-carry mode; each increment of four bits essentially introduces a delay of 13 ns . This is acceptable for short-word lengths but is excessive for long words. Line B shows the substantial speed improvement possible with full look-ahead.

At the first level of look-ahead (over 16 bits) the delay is 34ns., the next level of look-ahead covers 64 bits and an additional delay of 13 ns . is incurred. The small discontinuities in the curve between 16 and 20 bits and between 64 and 68 bits appear because the last ALU is appended to the full
look-ahead system, with its carry-in driven from the carryoutput of the previous adder block, the carry is rippled into the last adder from the output of the full look-ahead scheme, and the delay is less than that for a complete additional level of look-ahead. Line C shows that speed of the Am9340 adder; the built-in look-ahead carry allows a look-ahead increment of 12 bits. Note that the Am9340 allows faster addition than the Am54/74181 (Am9341) for word lengths between 20 and 28 bits, and has the added advantage that carry packages are not required.


Figure 24. Single Address Arithmetic Register 4-Bit Slice

## APPLICATIONS USING ALUs

The ALUs described previously can all be used as the arithmetic logic element in high-speed digital computers. For a simple machine with limited arithmetic and logic capabilities, the Am9340 is often used together with storage registers and multiplexers for shifting and bussing information to the ALU. Figure 24 shows a four-bit arithmetic logic slice of a single address computer with three working registers. Register $A$ is the main working register that is used together with the main store, register B is a temporary register, which can be used in conjunction with register $A$ to allow double-length operation. Register C is required for multiplication and division routines; this register would hold the divisor in division and the multiplicand in a multiply operation. If the Am2506 is used instead of the Am9340, not only is the function capability increased, but register $A$ can be replaced with a high-speed semiconductor scratchpad memory, producing a very powerful two-address system.

If a three-address system is required for a very flexible highspeed machine, the three working registers can be replaced by the Am9338 multiple-port register as shown in Figure 25. This three-address system has distinct advantages over other methods since logic power and speed are increased even though the system uses fewer parts and is more modular than either the two or single-address systems. Three addresses are required, two for the source operands and one for the result.
The unit can perform arithmetic, shifting and logical operations in a 3 -address format. Multiplication is performed by dividing the register system into odd and even addresses and placing the portion of the partial product which may have to be added to the multiplicand in the even part and the partial product half which does not need any further computation in the odd part. The double-length product will be contained in locations $A$ and $A+1$ in the register system, where $A$ is an even address. In division, the dividend must be in a double-length register, with the most significant half in odd register address. The remainder is left in the even address with the result


A typical three address arithmetic register system where two operands can be taken from any two registers, operated upon, and the result written in to any register in the system.

Figure 25. Three Address Arithmetic Register 4-Bit Slice


Figure 26 Iterative Unsigned Division
formed in the odd address. In this system fractional division is assumed but integer arithmetic could also be performed by changing interconnections. The Am9309 multiplexers in the design allow data from peripheral and storage devices to be sent to the ALU.
While arithmetic logic units are obviously important in the arithmetic and logic section of digital computers, the low cost of these devices makes them very attractive for use in special purpose digital processors such as FFT Processors and digital filters. Here the ALUs are hard wired to perform special purpose arithmetic such as iterative multiplication, division, square root and polynomial evaluation. There is a continual emphasis on speed as more and more systems are converted from analog to digital methods and process in real time. Therefore the conventional time sequenced approaches to complex arithmetic problems are too slow, and combinatorial hard-wired methods are used. These applications use large quantities of arithmetic elements, but allow straightforward high-speed designs to be implemented easily. A typical example is the non-restoring iterative division scheme shown in Figure 26.
Each level of ALUs subtracts or adds the divisor from the dividend and the carry from the operation gives the quotation digit. At the completion of the division, the remainder may have to be corrected by adding the divisor to the remainder so that the remainder stays positive. The diagram can be extended in the $X$ and $Y$ directions by using additional Am9340 devices.

# THE Am9338 <br> <br> MULTIPLE PORT RAENORY 

 <br> <br> MULTIPLE PORT RAENORY}

By R. C. Ghest, Digital Applications

The significant advantage of MSI circuits is that they are complete logic sub-systems produced in monolithic form at a fraction of the cost, with a substantial increase in reliability, and increased operational speed over the system produced with discrete integrated circuits. The Am9338 Multiple Port Memory is an excellent example, since, although it is packaged in a 16 -pin package, it replaces five 16 -pin simpler integrated circuits. Previous methods of building such logically powerful and complex sub-systems were so costly that until recently multiple port memories were considered for use only in the fastest military or special-purpose processors.

This type of memory allows several operations to occur concurrently with a corresponding increase in system speed. In
its most flexible form the multiple port memory allows information to be read from two separate locations, with a simultaneous writing operation at a third location. This threeaddress memory system allows two pieces of data to be read from the memory, operated upon, and the result of the operation written back into the memory, all in one clock cycle. A beneficial side-effect of this type of memory organization is that it produces a neat, efficient design, where the indexing and temporary storage registers can be part of the high-speed working store, with a corresponding increase in flexibility, fewer interconnections and an increase in performance.

The Am9338 is an 8 -word by 1 -bit three-address memory where two of the addresses are read addresses and the third is


Figure 1. Logic Block Equivalent and Logic Symbol of the Am9338
a write address. The write address is a 3 -bit address field $A$, and the read addresses two 3 -bit fields $B$ and $C$. All three fields can be used simultaneously and each field can address any one of the eight memory words. A single data input line and two data output lines are provided; the remaining two logic pins are used for timing, and are the memory clock input, and a clock control called slave enable. A normal memory sequence for the Am9338 is as follows: with the clock HIGH, data from the two locations specified by the two read address fields is read out on the data outputs. This data can be operated upon by external logic, such as the Am54/74181 or Am9340 arithmetic logic units, and the result of the operation is presented back to the data input of the memory and written into the location specified by the A address field when the memory clock is low. Thus in one clock cycle two read operations and a write operation are performed. The memory appears to the user as eight $D$ master-slave flip-flops with a common clock and common data input, and with two 8 -input multiplexers on the output of the D flip-flops. The device actually consists of two banks of $D$ latches; one bank is eight master latches that store the data on the data input in the master specified by the $A$ address field when the clock goes low, and the other bank consists of two slave $D$ latches that store the data from the two master latches designated by the $B$ and C address fields when the clock goes high. Since D
latches are used no 1s or 0 s catching is possible and the only timing considerations of importance are the data in and address set-up times, and the minimum clock pulse width.

If the slave enable is held low the slave latches are continuously enabled and the contents of the eight master latches can be scanned by the B and C address fields. This feature is useful in certain applications, such as peripheral control. The Equivalent Logic Block diagram and Logic Symbol are shown in Figure 1.

The memory can be expanded in word length by commoning address fields and clock inputs of memories, and can be expanded in the number of words by using multiplexers at the data outputs, and a demultiplexer on the clock inputs.

## APPLICATIONS

The most straightforward application is as the working store for high-speed 3 -address computers. Use of the Am9338 in a computer enables the processing rate to be typically doubled as compared to a machine using a single-address scratchpad memory. A typical 3 -address arithmetic register 4 -bit slice of a computer using the Am9338 and Am9340 is shown in Figure 2.

A typical three address arithmetic register system where two operands can be taken from any two registers, operated upon, and the result written in to any register in the system.


Figure 2. Three Address 4-Bit Arithmetic Logic Register Slice

Data defined by the $B$ and $C$ address fields is switched through multiplexers onto two 4 -bit parallel busses. The data is then operated upon in parallel by the Am9340 high-speed Arithmetic Logic Unit. The ALU has the function select lines set to the configuration required for the desired arithmetic or logic operation, and the result of this operation is presented to a multiplexer so that it can be shifted up one place (multiplied by two), shifted down one place (divided by two), or pass unmodified. The result, after passing through the multiplexer, is presented at the multi-port memory data inputs and written into the location specified by the A address field during the time the clock is LOW.
The operation this 4 -bit arithmetic register slice performs is:

$$
\begin{aligned}
& A^{\prime}=f(B, C) \text { where } A^{\prime} \text { is the result address } \\
& B \text {, and } C \text { the two operand addresses } \\
& \text { and } f \text { is the function performed on } \\
& \text { the operands. }
\end{aligned}
$$

The addresses $A, B$, and $C$ can refer to any of the eight registers in the memory. A typical operation might be: Take the data in register 1 , add it to the data in register 1 , shift the result up 1 place and write the final result into register 1. The operation replaces the data in register 1 by itself multiplied by four. The complete operation takes only one clock time as compared to a single address system which would take 2 clock times.

The Am9338 in a First In First Out (FIFO) memory is shown in Figure 3. The FIFO memory is used in systems which require an asynchronous buffer; a memory in which information can be written in at one rate and read out completely independently at a different rate. A typical application would be in a high speed digital communication multiplexer where data from many different sources operating at different rates is sorted, tagged and stored ready for transmission over a highspeed communication link.

The write address field is driven from a write address counter and the B read address field from a read address counter. Information is written into the memory at the location specified by the write address counter on receipt of a write clock pulse, and the write address counter is incremented ready for the next data word. Information is therefore stored in ascending address sequence as it is received. Reading takes place completely independently of the write operation with the data word specified by the read address counter available at the $\mathrm{Z}_{\mathrm{B}}$ outputs. On receipt of a read clock pulse the read address counter is incremented, ready for the next read operation. The Slave Enable ( $\overline{\mathrm{SLE}}$ ) of the memory is held LOW so that the reading operation is completely independent of the write operation, and the contents of the master latches are directly available at the data outputs.


Figure 3. First In First Out Memory


Figure 4. Direct Address/Indirect Address Memory System

Since there can be more read requests than there is data stored, and because the memory has a finite size, two problems occur. First, the memory can be empty, and read requests must be ignored until further information has been written into the memory; and second, the memory can be full and further write operations will overwrite unread data. This memory full condition must not only produce a write operation on receipt of new data, but also increment the read address counter so as to keep it in step. Both the memory empty and memory full conditions occur when the write address counter is identical to the read address counter. This condition is monitored by an Am9324 comparator, and if the read counter has caught up with the write counter further read requests do not increment the read address counter. If the write counter has caught up with the read counter then not
only is the write request obeyed but the read address counter is also incremented.

An unusual application of the Am9338 is shown in Figure 4. Information held in this memory system can be addressed directly or indirectly. Directly addressed data is obtained by having the direct address at the B address field. The data then appears at the $Z_{B}$ outputs. If the data is to be indirectly addressed, then the indirect address is applied to the $B$ address field, the direct address appears at the $Z_{B}$ outputs, and is fed back to the C address field, so that the required data appears at the $\mathrm{Z}_{\mathrm{C}}$ outputs. Information, whether directly or indirectly addressed, can be obtained in one clock cycle. The scheme is shown for an 8 -word 3 -bits per word memory and can be extended by the use of additional Am9338's and multiplexers.

# A SUCCESSIVE APPROXIMATION REGISTER 

By R. C. Ghest, Digital Applications

## INTRODUCTION

As more systems use digital methods of signal processing and display there is a growing requirement for high-speed, low-cost analog-to-digital converters to provide an interface with the analog world. The Am2502/3/4 TTL/MSI Successive Approximation Registers make the high-speed successive approximation method of conversion cost competitive with slower counting techniques.
The Am2502/3 are high-speed TTL special purpose registers that contain all the storage and digital control for an 8 -bit successive approximation analog-to-digital converter. Packaged in 16-pin packages, they offer a considerable increase in reliability, and decrease in power and cost over the 10 or 12 packages now used to accomplish successive approximation conversion.
The Am2503 differs from the Am2502 in that an enable input for register expansion purposes is available in place of a serial data output.
The 12 -bit version of the register, the Am2504, has both an enable input and a serial data output and is available in a 24 -pin package. These three special-purpose registers can be used not only for analog-to-digital conversion, but also as serial-to-parallel converters, sequencers, ring counters and trial registers in recursive arithmetic routines.
The registers are also available in low-power versions: the Am25L02, Am25L03 and Am25L04. These low-power circuits consume only $1 / 3$ the power of the standard circuits, but still perform at 40 per cent of the speed, and drive up to three standard TTL loads. In all other respects they are identical to the standard power devices.

## FUNCTIONAL OPERATION

The logic symbols and pin numbers of the registers are shown in Figure 1. Each device is a special-purpose serial-to-parallel converter with a single line serial data input (D) and 8 (12 in the case of the Am2504) parallel data outputs. Both true and complement of the most significant bit are brought out to facilitate signed conversion. The register is driven by a singlephase TTL clock, and the register outputs change state synchronously on the LOW-to-HIGH transition of the clock.
Each device has a START input that, when LOW, causes the register to reset synchronously on the clock LOW-to-HIGH transition to a state with the most significant bit $Q_{7}(11)$ LOW and the remaining outputs HIGH. The conversion complete signal ( $\overline{\mathrm{CC}}$ ) will also go HIGH. The register remains in this reset state independent of clock transitions until the START input is moved HIGH. When the START signal goes HIGH, then on the next clock LOW-to-HIGH transition data on the serial data input enters $\mathrm{Q}_{7}(11)$ and the next less significant register stage, $\mathrm{Q}_{6}(10)$, is set to a LOW. The next LOW-toHIGH transition on the clock puts the data on the data input into the $\mathrm{O}_{6}(10)$ register stage, and resets stage $\mathrm{O}_{5}(9)$ to a LOW, while the data in the $\mathrm{Q}_{7}(11)$ stage remains unchanged.


Figure 1. Successive Approximation Register Logic Symbols

After each clock period the serial data moves into the next less significant stage and, at the same time, the stage below that goes LOW. This procedure is repeated for seven clock periods for the Am2502/3, and eleven for the Am2504. At the same time that the $O_{0}$ register stage accepts data from the data input, the conversion complete flip-flop is set to a LOW.
The register is now in a completed state holding the serial train of input data, with the first bit of the serial train in the most significant register stage $\mathrm{O}_{7}(11)$ and the last data bit of the train in $\mathrm{Q}_{0}$. Further clock transitions or data changes do not affect the state of the register. The register can now change state only by having a LOW on the $\overline{\mathrm{S}}$ (START) input, which synchronously resets the register and reactivates the serial-toparallel action. The truth table for the Am2502/3 is shown in Figure 2. The left side shows the input pattern at clock period n , and the right the resulting register state.
The registers can be made to operate in a START-CONVER-SION-COMPLETE mode by having external circuitry produce a START signal to initiate conversion, and having the conversion complete flip-flop indicate to the system that the conversion has been performed and that the result of the operation is available in parallel from the register. The registers


Figure 2. Am2502/3 Truth Table
will work in a continual conversion mode when the conversion complete output ( $\overline{\mathrm{CC}}$ ) is fed back to the START ( $\overline{\mathrm{S}}$ ) input. The register then automatically restarts ready for another conversion on the clock following conversion complete.


Figure 3. Truncation 7-Bit Continuous Conversion Register
A complete conversion takes nine clock pulses for the Am2502/3 and thirteen for the Am2504. One clock pulse is required for the initial reset condition, the remainder for the serial-to-parallel conversion. If a shorter register is required, one of the register outputs can be used to indicate the end of conversion, and can also be used as the feedback control signal to start the register for a continuous conversion. This register truncation is shown in Figure 3. The OR function is included to remove a possible lock-up condition.
Am2503 and Am2504 registers can be cascaded for expansion so that two Am2503 registers can form a 16 -bit successive approximation register. The conversion complete of the more significant device is connected to the enable input of the next less significant device. The respective data, start and clock inputs are tied together. When the START signal goes LOW, then on the next clock all the registers are reset, but when the $\overline{\mathrm{CC}}$ signal of the first register goes HIGH the most significant bit of the second register is forced HIGH wia the enable connection. The second register will remain in the all HIGH state until its enable input goes LOW. When the enable goes LOW, the $\mathrm{O}_{7}(11)$ output immediately goes LOW and conversion continues in the second device. The expansion of successive approximation registers is shown in Figure 4.



Figure 5. Successive Approximation Register Logic

## REGISTER LOGIC

The logic diagram for the successive approximation registers is shown in Figure 5. The design differs from previous approaches in two ways. First, it has only one flip-flop per register stage; second, each stage is identical. These two factors allow an economical, efficient design particularly suitable for integrated circuit implementation. The design uses a minimum of components and power and operates at high speed. The register flip-flops are split into two sets of latches. The master latches hold control information and change state when the clock input is LOW, and the slave latches hold the data and change state when the clock input is HIGH. The two latches used at each register stage are in a slave-master arrangement with gating between the slave and the master.
The peripheral logic necessary to take care of control inputs and outputs is fairly small. It consists of: (a) a master latch on the data input in which the serial data is temporarily stored prior to sending the data to the slave latch specified by the master control latches; (b) another master latch to hold the START information during the resetting of the register; (c) a conversion complete flip-flop; (d) for the Am2502 and Am2504 an extra slave latch, driven from the data master latch, which provides the serial data output; and (e) for the Am2503 and Am2504 registers enable logic, which is part of the most significant register bit slave latch and can override the resetting of this latch.
The enable input, $\bar{E}$, of the Am2503 and Am2504 allows registers to be cascaded for expansion and has the effect of controlling the state of the $\mathrm{O}_{7}(11)$ bit of the register so that when a START signal is applied the most significant bit stays HIGH instead of going LOW. The register remains at all HIGHs until the enable is released to a LOW. Immediately $\mathrm{O}_{7}(11)$ goes LOW, data is accepted at the data input, and conversion begins for this section of the register.

## SUCCESSIVE APPROXIMATION CONVERSION

Successive approximation analog-to-digital converters operate by comparing an unknown analog input against a time-dependent feedback voltage derived from a digital-to-analog converter. Conversion proceeds one bit at a time with the
most significant bit generated first. For the first iteration the most significant bit in the register is made LOW with all the remaining bits HIGH. The register then contains a "trial" binary number that lies in the center of the range of possible numbers. This number is fed to the D/A converter and a comparison is made between the resulting output of the dig-ital-to-analog converter ( $1 / 2$ full scale) and the incoming analog signal. If the incoming signal is larger than that from the digital-to-analog converter, a signal is fed back to the register to make the most significant bit active, and at the same time make the next less significant bit LOW ready for the next iteration. If, however, the analog input is less than the converter value, the most significant bit remains inactive, and only the next less significant bit changes for the next iteration.
Conversion of an analog input to an $n$-bit digital representation takes $\mathrm{n}+1$ time slots. There are n time slots required for the data conversion and one time slot is required to initialize the register at the beginning of a conversion. The feedback voltage for the $i$ th iteration of a conversion is

$$
V f_{i}=\frac{V_{r}}{2}\left[d_{n-1}+\frac{d_{n-2}}{2}+\frac{d_{n-3}}{4} \ldots+\frac{d_{n-i-1}}{2^{i}}\right]
$$

Where: $V_{r}$ is the total voltage range

$$
i=0 \text { to } n-1
$$

$d_{i}=0$ or 1 , depending on the result of the $i$ th comparison.

The number of bits in the register $(\mathrm{n})$ is a measure of the digital resolution of the conversion.
Figure 6 shows an 8 -bit straight binary analog-to-digital converter that is operating in a continual conversion mode. The Am2502 8-bit register provides the parallel input to an analog-to-digital converter. The output of this converter is then compared against the analog input and the result applied to the data input of the register. At each clock period an appropriate trial value is generated and a new data bit appears at the output of the comparator and is fed back to the register data input. When the conversion is complete, the $\overline{\mathrm{CC}}$ output goes LOW and resets the register via the $\overline{\mathbf{S}}$ input on the next clock.


Figure 6. Successive Approximation 8-Bit Analog To Digital Converter

A timing diagram showing the states of all the inputs, outputs and internal signals is shown in Figure 7. The $\overline{\mathrm{CC}}$ output can be used as a clock or enable to load the outputs of the successive approximation register into an 8 -bit holding register or latch. A serial conversion train, most significant bit first, is available at the data output of the Am2502 if serial processing is required.

## LOGIC POLARITIES

There are two notations used in the digital world to represent binary numbers. In active LOW level logic, the more negative voltage of the two voltage levels used to represent binary numbers is defined as logic " 1 "; logic " 0 " is the more positive voltage level. (This logic representation is often called negative logic). In active HIGH level logic, the more positive voltage level of the two is defined as logic " 1 ", and the more negative is logic " 0 ". (This logic representation is sometimes called positive logic). A logic network will not necessarily perform the same logic function in the two different representations. An example of a logic circuit that changes function on change of input operand polarity is the familiar NAND



Figure 8. Conversion With Active High And Active Low Current Switches
gate. With active HIGH inputs, it provides the AND function with an active LOW output. The identical logic gate provides the OR function with active LOW inputs and gives an active HIGH output.
There is no distinct advantage between the two representations. Some functions are simpler and take fewer components to perform with one representation than with the other. In practical systems logic polarities are usually mixed in order to take advantage of performing operations with a minimum of hardware and delay.
The successive approximation register can be used in either the active HIGH or active LOW logic representation simply by reinterpreting the input and output polarities. In practical systems this means that the register can be used for the digital storage and control with current switches which require a LOW voltage to turn on (active' LOW current switches), or with current switches which turn on with a HIGH voltage level (active HIGH current switches). The circuitry is identical in both cases. The polarity of the current switch determines the logic polarity of the final digital converted value. The binary number will be active LOW for active LOW current switches and active HIGH for active HIGH current switches. The only other difference between the two representations is that the
comparator must be offset $+1 / 2$ LSB for active LOW current switches and $-1 / 2$ LSB for active HIGH current switches to achieve a result with an accuracy of $\pm 1 / 2$ LSB. A numerical example of an 8 -bit conversion using both types of current switch is shown in Figure 8.

## CODING

An analog signal can be converted into a number of different digital codes. Figure 9 shows the output from a perfect 3 -bit digital-to-analog converter and the various digital codes used versus the analog input signal. The connections between the successive approximation register and the analog-to-digital converter remain the same for all codes. The implementation of a particular code is made by offsetting the comparator, changing the weight of the most significant bit, and/or manipulating the result of the conversion.

## STRAIGHT BINARY

The most straightforward code is straight binary or magnitude conversion. In this type of conversion the lowest analog input, usually zero volts, is assigned the digital value $000 . .0$, and the highest analog input, the digital value $111 \ldots 1$. Analog inputs between the two extremes generate a binary number


Figure 9. Analog Input vs Digital Output
that is the nearest integer to $\left(\frac{V_{i n}}{V_{r}}\right) 2^{n}$ where $V_{r}$ is the total voltage range accepted by the converter and n is the number of bits in the conversion. Generally, the comparator is offset so that a transition between the codes $000 . .0000$ and $000 \ldots$ 001 is made when the analog input voltage is at $\frac{1}{2}\left(\frac{V_{r}}{2^{n}}\right)$. This offset causes rounding so that the digital value obtained is within $1 / 2$ LSB of the true value.

## OFFSET BINARY

This coding scheme is the same as the straight binary conversion except that it is used to convert bipolar analog signalsthat is input signals which lie on either side of ground. The register is connected to the D/A converter exactly as in straight binary, and the comparator is offset by $-\frac{V_{r}}{2}+\frac{1}{2}\left(\frac{V_{r}}{2^{n}}\right)$ so that a transition from the digital value 1000.000 to $1000 \ldots 001$ is made when the analog input voltage is at $+\frac{1}{2}\left(\frac{V_{r}}{2^{n}}\right)$. Unfortunately, in the majority of digital systems the offset binary code is not directly usable by digital processors, and conversion to a different code has to be performed in the processor.

## 2's COMPLEMENT

Representation in the 2 's complement mode is by far the most widely used bipolar representation for digital processors. The main reasons for this are that the coding scheme has only one code for zero and that arithmetic routines are straightforward. In this code the most significant bit represents the polarity of the input signal; the magnitude of a negative input voltage is represented as the 2 's complement of the equivalent positive voltage. (The 2's complement of a number is obtained by inverting each bit and then adding a binary 1 at the least significant place of the number. For example, -1 in 2 's complement is represented as $11111 \ldots .111$, which is the bitwise inversion of $0000 . \ldots .001$ plus 1 at the least significant bit). For 2's complement representation the transition between the digital codes $0000 . . .000$ and 0000... 001 occurs for an input voltage of $+\frac{1}{2}\left(\frac{V_{r}}{2^{n}}\right)$.
The 2's complement representation is identical to the offset binary representation except that the most significant bit is inverted. A 2 's complement conversion then proceeds in identical manner to offset binary conversion, but the inverted output of the most significant bit of the register is used rather than the true output.

## 1's COMPLEMENT

The 1 's complement notation represents negative values by the
bit-for-bit inverse of the equivalent positive number. This method of representing bipolar inputs has the severe disadvantage that there are two possible representations for zero: all zeroes 0000 ... 000 and all ones $1111 \ldots$...111. Therefore, it is not often used and can cause some confusion in coding for the analog-to-digital converter at the zero input voltage level. To overcome this the most significant bit of the code is given an analog weight of $-\left(2^{n}-1\right)$, not $-2^{n}$. This has the effect of making the analog-to-digital converter give the same output (OV) for the codes $1000 \ldots 000$ and 0111...111. Apart from this change of weight, 1 's complement conversion is identical to 2 's complement conversion with the complement output of the most significant bit used rather than the true output.

## SIGN MAGNITUDE

This coding scheme uses the most significant bit of the converted signal to indicate whether the analog input is positive or negative, with a digital " 0 " for positive and " 1 " for negative. The remaining bits in the word are used to indicate the magnitude of the analog input. Note that this coding scheme also suffers from the fact that there are two possible representations for zero: $0000 . .000$ and 1000...000. Sign magnitude is, however, widely used in digital instrumentation since it is a familiar and effective way of representing bipolar analog quantities.
Sign magnitude conversion is very similar to 1 's complement conversion. The digital-to-analog converter again has to produce a zero volt output for the codes $1000 \ldots 000$ and $0111 \ldots$ 111. Since in sign magnitude representation zero is represented by both $0000 . .000$ and $1000 . .000$, the result of the conversion uses the complement output from the most significant bit of the register as the sign bit and inverts the remainder of the result of the sign bit is a " 1 ".
This inversion can be accomplished by a set of exclusive OR gates with each output of the register feeding one of the gate inputs, and the remaining gate inputs connected to the most significant register bit as a polarity control. An alternative method is to drive the serial train from the comparator through a single exclusive OR gate into a serial-to-parallel converter.

## BCD CODES

The Successive Approximation Registers may also be used to convert an analog signal to a BCD Code by using a BCD Digital-to-Analog Converter in the conversion loop. During a BCD conversion the register must not be allowed to accept inputs which would make the converted value for each decade larger than " 9 ", that is illegal codes must be suppressed.
For the normal 8421 BCD Code the two centre bits of each decade must not be allowed to turn on their respective current switches if the most significant bit of the decade under consideration has turned on its current switch. Using active LOW current switches this can be accomplished by forcing the data input HIGH during the comparisons taking place for generation of the two centre bits if the most significant bit of the register is LOW, and for the active HIGH case forcing the input LOW when the most significant bit of the decade is HIGH.
Logic.which can take care of the illegal code situation for both active HIGH and active LOW current switches is shown in Figure 10.

## OFFSETTING

Numerous methods for offsetting are available, and manufacturers of digital-to-analog converters indicate how the various


Figure 10. BCD Illegal Code Suppression
offsetting schemes can be applied. Some digital-to-analog converters have an additional current switch and resistor leg that biases the converter output itself. Biasing can also be accomplished at one of the inputs to the analog comparator. An important consideration is that the offsetting direction for an accuracy of $\pm \frac{1}{2}$ LSB depends upon whether the current switches are turned on by a LOW or a HIGH, as shown in the section on logic polarity.

## DIGITAL APPLICATIONS OF SUCCESSIVE APPROXIMATION REGISTERS

## Recursive Arithmetic Routines

Successive approximation registers (SAR) can be used in pure digital systems. The most obvious application is in systems that perform recursive arithmetic operations similar to the analog-to-digital conversion sequence. An estimate is made of the operand and a calculation made with this trial value; the operand is then increased or decreased in value depending upon whether the result is less than or greater than a known value. This is a direct parallel with the analog-to-digital converter. A combinatorial switching network, where the output is some monotonic function of its input, takes the place of the D/A converter; and a digital comparator takes the place of the analog comparator. When the SAR is used as the trial register, an $n$-bit result is achieved in $n+1$ iterations (as against $2^{n-1}$


Figure 11. Square Root Evaluation By Recursion
iterations on the average if a counter is used as the trial register). Numerous mathematical equations can be solved by this method, including the derivation of the square root of a number and the quotient in a division operation. The only criteria necessary are that a real solution exists and that the solution is monotonic-that is, unique as far as magnitude is concerned.
Figure 11 shows how the square root of a number is formed using a multiplier array built with Am2505 digital multipliers as the function generator. The successive approximation registers provide the estimate that is then squared and compared with the number whose root is required. If the square of the trial value is less than the number whose root is desired, then a " 1 " is fed back to change the register bit under consideration. The time to achieve a square root is essentially $n+1$ multiply times, which, if the square root operation is not often employed, and a multiplier array is present may be very acceptable since it takes only an additional successive approximation
register and a comparator. The network can easily be modified to perform operations of the type $r=\left(X^{2}+Y^{2}+Z^{2}\right)^{1 / 2}$. The multiplier array can be used to generate the various squares, add the products and then compare the result against a trial value derived from the same multiplier array. The time required would then be $\mathrm{n}+4$ multiplication times.

Another application frequently used is the division operation. This can be performed by multiplying the trial value, $n$, by the divisor and comparing the result against the dividend. If the dividend is larger then the trial value has to be increased; if the dividend is smaller then the trial value has to be reduced. The operation is fairly straightforward for unsigned division; with signed division a few problems occur.
For 2's complement integer division the logic is shown in Figure 12.

The divisor, dividend and trial quotient are all treated as 2's complement numbers. The first trial value is all ones ( -1 ).


Figure 12. 2's Complement Rounded Division
The operations performed are:

For $\mathrm{Q}_{\mathrm{S}}$, the sign digit of the quotient:

$$
\begin{aligned}
& \text { If } D_{7}=0 \text { and }-\frac{D}{2}<p \text { Set } Q_{S}=0 \text { Otherwise } Q_{S}=1 \\
& \text { If } D_{7}=1 \text { and }-\frac{D}{2}<p \text { Set } Q_{S}=1 \text { Otherwise } Q_{S}=0
\end{aligned}
$$

For the remaining quotient digits:
If $D_{7}=0$ and $T_{i-1} D+\frac{D}{2}<P$ Set $Q_{i}=1$ Otherwise $Q_{i}=0$
If $D_{7}=1$ and $T_{i-1} D+\frac{D}{2}<P$ Set $Q_{i}=0$ Otherwise $Q_{i}=1$
where $T i$ is the $i$ th trial value held in the SAR.


| $\mathbf{t}$ | 07 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\overline{\mathrm{CC}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 2 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 3 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 4 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 5 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 6 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 7 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 8 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |



| 1 | 0 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\overline{C C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 2 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 4 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 5 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

NOTE: MODULO IS CHANGED BY FEEDBACK CONNECTION. ANY RING COUNTER FROM MODULO 2-9 CAN BE BUILT USING Am2503.

Figure 13. Ring Counters
Since the complement of the most significant bit of the register is used rather thatn the true output so that resetting the register presents -1 to the multiplier array, the change in algorithm between the sign bit and the rest of the bits is automatically taken care of.
The $\mathrm{D} / 2$ factor in the equations is used to round off the quotient. A double length dividend is assumed. The comparator is wired for a 2's complement comparison with the sign digit of the product and dividend crossed over, the dividend sign bit forming part of the multiplier word and the product sign bit forming part of the dividend word.

## RING COUNTERS

Successive approximation registers can be used as ring counters by appropriate feedback. If the data input is held HIGH, as in Figure 13, then the register will fill up with logic 1 s when clocked; and the trial bit, which is a logic " 0 ", will shift along the register. The $\overline{\mathrm{CC}}$ output can also be used as a counter stage so that the Am2502/3 can be made into a modulo 9 ring counter and the Am2504 into a modulo 13 counter. A counter with a smaller modulo can be generated by feeding back one of the register outputs to the START input. This type of ring counter is widely used for linear selection in memories, multiplexed display systems and for sequencing in control systems.

An alternative type of ring counter, essentially a moving edge, can be built by holding the data input LOW. The register on each clock pulse then fills with logic " 0 " s , and a logic edge moves across the register as it is clocked. Again, by suitable feedback connection, the counter modulo can be altered. The size of the ring counter can be increased by cascading several registers allowing ring counters of any length to be achieved.

## SERIAL-TO-PARALLEL CONVERSION

The Am2502/3 and Am2504 are special purpose serial-toparallel converters and can be used in digital systems for this purpose. In addition to performing the conversion function,

the conversion complete and start logic can conveniently be used to have the register automatically load its contents into a holding register while another conversion is being performed. Figure 14 shows the Am2504 with two high-speed holding registers used to hold the result of the conversion while another conversion is being performed.
In many digital communications systems, data is sent serially with a synchronizing or frame marker inserted between blocks of data. A simple example of this is shown in Figure 15. The serial input consists of groups of nine bits: eight bits for data and a synchronizing bit at the end of each data block. Data enters the Am2503 serially until it is filled, whereupon the $\overline{C C}$ output goes LOW. The register cannot be reset unless the next incoming bit, hopefully the synchronizing bit, is a " 1 ". The register can only continue on a " 1 " and assumes the next " 1 " in the serial stream is the synchronizing bit. The register is then reset when the " 1 " appears and conversion starts again. If the register was not synchronized, then the conversion will have begun in a different time frame and a check is again made the next time the $\overline{\mathrm{CC}}$ output is LOW. Sooner or later the data stream becomes synchronized with the register and remains so until an error occurs, when it again slips bits until synchronization recurs.


Figure 15. Synchronizing Serial-To-Parallel Converter
A more elaborate system is shown in Figure 16. This scheme is a multi-channel serial-to-parallel converter. Serial data enters each register in turn. When one register has its last stage LOW and the $\overline{C C}$ HIGH, it indicates that the data should be sent to the next register on the next one clock pulse. This method insures that the information is held in parallel in the registers for three-fourths of the total cycle. An extra input on the start control logic allows synchronization of the input pulse train to the converter.


Figure 16. Synchronizing Multi-Channel Serial-To-Paralle! Converter

# A NEW HIGH-SPEED COMPARATOR THE Am685 

By Jim Giles and Alan Seales

## INTRODUCTION

Modern electronic systems require more and more that operations be performed in a few nanoseconds so that the delay of the complete system, which may be very complex, be held to a minimum. There are abundant logic circuit elements available that meet this criterion: gold-doped TTL, Schottky TTL, and emitter-coupled logic (ECL), listed in descending order of propagation delay. Where it is necessary to interface from the analog world to the input of a logic system, or to detect very low-level logic signals in the presence of heavy noise, a high-speed precision comparator is needed. If such a comparator had a propagation delay less than 10 ns , it could replace costly and complex circuitry that designers are now forced to use in very high-speed analog-to-digital converters, data acquisition systems, and optical isolators, as well as make possible many applications hitherto considered unfeasible. It could also be used as a sensitive line receiver or sense amplifier, in 100 MHz sample and hold circuits, and in very highfrequency voltage-controlled oscillators.
The basic requirements for a high-speed precision comparator are few and well-defined: good resolution (high gain), high common-mode and differential voltage ranges, outputs compatible with standard logic levels, and, above all, very fast response to signal levels ranging from a few millivolts to several volts. The industry workhorse, the 710, has come close to meeting these requirements, and except for the most demanding applications, its $40 n s$ propagation delay is adequate. A survey of presently available monolithic IC comparators (Table I) shows that there is really none that meets the requirements of very high-speed systems. The newer TTL-output circuits offer only marginal improvement over the 710 when measured under identical conditions of large input pulse and small overdrive, and the ECL-output comparator, although faster, has such poor resolution that it can be used only for large input signals. Advanced Micro Devices felt there was a need for a family of linear devices to fill the needs of very high-speed systems, with the first circuit being a precision comparator with less than 10 ns delay.

| Type <br> No. | Logic <br> Family | Propagation <br> Delay | Resolution |
| :--- | :---: | :---: | ---: |
| Am111 | TTL | 200 ns | 0.012 mV |
| $\mu A 710$ | TTL | 40 ns | 1.4 mV |
| Am106 | TTL | 40 ns | 0.06 mV |
| $\mu A 760$ | TTL | 25 ns | 0.5 mV |
| NE527/529 | TTL | 25 ns | 0.5 mV |
| MC1650 | ECL | 12 ns | 30 mV |

Table I: Propagation Delays of Available Monolithic IC Comparators ( 100 mV Input Step, 5 mV Overdrive)

## DESIGN OBJECTIVES

In order to achieve the ultimate in speed, it is clear that the comparator outputs must be compatible with ECL, even
though at present the majority of systems use TTL. Designers striving for the highest possible speed will already be using ECL in the critical circuit areas of their systems to squeeze the last possible nanosecond out of the overall delay. Further, an ECL circuit requires only one-third the gain of an equivalent TTL circuit for the same resolution owing to its smaller output logic swing. This means that lower impedances can be used and consequently larger bandwidth realized for the same power dissipation. Also, there is no problem interfacing the linear input stages with the digital output gate since an ECL gate is basically a non-saturating overdriven differential amplifier. Properly driving a TTL gate from a linear amplifier is more difficult, however, because it requires a large voltage swing suitably biased to track the input logic threshold with temperature, plus a large peak negative current capability to turn off the gate with minimum delay.
The usefulness and versatility of a comparator can be enhanced by adding a strobe or latch function to the circuit. A strobe simply forces the output of the comparator to one fixed state, independent of input signal conditions, whereas a latch locks the output in the logical state it was in at the instant the latch was enabled. The latch can thus perform a sample and hold function, allowing short input signals to be detected and held for further processing. If the latch is designed to operate directly upon the input stage-so the signal does not suffer any additional delays through the comparator-signals only a few nanoseconds wide can be acquired and held. A latch, therefore, provides a more useful function than a strobe for very high-speed processing.

The most difficult input signal for a comparator to respond to is a large amplitude pulse that just barely exceeds the input threshold. This forces the input stage of the comparator to swing from a full off (or on) state to a point somewhere near the center of its linear range. This exercises both the large-and small-signal responses of the stage. If the comparator has less than $10 n s$ delay under these stringent conditions, then it should be as fast or faster for any other circumstances (see Figure 1). The industry standard measurement is with a


Figure 1. Response to step input signals at output of a differential amplifier

100 mV input pulse and an overdrive 5 mV above input threshold (this was used for the delays given in Table 1). Pulses larger than 100 mV might be used, but this would multiply measurement difficulties, since only a few tenths of a percent aberration or ripple in the pulse generator waveform would be enough to seriously affect the accuracy of the small overdrive, and thus would give misleading results for the propagation delay.

To obtain satisfactory speed for all input signals and particularly for the worst case measurement conditions, the input stage of the comparator must have: 1) wide small-signal bandwidth, 2) high slew rate for large signals, 3) minimum voltage swings, and 4) high gain. The first requirement can be realized by using low-value load resistors, by making every effort in circuit design, device geometry and processing to minimize parasitic capacitances, and by using transistors with the highest $\mathrm{f}_{\boldsymbol{T}}$ possible. The second item calls for high operating currents as well as minimum capacitance. The last two requirements are conflicting, since obtaining high gain normally requires a large voltage swing; therefore some means of clamping the swing must be used that does not degrade the propagation delay.

The overall gain of the complete comparator must also be high because, as illustrated in Figure 1, the propagation delay is less if each stage is well overdriven. To ensure that most of the input overdrive signal is actually used for overdriving, and not consumed in just moving the output from one state to the other, the gain error should be no more than about $10 \%$ of the input overdrive. Therefore, for a 5 mV overdrive and an ECL output swing of 800 mV , the minimum gain must be 1600 . It is not practical to strive for much higher gain than this because the small-signal rise time begins to suffer as the stage gain increases. Addition of another stage is undesirable as this also adds delay and increases circuit complexity. It must be remembered that there is a maximum limit on power dissipation that a single integrated circuit package can handle adequately, and this consideration must influence the choice of operating currents and impedance levels throughout the design of the circuit.

With a figure for the total gain required, it is now possible to determine the number of stages and the gain per stage. Since the output stage must be ECL-compatible, its design is fixed, giving a differential-input to single-ended-output gain of about 6. This leaves a differential gain of 270 to be provided by the remainder of the comparator. This is most efficiently divided between two stages, each with a gain somewhat over 16. Both stages should be identical, since minimum overall delay time is obtained when identical stages are cascaded.

A factor not yet discussed that affects the accuracy of the comparator is its input offset voltage. Unless this is trimmed out initially, it must be added to the overdrive in determining the worse-case value of input signal for which the propagation delay specifications will be met. Even with trimming, the temperature drift of high-offset units is typically much greater than that of low-offset units. Therefore, it is desirable to have low initial offset so that trimming is not necessary, and so that the offset temperature coefficient will be good. Also affecting the offset voltage and its drift at higher source resistances are the input currents. To keep this contribution to the total offset low requires high current gains in the input transistors. Therefore, obtaining offsets in the $1-2 \mathrm{mV}$ range requires close attention to circuit design, mask layout, and very tight process
fow-frequency operational amplifiers), but with the added kicker of $\mathrm{f}_{\mathrm{T}} \mathrm{s}$ well above 1 GHz .
As was mentioned, large common-mode and differential voltage ranges are desirable features of a comparator. The limits of the common-mode range in a well-designed circuit should be close to the supply voltages. Since a high-speed comparator will, of necessity, operate at fairly high current levels, the supply voltages must be low to stay within the package power dissipation limits. As a minimum, the commonmode range should be equal to or exceed the differential voltage range to take full advantage of the voltage breakdown characteristics of the input transistors. The basic differential amplifier input stage has a differential voltage breakdown in the range of 5 to 6 volts; the design goal for the common mode range should thus be at least $\pm 3$ volts.
In summary, the design objectives for a high-speed precision comparator are as follows:

1) propagation delay $<10 \mathrm{~ns}$ measured at 100 mV input step, 5 mV overdrive
2) ECL-compatible outputs
3) latch capability
4) gain $>1600$
5) input offset voltage $< \pm 2 \mathrm{mV}$
6) common -mode range $> \pm 3 \mathrm{~V}$

## CIRCUIT DESIGN

The watchword in designing wideband circuits is simplicity - have the fewest possible active devices in the signal path, the lowest possible impedance levels, and the lowest possible capacitance. The simple, common-emitter differential amplifier can be designed to approach these ideals with one major exception: the deleterious shunting effect of the collector-tobase capacitance upon the driving source resistance is multiplied by the voltage gain of the stage (Miller effect). Even though the impedance levels will be only a few hundred ohms at most, this condition cannot be tolerated if maximum speed is to be achieved. The solution is to add an additional pair of common-base transistors to form a differential cascode amplifier (Figure 2). This circuit has all of the performance features of a common-emitter amplifier and no feedback capacitance.


Figure 2. Differential cascode amplifier

Further advantages of the cascode will become apparent later when the latch design is discussed. The only drawback is that there are more devices in the signal path, the positive common-mode range is reduced, and circuitry has to be provided to bias the cascode transistors.

It is now necessary to provide a means of shifting the signal at the output of the cascode (which is very near the positive supply voltage) down to a lower voltage to drive the inputs of the second stage. The use of PNPs is definitely out because of their poor frequency response. This leaves three possibilities: a chain of forward-biased diodes, a programmed voltage drop across a resistor, or a zener diode. The diode chain is useful for level shifts of only a few volts at most, above that, the number of diodes gets too large, with a consequent increase in shunt capacitance and temperature coefficient. The use of a currentsource/resistor combination is in the wrong direction for keeping impedance levels low. The resistors could be bypassed with capacitors, but this would offer only marginal improvement, since integrated capacitors have a large shunt component to the substrate. Besides, the addition of four capacitors (for both stages) would result in a large increase in chip area.

The zener diode is definitely superior for high-frequency applications because its shunt capacitance to ground is low, being equal to the collector-to-base capacitance of a transistor. It has no capacitance to the substrate, and its dynamic resistance is quite low. It does have the disadvantage that the level shift is limited to one voltage ( 6 V ), which restricts the range of power supply variation the circuit can tolerate. In addition it requires very tight control of the manufacturing process to maintain the matching required. For an input stage gain of 16 the zener voltages have to be matched to better than $0.25 \%$ to produce less than 1 mV offset voltage at the input.
As shown in Figure 3, the zeners are buffered from the cascode collectors by emitter followers. The pulldown current through the zener-follower combination must be made large enough to discharge the node capacitance when the follower swings in the negative direction. The minimum value necessary is determined by the node capacitance, the signal swing, and the amount of delay that can be tolerated. The amount of signal swing can be reduced by adding clamping diodes across the collectors of the cascode. Regular diode-connected transistors could be used, but would add considerable collector-tosubstrate capacitance across the load resistors as well as base-to-emitter capacitance between them. Schottky diodes, on the other hand, require little additional chip area, and are very fast. With clamping, some of the common-mode range lost when the cascode was added can be regained because the cascode transistors can be biased closer to the positive supply without fear of going into saturation at the extremes of the signal swing. The use of Schottky diodes, however, puts a few more gray hairs on the head of the process engineer since he has to control another set of characteristics without affecting the other parameters. The circuit values given in Figure 3 are designed for a minimum differential gain of 16, and a minimum negative-going slew rate at the output of the level-shifter of $1000 \mathrm{~V} / \mu \mathrm{s}$.

As mentioned earlier the design of the output stage (Figure 4) can vary little from that of a standard ECL gate. The output emitter followers have to be large enough to handle loading by a $50 \Omega$ transmission line ( 25 mA ), yet small enough not to add a lot of capacitance that would slow down the response. Therefore, the transistor design must be as efficient as possible with regard to physical size and current-carrying


Figure 3. Basic cascode gain stage
capacity. Since the input common-mode level to the gate varies with changes in the power supplies and resistor tolerance, a current source is used to supply the emitters of the gate, rather than the usual resistor to the negative supply. The design of this current source must be such as to provide the correct logical " 1 " and " 0 " levels at the output and the proper variation with temperature and power supply changes. The propagation delays to either output of this gate will be equal, whereas they are slightly different in a standard ECL gate owing to the additional capacitive loading on the $\overline{\mathbf{Q}}$ output caused by the multiple input transistors.

Implementation of the latch function must be accomplished without interfering with the normal comparator operation or degrading the speed in any way. It must be as close to the input as possible to permit short input signals to be acquired and held. One simple method of adding a latch to a differential


Figure 4. Output gate


Figure 5. Simple latch circuit


Figure 6. Cascode with latch
amplifier is shown in Figure 5. A pair of transistors, $\mathrm{O}_{5}$ and $\mathrm{O}_{6}$, are cross-coupled at the collectors of the input transistors, $Q_{1}$ and $Q_{2}$. The current source $I_{2}$ is switched on when it is desired to enable the latch. If $I_{2}$ is greater than $I_{1}$, the positive feedback via $\mathrm{O}_{5}$ and $\mathrm{Q}_{6}$ will hold the circuit in whatever state it was in when the latch was turned on.

The simple circuit of Figure 5 is not the best for speed because of the added capacitance of $Q_{5}$ and $Q_{6}$ and the fact that they can saturate unless the signal swings are very small. However, it can be adapted to the cascode stage quite nicely as illustrated in Figure 6. Drive for the positive feedback transistors is taken from the level shifters, and the collectors go to the emitters of the cascode. With this arrangement there is no significant capacitive loading on the gain stage at all. The current source is switched by another differential amplifier, $\mathrm{O}_{9}-\mathrm{O}_{10}$, referenced to the ECL logic threshold voltage. This provides the correct input levels for the Latch Enable being driven from a standard ECL gate as well as being very fast, since only currents are being switched.
The latch current source $\left(I_{2}\right)$ must be about 1 mA greater than the input current source $\left(I_{1}\right)$ to ensure positive latching for any condition of input signal. Thus, for 5 mA in the input stage, at least 6 mA must be used to power the latch. This amounts to a lot of power consumed for a function that some users may never even need. However, there is a way to cut the latch standby power down to zero; this is accomplished by the addition of $\mathrm{Q}_{7}$ and $\mathrm{Q}_{8}$, as shown in Figure 8.
To understand the function of these transistors, first refer to Figure 7. The differential voltage appearing across the emitters of the cascode transistors is equal to the input signal (for small input signals). This is because the currents through the lower pair of transistors in the cascode are equal to the corresponding currents through the upper pair, and the transistors are matched; therefore the differences in base-emitter voltages must be equal. Thus, $\mathrm{Q}_{7}$ and $\mathrm{Q}_{8}$ function as if they were


Figure 7. Cascode with "parallel" transistors


Figure 8. Complete input cascode stage with latch
simply connected in parallel with $\mathbf{Q}_{1}$ and $\mathbf{Q}_{2}$, as far as the net effect at the collector load resistors is concerned. To obtain the desired total stage gain, the current $\mathrm{I}_{1}$ can be 2 mA and $\mathrm{I}_{3}$ can be 3 mA .

Now refer to Figure 8. With the latch enable HIGH, Og will be switched on and the 3 mA current source will be supplied to the parallel transistors, $\mathrm{O}_{7}-\mathrm{O}_{8}$. The comparator functions normally, and no current is used up in the latch. When the latch enable goes LOW, $I_{2}$ will be switched through $\mathrm{Q}_{10}$ to the positive feedback transistors, robbing 3mA from the gain stage and giving it to the latch. The latch current is now 1 mA greater than the input stage current, but the total current required is still only 5 mA . As with the latch transistors, the collectors of the parallel transistors are connected to the emitters of the cascode, so no additional capacitance is added across the load resistors. This places the requirement on $\mathrm{O}_{7}$ and $\mathrm{Q}_{8}$ that they maintain their high $\mathrm{f} T$ at zero collector-tobase voltage.

The use of the parallel transistors has the added bonus that the input bias currents are decreased by more than a factor of two, thus reducing their influence on the offset voltage. The penalty paid is that all three pairs of junctions $\left(\mathrm{Q}_{1}-\mathrm{Q}_{2}\right.$, $\mathrm{Q}_{3}-\mathrm{Q}_{4}$ and $\mathrm{O}_{7}-\mathrm{Q}_{8}$ ) add equally to the input offset. Once again, the processing must be carefully controlled to keep the overall offset within the 2 mV goal.

The complete circuit of the comparator is given in Figure 9. It includes some additional refinements as well as the DC biasing. The drive for the latching transistors is taken from the emitters of the second cascode rather than from the level-shifting zeners. This removes their input capacitance from the level shifter and also ensures that $\mathrm{Q}_{10}$ cannot saturate. A resistor $(\mathrm{Rg})$ is included to center the common-mode voltage at the input to the gate within its dynamic range; this prevents saturation of the gate or its current source over the expected range of signal swing, temperature drift and supply voltage variations. A separate ground is used for the output emitter followers so that heavy loading at the output will not couple back into the remainder of the circuit. The DC bias chain for the current sources is referenced to ground and the negative supply, so the output logic levels will track those of other ECL circuits connected to the same negative supply. The current sources are designed to stay constant with temperature, which keeps the open-loop gain high at elevated temperatures ( $>1000$ at $+125^{\circ} \mathrm{C}$ ), and thus helps to maintain good propagation delay.


## PROCESS TECHNOLOGY

Circuit design requirements for high speed and a latch function result in an input structure that has three pairs of transistors, the matching of which determines the offset voltage. This dictates that the matching of $V_{B E}$ shall be extremely good between the transistors in each pair in order to meet the 2 mV maximum offset voltage target. For the speeds necessary the transistor $\mathrm{f}_{\mathrm{T}}$ has to be in the region above 1 GHz , so high-frequency performance can not be compromised. The slew rate of the input stage has to be very high for acceptable response with large input signals. This is achieved by high operating current and low stray capacitances. It is very desirable to keep both the input bias current and the input offset current very low so that the impedances in the source voltages do not introduce intolerable input voltage errors. It would be possible to use a Darlington-connected input stage to achieve these low currents, but the penalty exacted in offset voltage, offset voltage drift, and propagation delay is unacceptable, so high current-gain transistors that match extremely well are needed. The problems are thus centered on achieving very wellmatched transistors with high beta and high fT .

As previously mentioned, it is desirable in a comparator to have a wide common-mode voltage range and high powersupply rejection ratio. This is facilitated by using Schottky diodes to clamp the collector-to-collector swings in the first two stages. Schottky diodes can be fabricated simply by making a window in the oxide over the $N$-type epitaxial layer and using the same evaporated aluminum as is used for the interconnects (see Figure 10). The contact potential between silicon and aluminum causes a potential barrier to the flow of electrons. Making the metal positive lowers this barrier, allowing electrons to pass over it by virtue of their thermal energy. This process is essentially the same as thermionic emission. Since these electrons are majority carriers, Schottky diodes show extremely fast turn-off characteristics, desirable in this application. Why the Schottky diode is so attractive is that the forward voltage necessary to produce a given current may be several hundred millivolts less than that required to produce the same current in a p -n junction diode of about the same size. It can thus be used as a "clamp" to prevent a bipolar transistor from saturating, when connected from collector to base so as to prevent the forward voltage of the collector-base diode from rising to a level sufficient to cause appreciable current flow in the collector-base diode. This is the common application in Schottky TTL circuits.

In the ECL comparator the use is different. Here they are used back-to-back to limit the differential voltage swings between the collectors in both the first and the second stages. Connected in this way the reverse voltage seen by one Schottky diode is equal to the forward voltage drop of the other diode. Because this voltage is so small reverse leakage is not a great problem. In the simple Schottky diode structure, as described above, the reverse leakage is high. Most of this leakage current is generated at the perimeter of the metal, where there is an electric field concentration. In order to reduce this field the metal is extended all around the opening in the oxide, overlaying this oxide. Spacing the metal from the silicon in this way reduces the field and hence the leakage. In applications where low leakage is critical, the use of a $\mathrm{P}+$ guard ring is called for, but this carries with it extra capacitance, so in view of the fact that the reverse voltage is so low the guard ring technique was discarded for this application. Even so, the diodes used in the comparator have low leakage characteristics


Figure 10. Cross section of transistor and Schottky diode showing sinker and $P+$ base contact enhancement

At the very high speeds being considered, much effort has to go into reducing capacitances and resistances. Thinning down the epitaxial layer to the minimum required to sustain the voltages encountered is of benefit in two ways: 1) the collector-isolation sidewall area is reduced, lowering the collector-to-substrate capacitance; 2) the collector-series resistance is reduced. The two major contributions to collectorseries resistance are the resistance of the epitaxial material between the emitter and the buried $N+$ layer, and the resistance of the epitaxial layer between the collector contact and the buried layer. However, the first resistance is subject to reduction by conductivity modulation during operation of the device and thus is less important than the second term. The second term can be made very small by using a "sinker", which is a high concentration $N$-type diffusion from the surface, through the epitaxial layer, to the buried N+layer. Contact to the collector is then made to the surface of the sinker. (see Figure 10)

Collector-to-base capacitance is held low by using very small dimensions and by using a relatively high epitaxial layer resistivity. The latter also serves to 'reduce the collector-tosubstrate capacitance. A further reduction in collector-to-base capacitance results from using a shallow, high sheet-resistivity diffusion for the base. However, this raises the base resistance, both because the bulk resistance from the contact to the active base region is increased and because the specific contact resistance is increased. These resistances may be reduced by depositing $P+$ regions under the base contact areas after the main base diffusion.

A compromise has to be made in selecting emitter width. Large emitters are desirable for $V_{B E}$ matching, but very small emitters are essential for high fT . A stripe emitter, $.25-\mathrm{mil}$ wide and 1 -mil long, was chosen as optimum. A difference in width, between two otherwise identical emitters, of $.01-\mathrm{mil}$ will be sufficient to cause an offset voltage of 1 mV . From this, it can be seen that the photolithography must be extremely carefully controlled, since the offset voltages of three pairs of transistors are summed to give the total offset of the comparator. Because the emitters are so narrow the normal procedure of making a contact cut inside of the emitter cannot be used. Instead, the emitter oxide is simply dissolved in hydrofluoric acid immediately before the aluminum evaporation in order to expose the emitter. As a consequence, the lateral distance between the metal and the emitter-base junction is very small, being equal to the lateral diffusion of the emitter. This means that the sintering process must be carried out at a temperature lower than is customary in linear circuit manufacture in order to avoid short-circuiting the
emitter-base junction by lateral migration of aluminum. An additional reason for lowering the sintering temperature is to avoid penetration of aluminum down through the emitter and base, causing emitter-to-collector shorts.

The requirement for high current gain, for low input bias currents, necessitates narrow base widths. Emitter-to-collector shorts can be a problem in these shallow, narrow-base structures. The probability of shorting can be minimized by careful cleaning procedures and by proper emitter doping levels. Keeping the emitter doping level low also reduces the magnitude of the "emitter dip" effect, whereby the diffusion coefficient of the boron in the region under the emitter is greatly increased by the lattice strain caused by the emitter, resulting in the running-on of the base under the emitter, making it very difficult to achieve a narrow base width.

An area that is neglected in digital circuit processing, because high beta is not necessary, but which is of major importance in linear processing, is the control of surface conditions. If high current gains are to be realized, both the surface area of the emitter-base-depletion region and the surface recombination velocity must be minimized. The former implies that ionic contamination, such as sodium ions, must be eliminated and that the surface state charge density, Oss, should be made as low as possible. The surface recombination velocity is proportional to the fast surface state density and so can be minimized by making this density very low. These three goals; low ionic contamination, low Oss and low fast surface state density are achieved by using the well known techniques of MOS and linear circuit processing, such as annealing in an inert atmosphere and proper choice of sintering cycle.

In the interests of minimum capacitance, the metal interconnects are designed to be narrower than is usual in linear circuits. Special etching techniques have to be employed in order to reproduce these narrow lines reliably. These lines can be seen in the photomicrograph of Figure 11.


Figure 11. Photomicrograph of the Am685 comparator

## PERFORMANCE

The primary design objective for the comparator was to obtain under 10 ns propagation delay for large input signals with small overdrive. It should then be as fast or faster for any other input conditions. The performance of the Am685 comparator for a 100 mV step input at various overdrives is shown in Figures 12 and 13. The propagation delay is measured from the time the input step crosses the input threshold voltage to the time the output crosses the logic threshold voltage. The input threshold voltage (i.e., the offset voltage) was adjusted for the figures so that the delay can be simply measured by


Figure 12. Tpd -" 1 " for 100 mV step input and various overdrives (input $=5 \mathrm{mV} / \mathrm{cm}$, output $=$ $200 \mathrm{mV} / \mathrm{cm}$ )


Figure 13. Tpd -" 0 " for 100 mV step input and various overdrives (input $=5 \mathrm{mV} / \mathrm{cm}$, output $=$ $200 \mathrm{mV} / \mathrm{cm}$ )
counting up 5,10 , or 20 mV from the bottom of the input pulse. The input pulse, therefore, is displayed on a magnified scale to facilitate this measurement and also to illustrate the purity of input signal required to make accurate measurements at millivolt overdrives.
For a 100 mV input step and 5 mV overdrive, the propagation delay for a logical " 0 " is 6.3 ns and for a logical " 1 " is about 300ps less. A graph of delay as a function of overdrive is given in Figure 14. It was previously stated that any other condition


Figure 14. Delay times as a function of input overdrive


Figure 15. Response to symmetrical input signals
of input signal should give faster response (refer back to Figure 1). This is demonstrated by Figure 15, which illustrates the response of the comparator to symmetrical inputs ranging from $\pm 5 \mathrm{mV}$ to $\pm 500 \mathrm{mV}$. The speeds are at least 1 to 2 ns faster than for small overdrives.

Figure 16 shows how the delay time varies with temperature. The adverse effects of resistor and gain changes at elevated temperatures result in an increase in delay from 6.3 ns at $25^{\circ} \mathrm{C}$ to 8.4 ns at $85^{\circ} \mathrm{C}$ and 10.4 ns at $125^{\circ} \mathrm{C}$. All of the above data were taken with output loads of $50 \Omega$ connected to -2.0 V . For lighter loading (such as $500 \Omega$ to -5.2 V ) the output rise and fall times and propagation delays are all slightly faster.

The usefulness of the latch is directly related to how quickly it can be enabled following a change in the input signal. The input signal must be present long enough to pass through the first stage of the comparator before the latching transistors can act upon it. The minimum time that the input must be present before the latch can be turned on is defined as the latch enable time. This is measured as the minimum time that must elapse


Figure 16. Delay times as a function of temperature
between the time the input step crosses the input threshold voltage and the time the latch enable input crosses the logic threshold voltage for which the comparator outputs will assume the correct states.


Figure 17. Latch enable time and latch aperature time for 100 mV input step, 5 mV overdrive (input $=5 \mathrm{mV} / \mathrm{cm}$, latch $=200 \mathrm{mV} / \mathrm{cm}$, output $=400 \mathrm{mV} / \mathrm{cm}$ )

The performance of the latch function is illustrated by Figure 17. The input signal is the standard 100 mV step with 5 mV overdrive and is in the direction to cause the output to switch from a logical " 0 " to a logical " 1 ". The delay of the latch signal relative to the input is adjusted until the output just switches to a." 1 "; this is the latch enable time and under these conditions is 1.8 ns . The difference between the latch timing for which the output just barely switches and when it does not switch is the latch aperture time; this is about 500ps for 5 mV overdrive. The performance of the latch with input overdrive and temperature generally follows that of the propagation delays (Figure 14 and 16).

The overall performance of the Am685 is summarized in Table II. It is apparent from the table and the previous discussion that the device is ideally suited for applications where both precision and high speed are required, such as in analog-to-digital converters, data acquisition systems, and optical isolators. The device is the first in a family of new wideband linear integrated circuits designed to meet the requirements of very high-speed systems.

| Propagation Delay |  |
| :--- | ---: |
| (100mV step, 5mV overdrive) | 7.5 ns MAX |
| Input Offset Voltage | 2.0 mV MAX |
| Average Temperature Coefficient |  |
| Of Input Offset Voltage | $10 \mu \mathrm{~V} \rho \mathrm{C} \mathrm{MAX}$ |
| Input Offset Current | $1.0 \mu \mathrm{~A} \mathrm{MAX}$ |
| Input Bias Current | $10 \mu \mathrm{~A} \mathrm{MAX}$ |
| Common Mode Voltage Range | $\pm 3.3 \mathrm{~V}$ MIN |
| Common Mode Rejection Ratio | 80 dB MIN |
| Supply Voltage Rejection Ratio | 70 dB MIN |
| Positive Supply Current | 22 mA MAX |
| Negative Supply Current | 26 mA MAX |

Table II: Performance Characteristics of the Am685
Comparator ( $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=6.0 \mathrm{~V}$, $\mathrm{V}^{-}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ to -2.0 V )

# LINE DRIVERS AND RECEIVERS 

By R. C. Ghest, Digital Applications

## INTRODUCTION

A familiar problem in digital systems is data communication between various peripheral units. Digital information must be reliably transmitted and received at high speed with a minimum of interconnections and components. Different pieces of equipment often have different ground systems, which are quite possibly at different potentials, and the interconnection is usually in a high-electrical-noise environment. Standard integrated circuit logic gates can be used for data transmission over short distances, but if the interconnection is fairly long they will severely limit the data rate and introduce errors. These errors are caused by the inability to match the circuit impedances correctly to the transmission line, and because standard logic gate circuits do not have sufficient immunity to the large amounts of noise present in practical systems. Even so-called "high-noise immunity" logic is not designed to transmit to and receive data from transmission lines and is susceptible to cross-talk and ground noise.

The criteria for a digital communication system are: Reliable operation in a high-electrical noise environment; ability to match into transmission lines to reduce line reflections; reasonable power consumption; high data rate and ease of use.

## SINGLE ENDED

The simplest communication link consists of a driver with a single output driving a line and a receiver with a single input and a common ground path. This method of communication, called single-ended, has the disadvantage that the current supplied by the driver after traveling down the line returns through the common ground together with other system currents. These other currents couple noise into the transmission link and could cause errors at the receiver. The problem can be somewhat overcome by having a low-impedance ground or by using several ground returns.
Over short distances standard or high-noise immunity logic gates can be used for driving and receiving, but for longer distances circuits specifically designed for the task should be used. The advantages of single-ended operation over differential operation are simplicity and low cost. In many applications with a little care and attention a single-ended system forms an acceptable communication link. Figure 1 shows a typical single-ended system with the data strobed both at the receiver and the driver.

## DIFFERENTIAL

Many of the requirements outlined for a reliable communication link indicate that a differential system should be used. A differential system can be designed to operate reliably over large distances in the presence of considerable electrical noise. Differential communication systems can be balanced or unbalanced.

## BALANCED DIFFERENTIAL SYSTEM

A balanced differential communication system consists of a driver that accepts a logic input signal and provides complementary output signals that can drive a balanced two-wire transmission line; the transmission line and a differential receiver, which accepts the complementary signals from the line, ignores noise common to both lines and provides a replica of the original signal to following logic. This method of communication is shown in Figure 2a.
Provision is made at the receiver and/or driver to match the line impedance so that unwanted reflections do not generate noise, dissipate power or cause erroneous switching. Generally the differential receiver has a high-input impedance relative to the line impedance, and, therefore, appears to the line like an open circuit. External components can then be used to terminate the line from a variety of methods available.
The logic signals are often strobed at the driver and receiver, and the AC response of the receiver is often adjustable in order to suit the noise environment and provide a large AC noise immunity.

## UNBALANCED DIFFERENTIAL SYSTEM

Often it is convenient to use a differential system that is unbalanced. The most common unbalanced system is singleended. A single-ended system has signals traveling along one wire with a second wire used as a ground return. Complementary signals are not necessary, the driver is less complicated than for a balanced system, and several signal wires can share a common ground line. The number of wires in a multichannel, single-ended system is therefore one half the number necessary in a balanced system. Figure 2b shows an example of an unbalanced, single-ended differential communication system. A differential single-ended system gives protection from noise common to the signal and ground line, but is


Figure 1. Single Wire With Common Ground


Figure 2a. Two Wire Balanced System


Figure 2b. Single Wire With Common Ground Unbalanced System
sensitive to noise injected unequally into the signal and ground wires. Another disadvantage is that inductive coupling between signal lines is increased by the presence of a common ground return. These disadvantages must be weighed against the considerable hardware and cost savings of an unbalanced system with common ground over a completely balanced system.

## MATCHING

It is important in a digital communication system to have the minimum amount of noise generated by undesired reflections at the driver and receiver. There are numerous ways of matching to the line. The line can be matched at the driver, at the receiver or both, each method has advantages and disadvantages. Generally for any but the longest lines it is sufficient to match at one place, and only when there are discontinuities in the line, party line operation, or lack of a reasonable match at the opposite end of the line is the extra hardware of matching at both ends justified. The majority of transmission lines have fairly low characteristic impedances (in the range of 50 to 200 ohms) and the currents involved for a reasonable voltage swing are quite large. It is more difficult to couple noise into this low impedance, but it is also more difficult to drive, and line drivers must have the ability to supply large currents.
Various matching techniques that can be employed are shown in Figure 3. These impedance charts are useful in showing what happens to wave fronts traveling down a line, when the line delay is longer than the wave front transition. The DC input characteristic of the receiver, including any external components, is plotted on the V-I graph together with the output characteristic of the driver, including any external components used at the driving end. There are always quiescent pointspoints where the driver and receiver characteristics cross. These points represent the DC voltage/current conditions, which must eventually be satisfied. To determine the effect of switching from one quiescent point to the other, a line with a slope equal to the characteristic impedance of the transmission line is plotted, starting at the initial quiescent point and ending at the applicable output impedance characteristic. The point of intersection gives the voltage and current at the output of the driver land the input of the transmission line immediately after the driver switches states). From this point a line having an equal but opposite slope is drawn to the input characteristic and, at the intersection shows the voltage/current conditions
of the wave front at the input of the receiver. This procedure is repeated to the output characteristic and so on at each intersection of the characteristic, the voltage/current relationship for a particular reflection is given. The resulting time/ voltage relationships for the traveling wavefront at the two ends of the transmission line are shown alongside.

From the graphs several important features can be seen. If the line is not matched at either end considerable transient voltage swings can occur. In fact if the input and output characteristics are at right angles to one another, the reflections continue for an infinite time if the line is assumed to have zero loss. Most lines have extremely low losses, and, therefore, a very undesirable situation exists if the line is not matched at either end.

If the line is matched at the receiver, a voltage wave of constant amplitude travels down the line and is absorbed at the termination. Note whether the line is terminated to ground or to the power supply the system consumes DC power, either in the HIGH logic level or in the LOW logic level. In order to reduce the power dissipation, a blocking capacitor can be used in series with the receiver termination. The capacitor can be chosen to look like a short circuit to the voltage wavefront but stop DC (current) flow. Since the capacitor must be charged and discharged through the line, the data rate is reduced, when this technique is employed.
If the line is matched with a series resistor at the driver, then the line input initially rises to one half the final voltage. This wave front travels down the line and is reflected at the receiver. When the reflection reaches the driver the voltage at the driver rises to its final amplitude. The receiver, however, sees one transition from the initial to the final amplitude. When the driver switches from HIGH to LOW a similar situation occurs, in which the input of the line sees at first a step to one half the final value and, two line delays later, the final LOW condition. This back matching mode of operation consumes no DC power if the input impedance of the receiver is infinite. The advantage of the method is that if the input impedance of the receiver is high, very little power is dissipated and current only flows during the transition time, which is twice the line delay time. If back matching is used in a balanced system the terminating series resistance must be divided into two equal resistances with resistors inserted in series with each wire in order to maintain a balanced system.


Figure 3. Line Matching Methods


Figure 4. Logic Diagrams and Pin Numbers of the Am9620 and Am9621

## THE Am9620 DUAL LINE RECEIVER AND Am9621 DUAL LINE DRIVER

The Am9620 and Am9621 are first generation devices specifically designed for differential digital transmission line systems. The devices can be used in either balanced or unbalanced systems. With these devices a transmission system can be designed that is immune to up to 15 volts of noise injected into the lines. This common-mode noise rejection makes the devices suitable for applications in which the noise level is high and the ground systems are at different potentials. Logic symbols and pin numbers are shown in Figure 4. In addition to the normal +5 volt supply an auxiliary +12 volt supply is required.

## THE Am9620 RECEIVER CIRCUIT

The Am9620 dual differential line receiver is designed to receive differential data from transmission lines and deliver reshaped TTL logic signals at the output. The circuit diagram
is shown in Figure 5. It consists of four parts: An attenuator, used to provide good common-mode noise rejection, a differential amplifier, a constant current source for the amplifier and an inverting output buffer.
The receiver accepts signals either through the input attenuator or directly at the inputs of the amplifier. A 500 mV differential between the attenuated inputs causes the output of the receiver to assume the corresponding TTL logic level. Up to $\pm 15$ volts of common-mode voltage is permitted on the two input signals. If the direct inputs are used only an 85 mV input difference is required, but the common-mode range is reduced. The output of the differential amplifier drives an inverting buffer to give a TTL level output, which can be AND tied for multiplexing purposes.

## THE Am9621 DRIVER CIRCUIT

The Am9621 is a dual high fan-out inverting buffer that can be used to drive either balanced or unbalanced transmission lines. The circuit diagram is shown in Figure 6.


Figure 5. Am9620 Differential Receiver Circuit


Figure 6. Am9621 Line Driver Circuit


Figure 7. Am9620 and Am9621 Used in Balanced Differential Mode with Back-Matching

|  | $R_{M}$ <br> when used <br> single ended | $R_{M}$ <br> when used <br> differentially |
| :---: | :---: | :---: |
| $50 \Omega$ | $32 \Omega$ | $16 \Omega$ |
| $75 \Omega$ | $62 \Omega$ | $30 \Omega$ |
| $92 \Omega$ | $82 \Omega$ | $41 \Omega$ |
| $100 \Omega$ | $90 \Omega$ | $45 \Omega$ |
| $130 \Omega$ | $120 \Omega$ | $60 \Omega$ |
| $300 \Omega$ | $290 \Omega$ | $145 \Omega$ |
| $600 \Omega$ | $590 \Omega$ | $295 \Omega$ |

TABLE I BACK MATCHING FOR THE Am9621

One of the drivers has four logic inputs, and the other has two inputs plus an input extender pin. Both drivers have two outputs, a direct output and an output through a $130 \Omega$ $( \pm 25 \%)$ series resistor. This resistor output allows the driver to match into $130 \Omega$ twisted pair lines in the single ended mode.

The circuit consists of a conventional DTL gate that drives an active pull-up output. This output stage uses the +12 volt supply to give a large drive capability and noise margin in the HIGH logic level. The output is clamped by diodes to $\mathrm{V}_{\mathrm{cc}}$ and ground in order to give a low impedance in all conditions of operation and limit line reflection transients.

## COMMUNICATION SYSTEMS USING THE Am9620 AND Am9621

A balanced transmission line communication system is shown in Figure 7. In the balanced mode both drivers in the Am9621 must be used and are driven from complementary sources. One driver can be driven from the other, but this method has the disadvantage of introducing delay between the complementary signals, which can cause momentary erroneous switching at the receiver. (This noise can be screened by altering the input response of the receiver with external components.) The system incorporates back matching at the driver.

The signals from the driver travel down the line, are reflected at the effective high-impedance inputs of the receiver, and return to the driver where they are absorbed in the series impedance. This method of matching has the advantage of


Figure 8. Am9620-Am9621 Impedance Chart
consuming only AC power as no DC component is present in the signals on the line.

Figure 8 shows the input impedance of the Am9620 and the output impedances of the Am9621 in its two logic states with and without the internal resistor. This chart can be used to estimate the signal reflections occurring in a system by plotting the line impedance as illustrated in Figure 4.

When the Am9620 is used in an unbalanced system the input threshold of the differential amplifier is set at a level half-way between the two output levels of the driver in order to give a differential noise margin. This is done by biasing the negative input of the amplifier with a voltage source.

## THE Am9614 DRIVER AND Am9615 RECEIVER

The Am9614 dual differential line driver and Am9615 dual differential line receiver (shown in Figure 9) are second generation elements designed to transmit and receive digital information over balanced transmission lines. The main difference between these and the Am9620 and Am9621 is that they use only a single +5 volt power supply and still provide common-mode rejection in a system of $\pm 15$ volts.


Figure 9. Logic Diagrams and Pin Numbers of the Am9614 and Am9615

The dual driver consists of two 3 -input AND gates driving output buffers, which have complementary outputs. Each of these complementary outputs is split into an active pull-up output and an active pull-down output. The differential receiver has $5 \mathrm{k} \Omega$ input impedance and provides $\pm 15$ volts of common-mode rejection. The receiver requires a 500 mV differential signal at the input in order to establish the correct logic level at the output over this common-mode range. Each receiver includes a $130 \Omega$ resistor, which can be used to terminate twisted pair lines. A response control input is available so that the $A C$ response of the receiver can be adjusted to suit the particular system requirements. The output of the amplifier drives an inverting buffer, which has the active pull-up and pull-down circuits split and brought out on separate pins.

## THE Am9614 DRIVER CIRCUIT

The Am9614 circuit is shown in Figure 10. Each driver consists of a 3 -input TTL AND gate with input clamp diodes and complementary buffer outputs. Each buffer output is split into an active pull-up output capable of sourcing 10 mA at 2.4 volts, and an active pull-down output, which can sink 40 mA at 0.4 volts. The two outputs of each buffer can be connected to give a low-impedance output at both logic levels. The output impedance of the driver is low and approximately the same at both logic levels to allow good back matching characteristics.


Figure 10. Am9614 Differential Line Driver Circuit Diagram

## THE Am9615 RECEIVER CIRCUIT

The Am9615 circuit is shown in Figure 11. The receiver consists of: (1) an input attenuator used to improve noise rejection by decreasing the voltage seen at the inputs of the differential amplifier. The attenuator is designed to give a $\pm 15$ volt common-mode rejection with a single +5 volt supply and, to limit the voltage seen by the input transistors of the amplifier. A $130 \Omega$ terminating resistor is available at the input of the attenuator; (2) a two-stage differential amplifier that takes the attenuated signals and produces an amplified signal to drive the output buffer; (3) a temperature-compensated current source; (4) an output buffer which produces TTL logic levels. The active pull-up and active pull-down circuits are brought out to separate pins for multiplexed operation. A strobe input and frequency response control are also provided.

## COMMUNICATION SYSTEMS USING <br> THE Am9614 AND Am9615

The normal method of using the devices is in a two-wire balanced system. Various techniques are available for matching the circuits to the line. The most widely used, although not the most efficient in terms of power dissipation, is to match the line at the receiver with a terminating resistor equal to the characteristic impedance of the line. A blocking capacitor is sometimes used to stop DC current flow and to reduce power dissipation. A better method is to back match at the driver by placing a resistor in series with the line. Table II gives the value of series resistors required for optimum matching into lines of different characteristic impedance. These values take into account the output impedance of the driver. The impedance curves for the devices are shown in Figure 12.

In many systems several drivers are multiplexed onto a single transmission line to save cost. Drivers can be multiplexed, as shown in Figure 13, by having all the active pull-up outputs of the non-inverting buffer drive one line and all the active pull-down outputs of the complementary buffer drive the other line. Since this configuration provides a low-impedance drive to only one logic level, some method must be used to correctly define the other logic level. Pull-up and pull-down resistors can be used at the receiver, but this causes large


Figure 11. Am9615/Am2615 Differential Line Receiver Circuit Diagram


| $Z_{0}$ | $R_{M}$ <br> when used <br> single ended | $R_{M}$ <br> when used <br> differentially |
| :---: | :---: | :---: |
| $50 \Omega$ | $24 \Omega$ | $12 \Omega$ |
| $75 \Omega$ | $51 \Omega$ | $24 \Omega$ |
| $92 \Omega$ | $68 \Omega$ | $33 \Omega$ |
| $100 \Omega$ | $75 \Omega$ | $36 \Omega$ |
| $130 \Omega$ | $110 \Omega$ | $54 \Omega$ |
| $300 \Omega$ | $280 \Omega$ | $140 \Omega$ |
| $600 \Omega$ | $580 \Omega$ | $290 \Omega$ |

TABLE II BACK MATCHING FOR THE Am2614/Am9614

Figure 12. Am9614/Am9615 Impedance Chart


Figure 13. Multiplexed Differential Mode Operation


Figure 14. Am9615 Receiver Termination Methods When Multiplexing
power dissipation, so some compromise is generally made between speed, power and DC noise margin. Figure 14 shows two alternate methods that can be used. In (a) the line is terminated in its characteristic impedance but with only a small DC current flow through $\mathrm{R}_{2}$; (b) the voltage swing at the termination is reduced by the clamp diodes. The worse case DC noise margin of the balanced system is 1.5 volts at both logic levels. The AC noise margin can be adjusted at the response control input with an external capacitor to ground. Figure 15 shows the relationship between cut-off frequency and capacitor value. Input noise at frequencies above the cut-off frequency and pulses of duration less than $1 / f_{c}$ will not cause changes in the receiver output.

## THE Am 2614 DRIVER AND Am 2615 RECEIVER

The Am2614 and Am2615 are circuits designed for unbalanced differential communication systems. The driver is a quad highspeed, high fan-out buffer suitable for driving low-impedance transmission lines. The receiver is a dual differential device that has an input threshold mid-way between the standard TTL logic levels. Otherwise the receiver is identical to the Am9615 receiver.
The devices use a single +5 volt supply and give reliable communication with up to $\pm 15$ volts of common-mode noise.

## THE Am2614 CIRCUIT

The Am2614 quad line driver consists of four high fan-out TTL NAND gates with active pull-up outputs. Each driver has provision for strobing the incoming data and can source 10 mA of current in the HIGH logic level, and sink 40 mA of current in the LOW logic level. The driver can be used as a highspeed buffer for logic applications as well as for line driving.

## THE Am2615 CIRCUIT

The Am2615 is the only TTL compatible line receiver available that can accept single-ended data from a transmission line and give $\pm 15$ volts of common-mode noise rejection. The difference between this circuit and the Am9615 is that the differential threshold of the Am2615 is set at 1.5 volts, midway between the. TTL logic levels, by biasing internally the differential amplifier.


Figure 15. Am2615/Am9615 Receiver Cut-off Frequency External Capacitance

## UNBALANCED DIFFERENTIAL SYSTEMS USING THE Am2614 AND Am2615

The Am2614 and Am2615 circuits can be used in an unbalanced system with a separate ground wire for each channel or with a ground wire shared between a number of channels. In an unbalanced ground-return the only penalty paid is a reduction in differential noise margin to 800 mV . The advantage of half as many drivers as in a balanced system often justifies this reduction.
In an unbalanced system with a common ground, a fourchannel system uses only three IC packages and five wires as against four ICs and eight wires for the balanced system. The common ground must be interlaced with the signal wires to ensure that any injected noise is common to all wires. Any unbalance will cause differential voltages.

The common ground is used at the negative input of each receiver, but the receiver ground is not connected to the common ground since it may be at a completely different potential. The main problem with an unbalanced system is that differences in potential are caused by: (1) DC currents that are summed in the common ground and cause a differential voltage drop at the input of the amplifiers. This difference voltage is usually small unless considerable DC currents are flowing down the lines; (2) AC currents that also add and cause voltage differences at the inputs of the amplifiers. These AC currents often can be quite large particularly if a lowimpedance transmission line is driven. This current causes an induced voltage in all the signal wires, the amplitude of which is dependent upon the mutual inductance and capacitance between the lines, and the self inductance of the line. The effect is difficult to analyze for more than two signal wires, but as the number of signal wires which share a common ground is increased the induced voltages become larger, and can cause erroneous switching of the differential line receivers. The duration of the induced noise is a function of the transition times of the transmitted signals, and can be screened out by suitable choice of capacitor at the response control input of the receiver. In practice it is often convenient and satisfactory to split a multi-channel system into groups of eight channels with a separate ground wire for each group of eight channels, and either use a capacitor to remove any AC noise caused by


Figure 16. Single Ended Back-Matched Operation With Common Ground


Figure 17. Am78/8831 Logic Diagram
sharing the common ground, or strobe the receivers at an appropriate time.
Figure 16 shows a typical unbalanced system with the signal wires sharing a common ground and the ground wire interlaced in with the signal wires.

## THE Am78/8831 PARTY LINE DRIVER

The Am78/8831 is a party-line driver that can be used for either single-ended or differential operation. The device has a two-input NOR gate control that determines whether it is to be used as a quad single-ended driver or a dual differential driver. The four outputs of the device have a three-state capability so that outputs can be connected to a bus for multiplexed operation and yet still keep a low impedance drive at both logic levels. The output of a driver can act as a source and a sink of large currents for driving into fairly low impedance lines, and can also be disabled into a third HIGH impedance state with the output loading the line with just a small leakage current.

The logic diagram of the device is shown in Figure 17. A twoinput NOR gate controls the mode of operation by switching exclusive OR gates on each pair of drivers. The four drivers are
split into pairs of two, and each of these pairs can be operated independently by means of a two input active low AND Disable/Enable gate.
When used for single-ended operation the two differential/ single-ended control inputs are held LOW. The device then operates as four independent non-inverting drivers. For differential working at least one differential/single-ended control input is held HIGH. The A-channel inputs are connected together and the B -channel inputs are connected together. Single inputs will then pass non-inverted to the $A_{2}$ and $B_{2}$ outputs and inverted on the $A_{1}$ and $B_{1}$ outputs.
For party-line operation outputs of different channels are tied together, and outputs of all channels except one are forced into the third high impedance state by having at least one of the channel disable inputs HIGH. The channel that is enabled has both channel disable inputs LOW, and the low-output impedance of this output at both logic levels controls the level of the bus, provides good capacitance drive and insures good waveform integrity.
The channel which is enabled can conveniently be selected by a decoding matrix using Am9301 1-of-10 or Am9311 1-of-16 active LOW output decoders. The high drive capability at


Figure 18. Am78/8831 Party Line Driver Circuit Diagram


Figure 19. Quad Single-Ended Operation With the Am9615 Differential Receiver
both logic levels enables drivers to drive a low impedance line and still supply the inverse leakage current of several disabled drivers.

The circuit diagram of the Am78/8831 is shown in Figure 18. The mode control gate is a conventional TTL NOR gate with diode pull-up. The output of this gate controls the polarity of the channels $A_{1}$ and $B_{1}$ through an exclusive $O R$ circuit. The outputs of the drivers have emitter follower active pull-up's so
as to present a low impedance in the HIGH logic level. The output has a short circuit current limiter and a clamp to the $\mathrm{V}_{\text {cc }}$ supply. The enable circuit consists of conventional TTL gate, which when enabled pulls down the collector of the phase splitter of the driver output and also cuts off the phase splitter so that both the active pull-up and pull-down circuitry are cut-off and only leakage current flows into the output. In this high impedance state the voltage level of the driver output is determined by external circuitry connected to the output.

## APPLICATIONS OF THE Am78/8831

The Am78/8831 is very useful in party line systems. The driver outputs can be connected together onto a data bus and the driver outputs controlled by an active LOW decoder. Figure 19 shows the Am78/8831 in a single-ended party line system with four parallel data busses. The ideal receiver for such a system is the Am2615 since it gives common-mode noise rejection for a single-ended system. A single ground wire is used together with the four data lines and this ground wire used to establish the level at the negative input of the differential receivers. The party lines can be terminated at both ends so that undesirable reflections do not interfere with correct operation and a good differential noise margin is maintained.

A driver that is some distance from both terminations sends out signals in both directions and the unwanted signal is absorbed in the termination.

The device can also be used in a differential mode as shown in Figure 20. The diagram shows a two channel differential party line system using the Am9615 dual differential receiver. The mode control of the Am78/8831 is held HIGH forcing the Channel 1 outputs of the devices to be the inverse of channel 2. The party line is terminated at both ends so that undesirable reflections are eliminated. This differential party line system will allow an extremely efficient system which is very insensitive to both differential and common mode noise.


Note: The $R_{i n}$ equivalent is $130 \Omega$ at 2.8 volts.

Figure 20. Dual Differential Operation Using Am9615 Differential Receiver

# APPLICATION OF FIRST-IN FIRST-OUT MEMORIES 

By John Springer, Digital Applications

The Am3341/2841, Am2812 and Am2813 are asynchronous first-in first-out memories using P-channel silicon gate MOS technology. All use the same fundamental storage mechanism, but are organized differently. The Am3341/2841 contains up to 64 four-bit words; the Am2812 holds up to 32 eight-bit words; the Am2813 holds up to 32 nine-bit words. All devices can easily be expanded to hold either more words or wider words. The Am2841 is functionally identical to the Am3341, but is faster. The logic symbols for these devices are shown in Figure 1.


Figure 1. Logic Symbols

## THE FUNCTION OF A <br> FIRST-IN FIRST-OUT MEMORY

A first-in first-out memory (FIFO) is a read/write data storage unit that automatically keeps track of the order in which data was entered into the memory, and reads the data out in the same order. It behaves like a shift register whose length is always exactly equal to the number of words stored. The most common application of a FIFO is as a buffer memory between
two pieces of digital equipment operating at different speeds. Such an application is illustrated in Figure 2, where machine 1 might be a relatively slow electromechanical input device and machine 2 might be a digital computer (or vice-versa). Data is frequently handled in a configuration like this by having machine 1 generate an interrupt requesting service from machine 2 every time a data word is available. If machine 1 transmits only a single word infrequently then the interruptoriented approach is reasonable, but if machine 1 is going to transmit 20 or 30 words, then the interrupt approach is inefficient. As each of the words becomes available, an interrupt must be generated, machine 2 must react, cleaning up its active processing, locate the interrupt, store the new data word, and return to its active processing only to receive another interrupt milliseconds later.


Figure 2. Asynchronous Interface between Two Digital Machines

An alternative processing method is cycle stealing on a direct memory access (DMA) channel. In this configuration the system is designed so that machine 1 has direct access to the memory of machine 2. As data becomes available from machine 1, it is inserted into machine two's memory during time periods when machine 2 is not using the memory. This method is fairly efficient, especially for transfer of large blocks of data from a disc or tape, but it also can result in interference with the active processing of machine 2 due to contention for the memory channel.
The most efficient way to handle the interface between these two machines is by using a special memory between the machines to temporarily store the data from machine 1 until machine 2 is ready to accept it. The memory must be large enough to store all the data that machine 1 might generate in-between services by machine 2 , and should be able to write the data at the speed of, and under control of, machine 1 ,
while reading the data at the speed of machine 2. An extremely useful feature in such a memory is the ability to perform read and write operations at the two different rates simultaneously and completely independently. This allows machine 1 to write new data into the memory at the same time that machine 2 is reading data from the memory without requiring any kind of synchronization between the two.

## METHODS OF CONSTRUCTING FIFO BUFFERS

There are a number of ways in which FIFO memories can be built. The design becomes trivial if there is no requirement for independent reading and writing. The data can be written into a shift register, for example, which is clocked by machine 1. When a block of data has been written, the register can be shifted until the first data word is available at the output, and then shift control can be handed to machine 2, which shifts the data out as required. This method requires that data transfer occur in blocks only, since once the data has been shifted to the output, a new word cannot be written until the last block has been completely read.

A somewhat more flexible FIFO can be built using a random access memory with counters used to generate the read and write addresses. A multiplexer is used to select the appropriate address counter for a read or write, and the counter is incremented at the end of the cycle, so that the next read or write will occur at the next counter address. Since the location of the next read and write are held in independent counters, reading and writing can be randomly intermixed. However, using an ordinary RAM, only one operation can be performed during a given cycle, since only one address can be selected at a time.

If the RAM is very fast relative to the machines using it, then the control logic can be designed to receive read and write requests independently and to execute them so quickly that the FIFO buffers appear to operate completely asynchronously. In the general case, this means the RAM cycle time must be less than half the cycle time of machines 1 or 2 . This is
necessary so that the buffer can perform alternate read and write operations at the maximum speed of both machines. The control logic to do this is fairly complex and requires an independent clock running at more than twice the frequency of machine 1 or 2.

The problem of handling read and write operations simultaneously is alleviated if a 2-port RAM is used. Such a device (e.g., the Am9338) has two independent sets of address inputs, one for reading and one for writing, so no synchronizing of read and write requests need occur. Unfortunately, two port RAMs are limited to small numbers of bits, and, therefore, are fairly expensive to use in a FIFO of reasonable size.
The Am3341/2841, Am2812 and Am2813 are totally integrated solutions to the problem of asynchronous FIFOs. A special unique control system is integrated into the device to make possible completely independent reading and writing. Because the control and data storage are intimately mixed on one LSI chip, a very efficient, cost-effective FIFO can be constructed. The three devices, all of which use the same basic control scheme, are organized into three different configurations to provide optimum flexibility for all applications.

## STORAGE AND CONTROL IN THE <br> Am3341/2841, Am2812 AND Am2813

The Am3341/2841, $64 \times 4$ FIFO will be used to explain the storage technique. A similar scheme is used in the Am2812 $32 \times 8$ FIFO and Am2813 $32 \times 9$ FIFO. A logic block diagram of the Am3341 is shown in Figure 3. Data words are stored in 64 four-bit registers, connected so the output of one feeds the input of the next. Note that if all 64 registers were clocked together, the device would look like a quad 64 -bit shift register. FIFO operation is performed by clocking each register independently so that data can be selectively shifted through the registers. To shift or not to shift: that is the decision which must be made independently by each of the 64 registers. The decision is made by examining a control flip-flop associated with each register to determine if that register contains valid data or not.


Figure 3

Initially, the FIFO is reset and there is no data anywhere in it. The control flip-flops are all reset to " 0 ." A write command causes a 4 -bit data word to be entered into the first register and sets the control flip-flop for that register, indicating valid data is present. The control flip-flop for the second register is a " 0 " and this causes it to continually examine the control flip-flop for the first register, looking for a "1." When the data is written into the first register, the second register sees the " 1 ," and a clock is generated to it, copying the data from the first register into the second, setting the control flip-flop for the second register, and clearing the control flip-flop for the first register. In exactly the same fashion, the third register copies the data from the second, and the fourth from the third until finally the data ends up in the last location. At this point all 64 registers contain the same data, but only the last control flip-flop contains a " 1 ," the others all having been reset as the data was copied into the next register.

As soon as the data moves from the first register to the second, the control flip-flop for the first register is cleared. A new data word can then be written into the first register. The first control bit is brought out as "input ready" (IR), and data can be entered anytime it is HIGH. When the data has been accepted, IR goes LOW (a " 1 " in the control bit) and when the data moves to the second register, IR goes HIGH again. The new data falls through the registers as long as there are " $0 s$ " in the corresponding control flip-flops. Eventually it reaches the register immediately behind a register already containing data. Since the control bit for that register is already a " 1, " the data is not moved any further and remains stacked up behind the existing data. A read command on the output causes the last control flip-flop to be cleared, creating a new empty location. The next to the last word is copied into the last word and the hole in the control register moves back toward the input as the data words move down one place. This process can continue until all data has been shifted out of the memory. When the last word has been read the external signal output ready (OR) remains LOW, indicating no more data is available.

This scheme allows the reading and writing of data to occur completely independently and even simultaneously. Data can be written into the device as rapidly as the device is capable of moving it away from the first register; it can be read at the same rate. The only constraint imposed by this scheme is that a certain amount of time is required for the first data word to propagate to the end of the register. This time is referred to as the "ripple-through" time and is the internal shift time multiplied by the number of bits from input to output.

## CONTROL SIGNALS TO THE Am3341/2841 AND Am2813

There are four signals used with the Am3341/2841 and Am2813 to control the reading and writing of data. These are parallel load (PL, or SI on 3341), input ready (IR), parallel dump (PD or SO on 3341) and output ready (OR).

The two outputs, IR and OR, are derived from the state of the first and last control flip-flops, respectively, and are used to indicate the presence or absence of data at the input and output of the FIFO. When IR is LOW (that is, input not ready) then there is data residing in the first data register. New data
may not be entered until this data has moved to the second register, indicated by IR going HIGH. The OR signal goes HIGH whenever valid data is present on the FIFO output. Whenever a shift-out command is received, OR goes LOW while the data is being changed. If there is no more data, OR stays LOW, indicating the memory is empty. Otherwise OR returns HIGH as soon as the new data is on the outputs. Data is entered into the FIFO by a LOW-to-HIGH transition on shift-in (PL), while IR is HIGH. The fact that both these signals are HIGH causes a strobe to the first data register to be generated, loading the data on the data inputs into register and setting the first control flip-flop. When the control flip-flop is set, IR goes LOW, indicating the data has been accepted. The input data can be changed after IR has gone LOW. When SI is then brought LOW, the data is transferred to the next register (unless there is already data there) and IR goes back HIGH, indicating that the input is ready to receive more data. If the memory is full, then the data in the first register will not move to the second, and IR will stay LOW. Once data moves into the second register, it falls spontaneously through the FIFO until it stacks up behind data already present.

Data in the last FIFO location is presented on the data outputs. While data is there, OR is HIGH. The next data word is obtained by applying a LOW-to-HIGH transition on shift-out (SO). This results in OR going LOW. The data does not actually change until SO is brought LOW again. The new data, if any, will be brought to the output and, after the data is stable, OR will go HIGH again. If the memory is empty, OR will remain LOW until a new word falls through from the input. Note that anytime OR is HIGH, there is good, stable data on the outputs.

## MASTER-RESET

The master reset pin ( $\overline{\mathrm{MR}}$ ) is used to clear all data from the FIFO. When it goes LOW, all the control flip-flops are cleared and the output buffer is cleared. IR will be forced HIGH during this time. When the MR signal is removed the FIFO is ready to accept new data. Note that if SI is held HIGH as the master reset ends, then both SI and IR will be HIGH, resulting in immediate entry of the data on the data inputs into the FIFO. If this is not desired, then SI should be held LOW during the master reset and until new data is ready to be entered.

## EXPANSION METHODS USING

## THE Am3341/2841

The four control signals on the Am3341 have been designed so that devices can be directly connected end-to-end, as in Fig. 6, and can thereby control each other. When data appears at the output of the first device OR goes HIGH. This causes an SI command to the second device which in turn causes IR to go LOW. Since IR is connected to SO, this causes a shift-out at the first device, driving OR LOW until new data is available, and the process repeats. Lengthening of the FIFO stack requires only this simple interconnection.

To make a wider FIFO devices are simply operated in parallel. Since each device is autonomous there need be no interconnection between paralleled devices, except that all the shift-ins at the front are connected together and all the shift outs at the end are connected together. Data then ripples independently through each row of FIFOs.

|  | FIFO empty, SI LOW IR HIGH, word "A" on inputs. |  | Word "C" written in same manner, and so on. When buffer is full, all control bits are I's and IR stays LOW. |
| :---: | :---: | :---: | :---: |
|  | Write input into first stage by raising SI. ( $\Delta=$ delay) IR goes LOW indicating data has been entered. |  | FIRST READ OPERATION <br> SO goes HIGH, indicating "Ready to Read". OR then goes LOW indicating "Data Read". |
|  | Release data into FIFO by lowering SI. After delay, data moves to second location, and IR goes HIGH indicating input available for new data word. |  | When SO goes LOW, the " 0 " in the last control bit bubbles toward the memory input. OR goes HIGH as the new word arrives at the output. IR goes HIGH when " 0 " reaches input. |
| 4 | Data spontaneously ripple through registers to end of FIFO, causing OR to go HIGH. The time required for data to fall completely through the FIFO is the "Ripple-through Time". |  | Read word " $B$ " out, word " $C$ " moves to output, and so on. |
|  |  |  | Read word " H ". OR stays LOW because FIFO is empty. Word " H " remains in output until new word falls through. |
| 6 | SI goes LOW allowing word " $B$ " to fall through. |  |  |



SI is brought HIGH (1) causing internal strobe (2) which loads data. When data has been loaded, IR goes LOW (3) indicating data can be changed (4). SI may then be brought LOW (5) causing IR to return HIGH (6).


OUTPUT TIMING SEQUENCE, Am3841/2841 AND Am2813
Data out changes (1); then OR goes HIGH (2). When SO goes HIGH (3), OR goes LOW (4) indicating data is about to change. After SO goes LOW (5) the data actually changes (6) and after it is stable, OR goes HIGH again (7).

Figure 5


The composite input ready indicates both devices are ready to receive data. The shift in pulse must be wide enough for all devices to load data under worst case conditions.

Figure 6. $8 \times 192$ FIFO Buffer Using Am3341/2841

The Am2812 is controlled exactly like the Am3341 and Am2813, except that the input ready signal is inverted.

Internally operation is like the Am3341/2841. The control signals are slightly different, however, and there are some additional features. There is a parallel load (PL) input, used to
load an 8 -bit word onto the first stage of the FIFO, and an input ready output ( $\overline{\mathrm{R}}$ ) which indicates that the FIFO is ready to receive a new data word. At the output, there is a dump command (PD), used to bring the next data word to the outputs, and an output ready signal (OR) which indicates that good data is available on the data outputs.

Data is loaded into the first FIFO location by a LOW-to-HIGH word is present at the output, OR (output ready) will be HIGH.

The next data word is shifted onto the outputs by a pulse on parallel dump (PD). When PD goes HIGH, the OR signal goes LOW, indicating that output data is about to be changed. When PD then goes LOW, the output data changes with the word behind the outputs moving onto the outputs. When the new output data has stabilized, OR will go HIGH indicating that good data is once again available on the FIFO outputs. If the PD pulse emptied the FIFO, then the OR signal will remain LOW and the last word read will remain on the outputs until a new data word falls through from the front of the FIFO.


When data is steady, PL or SL is brought HIGH (1) causing internal data strobe to be generated (2). When data has been loaded, $\overline{\mathrm{I}}$ goes HIGH (3) and data may be changed (4). $\overline{\mathrm{IR}}$ remains HIGH until PL is brought LOW (5); then $\overline{\mathrm{R}}$ goes LOW (6) indicating new data may be entered.


Am2812 OUTPUT TIMING
When data out is steady (1), OR goes HIGH (2). When PD or SD goes HIGH (3), OR goes LOW (4). When PD or SD goes LOW again (5), the output data changes (6) and OR returns HIGH (7).

Figure 7.
transition on PL when $\overline{\mathrm{I}}$ is LOW. (It is the coincidence of PL HIGH and IR LOW which results in the internal load strobe.) When the data has been entered the first control flip-flop sets, causing $\overline{\mathrm{R}}$ to go HIGH. When PL goes LOW again, the data in the front of the FIFO begins falling through the stack toward the output, and IR goes LOW as soon as it has moved to the second register. If the FIFO was filled to capacity when the data was loaded, then $\overline{\mathrm{R}}$ will stay HIGH; new data cannot be entered, and any additional shift in command will be ignored until $\overline{\mathrm{R}}$ goes LOW after some data has been removed from the FIFO.
Data entered into the FIFO falls through the registers until it reaches either the output or another data word. When a data

## MASTER RESET

A direct clear signal can be applied to the FIFO by a LOW logic level on the $\overline{M R}$ input. This will clear all the internal control register bits and will clear the data from the outputs. $\overline{\bar{R}}$ will go LOW indicating the FIFO is ready to receive new data. If the PL input is held HIGH when the $\overline{M R}$ returns to a HIGH state, then an internal input strobe will be generated, and whatever data is on the inputs will be loaded into the FIFO. If this is not desired then PL should be held LOW at the end of the master reset. The master reset will cause OR to go LOW and remain LOW until new data falls through from the input.

## FLAG

A flag output is available on the Am2812 and Am2813 to indicate whether the FIFO is more or less than half full. The flag signal is generated by summing the " 1 s " in the control flipflops, and therefore is not affected by the movement of data through the register. The flag signal goes HIGH when the 15th $\pm 1$ (i.e., the 14 th, 15 th, or 16 th) word is loaded into the FIFO. It will remain HIGH until there are less than $15 \pm 1$ words in the memory. It is always HIGH if there are more than 16 words in the FIFO.

## OUTPUT ENABLE

The Am2812 and Am2813 data outputs are 3-state signals. When OE is HIGH, they will be in either a HIGH or LOW state; if OE is LOW, they will go to a high-impedance OFF state. Outputs of several FIFO buffers can then be tied together onto a bus, and one of the buffers can be selected to drive the bus. When OE is LOW, the dump function (both SD and PD) is disabled.

## SERIAL INPUT AND OUTPUT (Am2812 ONLY)

The Am2812 also has the ability to read or write serial bit streams, rather than 8 -bit words. The device then works like a 256 by 1-bit FIFO. A serial data stream can be loaded into the device by using the SL clock input and applying data to $D_{0}$ input. Inputs $D_{1}-D_{7}$ must be grounded. The $S L$ signal operates just like the PL input, causing $\overline{\mathrm{I}}$ to go HIGH and LOW as the bits are entered. The data is simply shifted across the 8 -bit input register until 8 bits have been entered; the 8 bits then fall through the register as though they had been loaded in parallel.

A corresponding operation occurs on the output, with clock pulses on SD causing successive bits of data to appear on the $\mathrm{O}_{7}$ output. OR moves HIGH and LOW with SD exactly as it does with PD. When 8 bits have been shifted out, the next word appears at the output. If a PD command is applied after the 8 bits on the outputs have been partially shifted out, the remainder of the word is dumped and a new 8 -bit word is brought to the output.
When one of the serial clocks is used, the corresponding parallel signal (PL or PD) should be grounded.

## EXPANSION OF THE Am2812 AND Am2813

The input and output shift and ready signals have been designed so FIFOs can be directly connected end-to-end to make a longer (i.e., more words) buffer memory, as shown in the applications in Figures 10 and 11. Wider words can be stored by using independent FIFO stacks, side by side, like the Am3341s in Figure 6. When FIFOs are connected end to end, the total number of words that can be stored is $(31 n+1)$ not 32 n . This is due to the fact that when an SI command loads the 32nd word into a FIFO, the TR output stays HIGH, and no PD pulse is applied to the adjacent up-stream FIFO. As a result the word just written into the FIFO is duplicated at the output of the previous FIFO. When at least one word is removed from the downstream FIFO, the $\overline{I R}$ signal goes LOW, causing the duplicated word to be dumped from the up-stream device.

## SYSTEM INTERFACING

Normally' the input and output of a stack of FIFOs are interfaced with TTL logic. A special interface circuit is used internally on the inputs of the AMD family of FIFOs to provide complete electrical compatibility with TTL outputs; no external components need be used. The circuit works by using an MOS transistor inside the chip as a pull-up resistor in the HIGH state. When the voltage applied to the input is LOW, the internal resistor is disabled and presents no loading to the TTL output. THE V-I characteristic of the input is shown in Figure 8.


Figure 8. Input Voltage Current Characteristics
The logical interface between the FIFO inputs and the rest of the system must detect that all device inputs are ready, and then supply a shift in command when new data is available. Normally this is rather simple, since most data transfer interfaces contain a data strobe control and a not ready signal. Some caution must be exercised when a composite Input Ready signal for a parallel stack of FIFOs is formed. The inputs to the stack are ready to receive data only when PL is LOW and all input ready signals are HIGH (LOW on the Am2812. Data can be removed from the inputs to the stack only when all input ready signals have gone LOW (HIGH on the Am2812). The easiest way to handle this situation is to detect only that all inputs are ready to receive data, and then insure that data remains as long as is required by the worst case specification, rather than actually detecting that the data has been loaded into all devices.

The data on the data inputs must be held steady for about a 400 ns period following the SI or PL LOW-to-HIGH transition. The internally generated data strobe will occur sometime during this period. The strobe will not occur, however, until at least $25 n s$ after the SI transition. The rising SI signal may therefore also be a clock to a TTL register feeding the data inputs, as there is sufficient time available for the $t_{p d}$ of the register. However, it is preferable to change the input data on the falling edge of SI for additional timing margin in the system.
At the output of the FIFO, the logic must detect that all outputs are ready, and then supply the dump command when the data has been received by the system. Again, these two kinds of signals are normally available in systems.


CHARACTER BUFFER FOR TERMINAL
RS-232 data from the data set is converted to parallel 8-bit ASCII characters by an asynchronous receiver chip. When each character is received it is placed in the FIFO buffer. The characters (up to 64) are stored until a carriage return character is detected. An interrupt is then generated to the processor, informing it that a data line is ready.

Figure 9. Character Buffer for Terminal.


The Fuliness Flags from Am2812 or Am2813 FIFOs can be encoded by an Am93L18 8-input priority encoder. The output code $\mathrm{F}_{0}-\mathrm{F}_{2}$ indicates the weight of the highest priority input which is L.OW. GS is group signal; it is HIGH if all the inputs are HIGH.

Figure 10


The serial I/O of the Am2812 is used, with data clocked into the $D_{0}$ input by CPIN and clocked out of the $\mathrm{Q}_{7}$ output by CPOUT. Since data stacks up at the output end, the shift register appears to have a length corresponding to the number of words stored. For a 327 -bit shift register, for example, it should be initialized with 327 O's. Data may then be entered or recirculated and the MOD 327 counter can be used to indicate the "address" of the current bit. A parallel transfer between devices is used.

Figure 11. N-Bit Shift Register, $\mathbf{N}=8$ to 512.


The combination of the counters and multiplexers act as a key encoder on the key matrix. A closure will produce a HIGH on the multiplexer output $\overline{\mathrm{Z}}$ when the appropriate switch is scanned. The HIGH is stored in a flip-flop to provide a shift-in command to the FIFO one clock period wide. The flip-flop is clocked on the falling clock edge to insure the count is stable during the shift-in pulse.

Figure 12. Storage of Switch or Key Closures.

# APPLICATIONS OF DYNAMIC SHIFT REGISTERS 

By John Springer, Digital Applications

## INTRODUCTION

MOS technology has several characteristics that make it ideal for data storage. Because MOS structures are small, relative to bipolar devices, a large number of bits can be stored on a small chip. Additionally, MOS devices exhibit high impedances that make it possible to store data on small parasitic capacitors rather than in normal cross-coupled transistor pairs. Using capacitive storage techniques has the effect of further increasing the number of bits that can be stored in a given area, because the number of MOS devices needed per bit is reduced. Circuits that store data on capacitive nodes are called "dynamic" because they depend on continual refreshing of the stored charge to maintain its integrity. In random access memories this refreshing is usually accomplished by reading and re-writing the data back into the same storage nodes through some internal refresh circuitry. In dynamic shift registers refreshing is accomplished by simply shifting the register, so that the stored data is "read" from one bit and written into the next one. Dynamic storage introduces a new constraint on operation of a shift register in that there is not
only a maximum operating frequency due to normal propagation delays, but also a minimum operating frequency defined by the maximum time that can elapse between refresh operations. This application note deals with the series of dynamic MOS shift registers in Table I.

Table 1

| Device | Length | Maximum Data Rate |
| :--- | :---: | :---: |
| Am1402A | $4 \times 256$ | 5 MHz |
| Am1403A | $2 \times 512$ | 5 MHz |
| Am1404A | 1024 | 5 MHz |
| Am1405A | 512 | 3 MHz |
| Am2802 | $4 \times 256$ | 10 MHz |
| Am2803 | $2 \times 512$ | 10 MHz |
| Am2804 | 1024 | 10 MHz |
| Am2805 | 512 | 4 MHz |
| Am2806 | 1024 | 4 MHz |
| Am2807 | 512 | 4 MHz |
| Am2808 | 1024 | 4 MHz |



Figure 1. Advanced Micro Devices Dynamic Shift Registers

## DYNAMIC SHIFT REGISTER CIRCUIT

In dynamic shift registers data storage occurs entirely on capacitive nodes. The circuit used for each bit of the registers is shown in Figure 2. Each cell consists of two storage nodes, which may be designated the master and the slave. There are two clock lines fed to each cell; one clock causes data on the input to be fed into the master storage node and the other causes data stored on the master node to be shifted into the slave. The output of the slave feeds the master input to the next cell. The two storage nodes, alternately activated, provide the escapement mechanism used in all types of dual rank flip-flops to prevent data from feeding straight through from the input to the output.


Figure 2. Dynamic Two-Phase Storage Cell

The master and the slave in the cell each consist of three transistors, which may be designated as the input transistor $\left(Q_{I 1}, Q_{I 2}\right)$, the load transistor $\left(Q_{1}, Q_{L 2}\right)$ and the transfer gate ( $\mathrm{O}_{\mathrm{T} 1}, \mathrm{QT}_{2}$ ). Each of these transistors behaves like an open circuit when its gate is at a HIGH logic level and like a closed switch or resistor (the impedance depends on the geometry of the device) when its gate is at a LOW logic level. The gate input impedance is very high, on the order of $10^{18}$ ohms, so virtually no current flows into the gate.

The dynamic operation of the circuits is illustrated in Figure 3. When both clocks are HIGH the load and transfer gates are off, and no current flows in the circuit. The data on the input turns the input transistor on or off. When the master clock goes LOW, the load transistor turns on and serves as a load resistor of about 200 k ohms for the input device, establishing a level near $V_{C C}$ or near $V_{D D}$ (depending on the state of the input transistor) at point JM. At the same time the transfer gate, $\mathrm{O}_{\mathrm{T} 1}$, turns on, allowing current to travel onto or off of the parasitic storage capacitor, so that the voltage on the capacitor is the same as the voltage at point JM. When the master clock goes HIGH, the transfer gate shuts off and the stored level is trapped on the capacitor. The load transistor also shuts off so that power is no longer dissipated through the input transistor. At some time later the slave clock goes LOW and the identical process occurs in the slave half of the cell. When the charge is stored at the output of the slave it is also at the input to the master of the next cell, so a shift of one bit in the register is accomplished by applying a master clock and then a slave clock. Note that power in the register is consumed only when one of the two clocks is LOW.

The mode of operation described above is typical for all dynamic two-phase shift registers. A disadvantage of the twophase operation is that two clock pulses are needed for each shift of the register. The demanding requirements on the



Figure 4. Functional Equivalent of Am1402/3/4A and Am2802/3/4
clock signals (pulse width, voltage levels and speed) limit the data rate through the register to about 2 to 3 MHz generally. It is possible, however, to alter the register configuration slightly to double the data rate through it.
In the Am1402/3/4A and Am2802/3/4 a data shift occurs on every clock pulse rather than on every pair of clock pulses. This is accomplished by multiplexing two registers onto the same input and output lines, as shown in Figure 4. The "odd" numbered bits are stored in one register and the "even" bits in the other. The master clock of one is tied to the slave clock of the other and vice-versa. Clock $\phi 1$ acts as a master clock to the odd register, shifting data on the data input into the master of flip-flop 1. The same clock acts as the slave to the even register, shifting data into the output of the last flip-flop. From the last flip-flop it is fed to a dynamic output multiplexer modeled in Fig. 4 as a pair of ORed latches so that it will appear on the output pin when $\phi 2$ occurs. The output multiplexer acts like an extra $1 / 2$ bit of register, so that the data entering the odd register during $\phi 1$ will leave the multiplexer N pulses later, also during $\phi 1$. Similarly data entering the register during $\phi 2$ will appear on the output during $\phi 2$.

The data rate through the dynamic multiplexed register is twice the frequency of either of the clock inputs $\phi 1$ or $\phi 2$, so for a given clock frequency and using basically the same cell, the data rate is doubled over the normal two-phase register.

## CLOCK TIMING IN THE REGISTERS

There are two constraints on clock timing imposed by the dynamic storage medium. First, the clock must be LOW long enough to fully charge or discharge the storage capacitor. The capacitor is approximately 0.1 pf and it is charged through the series resistance of the transfer gate (about $40 \mathrm{k} \Omega$ ) and either the load transistor or the input transistor. Figure 5 shows the charge on the capacitor as a function of clock LOW time, assuming charging begins when the clock reaches about -10 V . The LOW-to-HIGH charging occurs more rapidly because the impedance of the input gate is much less than the impedance of the load transistor. These are nominal curves
and a guardband must be allowed for tolerances on the resistors and capacitor.

In between clocks the charge stored on the capacitor will slowly leak away due to PN junction leakage. If too much time elapses between clocks a stored negative level may decay so much that it cannot turn on the next input gate completely, so that during the next clock the stored level will appear to be a HIGH instead of a LOW, resulting in inversion of the data. The maximum time that the clocks can be stopped, or remain in the HIGH state, is a complex function of several parameters. It is principally affected by the temperature of the die inside the package, becoming shorter as the die gets hotter. The three curves in figures $6 \mathrm{~A}, 6 \mathrm{~B}$ and 6 C can be used to determine the nominal maximum clock HIGH time. When the devices are operated in a "burst" mode, then the die temperature is governed by the greater of the two duty cycles. Again a guardband must be added as these curves assume typical device parameters. The calculations used for the curves are shown in the box.


Figure 5. Charge on Storage Capacitor Versus Clock LOW Time ( $\mathrm{V}_{\phi \mathrm{L}}=<-10 \mathrm{~V}$ )


Figure 6A.


Figure 6B.

Maximum Clock HIGH Time
Versus Clock Duty Cycle (Am1403A, 2803, 1404A, 2804, 2805, 2806)


Figure 6C.

Note: These are theoretical typical curves and should not be used as guaranteed limits.

## CALCULATION OF MAXIMUM CLOCK HIGH TIME

The maximum clock HIGH time is the time required for the charge on the capacitor to decay from its full value of -10 V to a level at which it will be incorrectly read by the next stage input. This level is about 0 V so a loss of 5 V on the capacitor can be tolerated. The charge on the capacitor escapes through junction leakage, which, for these registers, is about 0.1 pA at $25^{\circ} \mathrm{C}$. The leakage current doubles for every $10^{\circ}$ rise in junction temperature. The capacitor is about 0.1 pF in value.
$\Delta V=5 \mathrm{~V}=\frac{\mathrm{it}}{\mathrm{C}}$, where i is leakage current and C is 0.1 pF $t_{\varnothing H}=\frac{0.5}{i_{\text {leak in } p A}}$ where $t_{\phi H}=$ maximum clock HIGH time $i_{\text {leak }}=0.1 \times 2^{k}$
where $\mathrm{k}=\frac{\mathrm{T}_{\text {junc }}-25^{\circ} \mathrm{C}}{10}$ because leakage doubles every $10^{\circ}$

$$
\mathrm{T}_{\mathrm{junc}}=\mathrm{T}_{\mathrm{a}}+\theta_{\mathrm{ja}} \times \text { power diss., }
$$

where $\theta_{\mathrm{ja}}$ is junction to ambient temperature
$\theta_{\text {ja }}=\left\{\begin{array}{l}180^{\circ} \mathrm{C} / \text { Watt for Metal can } \\ 105^{\circ} \mathrm{C} / \text { Watt for } 16 \text { lead DIP (1402A/2802) }\end{array}\right\}$
power dissipation is directly porportional to clock duty cycle (clock LOW time divided by total clock period).
power $=1.2 \times$ duty cycle $\left(V_{D D}=-5 \mathrm{~V}, V_{S S}=+5 \mathrm{~V}\right)$
$\mathrm{i}_{\text {leak }}=0.1 \times 2^{\mathrm{k}}$ where $\mathrm{k}=\frac{\mathrm{T}_{\mathrm{a}}+\theta_{\mathrm{ja}}(1.2 \times \mathrm{DC})-25}{10}$
$t_{\emptyset H} \max =\frac{5}{2^{k}}$
For TO-5 can (Am1403A and 1404A):

$$
\log \left(t_{ø H}\right)=1.45-0.03 T_{a}-6.45 D C
$$

For DIP package

$$
\log \left(t_{\emptyset H}\right)=1.45-0.03 \mathrm{~T}_{\mathrm{a}}-3.78 \mathrm{DC}
$$

Note that for small duty cycles the clock high time depends only on ambient temperature.

## APPLICATIONS OF THE REGISTERS

## 1. Clock Driving

Numerous circuits are available for clock drivers for these registers. The clock HIGH level is 5 volts and the LOW level is -12 volts. The sophistication required in the clock driver depends on how rapidly the registers are to be driven. At low data rates the clock can be generated by simply driving a TTL clock signal into a PNP transistor with a pull down resistor (Figure 7). Of course this is not suitable for driving very large loads, or small loads at high speed, because of the slow fall time on the clock. Most often a monolithic driver such as the MHOO26 is adequate. For very high speed operation, up to 10 MHz with the Am2802/3/4, a good hybrid
driver or a discrete push-pull driver should be used. The rise and fall times of the clock signal can be controlled with a series resistor in the clock line.

A very important consideration in the clock driver is that the clock signal to the register MUST NEVER EXCEED $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ ! If the clock voltage rises higher than this, undesired PNP transistors are formed on the MOS chip, discharging the storage capacitors and possibly permanently damaging the register. To guard against overshoot on the clock lines, a germanium (not silicon) switching diode should be used to clamp the clocks to $V_{\text {SS }}$. For long clock traces on PC boards, it may be necessary to consider transmission line effects also, and backmatch the clock lines with a series resistor at the driver.


Figure 7. Simple Clock Driver

## 2. TTL Interfacing

The inputs and outputs of these registers are, except for the clock lines, compatible with TTL logic levels, although it is necessary to add some resistors. The input threshold is 2 volts below $\mathrm{V}_{\mathrm{CC}}$, higher than a normal TTL $\mathrm{V}_{\mathrm{OH}}$, so a pull-up resistor must be used on the TTL output to establish the higher logic level. DTL, which has an internal resistor pull-up, does not require the extra resistor.

The output of the registers are open drain transistors whose sources are connected to $\mathrm{V}_{\mathrm{Cc}}$. This output transistor has an impedance of about 1,000 ohms, and will establish the HIGH level on the output, but an external pull-down resistor must be connected between the output and $V_{D D}$ to establish the LOW level. This is true whether the output is driving TTL or another MOS input. The pull-down resistor must be small enough to sink 1.6 mA (one TTL load) and maintain 0.4 V at the TTL input and large enough that the MOS output can supply current to the resistor and still hold the output at 2.4 V . A 3 k ohm resistor to $\mathbf{- 5}$ volts will suit most applications as shown in Figure 8.

## 3. Register Output to Register Input Interfacing

A frequent application of the Am1402/3/4 and Am2802/3/4 is for serial storage of data which is updated from time to time. In this application several registers are connected end-to-end to provide the required storage capacity and the output of the last register is tied back to the input of the first register through a two-input multiplexer so that either the data output or some new data can be written into the first location. Such a system is illustrated in Figure 9.

When the registers are used in this fashion, some timing constraints must be observed. The output of the register switches state following the falling edge of the clock (either $\phi 1$ or $\phi 2$ ). The data remains stable until the falling edge of the next clock. The input accepts data just prior to the rising edge of the clock. When the output of one register is connected to the input of another register (or to its own input via a multiplexer) the data appearing on the output is written into the input during the same clock LOW time. This is different from TTL, in which the output of one register is written into the input of the next on the next clock edge. Because the data is transferred during the clock LOW time, the LOW time must be at least equal to the propagation delay (clock-to-output) plus the set-up time at the input. The sum of these times is substantially longer than the minimum clock pulse width so that when register output is tied to a register input the minimum clock pulse width must be lengthened.
If the registers must be operated at very high speed, then the clock LOW time must be as short as possible, and the requirement that data transfer occur during the LOW time may not be acceptable. In this case a TTL flip-flop can be used between registers to act as a single bit fast interface. The TTL flip-flop is clocked on the falling edge of both $\phi 1$ and $\phi 2$ so that in each case it stores the data brought to the MOS output on the previous clock. The same falling edge that clocks the TTL flip-flop is the start of the clock LOW period during which the data in the TTL flip-flop is written into the first bit of the next MOS register. While this scheme solves the speed problem, it introduces an extra bit of delay in the register string. See Figure 10.

$\mathbf{R}_{\mathrm{L}}$ Load Resistor Values for Different $V_{D D}$ Supplies

|  | $\mathrm{V}_{C C}=5 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{DD}}=-5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{D}}=-9 \mathrm{~V}$ |
| :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{L} 1}$ | 3.0 k | 4.7 k |
| $\mathrm{R}_{\mathrm{L} 2}$ | 4.7 k | 6.2 k |
| $\mathrm{R}_{\mathrm{L} 3}$ | Not <br> required | 3.9 k |



Figure 9. , Recirculating Register. Data-out Changes Following Clock HIGH-to-LOW Transition and is Written Into Input During the Same Clock LOW Time.


Figure 10. TTL Flip-Flop Acts as High Speed Interface Between Registers, Allowing Use of Short Clock Pulses, But Also Introduces an Extra Bit of Delay


## 4. Register Systems Using the Am2805/6/7/8

The Am2805/6/7/8 512 and 1024-bit registers are not internally multiplexed, but require a pair of clock pulses to product a shift of one bit. These registers also have recirculation logic built-in under control of a write input (W). When the write input is HIGH, data on the input enters the register during $\phi 2$, the master clock. When the write input is LOW, the data at the output of the last bit is written into the first bit instead. The functional diagram is shown in Figure 11. A read control, $R$, gates the output through an open drain AND gate, so that the outputs of several registers can be ORed together and one register selected. The Am2805 and Am2806 also have a two-input chip select gate; both inputs must be HIGH in order to write into or read from the register. If either chip select input is LOW, the register recirculates.

Note that the write and read gating is activated by the appropriate clock phase. This is done not for dynamic storage purposes but rather to conserve power; no power is dissipated in the input if $\phi 2$ is HIGH and no power is dissipated in the output if $\phi \mathbf{1}$ is HIGH. Dynamic storage does occur in the
output gating, with the transfer gate activated when $\phi 1$ is LOW and the read control is HIGH. Data will appear on the output 100 ns after $\phi 1$ goes LOW and read goes HIGH. Data will be stored dynamically in the output stage until the next $\phi 1$ provided that read remains HIGH until the end of the clock LOW time. If read goes LOW before $\phi 1$ goes HIGH the output will turn off.
In large register systems, many Am2805/6/7/8 registers can be connected in parallel and the desired register addressed through the chip select and/or the read and write controls. When many register outputs are connected together the capacitance on the output is increased and care must be taken to insure that the 1,000 ohm output device can fully charge the line.
For higher speed operation, pairs of these registers can be connected in parallel in a multiplexed mode, like the internal configuration in the Am1402/3/4. The inputs and outputs are tied together and the clocks are reversed between the two devices. A flip-flop toggled on each clock pulse can be used to alternate control between the two MOS registers as shown in Figure 12.


# A RANDOM-PATTERN GENERATOR FOR TESTING DIGITAL DELAY ELEMENTS 

By John Springer, Digital Applications

Shift registers can be tested simply with the use of a linear
feedback shift register for pseudo-random bit pattern generation.

The most fundamental test that has to be applied to a digital delay element like a shift register, is to insure that it stores data correctly for the proper length of time. To perform this test, one should apply a sequence of bits to the input and, after a delay of $n$ bits, that same sequence should appear at the output. Fig. 1 illustrates a general scheme.

There are several possible ways to construct such a system. If the pattern is an infinite string of 1 s or 0 s , then the whole thing is trivial. Alternating 1 s and 0 s , or any other pattern for which the cycle length of the pattern divides the length of the register evenly, require no extra delay element since the output at any given time is the same as the input at the same time. For example, if the register is 256 bits long and the pattern is a 16 -bit sequence, then the register will contain 16 full sequences and the bit on the output will be the same as the bit going into the input.

A good test pattern for a register is a pseudorandom sequence of bits formed by a Linear Feedback Shift Register (LFSR). The LFSR can be built easily from MSI devices, and will generate long sequences of apparently random 1 s and 0 s . An $n$-bit LFSR can always be designed to go through $2^{n}-1$ states before repeating, and the


Fig. 1-General scheme for testing shift registers applies a sequence of bits to the input. After a delay of $n$ bits, the same sequence should appear at the output.
serial output from the register will contain all possible sequences of $n$ bits except one (usually all 0 s$)$. A significant advantage of the LFSR is that it is possible to generate combinationally the output sequence shifted in time by any number of bits, obviating the extra delay element in the tester.

Fig. 2 illustrates a 4-bit LFSR. An LFSR is formed by feeding the input to the register with the exclusive-OR of some of the register outputs. This particular register, whose input is the EX-OR of the first and last bits, will produce two loops or cycle sets. One is the persistent state of all $0 s$, and


Fig. 2-Linear Feedback Shift Register and MSI equivalent. $\phi(x)$ is the characteristic polynomial for this register.


Fig. 3-BASIC program gives tap connections for up to 10 different delays for a register of up to 40 bits.
the other is a loop of $2^{n}-1=15$ states.


The output of the register is Q3, a 15-bit cycle of 1 s and 0 s . An LFSR is described mathematically by a characteristic polynomial as shown in Fig. 2. The output of the register is labeled $x^{0}$. The next to the last bit is $x^{1}$ and so on. The exponent indicates the delay between a given register position and the LFSR output. Location $x^{3}$ is advanced by 3 time periods from the output $x^{0}$.

The characteristic polynomial is derived from the equation of the feedback, using modulo 2 addition. For the example in Fig. 2, the LFSR input, which is delayed four bits from the output, is labeled $\mathrm{x}^{4}$.
$x^{4}=x^{3}+x^{0}(+$ is modulo 2 addition, or EX-OR)

$$
x^{4}=x^{3}+1
$$

$$
x^{4}+x^{3}+1=0
$$

$\phi(x)=x^{4}+x^{3}+1$ characteristic polynomial


Fig. 4-General tester using LFSR for pattern generation and parity checker for producing advanced pattern.

A property of LFSRs is that exclusive-ORing any group of register outputs together will produce the same bit sequence as the output but shifted in time. The first four shifts of time are directly available at $x^{1}, x^{2}, x^{3}$ and $x^{4}$. Any other time shift can be obtained by EX-ORing the appropriate signals $x^{0}-x^{3}$.

Determining which outputs to EX-OR requires a polynomial division. If $n$ is the number of time periods to be shifted, then

$$
\frac{x^{n}}{\phi(x)}=Q+\frac{R}{\phi(x)}
$$

When the characteristic polynomial is divided into $x^{n}$ the quotient $Q$ is of no interest, but the remainder $R$ indicates the register bits to be EX-ORed to obtain the time shift of $n$. The arithmetic can be performed by synthetic mod 2 division.

Suppose that for the 4-bit register used in the example, we want a signal that is the output stream advanced by nine time periods (same as delayed by six periods, since the cycle repeats every 15 states).

$$
\begin{gathered}
\phi(x)=x^{4}+x^{3}+1=11001 \\
x^{9}=1000000000 \\
11001 \begin{array}{c}
111101 \\
\frac{1000000000}{1001} \\
\frac{11001}{10110} \\
\frac{11001}{11110} \\
\frac{11001}{11100} \\
\frac{11001}{101}
\end{array}
\end{gathered}
$$

The remainder is $101=x^{2}+1$. This indicates that the last bit and the second from the last bits should be EX-ORed. For a starting state of 1000:

$$
\begin{aligned}
x^{0} & =000111101011001000111101011001 \ldots \\
x^{0}+x^{2} & =011001000.111101011001000111101 \ldots
\end{aligned}
$$

The synthetic division can be performed fairly easily on a computer. Fig. 3 is a program written in Computer Science Corp.'s BASIC that gives tap connections for up to 10 different delays for a register of up to 40 bits (these limits are set only by the DIMENSION statement 10). The program generally costs less than $50 \not \subset$ to run on-line. Table 1 lists tap connections for some common long shift registers using a 20-bit LFSR with $\phi(x)=x^{20}+$ $x+1$ (input is EX-OR of the last two bits).

Table 1
ADVANCE SEQUENCE BY EX-OR BITS

| 128 | $6,8,10,12$ |
| ---: | ---: |
| 256 | $4,11,12,15,16,19,20$ |
| 512 | $2,4,7,8,10,12,18,20$ |
| 1024 | $3,7,8,13,14,15,19$ |

The appropriate bits can be EX-ORed using an MSI parity generator/checker such as the 9348 (12 input) or the 74180 ( 8 input). The resulting scheme is shown in Fig. 4.

# The Am25S05, Am2505 and Am25L05 Schottky, Standard and Low Power TTL 2's Complement Digital Multipliers 

By John R. Mick

## INTRODUCTION

This application note is an updated and expanded version of the "A 2's complement Digital Multiplier - the Am2505" application note by R.C. Ghest, published in November, 1971. The device is now available in three technologies. The Am25S05 is a very high speed 2 's complement multiplier built using advanced Schottky technology. The Am2505 is a standard power MSI element for medium speed applications. The Am25LO5 is a low-power MSI circuit for slower speed applications.

The Am25S05, Am2505, and Am25LO5 can be used in iterative arrays to perform multiplication of 2's complement numbers with a minimum of hardware. The new Am25S05 provides the capability to perform very high speed direct hardware multiplications and is especially suited for real-time digital processing applications. These devices will find applications in minicomputers, recursive or non-recursive digital filters, Fast Fourier Transform processors, adaptive digital integrators and many other digital implementations of special arithmetic algorithms.
At the present time, digital machines perform multiplication using either serial techniques, serial-parallel techniques, or allparallel techniques. The multiplication speeds can be very slow to very fast depending on the exact hardware implementation used and the hardware constraints imposed. The Am25S05, Am2505, and Am25L05 are particularly suited for either all parallel multiplication or serial-parallel multiplication.

## MULTIPLICATION DEFINITION

According to Webster's Dictionary, multiplication is "a mathematical operation that at its simplest is an abbreviated process of adding an integer to itself a specified number of times and that is extended to other numbers in accordance with laws
that are valid for integers." This definition is particularly appropriate for binary numbers in that all hardware binary multiplication schemes make an "add" or "no-add" decision and maintain the "weighting" rules of binary numbers. The two numbers involved in the operation are usually called the multiplicand (the number to be multiplied) and the multiplier (the number that multiplies) with the result being called the product (later in this application note the partial products or partial sums will be important).
Binary multiplication is performed as in the following four digit example. The terms X and Y are:

$$
\begin{aligned}
& X=x_{0}\left(2^{0}\right)+x_{1}\left(2^{1}\right)+x_{2}\left(2^{2}\right)+x_{3}\left(2^{3}\right) \\
& X=x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8) \\
& Y=y_{0}(1)+y_{1}(2)+y_{2}(4)+y_{3}(8)
\end{aligned}
$$

where $x_{i}$ and $y_{i}$ can assume a " 0 " or " 1 " value for $i=$ $0,1,2$ or 3.

If $X$ is the multiplicand and $Y$ is the multiplier, the product $S$ of $X \cdot Y$ is

$$
\begin{aligned}
S=X \cdot Y & =y_{0}(1)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right] \\
& +y_{1}(2)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right] \\
& +y_{2}(4)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right] \\
& +y_{3}(8)\left[x_{0}(1)+x_{1}(2)+x_{2}(4)+x_{3}(8)\right]
\end{aligned}
$$

In the above example, it can be seen that three additions are required to generate the product $S$ of $X \cdot Y$; the first two of these are usually called partial products or partial sums. In order to examine the weighting of the binary numbers in the above example, the complete partial product solution is shown in Figure 1 and the weights of the $x$ terms and $y$ terms have been combined.


Figure 1. Multiplication of Two Unsigned 4-bit Numbers $X$ and $Y$

The $s_{7}$ (128) term represents the carry out of the final summation. As is seen, the multiplication of two 4-bit unsigned words results in an 8 -bit product. This can be extended to a general statement; that is, the multiplication of a m-bit unsigned number with a $n$-bit unsigned number gives a $m+n$ bit resultant unsigned product. This number may be truncated of course and rules will be given later for determining the resulting accuracy when the hardware is being reduced.

It should be recognized that the product terms associated with $y_{0}$ and $y_{1}$ can be added in one adder and the product terms associated with $\gamma_{2}$ and $y_{3}$ can be added in a second adder at the same time; thereby giving two partial products after one adder propagation delay time. These two partial sums can then be added in a third adder to give the resultant product of the multiplication.

One technique for reducing multiplication time that is presently being used in serial and serial-parallel multipliers is to ignore addition when the multiplier bit is a logic " 0 ." When this is done the number of terms to be added is equal to the number of 1 's in the multiplier word. This method can be extended in such a way that strings of 1 's can also be ignoredthis leads to an important new technique for performing high speed multiplication. This technique will be discussed in greater detail later.

| $\begin{gathered} \text { Sign } \\ \text { bit } \\ -2^{3} \\ -8 \end{gathered}$ | wo's $\begin{gathered} 2^{2} \\ 4 \end{gathered}$ | $\begin{gathered} 2^{1} \\ 2 \end{gathered}$ | $\begin{gathered} 2^{0} \\ 1 \end{gathered}$ | Decimal Number |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | +7 |
| 0 | 1 | 1 | 0 | +6 |
| 0 | 1 | 0 | 1 | +5 |
| 0 | 1 | 0 | 0 | +4 |
| 0 | 0 | 1 | 1 | +3 |
| 0 | 0 | 1 | 0 | +2 |
| 0 | 0 | 0 | 1 | +1 |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | -1 |
| 1 | 1 | 1 | 0 | -2 |
| 1 | 1 | 0 | 1 | -3 |
| 1 | 1 | 0 | 0 | -4 |
| 1 | 0 | 1 | 1 | -5 |
| 1 | 0 | 1 | 0 | -6 |
| 1 | 0 | 0 | 1 | -7 |
| 1 | 0 | 0 | 0 | -8 |

Figure 2. Full Definition of a 4-bit Two's Complement Binary Number

## TWO'S COMPLEMENT NOTATION

This section is presented as a quick review of the two's complement numbering system and is intended to give insight for the designer not familiar with two's complement notation. The two's complement numbering system is a technique for describing positive and negative numbers in a convenient notation. When contrasted with other numbering systems such as sign-magnitude and one's complement, it has the advantage of only having one representation for the number "zero." Also, two's complement numbers can be added or subtracted without concern for the sign of each number as the result will be correct in two's complement notation.
In 2's complement notation, the sign bit is a logical " 0 " for positive numbers and a logical " 1 " for negative numbers. Four bits may be used to represent the numbers +7 to -8 as shown in Figure 2. Notice that the sign bit does carry magnitude information that has a negative value.
From this example, it is readily apparent that the magnitude of the negative numbers is not represented by its associated magnitude bits if the sign bit is ignored as is the case for the positive numbers. One way to find the absolute magnitude of a negative 2 's complement number is to invert all bits and add plus binary one as in the example below:

| 1011 | Negative 2's complement number |
| ---: | :--- |
| 0100 | Inverted |
| +0001 | One Added |
| 0101 | Result |

From this example, it is seen that the magnitude of this negative numbers is five.
Likewise, to form a negative 2's complement number, the positive representation is taken, inverted, and plus binary one is added as shown.

| Positive number +3 |  |
| :--- | ---: |
| $\quad$ Binary representation | 0011 |
| Inverted | 1100 |
| One added | +0001 |
| Minus three in two's complement | 1101 |

The advantage of two's complement in many computers and digital processors is that addition and subtraction can be performed without regard to whether the numbers being added or subtracted are positive or negative. Examples of addition are shown in Figure 3. Note that overflows are discarded.


Figure 3. Examples of Two's Complement Addition

Subtraction is much like addition except that the number being subtracted (subtrahend) must be inverted and have one added to its value. It is then added to the minuend. This addition of +1 represents no problem in the hardware because the carry in ( $\mathrm{c}_{\mathrm{n}}$ ) of the least significant adder can be used for this purpose - not an additional adder. Figure 4 shows examples of subtraction.

|  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Minuend | $0001+1$ | $1110-2$ | $1110-2$ | $1010-6$ |
| Subtrahend | $0101+5$ | $0110+6$ | $1101-3$ | $1101-3$ |
| Minuend | 0001 | 1110 | 1110 | 1010 |
| Inverted Subtrahend | $\underline{1010}$ | $\underline{1001}$ | $\underline{0010}$ | $\frac{0010}{1011}$ |
| Add | $\underline{0111}$ | 0000 | 1100 |  |
| Add One | $\underline{0001}$ | $\underline{0001}$ | $\underline{0001}$ | $\frac{0001}{1101}$ |
| Result (Binary) | 1100 | 1000 | 0001 | 110 |
| Result (Decimal) | -4 | -8 | +1 | -3 |
|  |  |  |  |  |

Figure 4. Examples of Two's Complement Subtraction.

From these examples, one might conclude that multiplication is simply the product of one 2 's complement number with the other. Unfortunately, this is not correct for negative numbers. One obvious technique for multiplication in which negative numbers are represented by 2 's complements is to determine the signs and magnitudes of the operands, multiply the magnitudes, and then if the result is negative, cast the result into 2 's complement form. It seems preferable, however, to devise a scheme for multiplying such numbers more simply. Booth's method will be considered for this purpose.

## BOOTH'S ALGORITHM

In the usual methods of digital multiplication, the multiplier digits are examined in turn and when the multiplier digit is a logical " 1, ," the multiplicand is added to the running partial sum in the appropriate weight. For each multiplier digit, there is a relative one-digit shift between the multiplicand and partial sum whether there has been an addition or not. Booth's algorithm provides a tool whereby more than one shift at a time may be made, depending on the grouping of strings of logic 1's or logic 0's. This multiple shifting ability may be used to "speed up" the multiplication process.
The basic algorithm as developed by Booth is as follows: $\boldsymbol{y}_{\boldsymbol{i}}$ is the i -th most significant bit of an $n$-bit multiplier representation. $y_{-1}$ is zero. $y_{0}$ is the least significant bit. $y_{n-1}$ is the sign bit. X is the multiplicand.

Starting with $i=0, y_{i}$ and $y_{i-1}$ are compared:
1.) If $y_{i}=y_{i-1}$; add $0 X$.
2.) If $y_{i}=1$ and $y_{i-1}=0$; subtract $1 X$ (the multiplicand) from the partial product. (Add the 2 's complement).
3.) If $y_{i}=0$ and $y_{i-1}=1$; add $1 x$ to the partial product.

Two examples of these rules are shown in Figure 5.

Example 1:


## Example 2:



Figure 5. Examples of Booth's algorithm for two's complement multiplication

Based on these rules as developed by Booth, it is a straight forward process to make a table of desired action for each of the four possible two-bit combinations under inspection. This is shown below. $K$ is the partial product before this level of the algorithm and is zero initially.

Table of Operation for Booth's Algorithm

| $\mathrm{y}_{\mathrm{i}-1}$ | $\mathrm{y}_{\mathrm{i}}$ | Function | Partial Product |
| :---: | :--- | :--- | :--- |
| 0 | 0 | Do nothing | $\mathrm{K}+0$ |
| 1 | 0 | Add X | $\mathrm{K}+\mathrm{X}$ |
| 0 | $\mathbf{1}$ | Subtract X | $\mathrm{K}-\mathrm{X}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | Do nothing | $\mathrm{K}+0=\mathrm{K}-0$ |

As stated earlier, one of the initial goals is to develop an algorithm that provides the ability to look ahead more than one bit at a time. Therefore, the above table for one multiplier bit $\mathrm{y}_{\mathrm{i}}$ is expanded to Table I for two multiplier bits, $\mathrm{y}_{\mathrm{i}}$ and $y_{i+1}$.

TABLE I - BOOTH'S ALGORITHM FOR TWO MULTIPLIER BITS TAKEN SIMULTANEOUSLY.

| Input |  |  | $\begin{gathered} \text { For } \\ y_{i-1}, y_{i} \end{gathered}$ | $\begin{gathered} \text { For } \\ y_{i}, y_{i+1} \end{gathered}$ | Net Result$y_{i-1}, v_{i}, y_{i+1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $y_{i-1}$ | $\gamma_{i}$ | $y_{i+1}$ |  |  |  |
| 0 | 0 | 0 | K+0 | K+0 | K+0 |
| 1 | 0 | 0 | K+X | K+0 | K+X |
| 0 | 1 | 0 | K-X | K+2X | K+X |
| 1 | 1 | 0 | K-0 | K+2X | K+2X |
| 0 | 0 | 1 | K+0 | K-2X | K-2X |
| 1 | 0 | 1 | K+X | K-2X | K-X |
| 0 | 1 | 1 | K-X | K-0 | K-X |
| 1 | 1 | 1 | K-0 | K-0 | K-0 |

From Table I for two multiplier bits, the following conclusions can be drawn:
1.) The $y_{i+1}$ bit can be used as an add/subtract control where logic " 0 " is add and logic " 1 " is subtract.
2.) The function $y_{i-1} \oplus y_{i}$ can be used as a $X$ weight control indicating the addition or subtraction of $X$ to the partial product $K$.
3.) The function $y_{i-1} y_{i} \bar{y}_{i+1}+\bar{y}_{i-1} \bar{y}_{i} y_{i+1}$ can be used as a $2 X$ weight control indicating the addition or subtraction of $2 X$ to the partial product $K$.
4.) When in the subtract mode, the 2 's complement of $X\left(\bar{X}\right.$ plus one) is added. Thus the $x_{i}$ bits are exclusive OR'ed with the add/subtract control $y_{i+1}$. The plus one is generated in the partial product LSB by connecting the $\mathrm{y}_{\mathrm{i}+1}$ to the first $\mathrm{c}_{\mathrm{n}}$ of the adder used to add $X$ and $K$.
5.) When $2 X$ is being subtracted, the carry into the second LSB of the partial product is generated by connecting the first $c_{n}$ to $y_{i+1}$ and $x_{-1}$ to logic 0 .

Thus, all required functions of Table I can be implemented using combinatorial logic elements. The resultant output is a "partial product" of the total multiplication product. Remember that if $y_{i+1}$ is 1 , then $y$ has been treated as a negative number up to that point so the partial product may not really be correct yet.

Both $y_{i-1} \oplus y_{i}$ and $y_{i-1} \quad y_{i} \bar{y}_{i+1}+\bar{y}_{i-1} \quad \bar{y}_{i} y_{i+1}$ are symmetric functions. This provides the ability to change from positive logic to negative logic $(X=\bar{X}, Y=\bar{Y})$ with the combinatorial functions remaining unchanged.

## THE AM25S05

The Am25S05 is an advanced Schottky MSI circuit that implements the algorithm previously developed in this application note. It can be used to multiply signed or unsigned numbers in various number representations and performs multiplications in either positive or negative logic. This discussion applies to the Am2505 and Am25L05 as well; but the Am25S05 has been assumed to provide a single device for discussion purposes.

The logic diagram of the Am25S05 is shown in Figure 6. The logic symbols and connection diagram are shown in Figure 7. The Am25S05 consists of five parts: a multiplier decoder, a shifting array, a complementer, a high speed adder, and a overflow and sign control.

## 1.) Multiplier Decoder

The multiplier decoder generates the required control signals for the shifting array and complementer. First, it decodes whether $0 \mathrm{X}, 1 \mathrm{X}$ or 2 X of the X multiplicand is to be added to the incoming partial product. Second, the multiplier decoder generates the add/subtract command. The decoder generates the functions.

$$
\begin{array}{ll}
A=y_{i-1} \oplus y_{i} & 1 X \text { used } \\
B=y_{i-1} y_{i} \bar{y}_{i+1}+\bar{y}_{i-1} \bar{y}_{i} y_{i+1} & 2 X \text { used } \\
C=\bar{P} \bar{y}_{i+1}+P\left(y_{i+1} A+\bar{y}_{i-1} y_{i}\right) & \text { add } / \text { subtract } \\
\text { (P input LOW = positive logic; } P \text { input } & H I G H=\text { negative } \\
\text { logic; } P \text { defined true for negative logic). }
\end{array}
$$

The "zero" times the multiplicand is obtained by $\bar{A} \bar{B}$. The $P$ input controls the add/subtract sequence so that the multiplier can work in either the positive or negative logic representation. The function includes terms to handle logic " $0 X$ " independent of the positive or negative logic representation when the decoding functions $A$ and $B$ are both false.

## 2.) Shifting Array

The shifting array generates 0,1 or 2 times the multiplicand and applies this to the complementer. X is inverted through the shifting array and " 0 " is implemented as all HIGH's out of the array. The $x_{-1}$ input is used to shift up the next lower order bit for the 2 X function.

## 3.) Complementer

The complementer consists of a set of exclusive-NOR circuits controlled by the add/subtract function. The add command applies a " 0 " to each exclusive-NOR while a subtract applies a " 1 " to each exclusive-NOR. The add command thereby causes each output of the shifting array to be inverted. Thus, the $x_{i}$ inputs are applied non-inverted to the high speed adder in the add mode and applied inverted in the subtract mode.

## 4.) High-Speed Adder

The high-speed adder is a 4-bit high-speed parallel carry lookahead adder that adds the selected function of the multiplicand, $X$, to the partial product presented at the $K$ inputs. The adder also has a carry input, $\mathrm{C}_{n}$; a carry output $\mathrm{C}_{\mathrm{n}+4}$; and four sum outputs, $\mathrm{S}_{0}$ to $\mathrm{S}_{3}$.

## 5.) Overflow and Sign Control

At the most significant end of the array, i.e. where the sign bits are processed, a problem arises when an overflow occurs as a result of (a) an addition or subtraction or (b) the need to use 2 X in the adder. To overcome these overflow situations, the sign digits of the multiplicand and partial product must be repeated twice. Luckily some logic minimization is possible and the $\mathrm{S}_{4}$ and $\mathrm{S}_{5}$ outputs, which are the most significant bits of the 6 -bit signed product, can be generated quite easily. These two outputs are required only at the most significant end of each, iterative step of a multiplication. In order to re-


Figure 6. Logic Diagram for the Am25S05


Figure 7. Logic Symbol and Connection Diagram for the Am25S05
duce input loading on $x_{3}$, an additional $x_{4}$ input is provided which is a part of this overflow circuitry. The $x_{4}$ input must be connected to $x_{3}$ at the most significant end of the array only and can be left unconnected elsewhere.

## ITERATIVE ARRAYS USING THE Am25S05

Since the Am25S05 is a $2 \times 4$ multiplier and performs the arithmetic function $S=X Y+K$, it can be used as an iterative cell in multiplication schemes. The number of multiplier devices required for the multiplication of a $n$-bit $X$ by an m-bit $Y$ is given by

$$
\text { Number of devices }=\left(\frac{n}{4}\right)\left(\frac{m}{2}\right)
$$

where $X$ and $Y$ are the multiplicand and multiplier, respectively. (Note - fractions must be rounded up).

When the array is extended, only the $\mathrm{S}_{0}$ through $\mathrm{S}_{3}$ outputs are used in the partial product until the most significant end of the array is reached. Then, the $S_{4}$ and $S_{5}$ outputs are used for the most significant bits. Thus, a $4 \times 2$ multuplication
gives a 6 -bit output; an $8 \times 2$ multiplication gives a 10 -bit output; a $12 \times 2$ multiplication gives a 14 -bit output and so forth. For the $12 \times 2$ multiplication case, $\mathrm{S}_{0}$ through $\mathrm{S}_{3}$ are the outputs of the two least significant multipliers and $\mathrm{S}_{0}$ through $\mathrm{S}_{5}$ are the outputs of the most significant multiplier to provide the 14 -bit result. When the multiplier array is expanded in the $Y$ direction, it is expanded on a row by row basis. The $S$ outputs of one row are connected to the $K$ inputs of the following row that are shifted up by two bits in the $X$ direction (A weight of $2^{2}=4$ ). The two least significant output bits not connected ( $S_{0}$ and $S_{1}$ ) provide two of the array outputs.
Figure 8 shows four Am25S05's connected to form a $4 \times 8$ array that produces a 2 's complement product from a 4 -bit 2 's complement multiplier and an 8 -bit 2 's complement multiplicand. The scheme is shown for the positive logic representation; for the negative logic representation, P must be held high rather than LOW, and ' 1 's and ' 0 's must be reinterpreted. Since the first iteration is treated as if the previous operation were an addition, the $x_{-1}$ and $y_{-1}$ inputs are held at logic ' 0 '. The $S_{4}$ and $S_{5}$ outputs are ignored except at the most significant edge of the array. The K inputs allow the accumulation


Figure 8. 2 's Complement $8 \times 4$ Multiplication. Active High Levels
of partial products as information passes through the array. Since at the first stage the partial product does not exist, the $K$ inputs can be used to add in a number at the least significant end of the product. Otherwise the K inputs should be held at logic ' 0 '. This feature is very useful as many arithmetic processes consist of a series of multiplication and additions, and these $K$ inputs may save additional devices. For multiplication with longer word lengths, the array can be extended in both the X and Y directions.
Figure 10 shows the straightforward method of stacking multipliers so as to accumulate partial products and generate a resultant product.
Figure 9 diagrammatically shows the connection scheme for the $12 \times 12$ multiplier of Figure 10 , the straightforward parallelogram structure. The longest propagation delay path is shown by the arrow. The typical propagation delay of this path is computed as shown in Table II. Note that this is not the maximum speed connection.

In the diagram of Figure 9, the shorthand notation inside the individual multiplier notation represents the "system" bit numbers connected to the $y_{0}$ and $x_{0}$ bits respectively. Thus, if the system words are $A$ and $B, 4.8$ represent $A_{4}$ is connected to $y_{0}$ of that multiplier element and $B_{8}$ is connected to $x_{0}$ of that multiplier element. Remember, each individual Am25S05 is labeled $y_{-1}, y_{0}, y_{1}, x_{-1}, x_{0}, x_{1}, x_{2}, x_{3}$ and $x_{4}$. When connected in an iterative system, these inputs should be relabeled to $y_{i-1}, y_{i}, y_{i+1}, x_{j-1}, x_{j}, x_{j+1}, x_{j+2}, x_{j+3}$ and $x_{j+3}$ (not $x_{j+4}$ ). Then the ij nomenclature inside the element is for the subscript of the system bit numbers.


Figure 9. Diagrammatical Representation of Standard $12 \times 12$ Parallelogram Structure and Longest Propagation Path

TABLE II - CALCULATION OF TYPICAL PROPAGATION DELAY FOR PARALLELOGRAM $12 \times 12$ MULTIPLIER

|  | ${ }^{\text {t PLH }}$ Typical | ${ }^{\text {tpHL }}$ Typical |  | $\frac{t_{\text {PLH }}+t_{\text {PHL }}}{2}$ |
| :---: | :---: | :---: | :---: | :---: |
| $y_{i}$ to $C_{n+4}$ | 23 ns | 20 ns |  | 21.5 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 8 ns | 9 ns |  | 8.5 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ | 12 ns | 10 ns |  | 11.0 ns |
| $k_{i}$ to $C_{n+4}$ | 6.5 ns | 10 ns |  | 8.25 ns |
| 4 Additional $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ and $\mathrm{k}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{n}+4}$ paths |  |  |  | 77.0 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{45}$ | 15 ns |  | Total | $\frac{14.0 \mathrm{~ns}}{140.25 \mathrm{~ns}}$ |




Figure 11. High Speed $12 \times 12$ 2's Complement Multiplication

A second, faster configuration for the connection of a $12 \times 12$ multiplier in a parallelogram-type structure is shown in the connection diagram of Figure 11 and diagramatically in Figure 12. The significant difference between the connection in Figure 11 and the connection in Figure 10 involves the $y$ inputs connected to the carry inputs. Notice in Figure 10 that there are $y$ inputs going into carry inputs down the left edge of the array to add " 1 " at the LSB of the partial product during subtraction. Every odd $y_{i+1}$ goes into a carry of weight $i$. However, within the array there are carry signals lying in the critical speed path with the same weight as these $y$ inputs. By interchanging some of these $y$ inputs with carries higher up in the array, it is possible to shorten the critical speed path. For example, the carry out of the first Am25S05 has a weight of $2^{4}$ as does the $\mathrm{y}_{5}$ input in the third row carry in. By interchanging these two signals as shown in Figure 11, the first Am25S05 is removed from the critical speed path. The carry between the first and second devices in the second row has a weight of $2^{6}$ and may be interchanged with the $y_{7}$ signal. This interchanging may be continued across and down the array wherever applicable. The general philosophy of this method is to equalize the delays through the array from the top to all parts of the output rather than having some output bits available very rapidly and others more slowly. The result is that the longest propagation delay path will also be decreased. .Table III shows the computation for the typical propagation delay of the longest path for this connection.


Figure 12. Diagrammatical Representation of High-Speed $12 \times 12$ Parallelogram Structure and Longest Propagation Path

TABLE III-CALCULATION OF TYPICAL PROPAGATION DELAY FOR 12×12 MULTIPLIER WITH CARRIES MOVED

|  | ${ }^{\text {tpLH }}$ <br> Typical | $t_{\text {PHL }}$ Typical | $\frac{{ }^{{ }^{\text {PLH }}}+{ }^{{ }^{\text {P PHL }}}}{2}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{y}_{\mathrm{i}}$ to $\mathrm{S}_{03}$ | 23 ns | 23 ns | 23 ns |
| $\mathrm{k}_{\mathrm{i}}$ to $\mathrm{S}_{03}$ | 13.5 ns | 9.5 ns | 11.5 ns |
| $\mathrm{k}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 6.5 ns | 10 ns | 8.25 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ | 12 ns | 10 ns | 11.0 ns |
| 2 Additional $k_{i}$ to $C_{n+4}$ and $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ paths | $2(8.25+11.0) \mathrm{ns}$ |  | 38.5 ns |
| $\mathrm{k}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{n}}+4$ | 6.5 ns | 10 ns | 8.25 ns |
| $C_{n}$ to $S_{45}$ | 15 ns | 13 ns | 14.0 ns |
|  |  | Total | 114.5 ns |

A third configuration for a $12 \times 12$ multiplier is shown diagrammatically in Figure 13. In this structure, four of the Am25S05's have been moved vertically while maintaining the relative partial sum weights. This results in an increase in speed over the standard parallelogram structure by decreasing the maximum propagation path length. The speed of this triangular structure, Figures 13 and 15 , is the same as that of the parallelogram structure with carries moved, Figures 11 and 12.
Figure 14 diagrammatically illustrates the connection scheme for $16 \times 16$ arrays connected in the three types of structures previously described. In each method the carry-in connection


Figure 13. Diagrammatical Representation of $12 \times 12$ Multiplier in Triangular Array


Fig. 14(a)


Fig.14(b)


Fig.14(c)
Figure 14. $16 \times 16$ Multiplier Connection Schemes


Figure 15. Connection for $12 \times 12$ Configuration in the Triangular Array.

TABLE IV - TYPICAL MULTIPLICATION TIME IN NANOSECONDS.

| Array Size <br> Y x X | Number of <br> Am25S05's | Time (ns) <br> Method 1 | Time (ns) <br> Method 2 <br> Method 3 |
| :---: | :---: | :---: | :---: |
| $4 \times 4$ | 2 | 39 | - |
| $4 \times 8$ | 4 | 55 | - |
| $4 \times 12$ | 6 | 64 | - |
| $8 \times 8$ | 8 | 94 | 76 |
| $8 \times 12$ | 12 | 102 | 94 |
| $8 \times 16$ | 16 | 111 | 102 |
| $12 \times 12$ | 18 | 141 | 115 |
| $12 \times 16$ | 24 | 149 | 132 |
| $12 \times 20$ | 30 | 157 | 141 |
| $16 \times 16$ | 32 | 188 | 153 |
| $16 \times 20$ | 40 | 196 | 171 |
| $16 \times 24$ | 48 | 205 | 179 |
| $20 \times 20$ | 50 | 235 | 192 |
| $20 \times 24$ | 60 | 243 | 209 |
| $20 \times 28$ | 70 | 251 | 218 |
| $24 \times 24$ | 72 | 282 | 230 |
| $24 \times 28$ | 84 | 290 | 248 |
| $24 \times 32$ | 96 | 329 | 256 |
| $28 \times 28$ | 98 | 376 | 269 |
| $28 \times 32$ | 112 |  | 286 |
| $32 \times 32$ | 128 |  |  |
|  |  |  |  |

to the $C_{n}$ level is shown. If no connection is shown, it is assumed that $\mathrm{C}_{\mathrm{n}+4}$ is connected to the next $\mathrm{C}_{\mathrm{n}}$. Table IV shows the delays and package count for various size multiplier arrays using these three connection methods.

## FASTER MULTIPLICATION USING ADDITIONAL ADDERS

If faster multipliers are required, the multiplication array can be split into several parts and the partial products from these parts added using high-speed carry look-ahead adders. This method results in a substantial increase in speed - especially for larger multipliers - with relatively few additional packages. One connection for a $16 \times 16$ multiplier using one level of additional partial product adders is shown diagrammatically in Figure 16.
This method involves breaking the array into two $8 \times 16$ indirectly structured arrays. The first contains all $X$ connections and the $Y$ connections to the $0,1,4,5,8,9,12$ and 13 bits. The second array contains all $X$ connections and the $Y$ connections to the $2,3,6,7,10,11,14$ and 15 bits. In all cases, the $y_{i-1}$ bit is connected to the correct weight bit. For example, $y_{i-1}$ is connected to bit 5 for $y_{0}=6$ and $y_{1}=7$. Notice that for both $8 \times 16$ structures, the $y_{i-1}$ bits are cross coupled to the other array. The typical speed computation for this connection is shown in Table $V$.
Another connection scheme for a $16 \times 16$ multiplier using three additional partial product adders (two levels) is shown in Figure 17. Here, the multiplier is broken into four $4 \times 16$ arrays. Then the outputs of two of the arrays are combined in one high-speed adder and at the same time the outputs of the other two arrays are combined in another high speed adder.


Figure 16. Multiplier Connection with One Level of Additional Adders

TABLE V - CRITICAL PROPAGATION DELAY PATH FOR $\mathbf{1 6 \times 1 6}$ MILTIPLIER WITH ONE LEVEL OF ADDERS.

| Path One | ${ }^{\text {tpLH }}$ <br> Typical | ${ }^{\text {t }}$ PHL Typical |  | $\frac{t_{\text {PLH }}+{ }^{\text {tPHL }}}{}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{y}_{\mathrm{i}}$ to $\mathrm{S}_{03}$ | 23.0 ns | 23.0 ns |  | 23.0 ns |
| $k_{i}$ to $C_{n+4}$ | 6.5 ns | 10.0 ns |  | 8.25 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ | 12.0 ns | 10.0 ns |  | 11.0 ns |
| $\mathrm{k}_{\mathrm{i}}$ to $\mathrm{SO}_{03}$ | 13.5 ns | 9.5 ns |  | 11.5 ns |
| $\mathrm{k}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 6.5 ns | 10.0 ns |  | 8.25 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 8.0 ns | 9.0 ns |  | 8.5 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ | 12.0 ns | 10.0 ns |  | 11.0 ns |
| $A$ to $C_{n+4}$ | Am54S/74S181 | Assumed |  | 12.5 ns |
| $C_{n}$ to $F$ | Am54S/74S181 | Assumed |  | 7.0 ns |
|  |  |  | Total | 101.0 ns |
| Path Two |  |  |  |  |
| $\mathrm{V}_{\mathrm{i}}$ to $\mathrm{S}_{03}$ | 23.0 ns | 23.0 ns |  | 23.0 ns |
| $\mathrm{k}_{\mathrm{i}}$ to $\mathrm{C}_{n+4}$ | 6.5 ns | 10.0 ns |  | 8.25 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 8.0 ns | 9.0 ns |  | 8.5 ns |
| 4 Additional | $4(8.5 \mathrm{~ns})$ |  |  | 34.0 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{S}_{03}$ | 12.0 ns | 10.0 ns |  | 11.0 ns |
| $B$ to $C_{n+4}$ | Am54S/74S181 | Assumed |  | 12.5 ns |
| $C_{n}$ to $F$ | Am54S/74S181 | Assumed |  | 7.0 ns |
|  |  |  | Total | $\begin{aligned} & 104.25 \mathrm{~ns} \\ & \sim 105 \mathrm{~ns} \end{aligned}$ |

The resultant sums of the two high speed adders are combined in a third high speed adder which gives the total multiplication result. The typical speed computation for the longest path of this connection is shown in Table VI.

The advantage of the scheme shown in Figure 17 is that about one-half of the total delay is in the external adder. A further decrease in the average multiplication time can be achieved by storing the partial sums in registers or latches, then adding the stored parts in the high speed adders. This results in a two-step time sequenced mode of operation.

## TIME-SEQUENCED MULTIPLIERS

The Am25S05 can be used as the main element in a timesequenced multiplier. This is illustrated in Figure 18. The multiplier and partial product are shifted two places after each
iteration. Three single-length registers are required: one holds the multiplicand; the other two hold the double-length product. The least significant part of this double-length register originally holds the multiplier, which is sequentially shifted out during the computation. A shift of two places is obtained by splitting the multiplier and partial product into odd and even parts and placing the odd bits in one shift register and the even bits in the other. A shift of one place of both registers then effectively acts as a shift of two places.

The scheme can be extended to use any number of even multiplier bits. As the number of bits increases, the multiplication time increases, and the amount of ancillary hardware increases. When Am25S05's are used in a combinational array, the array does not require any additional devices. Time-sequenced multipliers are worthwhile mainly if the word lengths are long or if the auxiliary registers can be shared with other arithmetic operations. This is one example of a serial-parallel multiplier.

## INTEGER MULTIPLICATION

The Am25SO5 can multiply 2's complement numbers in either integer or fractional form. The primary difference is in the thought process of the designer. When the binary patterns are treated as integers, the 2's complement numbers can be represented as

$$
\begin{aligned}
& X=x-x_{s} 2^{n-1} \\
& Y=y-y_{S} 2^{m-1} \\
& K=k-k_{s} 2^{p-1}
\end{aligned}
$$

where

| $x_{s}$ | $=$ sign bit of $X$ (one or zero) |
| :--- | :--- |
| $y_{S}$ | $=$ sign bit of $Y$ (one or zero) |
| $k_{s}$ | $=$ sign bit of $K$ (one or zero) |
| $x$ | $=$ magnitude bits of $X$ (less sign) |
| $y$ | $=$ magnitude bits of $Y$ (less sign) |
| $k$ | $=$ magnitude bits of $K$ (less sign) |
| $n$ | $=$ number of bits in $X$ word |
| $m$ | $=$ number of bits in $Y$ word |
| $p$ | $=$ number of bits in $K$ word |

For example, if six bits are assumed for $\mathrm{X}, \mathrm{n}=6$ and the sign bit has a weight of $-2^{6-1}=-2^{5}=-32$. The other magnitude bits have their normal weight and since there are five other magnitude bits, they are $2^{0}, 2^{1}, 2^{2}, 2^{3}$, and $2^{4}$. Thus, $2^{\prime}$ s complement integer numbers for $\mathrm{n}=6$ bits are as shown below:

| Integer <br> Decimal <br> Number | Magnitude bits |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & -2^{5} \\ & \text { Sign } \end{aligned}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | 21 | $2^{0}$ |
| Equivalent | -32 | 16 | 8 | 4 | 2 | 1 |
| 14 | 0 | 0 | 1 | 1 | 1 | 0 |
| 31 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| -7 | 1 | 1 | 1 | 0 | 0 | 1 |
| -25 | 1 | 0 | 0 | 1 | 1 | 1 |
| -32 | 1 | 0 | 0 | 0 | 0 | 0 |



Figure 17. Multiplier Connection with Two Levels of Additional Adders

TABLE VI - CRITICAL PROPAGATION DELAY PATH FOR $16 \times 16$ MULTIPLIER WITH TWO LEVELS OF ADDERS


When the product of $X$ and $Y$ is considered, the following equation results:

$$
S=X Y=x_{s} y_{s} 2^{m+n-2}-x y_{s} 2^{m-1}-y x_{s} 2^{n-1}+x y
$$

The 2's complement product requires $m+n$ bits in order to represent all possibilities. Note that there is only one condition where the $\mathrm{m}+\mathrm{n}$ bits are required; that condition being:

$$
X=-2^{n-1} \text { and } Y=-2^{m-1}
$$

This condition gives $S=X Y=2^{m+n-2}$ which requires $m+n$ digits in a 2 's complement signed integer number.
Consider $n=6$ and $m=4$, then $x_{s}$ has weight -32 and $y_{s}$ has weight -8 . For $X=-32$ and $Y=-8$, the product $X Y$ is +256 . The 2's complement representation is 0100000000 . Ten bits are required to properly represent the 2 's complement number. All other combinations of values for $X$ and $Y$ require only $m+n-1$ bits to represent the 2 's complement number. For $n=6$ and $m=4$ in this case, the ninth bit represents the pro: duct sign. Consider $(+7) \times(-31)$ is equal to -217 or $8-95$


Note: 4-bit register is Am54S/74S195
100100111. Notice that 1100100111, the ten bit 2's complement representation is identical in value.
The general requirement for the product solution of $X Y$ is:

$$
S=X Y=s-s_{s} 2^{m+n-1}
$$

and all binary operations must be carried through $m+n$ bits in the product soltuion unless a simplification is assumed.

In the Am25S05 (as well as the Am2505 and Am25LO5), the sum output, $S$, of the device is:

$$
S=X Y+K
$$

This can be seen in Figure 6.
The devices are designed such that in an iterative array, the K inputs to the adder are available only at the initial least significant partial product input. Thus in an iterative system, the sum is defined as:

$$
S=x_{s} y_{s} 2^{m+n-2}-x y_{s} 2^{m-1}-\left(y x_{s}+k_{s}\right) 2^{n-1}+x y+k
$$

The $\mathrm{k}_{\mathrm{s}}$ term can contribute at weight $2^{n-1}$ and the $k$ term at weight $2^{0}=1$. Thus, $m+n$ bits are sufficient to contain all possible values of $S=X Y+K$.

## FRACTIONAL MULTIPLICATION

Fractional multiplication using the Am25S05 is identical with integer multiplication but the notation is changed. The fractional number range is usually limited to $-1 \leqslant x \leqslant 1-2^{-(n-1)}$.

The fractional 2 's complement binary numbers can be represented as:

$$
\begin{aligned}
& X=x 2^{-(n-1)}-x_{s} \\
& Y=y 2^{-(m-1)}-y_{s} \\
& K=k 2^{-(p-1)}-k_{s}
\end{aligned}
$$

where the notation is as with integer arithmetic. The sign bit now has a weight of $-2^{0}=-1$ and the other magnitude bits have their normal fractional weight.

Two's complement numbers for $\mathrm{n}=6$ are as shown below.

| Fractional <br> Equivalent | $-2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
|  | -1 | $1 / 2$ | $1 / 4$ | $1 / 8$ | $1 / 16$ | $1 / 32$ |
| $14 / 32=7 / 16$ | 0 | 0 | 1 | 1 | 1 | 0 |
| $31 / 32$ | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $-7 / 32$ | 1 | 1 | 1 | 0 | 0 | 1 |
| $-25 / 32$ | 1 | 0 | 0 | 1 | 1 | 1 |
| $-32 / 32=-1$ | 1 | 0 | 0 | 0 | 0 | 0 |

The notation difference in the fractional representation is that all the integer representations have been divided by $2^{(n-1)}$.

The fractional product $X Y$ is
$S=X Y=x_{s} y_{S}-x_{s} Y 2^{-(m-1)}-y_{S} \times 2^{-(n-1)}+x y 2^{-(m+n-2)}$

Again, $\mathrm{m}+\mathrm{n}$ bits are required to cover all possible combinations. Note that $X=-1$ and $Y=-1$ results in $X Y=+1$ which is beyond the normal range. In order to cover this possibility, the sign bit should be given a weight of -2 (instead of -1 ); the next most significant bit is weight +1 , the next is $+1 / 2$, and so forth. If the -1 times -1 possibility is excluded only $m+n-1$ bits are required.

The Am25S05 used in an iterative structure produces a fractional sum $S=X Y+K$, but the $K$ inputs are now at the same weight as the least significant partial product inputs. Thus $K=k 2-(m+n-2)-k_{s} 2-(m-1)$. The sum is:

$$
\begin{aligned}
S=X Y+K & =x_{s} y_{x}-\left(x_{s} y+k_{s}\right) 2^{-(m-1)}-y_{s} x^{2-(n-1)} \\
& +(x y+k) 2^{-(m+n-2)}
\end{aligned}
$$

This general equation requires the sign bit to have a weight of -2 and all arithmetic to be carried to $m+n$ bits to represent the two's complement solution.
In conventional minicomputer 2 's complement multiplication of fractional numbers, the product, $S$, has only $m+n-1$ bits and is constrained in the range of $-1 \leqslant S \leqslant 1-2-(m+n-2)$ with the most significant bit (sign bit) having a weight of -1 . Outside of this range, an overflow indication is given. The Am25S05 produces a product of $\mathrm{m}+\mathrm{n}$ digits so that all product results $X Y+K$ are correctly represented and the sign bit has weight -2 . Notice that if $K=0$ (the condition in conventional machine multiplication), $\mathrm{m}+\mathrm{n}$ digits are required only for $X=Y=-1$. Thus if $S$ is used with $m+n-1$ bits, the most significant bit of the Am25S05 array can be ignored, and an overflow indication can be generated by $\mathrm{S}_{-2} \oplus \mathrm{~S}_{+1}\left(\mathrm{~S}_{5} \oplus \mathrm{~S}_{4}\right.$ on the most significant Am25S05 output).

In fractional notation, the $K$ inputs add to the least significant end of the adder. If $K$ is negative, the $k_{s}$ bit is in effect repeated completely across the most significant part of the product via the $x_{4}$ input and $S_{4}$ and $S_{5}$ outputs. If a double length K addition is required, an adder can be appended to the most significant part of the product with the carry-in terminal connected to $k_{s}$ so that the " 1 "s across the most significant part of the product are removed and the desired most significant bits added. Figure 19 shows a $4 \times 4$ multiplication with double length addition while Figure 20 shows numeric examples of $4 \times 4$ multiplications.

In the connection scheme of Figure 19, an Am25S05 has been used as an adder to provide the desired overflow operation at the most significant end of the word. With the $y$ input connection shown, the adder performs $S=X$ plus $K$ with the $S_{4}$ output correct for this 2 's complement number range. The $\mathrm{S}_{5}$ output is not used. If $K$ is limited to the range of $-1-1 / 8 \leqslant K$ $\leqslant \frac{63}{64}$, an adder such as the Am54S/74S181 or Am54S/74S283 can be used to perform the addition of the most significant $K$ bits. In this case only 8 bits will be required to represent the product and it will be in the range of $-2 \leqslant S \leqslant 1 \frac{63}{64}$.


Note: * Denotes decimal point definition.

Figure 19. $4 \times 4$ Fractional Double Length Multiplication and Addition.

## ROUND-OFF

It is often convenient to use only the most significant half of a product. This product should be rounded off; that is, it should approximate the best $n$-bit answer possible. This can be done by examining the least significant half of the product, and if it is greater than or equal to a certain value, (normally $1 / 2$ that of the least significant digit of the truncated product) adding a ' 1 ' to its most significant position.
Forming a rounded $t$-bit product from a conventional product constrained within the range $-1 \leqslant S \leqslant 1-2-(m+n-2)$ $8-98$ can be accomplished by adding a ' 1 ' to the K input at weight

|  | VEROW | $-1$ | 1/2 | 1/4 | 1/8 | 1/16 | 1/32 | 1/64 | Fractional value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Example \#1 |  |  |  |  |  |  |  |  |  |
| $X$ |  | 0 | 1 | 0 | 1 |  |  |  | 5/8 |
| $Y$ |  | 0 | 0 | 1 | 1 |  |  |  | 3/8 |
| XY | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 15/64 |
| +K | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3/64 |
|  | Sign extended via $\mathrm{k}_{\mathrm{s}}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & X Y+K \quad 0 \\ & \text { Example \#2 } \\ & X \end{aligned}$ |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 18/64 |
|  |  |  |  |  |  |  |  |  |  |
|  |  | 1 | 0 | 0 | 0 |  |  |  | -7/8 |
| Y |  | 0 | 1 | 0 | 0 |  |  |  | 1/2 |
| $\begin{aligned} & X Y \\ & +K \end{aligned}$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | -28/64 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | -1/64 |
|  | Sign extended via $\mathrm{k}_{5}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & X Y+K \quad 1 \\ & \text { Example \#3 } \\ & X \end{aligned}$ |  | 1 | 1 | 0 | 0. | 0 | 1 | 1 | -29/64 |
|  |  |  |  |  |  |  |  |  |  |
|  |  | 1 | 1 | 0 | 1 |  |  |  | -3/8 |
| Y |  | 1 | 0 | 0 | 1 |  |  |  | $-7 / 8$ |
| $\begin{aligned} & X Y \\ & +K \end{aligned}$ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 |
|  | Sign extended via $\mathrm{k}_{5}$ |  |  |  |  |  |  |  |  |
| $X Y+K$ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 21/64 |

Figure 20. Three Examples of Two's Complement $4 \times 4$ Multiplications
$2^{-t}$. For the case where $t=m=n$, this is one $k$ position lower than the $K$ sign digit. An example of rounding for $t=m=n=4$ is shown below.

| X | $=$ | 0. | 0 | 1 | 1 |  |  |  | $=3 / 8$ |
| :--- | :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Y | $=$ | 0. | 1 | 0 | 1 |  |  |  | $=5 / 8$ |
| XY | $=$ | 00. | 0 | 0 | 1 | 1 | 1 | 1 | $=15 / 64$ |
| +K | $=$ | 00 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| S | $=$ | 00 | 0 | 1 | 0 | 0 | 1 | 1 |  |

Rounded $t$-bit product from the 2 t -bit product is
$\mathrm{S}=$
0.0
0
$=1 / 4$

For the case $m=4$ and $n=8$, the sum of $n+m$ is 12 . If a six bit rounded product is desired, a " 1 " is added at weight $2^{-6}$. If an eight bit rounded product is desired, a one is added at weight $2^{-8}$.

If the sum output is not constrained as before but covers the range $-2 \leqslant S \leqslant 2-2-(m+n-2)$, care must be taken when rounding. For the case where $m=n$ is rounded to $m(o r n)$ bits the " 1 " is to be added at the $\mathrm{k}_{\mathrm{s}}$ (sign) weight. The multiplier would treat this as a negative $\mathrm{k}_{\mathrm{s}}$ sign bit and it would be extended up through the array most significant bit. Therefore, this connection cannot be made. It is recommended that for this case, the $k_{s}$ sign bit be connected to logic " 0 " and all lower order $k$ bits be connected to logic " 1 ". This comes very near the desired rounding criteria; otherwise an additional adder is required at the output to add a one at the $\mathrm{k}_{\mathrm{s}}$ weight only.

TABLE VII - WORST CASE EFFECT OF TRUNCATION BY REMOVING MULTIPLIERS


## TRUNCATION

If the user is prepared to accept a truncated product where the product is incorrect by some fraction of a least significant digit, the number of $I C$ 's required for the multiplication can be reduced. The designer can determine the accuracy required for his application and remove packages as long as the error does not exceed the desired accuracy.
A simple procedure for examining the effects of removing each Am25SO5 is as follows. Each $4 \times 2$ multiplier can effect 5 bits of the output partial product by its $S_{0}, S_{1}, S_{2}, S_{3}$, and $C_{n+4}$ output. As each package is removed, the effect on each bit level can be evaluated by summing the total bits involved.

This is best shown by an example. Assume a $12 \times 12$ multiplier with a 24 -bit result (Reference Figure 12). When the $0 \cdot 0$ multiplier $(y x)$ is removed, the 5 LSB's are effected. If the $2 \cdot 0$ multiplier is removed, then the first eight LSB's are effected as shown in Table VII. If the 0.4 multiplier is also removed, then two multipliers have been removed from row one and one multiplier from row two. Only the first nine bits of row one can be effected by the removal of two multipliers. Since $\mathrm{C}_{n+4}$ of $0 \cdot 0$ was considered before, the $\mathrm{S}_{0}$ bit of 0.4 cannot be added a second time. Therefore, when the 0.4 multiplier is removed, only the $S_{1}, S_{2}, S_{3}$ and $C_{n+4}$ bits effect the result. This is shown in Table VII by cancelling the $\mathrm{S}_{0}$ bit of " $0 \cdot 4$ removed". When the 4.0 multiplier is removed from row 3 the $S_{0}, S_{1}, S_{2}, S_{3}$ and $C_{n+4}$ bits effect the result. When the $2 \cdot 4$ multiplier is removed from row 2 , the $S_{0}$ bit cannot be considered.
Thus, from Table VII it can be seen that when $0 \cdot 0,2 \cdot 0,0 \cdot 4,4 \cdot 0$ and 2.4 are removed, the first 12 LSB's are effected and the 12 bit sum output will be accurate to about $3 / 4$ LSB at this point. Thus, 5 multiplier packages can be removed from a $12 \times 12$ multiplier and maintain a $3 / 4$ LSB accuracy. Note that 18 devices are required for full accuracy. If the 6.0 multiplier
is removed from row 4, the 12 -bit result will be accurate to about 1 LSB, but only 12 devices are required rather than 18.
One further note on truncation; when a binary word is truncated, the accuracy is not $\pm 1$ LSB or $\pm 1 / 2$ LSB, etc. The truncated result can never increase the magnitude of the LSB because this would include rounding. Thus, a truncated result is always the sum, S, plus zero magnitude of the LSB and minus $1,1 / 2$ or $1 / 4$ (or any other number) LSB. The magnitude always becomes more negative for either positive or negative numbers.

From this discussion, it should be apparent that the designer can remove packages and truncate the product to any desired bit length and accuracy. When the product is truncated, no speed increase usually occurs, since the removed multipliers are not in the longest critical speed path. This assumes that the highest speed connection is being used.

## MULTIPLICATION IN OTHER NUMBER REPRESENTATIONS

Although 2's complement multiplication is the one most widely used, multiplication in other number representations often must be performed. The Am25SO5 can be used to perform these multiplications if appropriate care is used and the proper connections are made.

## UNSIGNED (Magnitude-only) MULTIPLICATION

The most straightforward technique to perform magnitudeonly multiplication is to generate two "always positive" two's complement numbers. This is accomplished by adding a logic " 0 " as the most significant bit of each word, thereby generating a positive sign bit. This increases both the X and Y word lengths by one bit. The Am25S05 can be used "as is" to perform this multiplication and the two most significant multiplier8-99
sum bits are ignored. Thus, if $\mathrm{m}=\mathbf{4}$ and $\mathrm{n}=\mathbf{6}$ in a magnitudeonly representation, a $5 \times 7$ multiplier configuration is required. The two MSB's of the 12 -bit sum are ignored which result in a 10 -bit product solution in a magnitude-only representation. Note that the multiplier still performs XY + $K$ and $m+n$ bits are sufficient to contain all possibilities. (A $6 \times 8$ connection is actually used).

A second technique for unsigned multiplication also requires extending the word length one bit, but need not require a larger array. A logic " 0 " is appended to each word as a positive sign bit; then the LSB of each word is considered separately.

$$
\begin{aligned}
& x_{e}=x_{0}+2 x-x_{s} 2^{n} \\
& Y_{e}=y_{0}+2 y-y_{s} 2^{m}
\end{aligned}
$$

Since $x_{S}=y_{s}=0$, the extended product is

$$
X_{e} Y_{e}=4 x y+2 x y_{0}+2 y x_{0}+x_{0} y_{0}
$$

A $n$-bit by $m$-bit multiplier array can be used to generate $4 x y$ and a conditional adder can be used to generate $2 x_{y_{0}}+2 y x_{0}$. The term from this adder can be added to the multiplier array at the $K$ input. The 1,2 and 4 show the proper weighting for each term. The term $x_{0} \mathrm{~V}_{0}$ is just an AND function and cannot produce a carry output. The first stage of the conditional adder produces the first bit of the product. The remaining product digits are produced at the output of the multiplier array. The sign digits $x_{s}, y_{s}$ and $k_{s}$ are held at logic 0 and the two most significant multiplier sum bits are ignored. The advantage of this connection is that the conditional adder is connected to the K inputs and in some cases the total multiplication time may be faster than if the above method is used.
It should also be noted that depending on the word lengths being used, it may only be necessary to extend one of the input words ( X or Y ) beyond the iterative array convenient length. Then it may be possible to use the $K$ inputs as most of the conditional adder.

## SIGN-MAGNITUDE MULTIPLICATION

The most straightforward technique for performing sign magnitude multiplication is to split the sign from the magnitude and perform the magnitude multiplication as described in the magnitude-only section. The sum sign bit is $s_{s}=x_{s} \bar{\gamma}_{s}+\bar{x}_{s} y_{s}=$ $x_{s} \oplus y_{5}$, which can be performed in an external exclusive-OR circuit. Note that for a sign magnitude notation, $m=5$ and $n=7$ only $m+n-1=11$ bits are needed for the sign-magnitude XY product. Caution - care must be taken when using the K inputs because a negative product plus K may be positive and no provision is made for this in the sign bit representation. The notation used for a sign-magnitude word is:

$$
\begin{aligned}
& X_{s m}=x\left(1-2 x_{s}\right) \\
& Y_{s m}=y\left(1-2 y_{s}\right)
\end{aligned}
$$

The $X_{s m} Y_{s m}$ product is $S_{s m}=X_{s m} Y_{s m}=x y\left(1-2 x_{s}\right)\left(1-2 y_{s}\right)=$ $x y\left(1-2 x_{s}-2 y_{s}+4 x_{s} y_{s}\right)$
The Am25S05 2's complement multiplier produces the pro-8-100 duct: $S=X Y=x_{S} y_{s} 2^{m+n-2}-x y_{s} 2^{m-1}-y x_{s} 2^{n-1}+x y$

The resulting solution for the sign magnitude multiplication if the signs are included in the Am25S05 connection is

$$
\begin{aligned}
S_{s m}= & \left(X Y-x_{s} y_{s} 2^{m+n-2}+x y_{s} 2^{m-1}+y x_{s} 2^{n-1}\right) \\
& \left(1-2 x_{s}-2 y_{s}+4 x_{s} y_{s}\right)
\end{aligned}
$$

There are four conditions for $x_{s} y_{s}$ and the correction required in each case is as shown below:

| $x_{s} y_{s}$ | $X Y_{s m}$ |  |
| :--- | :---: | :---: |
| 00 | $X Y$ | (no correction) |
| 10 | $-X Y-y 2^{n-1}$ |  |
| 01 | $-X Y-x 2^{m-1}$ |  |
| 11 | $X Y-2^{m+n-2}+x 2^{m-1}$ | $+y 2 n-1$ |

Since the terms to be added begin at weight $2^{m-1}, 2^{n-1}$ or $2^{m+n-2}$, they must operate on the most significant part of the product. Therefore, additional adders are required at the output to make the proper connection. The technique of keeping the sign bits separate from the multiplier array and setting $K=0$ is recommended.

## ONE'S COMPLEMENT MULTIPLICATION

One's complement multiplication does not have a straightforward method as do unsigned or sign-magnitude multiplication schemes. The notation used to represent a 1 's complement number is

$$
\begin{gathered}
x_{1}=x-x_{s}\left(2^{n-1}-1\right) \\
y_{1}=y-y_{s}\left(2^{m-1}-1\right) \\
S_{1}=x_{1} y_{1}= \\
x y+x y_{s}\left(1-2^{m-1}\right)+y x_{s}\left(1-2^{n-1}\right)+ \\
\\
x_{s} y_{s}\left(1-2^{n-1}-2^{m-1}+2^{m+n-2}\right)
\end{gathered}
$$

If the $X$ and $Y$ word length are the same, then $m=n$ and the product reduces to:
$S_{1}=x_{1} y_{1}=x y+\left(x y_{s}+y x_{s}\right)\left(1-2^{n-1}\right)+x_{s} y_{s}\left(1-2^{n}+2^{2 n-2}\right)$
The Am25S05 product for $m=n$ is

$$
X Y=x_{s} y_{s} 2^{2 n-2}-\left(x y_{s}+y x_{s}\right) 2^{n-1}+x y
$$

Remembering the definitions for $X$ and $Y$ in 2's complement, the solution for the one's complement multiplication sum for $m=n$ is

$$
\begin{aligned}
& s_{1}=x Y+x y_{s}+y x_{s}+x_{s} y_{s}\left(1-2 \cdot 2^{n-1}\right) \\
& s_{1}=x Y+x_{s} Y+y_{s} x+x_{s} y_{s}
\end{aligned}
$$

Note that the one's complement word relates to the two's complement word as

$$
\begin{aligned}
& X_{1}=X+x_{s} \\
& Y_{1}=Y+y_{s}
\end{aligned}
$$

Therefore, the one's complement solution can also be given as

$$
S_{1}=X Y+x_{s} Y_{1}+y_{s} X_{1}-x_{s} y_{s}
$$

The four conditions for $x_{s} y_{s}$ with $m=n$ are:

|  | $X_{1} Y_{1}$ Result <br> Correction Requires 2's Complement <br> Inputs and 2's Complement Addition | $X_{1} Y_{1}$ Result <br> Correction Requires 1's Complement <br> Inputs and 1's Complement Addition | $X_{1} Y_{1}$ Result <br> Correction Requires 1's Complement <br> Inputs and 2's Complement Addition |
| :---: | :---: | :---: | :---: |
| 00 | $X Y$ | $X Y$ | $X Y$ |
| 10 | $X Y+Y$ | $X Y+Y_{1}$ | $X Y+Y_{1}-1$ |
| 01 | $X Y+X$ | $X Y+X_{1}$ | $X Y+X_{1}-1$ |
| 11 | $X Y+X+Y+1$ | $X Y+X_{1}+Y_{1}-1$ | $X Y+X_{1}+Y_{1}+1$ |

Since the correction to be added is at weight $2^{0}=1$, the $K$ inputs can conveniently be used for this purpose. Note that two designs have been described. The first requires having both one's complement numbers $X_{1}$ and $Y_{1}$ available converted to 2 's complement numbers $X$ and $Y$. The second requires only one's complement numbers but requires an addition of -1 (in one's complement notation). Thus, a conditional adder can be used to produce $x_{s} Y_{1}+y_{s} X_{1}-x_{s} y_{s}$, and the sum can be added to the multiplier at the K inputs.
If $m$ is not equal to $n$, then the product $X_{1} Y_{1}$, using the Am25S05 is $S_{1}=X_{1} Y_{1}=X Y+x y_{s}+y x_{s}+x_{S} Y_{S}\left(1-2^{n-1}-2^{m-1)}\right.$. Note that the same type of solution is possible as with $m=n$. $S_{1}=X_{1} Y_{1}=X Y+y_{s} X_{1}+x_{s} Y,-x_{s} Y_{s}$.
Thus, a conditional adder can be used and the solution is identical with the four conditions shown for $\mathrm{x}_{\mathrm{s}} \mathrm{y}_{\mathrm{s}}$ when $\mathrm{m}=\mathrm{n}$. The only difference is that the adder will use the $m$ and $n$ word lengths which must be extended sufficiently to cause repetition of the sign bit across the multipliers array.

## THE $y_{-1}$ BIT

It has been stated repeatedly that the multiplier array performs the function $S=X Y+K$. This result assumes that the $Y_{-1}$ system bit is held at zero. If $Y_{-1}$ is held at logic " 1 ", the array function becomes $S=X Y+K+X=X(Y+1)+K$ which may be expanded to include $\mathrm{Y}_{-1}$ as $\mathrm{S}=\mathrm{XY}+\mathrm{K}+\mathrm{Y}_{-1} \mathrm{X}=$ $X\left(Y+Y_{-1}\right)+K$ where $Y_{-1}$ is either logic 1 or 0 . There are some applications of the multiplier array that can take advantage of this ability to add $X$ to the product $X Y$.


## APPLICATIONS

The multiplier is ideal for hardware multiplication in general and special purpose computers, digital filter circuits, Fast Fourier Transform (FFT) processors, and special purpose digital machines. In the applications described in the following figures, the multiplier array is shown as a box which performs the function $S=X Y+K$. Care must be exercised in scaling the numbers appropriately. Likewise, various other registers and adders are assumed to have a word length sufficient to handle the accuracy and magnification required. Figure 21 shows two multiplier arrays connected to generate a quadratic in $x$. This can be extended to form polynomials with higher powers of $x$.
A multiplier array connected to perform higher order polynomial evaluation in a time sequenced mode is shown in Figure 22. Note that the output register is initialized to 0 and the constants sequentially applied to the K input.
Figure 23 shows a single-pole, low-pass, recursive digital filter. The $z$-plane pole location is at $z=C$ where $C$ is a constant. The register is used as the unit time delay operator $z^{-1}$. The K inputs can be used for the least significant bits of the data


Figure 22. Time Sequenced Polynomial Evaluation
input $E_{i}$. In some designs, only the $K$ input bits are required for the entire $E_{i}$ input word. The $D C$ gain at $z=+1$ is $1 /(1-C)$.
A single pole, high-pass recursive digital filter is shown in Figure 24. The z-plane pole location is at $z=C$. Note the $z$-plane zero at $z=1$ which results in a DC gain of 0 , i.e., a high-pass filter.
A two-pole, low-pass recursive digital filter of canonical form is shown in Figure 25. This block produces a complex conjugate pair of poles in the z-plane when $|4 D|>\left|C^{2}\right|$. The pole locations are $z_{1}, z_{2}=\frac{C}{2} \pm j \frac{\sqrt{1 C^{2}-4 D 1}}{2}$. This configuration can be used as a two-pole building block in more complex Butterworth or Chebychef filters. The DC gain is $1 /(1-C+D)$. This value is usually very close to the peak internal-build up which occurs at a frequency just below the filter break frequency. Also shown is the case in which the input word length has been extended to full length.

Figure 26 shows a general two-pole, two-zero recursive canonical structure. By appropriately selecting the A, B, C, and D constants in this configuration, the building block can be used as a high-pass, low-pass, or band-pass digital filter. The DC gain is $(1+A+B) /(1-C+D)$. The pole locations are the same as for Figure 24. The zero pair will be complex if $A$ is negative and $|4 B|>\left|A^{2}\right|$. If $A=-2$ and $B=1$, then the zeros are at $(z-1)^{2}$ and a two-pole, high-pass filter results.


Figure 23. Single-Pole, Low Pass Recursive Digital Filter



Figure 25. Two-pole, Low-pass Recursive Digital Filter



Figure 26. Canonical Two-pole, Two-zero Recursive Digital Filter.
$\dot{A}$ general two-pole building block is shown in Figure 27. There are several options for arranging the multipliers and adders depending on the application. The z-plane transfer function is also shown in Figure 27. The multiplier constants locate the poles and zeros of the filter. Also, the internal characteristics of the filter can be adjusted using the constants.

In all of the digital filter examples shown, the single unit delay register, $z^{-1}$, can be replaced with multi-word resisters. Thus, the arithmetic structure can be time shared by sequentially changing the multiplier constants. Also, such things as comb filters or range-gated filters can be designed using long word length registers. Remember, however, that each pole implemented requires one memory word and no sharing is possible. A non-recursive digital filter is shown in Figure 28. These structures are useful as equalizers and for certain filter applications. These structures have a finite transient response whereas the recursive filter transient response tends to be infinite.
This same non-recursive structure can be implemented as shown in Figure 29. Here one multiplier and one register are used in a time-sequenced mode. Thus, with the non-recursive structure, both the multipliers and memory may be time shared. The coefficients A, B, C, etc., are evaluated by determining the transient response of the filter desired and implementing the $z$-transform constants as the multiplier constants. As shown, each constant is stored in a separate register and then multiplexed to the multiplier. This may be more convenient for adaptive filters. Otherwise, the constants can be stored in a shift register that is connected to the Y input of the multiplier.


Figure 29. Time Sequenced Non-Recursive Digital Filter


Figure 30 shows how the square root of a number is formed using a multiplier array built with Am25S05 digital multipliers as the function generator. The successive approximation registers provide the estimate that is then squared and compared with the number whose root is required. If the square of the trial value is less than the number whose root is desired, then a " 1 " is fed back to change the register bit under consideration. The time to achieve a square root is essentially $n+1$ multiply times. The network can easily be modified to perform operations of the type $r=\left(X^{2}+Y^{2}+Z^{2}\right)^{1 / 2}$. The multiplier array can be used to generate the various squares, add the products and then compare the result against a trial value derived from the same multiplier array. The time required would then be $n+4$ multiplication times.
Another application frequently used is the division operation. This can be performed by multiplying the trial value, $n$, by the divisor and comparing the result against the dividend. If the dividend is larger then the trial value has to be increased; if the dividend is smaller then the trial value has to be reduced. The operation is fairly straightforward for unsigned division; with signed division a few problems occur.

For 2's complement integer division the logic is shown in Figure 31.

The divisor, dividend and trial quotient are all treated as 2's complement numbers. The first trial value is all ones ( -1 ).

The operations performed are:
For $\mathrm{O}_{\mathrm{S}}$, the sign digit of the quotient:

$$
\begin{aligned}
& \text { If } D_{7}=0 \text { and }-\frac{D}{2}<P \text { Set } Q_{S}=0 \text { Otherwise } Q_{S}=1 \\
& \text { If } D_{7}=1 \text { and }-\frac{D}{2}<P \text { Set } Q_{S}=1 \text { Otherwise } Q_{S}=0
\end{aligned}
$$

For the remaining quotient digits:

$$
\begin{aligned}
& \text { If } D_{7}=0 \text { and } T_{i-1} D+\frac{D}{2}<P \text { Set } Q_{i}=1 \text { Otherwise } Q_{i}=0 \\
& \text { If } D_{7}=1 \text { and } T_{i-1} D+\frac{D}{2}<P \text { Set } Q_{i}=0 \text { Otherwise } Q_{i}=1
\end{aligned}
$$

where $T_{i}$ is the $i$ th trial value held in the SAR.



Figure 31. 2's Complement Rounded Division

Since the complement of the most significant bit of the register is used rather than the true output so that resetting the register presents -1 to the multiplier array, the change in algorithm between the sign bit and the rest of the bits is automatically taken care of.

The $D / 2$ factor in the equations is used to round off the quotient. A double length dividend is assumed. The comparator is wired for a 2's complement comparison with the sign digit of the product and dividend crossed over, the dividend sign bit forming part of the multiplier word and the product sign bit forming part of the dividend word.

# Am25S10FOUR-BIT SHIFTER 

By John R. Mick

## INTRODUCTION

The Am25S10 is a high-speed MSI combinatorial logic block built using advanced Schottky technology. The device has the ability to shift four bits of data $0,1,2$ or 3 places. The Am25S10 has two select lines that are decoded internally to determine the number of places the data is shifted. The device has seven data inputs $I_{-3}, I_{-2}, I_{-1}, I_{0}, I_{1}, I_{2}$, and $I_{3}$ and 4 three-state data outputs $Y_{0}, Y_{1}, Y_{2}$, and $Y_{3}$ as shown in the logic symbol diagram of Figure 1. The three-state outputs allow several devices to be bus organized for shifts of more than three places with a single level device propagation delay time. The three-state outputs are controlled by a single buffered active-LOW output control $\overline{\mathrm{OE}}$. When the output control is LOW, the data outputs will follow the selected data inputs. When the output control is HIGH, the data outputs offer a high-impedance to the data bus.

## FUNCTIONAL DESCRIPTION

The logic equations describing the output shifting capability of the Am25S10 when the output control is LOW are:
$Y_{0}=\bar{S}_{0} \overline{\mathrm{~S}}_{1} \mathrm{l}_{0}+\mathrm{S}_{0} \overline{\mathrm{~S}}_{1} \mathrm{l}_{-1}+\overline{\mathrm{S}}_{0} \mathrm{~S}_{1} \mathrm{l}_{-2}+\mathrm{S}_{0} \mathrm{~S}_{1} \mathrm{l}_{-3}$
$\mathrm{Y}_{1}=\overline{\mathrm{S}}_{0} \overline{\mathrm{~S}}_{1} \mathrm{l}_{1}+\mathrm{S}_{0} \overline{\mathrm{~S}}_{1} \mathrm{l}_{0}+\overline{\mathrm{S}}_{0} \mathrm{~S}_{1} \mathrm{I}_{-1}+\mathrm{S}_{0} \mathrm{~S}_{1} \mathrm{I}_{-2}$
$\mathrm{Y}_{2}=\bar{S}_{0} \overline{\mathrm{~S}}_{1} l_{2}+\mathrm{S}_{0} \overline{\mathrm{~S}}_{1} \mathrm{l}_{1}+\overline{\mathrm{S}}_{0} \mathrm{~S}_{1} \mathrm{l}_{0}+\mathrm{S}_{0} \mathrm{~S}_{1} \mathrm{l}_{-1}$
$Y_{3}=\bar{S}_{0} \bar{S}_{1} I_{3}+S_{0} \bar{S}_{1} I_{2}+\bar{S}_{0} S_{1} I_{1}+S_{0} S_{1} I_{0}$
From these equations it is seen that each output is operationally equivalent to a four-input multiplexer with the inputs connected such that the select code generates successive
one-bit shifts of the input data word. The logic diagram of Figure 2 shows the internal connection of each multiplexer with respect to the seven-data inputs. Because of this internal connection scheme, several devices can be connected to perform shifts of $0,1,2$, or 3 places on words of any length.


Figure 1. Logic Symbol and Connection Diagram.


Figure 2. Logic Diagram of the Am25S10.

The operation of the Am25S10 is pictorially depicted in Figure 3. Here, the four shift positions of the data outputs with respect to the data inputs are shown via the dashed lines for the four possible select codes. Figure 4 shows a similiar operation only the notation now represents a seven-bit input word $A_{0}$ through $A_{6}$. The output code for each of the select field combinations applied to the $S_{0}$ and $S_{1}$ inputs is shown in the accompanying Function Table. In addition, the four outputs $Y_{0}$ through $Y_{3}$ can be forced to the high-impedance state by applying a HIGH to the "output control" input. This allows additional shifters to be cascaded on the same output lines, or the shifter array to be connected to a common data bus.


Figure 3. The Four Shift Positions of the Am25S10.


## FUNCTION TABLE

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ |
| 0 | 1 | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ |
| 1 | 0 | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ |
| 1 | 1 | $\mathrm{~A}_{0}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ |

Positive Logic

## INPUT LOADING

The logic diagram of Figure 2 shows the input connection scheme for the seven data inputs of the Am25S10. Table I shows the number of multiplexer inputs connected to each data input as well as the expected an actual Unit Load weighting on each input.

TABLEI.

| Pin <br> $\#$ | Data <br> Input | Number of <br> Multiplexer Inputs <br> Connected | Expected <br> Unit <br> Loads | Actual <br> Unit <br> Loads |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{I}_{-3}$ | 1 | 1 | 1 |
| 2 | $\mathrm{I}_{-2}$ | 2 | 2 | 1.5 |
| 3 | $\mathrm{I}_{-1}$ | 3 | 3 | 1.5 |
| 4 | $\mathrm{I}_{0}$ | 4 | 4 | 1.5 |
| 5 | $\mathrm{I}_{1}$ | 3 | 3 | 1.5 |
| 6 | $\mathrm{I}_{2}$ | 2 | 2 | 1.5 |
| 7 | $\mathrm{I}_{3}$ | 1 | 1 | 1 |

Since the number of gate inputs for $I_{-2}, I_{-1}, I_{0}, I_{1}$ and $I_{2}$ data inputs is $2,3,4,3$, and 2 respectively, this could be expected to be the unit load fan-in for these data inputs. However, I/L current sharing occurs internally with the select buffer outputs to reduce the external fan-in. Since a Schottky TTL unit load is defined as -2.0 mA measured at 0.5 V LOW, the maximum $I_{I L}$ when measured at $V_{I L}=0.5 \mathrm{~V}$ is -3 mA or 1.5 STTL unit loads. As the measure voltage $V_{I L}$ on these data inputs is decreased to 0 V , the measured input current on $\mathrm{I}_{-2}$, $I_{-1}, I_{0}, I_{1}$, and $I_{2}$ can increase to an $I_{I L}$ maximum of $-4,-6$, $-8,-6$ and -4 mA respectively because of the decrease in current sharing with the internal select buffer outputs.

A plot of the typical input voltage versus input current for the data inputs is shown in Figure 5. This Figure shows the increased input current flow (negative current) as the input voltage is decreased. It also shows the effect of the input clamp diode as forward bias in applied.


Figure 4. The Am25S10 4-Bit Shifter Operation.

## LOGIC EQUIVALENTS OF THE Am25S10

The Am25S10 exhibits several symmetrical properties that may be of advantage in some designs. These symmetrical properties involve the labeling of the inputs and outputs and the polarity of the select inputs. By relabeling the inputs in reverse order, labeling the outputs in reverse order, and considering the select inputs in positive logic (active-HIGH) or negative logic (active-LOW), eight logic equivalents for the device are possible. Figure 6 shows the operation of the device for the four combinations of input and output definitions for
the positive logic notation while Figure 7 shows the operation of the device for the four combinations for the negative logic notation. The logic symbol for each set of definitions for the input pins and output pins is shown adjacent to the truth table.

This relabeling of pins can provide the designer with some flexibility in printed circuit board layout. Likewise, the select code can be either positive logic or negative logic and the input data will be passed non-inverted. In some cases, the redefinition allows the designer to visualize shifting up versus shifting down for the same select code.


| SELECT PINS |  | data input pins |  |  |  |  |  |  | DATA OUTPUT PINS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | 10 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 11 | 12 | 14 | 15 |
| $\mathrm{s}_{1}$ | So. | 1-3 | ${ }^{-2}$ | ${ }^{1} 1$ | ${ }_{0}$ | 1, | 12 | 13 | $\mathrm{Y}_{3}$ | $\mathrm{r}_{2}$ | $\mathrm{Y}_{1}$ | $\mathrm{r}_{0}$ |
| 0 | 0 | $\times$ | x | $\times$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| 0 | 1 | $x$ | x | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\times$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ |
| 1 | 0 | $\times$ | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\times$ | $x$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{-2}$ |
| 1 | 1 | D-3 | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | x | $\times$ | x | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-3}$ |


| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{I}_{-3}$ | $\mathrm{I}_{-2}$ | $\mathrm{I}_{-1}$ | $\mathrm{I}_{0}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | x | x | X | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| 0 | 1 | x | X | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\times$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ |
| 1 | 0 | X | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | X | x | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{-2}$ |
| 1 | 1 | $\mathrm{D}_{-3}$ | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | X | X | x | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-3}$ |


| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | $\mathrm{I}_{-1}$ | $\mathrm{I}_{-2}$ | $\mathrm{I}_{-3}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | x | x | x | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-3}$ | $\mathrm{D}_{-3}$ | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ |
| 0 | 1 | $\times$ | x | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{-2}$ | x | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ |
| 1 | 0 | x | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | x | x | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ |
| 1 | 1 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | x | x | x | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ |
| $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | $\mathrm{I}_{-1}$ | $\mathrm{I}_{-2}$ | $\mathrm{I}_{-3}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{0}$ |
| 0 | 0 | x | x | x | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-3}$ | $\mathrm{D}_{-3}$ | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ |
| 0 | 1 | x | x | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{-2}$ | x | $\mathrm{D}_{-2}$ | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ |
| 1 | 0 | x | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{-1}$ | x | x | $\mathrm{D}_{-1}$ | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ |
| 1 | 1 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | x | x | x | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ |

Positive Logic ( $\mathrm{HIGH}=1$, LOW $=0$ ) for the select inputs.

Figure 6. Four Possible Input and Output Combinations for the Positive Logic Definition.


Figure 7. Four Possible Input and Output Combinations for the Negative Logic Definition.

## Am25S10 APPLICATIONS

The four-bit shifter is an ideal MSI element for high-speed shifting and scaling in digital systems. By suitable interconnection of the inputs and outputs, shifts of any number of places up or down can be made with a propagation delay of only one device. Shifting can be logical, with zeroes pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop. The three-state outputs can be used to increase the number of places shifted and also facilitate rapid data bus access in bus organized systems.

The Connection Diagram and Function Table of Figure 8 show a 16 -bit word shifted up $0,1,2$ or 3 places. In this example, the most significant bits $\left(A_{13}, A_{14}, A_{15}\right)$ are discarded and logic zeroes are shifted in at the least significant end.

Figure 9 shows a Connection Diagram and Function Table for a 12-bit word shifted down 0, 1, 2 or 3 places. In this example, zeroes are shifted into the most significant bits and the least significant bits are discarded. Notice that one of the alternate definitions and pin assignments has been used to define the Am25S10.

A complete end-around barrel shift of $0,1,2,3,4,5,6$ or 7 places is shown in Figure 10. In this configuration, the threestate capability of the outputs is used to connect one of two Am25S10's to the data output under the control of the $\mathrm{S}_{2}$ and
$\overline{\mathrm{S}}_{2}$ select inputs, This technique can be expanded for longer word lengths by using one-of-four or one-of-eight decoders to control the active-LOW "output control" input.

A 13-bit two's complement scaler is shown in Figure 11. For this connection, the sign bit is pulled in at the most significant end and the least significant bits are truncated. Thus, the $13-$ bit two's complement binary output number is scaled to 1 , $1 / 2,1 / 4$, or $1 / 8$ of its input value.

A two-level 16-bit barrel shifter and its associated Function Table are shown in Figure 12. Only eight Am25S10's are required to perform this function. For clarity, the intermediate level of inputs and outputs have been labeled $\mathrm{B}_{\mathrm{j}}$. The sixteenbit output word can be bus connected and controlled via the $\overline{\mathrm{OE}}$ input.

Figure 13 demonstrates a unique way to convert a fixed point positive number to a floating-point mantisa and exponent. The priority encoder is used to determine the most significant bit position of the input word with a binary " 1 ". The priority encoder output is a binary weighted code representing the number of places the input word is to be shifted up. This code controls the Am25S10 shifting array and shifts the input word such that the $\mathrm{Y}_{7}$-bit of the mantisa is always a binary one (except for $A=0$ ). The exponent is of the form $2^{-n}$ where $n$ is the value of the binary weighted code from the priority encoder. Thus, the output of this functional block is of the form $\mathrm{Y} 2^{-n}$.


FUNCTION TABLE

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{5}$ | $\mathrm{Y}_{6}$ | $\mathrm{Y}_{7}$ | $\mathrm{Y}_{8}$ | $\mathrm{Y}_{9}$ | $\mathrm{Y}_{10}$ | $\mathrm{Y}_{11}$ | $\mathrm{Y}_{12}$ | $\mathrm{Y}_{13}$ | $\mathrm{Y}_{14}$ | $\mathrm{Y}_{15}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{~A}_{0}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ | $\mathrm{~A}_{12}$ | $\mathrm{~A}_{13}$ | $\mathrm{~A}_{14}$ | $\mathrm{~A}_{15}$ |
| 0 | 1 | 0 | $\mathrm{~A}_{0}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ | $\mathrm{~A}_{12}$ | $\mathrm{~A}_{13}$ | $\mathrm{~A}_{14}$ |
| 1 | 0 | 0 | 0 | $\mathrm{~A}_{0}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ | $\mathrm{~A}_{12}$ | $\mathrm{~A}_{13}$ |
| 1 | 1 | 0 | 0 | 0 | $\mathrm{~A}_{0}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ | $\mathrm{~A}_{12}$ |

[^22]

FUNCTION TABLE

| $\mathrm{s}_{\mathbf{1}}$ | $\mathrm{s}_{\mathbf{0}}$ | $\mathrm{Y}_{\mathbf{0}}$ | $\mathrm{Y}_{\mathbf{1}}$ | $\mathrm{Y}_{\mathbf{2}}$ | $\mathrm{Y}_{\mathbf{3}}$ | $\mathrm{Y}_{\mathbf{4}}$ | $\mathrm{Y}_{\mathbf{5}}$ | $\mathrm{Y}_{\mathbf{6}}$ | $\mathrm{Y}_{\mathbf{7}}$ | $\mathrm{Y}_{\mathbf{8}}$ | $\mathrm{Y}_{\mathbf{9}}$ | $\mathrm{Y}_{\mathbf{1 0}}$ | $\mathbf{Y}_{\mathbf{1 1}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | $\mathrm{~A}_{0}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ |
| 0 | 1 | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{\mathbf{2}}$ | $\mathrm{A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ | 0 |
| $\mathbf{1}$ | 0 | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ | 0 | 0 |
| 1 | 1 | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{8}$ | $\mathrm{~A}_{9}$ | $\mathrm{~A}_{10}$ | $\mathrm{~A}_{11}$ | 0 | 0 | 0 |

Positive Logic (Alternate Definitions)

Figure 9. 12-Bit Shift-Down 0, 1, 2 or 3 Places.


FUNCTION TABLE

| $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{5}$ | $\mathrm{Y}_{6}$ | $\mathrm{Y}_{7}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $A_{0}$ | $A_{1}$ | $A_{2}$ | $A_{3}$ | $A_{4}$ | $A_{5}$ | $A_{6}$ | $A_{7}$ |
| 0 | 0 | 1 | $A_{7}$ | $A_{0}$ | $A_{1}$ | $A_{2}$ | $A_{3}$ | $A_{4}$ | $A_{5}$ | $A_{6}$ |
| 0 | 1 | 0 | $A_{6}$ | $A_{7}$ | $A_{0}$ | $A_{1}$ | $A_{2}$ | $A_{3}$ | $A_{4}$ | $A_{5}$ |
| 0 | 1 | 1 | $A_{5}$ | $A_{6}$ | $A_{7}$ | $A_{0}$ | $A_{1}$ | $A_{2}$ | $A_{3}$ | $A_{4}$ |
| 1 | 0 | 0 | $A_{4}$ | $A_{5}$ | $A_{6}$ | $A_{7}$ | $A_{0}$ | $A_{1}$ | $A_{2}$ | $A_{3}$ |
| 1 | 0 | 1 | $A_{3}$ | $A_{4}$ | $A_{5}$ | $A_{6}$ | $A_{7}$ | $A_{0}$ | $A_{1}$ | $A_{2}$ |
| 1 | 1 | 0 | $A_{2}$ | $A_{3}$ | $A_{4}$ | $A_{5}$ | $A_{6}$ | $A_{7}$ | $A_{0}$ | $A_{1}$ |
| 1 | 1 | 1 | $A_{1}$ | $A_{2}$ | $A_{3}$ | $A_{4}$ | $A_{5}$ | $A_{6}$ | $A_{7}$ | $A_{0}$ |

Positive Logic
Figure 10. Eight-Bit End Around Shift 0, 1, 2, 3, 4, 5, 6 or 7 Places.


Figure 11. 13-Bit 2's Complement Scaler.


FUNCTION TABLE


| EXPONENT |  |  | MANTISA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $Y_{5}$ | $\mathrm{Y}_{6}$ | $Y_{7}$ |
| 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ |
| 0 | 0 | 1 | 0 | $\mathrm{A}_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $A_{5}$ | $A_{6}$ |
| 0 | 1 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ |
| 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $A_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $A_{2}$ | $\mathrm{A}_{3}$ |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{A}_{0}$ |



FUNCTION TABLE

| $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{Y}_{0}$ | $\mathrm{V}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{V}_{4}$ | $\mathrm{Y}_{5}$ | $\mathrm{V}_{6}$ | $\mathrm{Y}_{7}$ | $\mathrm{Y}_{8}$ | $\mathrm{Y}_{9}$ | $\mathrm{Y}_{10}$ | $\mathrm{Y}_{11}$ | $\mathrm{V}_{12}$ | $\mathrm{Y}_{13}$ | $\mathrm{Y}_{14}$ | $\mathrm{Y}_{15}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\mathrm{A}_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $A_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ |
| 0 | 0 | 0 | 1 | $\mathrm{A}_{15}$ | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $A_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ |
| 0 | 0 | 1 | 0 | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ |
| 0 | 0 | 1 | 1 | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $A_{0}$ | $\mathrm{A}_{1}$ | $A_{2}$ | $A_{3}$ | $\mathrm{A}_{4}$ | $A_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $A_{11}$ | $\mathrm{A}_{12}$ |
| 0 | 1 | 0 | 0 | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $A_{15}$ | $A_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $A_{10}$ | $\mathrm{A}_{11}$ |
| 0 | 1 | 0 | 1 | $A_{11}$ | $A_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $A_{15}$ | $A_{0}$ | $A_{1}$ | $A_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ |
| 0 | 1 | 1 | 0 | $\mathrm{A}_{10}$ | $A_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $A_{15}$ | $A_{0}$ | $A_{1}$ | $A_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ |
| 0 | 1 | 1 | 1 | $\mathrm{A}_{9}$ | $A_{10}$ | $A_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $A_{15}$ | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ |
| 1 | 0 | 0 | 0 | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $A_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $A_{13}$ | $A_{14}$ | $A_{15}$ | $A_{0}$ | $A_{1}$ | $A_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ |
| 1 | 0 | 0 | 1 | $A_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{Ag}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $A_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ |
| 1 | 0 | 1 | 0 | $\mathrm{A}_{6}$ | $A_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $A_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $A_{14}$ | $\mathrm{A}_{15}$ | $A_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ |
| 1 | 0 | 1 | 1 | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $A_{8}$ | $\mathrm{Ag}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $A_{12}$ | $A_{13}$ | $A_{14}$ | $A_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $A_{3}$ | $\mathrm{A}_{4}$ |
| 1 | 1 | 0 | 0 | $\mathrm{A}_{4}$ | $A_{5}$ | $A_{6}$ | $A_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $A_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ |
| 1 | 1 | 0 | 1 | $\mathrm{A}_{3}$ | $A_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $A_{10}$ | $A_{11}$ | $A_{12}$ | $A_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ |
| 1 | 1 | 1 | 0 | $A_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | $A_{6}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $A_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ |
| 1 | 1 | 1 | 1 | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $A_{4}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{7}$ | $A_{8}$ | $\mathrm{A}_{9}$ | $A_{10}$ | $A_{11}$ | $A_{12}$ | $\mathrm{A}_{13}$ | $A_{14}$ | $A_{15}$ | $\mathrm{A}_{0}$ |

Positive Logic

## FIXED MULTIPLIERS

Digital systems requiring multiplication by a constant interger or constant fraction can make effective use of the Am25S10 if the constant must be varied over several values. By using four-bit shifters and high-speed adders, very high-speed "constant coefficient" or fixed multipliers can be built. The technique is shown diagrammatically in Figure 14. Here, the input word C is wired to the adder A inputs such that a shift of $\frac{1}{2} \mathrm{C}$ is "built-in". The Am25S10 shifter is wired to the B inputs of the adder such that its four select states represent prescaling of $\frac{1}{4} \mathrm{C}, \frac{1}{8} \mathrm{C}, \frac{1}{16} \mathrm{C}$, and $\frac{1}{32} \mathrm{C}$ of the C input word. If the $\overline{\mathrm{OE}}$ input is used to disable the outputs (high impedance), the adder B inputs will assume the logical one state (HIGH). By adding a "one" at the adder carry input least significant end, the contribution of the $B$ inputs to the sum output is zero and the adder $A$ input will be passed to the output. Thus, the $\overline{O E}$ input can be used to generate a zero C value from the shifter.
Figure 15 shows the actual connection diagram for a 12-bit two's complement fixed multiplier using the scheme of Figure 14. The $Y$ output weighting is the same as shown in the

Function Table of Figure 14. The $\overline{\mathrm{OE}}$ input is tied directly to the adder least significant $\mathrm{C}_{\mathrm{n}}$ input to complete the shifter "zero" output function.

Figure 16 shows two shifter arrays used in conjunction with one adder. For the shifter A and shifter B select codes shown, twenty multiplication constants are realized with seventeen constants being unique. Other combinations could be used to realize different outputs. The combinations possible can be extended greatly by using multiple adders and multiple shifting arrays. For the example of Figure 16, the zero shifter output (high-impedance state) is used with only one shifter since only one $\mathrm{C}_{\mathrm{n}}$ input is available.

This technique for fixed constant multipliers can be applied to two's complement, one's complement, sign-magnitude, or magnitude only arithmetic. In so doing, the sign must be handled appropriately and the adder output word size and number range must be considered. For the one's complement case, the all ones representation for zero must be handled separately.


FUNCTION TABLE

|  |  |  | 4-BIT SHIFTER |  | A INPUT | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{1}$ | $\mathrm{~S}_{\mathbf{0}}$ | \#SHIFTS | OF ANPUT | OF | OUTER |
| ADDER | Y |  |  |  |  |  |
| 0 | 0 | 0 | Two | $\frac{1}{4} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ | $\frac{3}{4} \mathrm{C}$ |
| 0 | 0 | 1 | Three | $\frac{1}{8} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ | $\frac{5}{8} \mathrm{C}$ |
| 0 | 1 | 0 | Four | $\frac{1}{16} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ | $\frac{9}{16} \mathrm{C}$ |
| 0 | 1 | 1 | Five | $\frac{1}{32} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ | $\frac{17}{32} \mathrm{C}$ |
| 1 | X | X | $\mathrm{Hi}-\mathrm{Z}$ | 0 C | $\frac{1}{2} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ |

Positive Logic



> SHIFTER $A=C, \frac{C}{2}, \frac{C}{4}, \frac{C}{8}$
> SHIFTER $B=\frac{C}{4}, \frac{C}{8}, \frac{C}{16}, \frac{C}{32}, 0$

FIXED MULTIPLIER OUTPUT W

| SHIFTER |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SHIFTER A | $\frac{C}{4}$ | $\frac{C}{8}$ | $\frac{C}{16}$ | $\frac{C}{32}$ | 0 |
| C | $\frac{5}{4} \mathrm{C}$ | $\frac{9}{8} \mathrm{C}$ | $\frac{17}{16} \mathrm{C}$ | $\frac{33}{32} \mathrm{C}$ | C |
| $\frac{\mathrm{C}}{2}$ | $\frac{3}{4} \mathrm{C}$ | $\frac{5}{8} \mathrm{C}$ | $\frac{9}{16} \mathrm{C}$ | $\frac{17}{32} \mathrm{C}$ | $\frac{1}{2} \mathrm{C}$ |
| $\frac{\mathrm{C}}{4}$ | $\frac{1}{2} \mathrm{C}$ | $\frac{3}{8} \mathrm{C}$ | $\frac{5}{16} \mathrm{C}$ | $\frac{9}{32} \mathrm{C}$ | $\frac{1}{4} \mathrm{C}$ |
| $\frac{\mathrm{C}}{8}$ | $\frac{3}{8} \mathrm{C}$ | $\frac{1}{4} \mathrm{C}$ | $\frac{3}{16} \mathrm{C}$ | $\frac{5}{32} \mathrm{C}$ | $\frac{1}{8} \mathrm{C}$ |

Figure 16. Two Shifter Arrays and One Adder Array in a Fixed Multiplier Connection.

## CONCLUSION

The Am25S10 four-bit shifter is a new unique combinatorial logic element offering the system designer new shifting and scaling capability not previously available in a single package.

The three-state output design of the Am25S10 provides increased flexibility in its use and the advanced Schottky construction offers minimum propagation delay. The device can be used to shift any number of bits any number of places; up, down or end-around.


ADVANCED
MICRO
DEVICES INC.
901 Thompson Place
Sunnyvale
California 94086
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306 8-117

MSI CIRCUITS

| Device Number | Order Number $0^{\circ} \mathrm{C}$ to $+70^{\circ} / 75^{\circ} \mathrm{C}$ |  |  | Order Number $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Molded DIP | Hermetic DIP | Dice | Hermetic DIP | Flat Pack | Dice |
| Am25 Series |  |  |  |  |  |  |
| Am2501 | $\rightarrow$ | AM2501DC | AM2501 $\times$ C | AM2501DM | - | AM2501XM |
| Am2502 | AM2502PC | AM2502DC | AM2502XC | AM2502DM | AM2502FM | AM2502XM |
| Am2503 | AM2503PC | AM2503DC | AM2503XC | AM2503DM | AM2503FM | AM $2503 \times \mathrm{M}$ |
| Am2504 | AM2504PC | AM25040C | AM2504XC | AM2504DM | AM2504FM | AM2504XM |
| Am2505 | AM2505PC | AM2505DC | AM2505XC | AM2505DM | AM2505FM | AM2505XM |
| Am2506 | AM2506PC | AM2506DC | AM2506XC | AM2506DM | AM2506FM | AM2506XM |
| Am25L Series |  |  |  |  |  |  |
| Am25L02 | AM25L02PC | AM25L02DC | AM25L02XC | AM25L02DM | AM25L02FM | AM25L02XM |
| Am25L03 | AM25L03PC | AM25L03DC | AM25L03XC | AM25L03DM | AM25L03FM | AM25L03XM |
| Am25L04 | AM25L04PC | AM25L04DC | AM25L04XC | AM25L04DM | AM25L04FM | AM25L04XM |
| Am25L05 | AM25L05PC | AM25L05DC | AM25L05XC | AM25L05DM | AM25L05FM | AM25L05XM |
| Am25L06 | AM25L06PC | AM25L06DC | AM25L06XC | AM25L06DM | AM25L06FM | AM25L06XM |
| Am54/74 Series |  |  |  |  |  |  |
| Am54/74123 | SN74123N | SN74123J | SN74123X | SN54123J | SN54123W | SN54123X |
| Am54/74153 | SN74153N | SN74153J | SN74153X | SN54153J | SN54153W | SN54153X |
| Am54/74154 | SN74154N | SN74154J | SN74154X | SN54154J | SN54154W | SN54154X |
| Am54/74157 | SN74157N | SN74157J | SN74157X | SN54157J | SN54157W | SN54157X |
| Am54/74160 | SN74160N | SN74160J | SN74160X | SN54160J | SN54160W | SN54160X |
| Am54/74161 | SN74161N | SN74161J | SN74161X | SN54161J | SN54161W | SN54161X |
| Am54/74162 | SN74162N | SN74162J | SN74162X | SN54162J | SN54162W | SN54162X |
| Am54/74163 | SN74163N | SN74163J | SN74163X | SN54163J | SN54163W | SN54163X |
| Am54/74174 | SN74174N | SN74174J | SN74174X | SN54174J | SN54174W | SN54174X |
| Am54/74175 | SN74175N | SN74175J | SN74175 | SN54175J | SN54175W | SN54175X |
| Am54/74181 | SN74181N | SN74181J | SN74181X | SN54181J | SN54181W | SN54181X |
| Am54/74182 | SN74182N | SN74182J | SN74182X | SN54182J | SN54182W | SN54182X |
| Am54/74192 | SN74192N | SN74192J | SN74192X | SN54192J | SN54192W | SN54192X |
| Am54/74193 | SN74193N | SN74193J | SN74193X | SN54193J | SN54193W | SN54193X |
| Am54/74194 | SN74194N | SN74194J | SN74194X | SN54194J | SN54194W | SN54194X |
| Am54/74195 | SN74195N | SN74195J | SN74195X | SN54195J | SN54195W | SN54195X |
| Am54/74221 | SN74221N | SN74221J | SN74221X | SN54221J | SN54221W | SN54221X |
| Am82 Series |  |  |  |  |  |  |
| Am8284 | N8284A | N8284F | N8284X | S8284F | - | S8284X |
| Am8285 | N8285A | N8285F | N8285X | S8285F | - | S8285 X |
| Am93 Series |  |  |  |  |  |  |
| Am9300 | 9300PC | 9300DC | 9300xC | 9300DM | 9300FM | 9300×M |
| Am9301 | 9301 PC | 9301DC | 9301xc | 93010M | 9301FM | 9301×M |
| Am9304 | 9304PC | 9304DC | 9304XC | 9304DM | 9304FM | 9304×M |
| Am9306 | 9306PC | 9306DC | 9306xC | 9306DM | 9306FM | 9306×M |
| Am9308 | 9308PC | 9308DC | 9308×C | 9308DM | 9308FM | 9308×M |
| Am9309 | 9309PC | 9309DC | 9309×C | 9309DM | 9309FM | 9309×M |
| Am9310 | 9310PC | 9310DC | 9310XC | 93100M | 9310FM | 9310XM |
| Am9311 | 9311 PC | 9311 C | 9311XC | 9311DM | 9311 FM | $9311 \times \mathrm{M}$ |
| Am9312 | 9312PC | 9312DC | 9312XC | 9312DM | 9312FM | 9312XM |
| Am9314 | 9314PC | 9314DC | 9314XC | 9314DM | 9314FM | 9314XM |
| Am9316 | 9316PC | 93160C | 9316XC | 93160M | 9316FM | 9316XM |
| Am9318 | 9318PC | 9318DC | 9318×C | 93180M | 9318FM | 9318XM |
| Am9321 | 9321 PC | 9321DC | 9321×C | 9321DM | 9321FM | $9321 \times \mathrm{M}$ |
| Am9322 | 9322PC | 9322DC | 9322XC | 9322DM | 9322FM | 9322XM |
| Am9324 | 9324PC | 9324DC | 9324XC | 9324DM | 9324FM | 9324XM |
| Am9328 | 9328PC | 9328DC | 9328xC | 9328DM | 9328FM | 9328×M |
| Am9334 | 9334PC | 9334DC | 9334XC | 9334DM | 9334FM | 9334XM |
| Am9338 | 9338PC | 9338DC | 9338XC | 9338DM | 9338FM | 9338×M |
| Am9340 | 9340PC | 9340DC | 9340XC | 93400M | 9340FM | 9340XM |
| Am9341 | 9341PC | 9341DC | 9341XC | 9341 DM | 9341FM | 9341×M |
| Am9342 | 9342PC | 9342DC | 9342XC | 9342DM | 9342FM | 9342XM |
| Am9360 | 9360PC | 9360DC | 9360xC | 9360DM | 9360FM | 9360×M |
| Am9366 | 9366PC | 9366DC | 9366XC | 9366DM | 9366FM | 9366×M |
| Am93L Series |  |  |  |  |  |  |
| Am93L00 | 93L00PC | 93LOODC | 93LOOXC | 93LOODM | 93L00FM | 93L00XM |
| Am93L01 | 93L01PC | 93L01DC | 93L01XC | 93L01DM | 93L01FM | 93LO1 XM |
| Am93L08 | 93L08PC | 93L08DC | 93L08XC | 93L08DM | 93L08FM | 93L08XM |
| Am93L09 | 93L09PC | 93L09DC | 93L09XC | 93L09DM | 93L09FM | 93L09XM |
| Am93L10 | 93L10PC | 93L10DC | 93L10XC | 93L10DM | 93L10FM | 93L10XM |
| Am93L11 | 93L11PC | 93L11DC | 93L11XC | 93L110M | 93L11FM | 93L11XM |
| Am93L12 | 93L12PC | 93L12DC | 93L12XC | 93L12DM | 93L12FM | 93L12XM |
| Am93L14 | 93L14PC | 93L14DC | 93L14XC | 93L14DM | 93L14FM | 93L14XM |
| Am93L16 | 93L16PC | 93L16DC | 93L16XC | 93L16DM | 93L16FM | 93L16XM |
| Am93L18 | 93L18PC | 93L18DC | 93L18XC | 93L18DM | 93L18FM | 93L18XM |
| Am93L21 | 93L21PC | 93L21DC | 93L21XC | .93L21DM | 93L21FM | 93L21XM |
| Am93L22 | 93L22PC | 93L22DC | 93L22XC | 93L22DM | 93L22FM | 93L22XM |
| Am93L24 | 93L24PC | 93L24DC | 93L24XC | 93L24DM | 93L24FM | 93L24XM |
| Am93L28 | 93L28PC | 93L28DC | 93L28XC | 93L28DM | 93L28FM | 93L28XM |
| Am93L34 | 93L34PC | 93L34DC | 93L34XC | 93L34DM | 93L34FM | 93L34XM |
| Am93L38 | 93L38PC | 93L38DC | 93L38XC | 93L38DM | 93L38FM | 93L38XM |
| Am93L40 | 93L40PC | 93L400C | 93L40XC | 93L40DM | 93L40FM | 93L40XM |
| Am93L41 | 93L41PC | 93L41DC | 93L41XC | 93L41DM | 93L41FM | 93L41XM |
| Am93L60 | 93L60PC | 93L60DC | 93L60XC | 93L60DM | 93L60FM | 93L60XM |
| Am93L66 | 93L66PC | 93L66DC | 93L66XC | 93L66DM | 93L66FM | 93L66XM |

SCHOTTKY MSI CIRCUITS

| Device Number | Order Number $0^{\circ} \mathrm{C}$ to $+70^{\circ} / 75^{\circ} \mathrm{C}$ |  |  | Order Number $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Molded DIP | Hermetic DIP | Dice | Hermetic DIP | Flat <br> Pack | Dice |
| Am25S Series |  |  |  |  |  |  |
| Am25S05 | AM25S05PC | AM25S05DC | AM25S05XC | AM25S05DM | AM25S05FM | AM25S05XM |
| Am25S07 | AM25S07PC | AM25S070C | AM25507XC | AM25S07DM | AM25S07FM | AM25S07XM |
| Am25S08 | AM25S08PC | AM25S08DC | AM25S08XC | AM25S08DM | AM25S08FM | AM25S08XM |
| Am25S09 | AM25S09PC | AM25S09DC | AM25S09XC | AM25S09DM | AM25S09FM | AM25S09XM |
| Am25S10 | AM25S10PC | AM25S10DC | AM25S10XC | AM25S10DM | AM25S10FM | AM25S10XM |
| Am54S／74S Series |  |  |  |  |  |  |
| Am54S／74S139 | SN74S139N | SN74S139J | SN74S139X | SN54S139J | SN54S139W | SN54S139X |
| Am54S／74S151 | SN74S151N | SN74S151J | SN74S151X | SN54S151J | SN54S151W | SN54S151X |
| Am54S／74S153 | SN74S153N | SN74S153J | SN74S153X | SN54S153J | SN54S153W | SN54S153X |
| Am54S／74S157 | SN74S157N | SN74S157J | SN74S157X | SN54S157J | SN54S157W | SN54S157X |
| Am54S／74S158 | SN74S158N | SN74S158J | SN74S158X | SN54S158J | SN54S158W | SN54S158X |
| Am54S／74S174 | SN74S174N | SN74S174J | SN74S174X | SN54S174J | SN54S174W | SN54S174X |
| Am54S／74S175 | SN74S175N | SN74S175J | SN74S175X | SN54S175J | SN54S175W | SN54S175X |
| Am54S／74S181 | SN74S181N | SN74S181J | SN74S181X | SN54S181J | SN54S181W | SN54S181X |
| Am54S／74S194 | SN74S194N | SN74S194J | SN74S194X | SN54S194J | SN54S194W | SN54S194X |
| Am54S／74S195 | SN74S195N | SN74S195J | SN74S195X | SN54S195J | SN54S195W | SN54S195X |
| Am54S／74S251 | SN74S251N | SN74S251J | SN74S251X | SN54S251J | SN54S251W | SN54S251X |
| Am54S／74S253 | SN74S253N | SN74S253J | SN74S253X | SN54S253J | SN54S253W | SN54S253X |
| Am54S／74S257 | SN74S257N | SN74S257，J | SN74S257X | SN54S257J | SN54S257W | SN54S257X |
| Am54S／74S258 | SN74S258N | SN74S258J | SN74S258X | SN54S258J | SN54S258W | SN54S258X |
| Am82S／93S Series |  |  |  |  |  |  |
| Am82S62 | N82S62A | N82S62F | N82S62X | S82S62F | － | S82S62X |
| Am93S10 | 93S10PC | 93S10DC | 93S10xC | 93S10DM | 93S10FM | 93S10xM |
| Am93S16 | 93S16PC | 93S16DC | 93S16XC | 93S16DM | 93S16FM | 93S16XM |
| Am93S21 | 93S21PC | 93S21DC | 93S21×C | 93S21DM | 93S21FM | 93S21 XM |
| Am93s22 | 93S22PC | 93S22DC | 93S22XC | 93S22DM | 93S22FM | 93S22XM |
| Am93S48 | 93S48PC | 93S48DC | 93S48×C | 93S48DM | 93S48FM | 93S48XM |

## COMPUTER INTERFACE CIRCUITS

| Device Number | Order Number $0^{\circ} \mathrm{C}$ to $+70^{\circ} / 75^{\circ} \mathrm{C}$ |  |  | Order Number$-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Molded DIP | Hermetic DIP | Dice | Hermetic DIP | Flat Pack | Dice |
| Am26 Series |  |  |  |  |  |  |
| Am2600 | AM2600PC | AM2600DC | AM2600×C | AM2600DM | AM2600FM | AM2600×M |
| Am2602 | AM2602PC | AM2602DC | AM2602XC | AM2602DM | AM2602FM | AM2602XM |
| Am2614 | AM2614PC | AM2614DC | AM2614XC | AM2614DM | AM2614FM | AM2614XM |
| Am2615 | AM2615PC | AM2615DC | AM2615XC | AM2615DM | AM2615FM | AM2615XM |
| Am26123 | AM26123PC | AM26123DC | AM26123XC | AM26123DM | AM26123FM | AM26123XM |
| Am26L02 | AM26L02PC | AM26L02DC | AM26L02XC | AM26L02DM | AM26L02FM | AM26L02XM |
| Am26S02 | AM26S02PC | AM26S02DC | AM26S02XC | AM26S02DM | AM26S02FM | AM26S02XM |
| Am26S12 | AM26S12PC | AM26S12DC | AM26S12XC | AM26S12DM | AM26S12FM | AM26Si2XM |
| Am26S12A | AM26S12APC | AM26S12ADC | AM26S12AXC | AM26S12ADM | AM26S12AFM | AM26S12AXM |
| Am78／88 Series |  |  |  |  |  |  |
| Am78／8820 | DM8820N | DM8820J | AM8820X | DM7820」 | DM7820W | AM7820X |
| Am78／8820A | DM8820AN | DM8820AJ | AM8820AX | DM7820AJ | DM7820AW | AM7820AX |
| Am78／8830 | DM8830N | DM8830J | AM8830 ${ }^{\text {a }}$ | DM7830」 | DM7830W | AM7830 X |
| Am78／8831 | DM8831N | DM8831J | AM8831 $\times$ | DM7831」 | DM7831W | AM7831X |
| Am78／8832 | DM8832N | DM8832J | AM8832X | DM7832 J | DM7832W | AM7832X |
| Am55／75 Series |  |  |  |  |  |  |
| Am55／75107B | SN75107BN | SN75107BJ | SN75107BX | SN55107BJ | SN55107BW | SN55107BX |
| Am55／75108B | SN75108BN | SN75108BJ | SN75108BX | SN55108BJ | SN55108BW | SN55108BX |
| Am55／75109 | SN75109N | SN75109J | SN75109X | SN55109J | SN55109W | SN55109X |
| Am55／75110 | SN75110N | SN75110J | SN75110X | SN55110J | SN55110W | SN55110X |
| Am75207 | SN75207N | SN75207J | SN75207X | － | － | － |
| Am75208 | SN75208N | SN75208J | SN75208X | － | － | － |
| Am96 Series |  |  |  |  |  |  |
| Am9600 | 9600PC | 9600DC | 9600xC | 96000M | 9600FM | 9600×M |
| Am9601 | 9601 PC | 9601DC | 9601xC | 9601DM | 9601FM | 9601XM |
| Am9602 | 9602PC | 9602DC | 9602xC | 9602DM | 9602FM | 9602XM |
| Am9614 | 9614PC | 9614DC | 9614XC | 9614DM | 9614FM | 9614XM |
| Am9615 | 9615PC | 9615DC | 9615XC | 9615DM | 9615FM | 9615XM |
| Am9616 | － | 9616DC | 9616XC | － | － | － |
| Am9617 | － | 9617DC | 9617XC | － | － | － |
| Am9620 | 9620PC | 9620DC | 9620xC | 9620DM | 9620FM | 9620XM |
| Am9621 | 9621PC | 9621 DC | $9621 \times C$ | 9621DM | 9621FM | $9621 \times M$ |
| Am96L02 | 96L02PC | 96LO2DC | 96LO2XC | 96LO2DM | 96LO2FM | 96LO2XM |
| Other Devices |  |  |  |  |  |  |
| Am1488 | － | MC1488L | AM1488×C | － | － | － |
| Am1489 | AM1489PC | MC1489L | AM1489XC | － | － | － |
| Ami489A | AM1489APC | MC1489AL | AM1489AXC | － | － | － |
| Am54／74123 | SN74123N | SN74123J | SN74123X | SN54123J | SN54123W | SN54123X |
| Am54／74221 | SN74221N | SN74221J | SN74221X | SN54221J | SN54221W | SN54221X |
| Am0026（8 pin） | MH0026CN | MH0026CH＊ | AM0026CXC | MH0026H | － | AM0026XM |
| Am0026（12 pin） | － | MH0026CG＊ | － | MH0026G | － | － |
| Am0026（14 pin） | － | MMH0026CL | － | MMH0026L | － | － |

MOS CIRCUITS

| Device Number | Order Number $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  |  |  | Order Number $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Molded Dip or Molded Mini-Dip | Hermetic Dip or Hermetic Mini-Dip | TO-5 | Dice | Hermetic Dip or Hermetic Mini-Dip | TO-5 |
| Am 1002 |  | MK1002P | MK1002L | AM1002XC |  |  |
| Am1101A | P1101A | C1101A |  | AM1101XC | C1101ADM |  |
| Ami101A1 | P1101A1 | C1101A1 |  | AM1101A1XC | C1101A1DM | . |
| Am1402A | AM1402APC | AM1402A |  | AM1402AXC | AM1402ADM |  |
| Ami403A | AM1403APC |  | AM1403A | AM1403AXC |  | AM1403AHM |
| Am1404A | AM1404APC |  | AM1404A | AM1404AXC |  | AM1404AHM |
| Am1405A |  |  | AM1405A | AM1405AXC |  | AM1405AHM |
| Am1406 |  |  |  | AM1406XC |  | AM1406HM |
| Am1407 |  |  |  | AM1407XC |  | AM1407HM |
| Am1506 |  |  | AM1506HC | AM1506XC |  |  |
| Am1507 |  |  | AM1507HC | AM1507XC |  |  |
| Am2102 | P2102 | C2102 |  | AM2102XC |  |  |
| Am2102-1 | P2102-1 | C2102-1 |  |  |  |  |
| Am2102-2 | P2102-2 | C2102-2 |  |  |  |  |
| Am 2505 |  |  | AM2505K | AM2505XC |  |  |
| Am2512 |  |  | AM2512K | AM2512XC |  |  |
| Am2521 | AM2521V |  |  | AM2521×C |  |  |
| Am2524 | AM2524V |  |  | AM2524XC |  |  |
| Am2525 | AM2525V |  |  | AM2525 $\times$ C |  |  |
| Am2533 | AM2533V |  |  | AM2533XC |  |  |
| Am2802 | AM2802PC | AM2802DC |  | AM2802×C | AM2802DM |  |
| Am2803 | AM2803PC |  | AM2803HC | AM2803XC |  | AM2803HM |
| Am2804 | AM2804PC |  | AM2804HC | AM2804XC |  | AM2804HM |
| Am2805 |  |  | AM2805HC | AM2805XC |  | AM2805HM |
| Am2806 |  |  | AM2806HC | AM2806XC |  | AM 2806HM |
| Am2807 | AM2807PC |  |  | AM2807XC |  |  |
| Am2808 | AM2808PC |  |  | AM2808×C |  |  |
| Am2809 | AM2809PC |  | AM2809HC | AM2809XC |  | AM2809HM |
| Am2810 |  | AM2810DC |  | AM2810XC | AM2810DM |  |
| Am2812 |  | AM2812DC |  | AM2812XC | AM2812DM |  |
| Am2812A |  | AM2812ADC |  |  | AM2812ADM |  |
| Am2813 |  | AM2813DC |  | AM2813xC | AM2813DM |  |
| Am2813A |  | AM2813ADC |  |  | AM2813ADM |  |
| Am2814 |  | AM2814DC |  | AM2814XC |  |  |
| Am2833 | AM2833PC | AM2833DC |  | AM2833XC | AM2833DM |  |
| Am2841 |  | AM2841DC |  | AM2841XC | AM2841DM |  |
| Am3114 | TMS3114NC | TMS3114JC |  | AM3114XC |  |  |
| Am3341 | AM3341PC | AM3341DC |  | AM3341XC | AM3341DM |  |
| Am4055 |  |  |  | AM4055XC | MM4055D |  |
| Am4056 |  |  |  | AM4056XC |  | MM4056H |
| Am4057 |  |  |  | AM4057XC | MM4057D |  |
| Am5055 | MM5055N | MM5055D |  | AM5055XC |  |  |
| Am5056 |  |  | MM5056H | AM5056XC |  |  |
| Am5057 | MM5057N | MM5057D |  | AM5057XC |  |  |
| Am9102 | AM9102PC | AM9102DC |  |  | AM9102DM |  |
| Am9102A | AM9102APC | AM9102ADC |  |  |  |  |
| Am9102B | AM9102BPC | AM9102BDC |  |  |  |  |

## BIPOLAR MEMORY CIRCUITS



LINEAR CIRCUITS

| Device Number | Order Number $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & \text { Order Number } \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{gathered} \text { Order Number } \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TO-5 | Hermetic DIP | Dice | TO-5 | Hermetic DIP | Flat Pack | TO-5 | Hermetic DIP | Flat Pack | Dice |
| Am685 <br> Am1500 <br> Am1501 |  | AM1500DC | AM685 ${ }^{\text {L }}$ * | AM685HL | AM685DL AM1500DL AM1501DL |  | AM685HM | AM685DM AM1500DM AM1501DM | AM1500FM AM1501FM | AM685×M |
| Am1660 | AM1660HC |  |  |  |  |  |  |  |  |  |
| Am101 | LM301 |  | LMD01 | LM201 | LM201D | LM201F | LM101 | LM101D | LM101F | LD101 |
| Am101A | LM301A | LM301AD | LMD01A | LM201A | LM201AD | LM201AF | LM101A | LM101AD | LM101AF | LD101A |
| Am102 | LM302 |  | LMD02 | LM202 |  |  | LM102 |  |  | LD102 |
| Am105 | LM305 |  | LMD05 | LM205 |  | LM205F | LM105 |  | LM105F | LD105 |
| Am106 | LM306 |  | LMD06 | LM206 |  |  | LM106 |  | LM106F | LD106 |
| Ami07 | LM307 | LM307D | LMD07 | LM207 | LM2070 | LM207F | LM107 | LM1070 | LM107F | LD107 |
| Am108 | LM308 | LM308D | LMD08 | LM208 | LM208D | LM208F | LM108 | LM108D | LM108F | LD108 |
| Am108A | LM308A | LM308AD | LMD08A | LM208A | LM208AD | LM208AF | LM108A | LM108AD | LM108AF | LD108A |
| Am110 | LM310 | LM310D | LMD10 | LM210 | LM210D |  | LMI 10 | LM1100 | LM110F | LD110 |
| Am111 | LM311 | LM3110 | LMD11 | LM211 | LM211D |  | LM111 | LM111D | LM111F | LD111 |
| Am 112 | LM312 | LM312D | LMD12 | LM212 | LM212D |  | LM112 | LM112D | LM112F | LD112 |
| Am 216 | LM316 | LM316D | LMD16 | LM216 | LM216D |  |  |  |  | LD216* |
| Am216A | LM316A | LM316AD | LMD16A | LM216A | LM216AD |  |  |  |  | LD216A* |
| Aml 18 | LM318 | LM318D | LMD18 | LM218 | LM218D |  | LM118 | LM118D | L.M118F | LD118 |
| Am715 | 715HC | 715DC | 715×C |  |  |  | 715HM | 7150M |  | 715×M |
| Am723 | 723HC | 723DC | 723xC |  |  |  | 723 HM | 723DM |  | 723XM |
| Am725 | 725HC | 725DC | 725×C | $725 \mathrm{HL}$ |  |  | 725HM | 725DM |  | 725XM |
| SSS725 | SSS725EJ |  |  | SSS725BJ |  |  | SSS725AJ |  |  |  |
| Am733 | 733HC | 733DC | 733xC |  |  |  | 733HM | 733DM | 733FM | $733 \times \mathrm{M}$ |
| Am741 | 741HC | 741DC | $741 \times C$ |  |  |  | 741 HM | 7410M | 741FM | $741 \times \mathrm{M}$ |
| SSS741 | SSS741CJ |  |  |  |  |  | SSS741J |  |  |  |
| Am747 | 747HC | 747DC | 747XC |  |  |  | 747HM | 747DM | 747FM | 747×M |
| SSS747 | SSS747CK | SSS747CP |  |  |  |  | SSS747K | SSS747P | SSS747M |  |
| Am748 | 748DC | 748HC | 748×C |  |  |  | 748DM | 748HM | 748FM | $748 \times \mathrm{M}$ |

METAL HERMETIC
14-Lead Dual-In-Line
16-Lead Dual-In-Line
24-Lead Dual-In-Line


MOLDED
14-Lead Dual-In-Line
16-Lead Dual-In-Line
24-Lead Dual-In-Line


Note: All dimensions are in inches. Leads for 14 and 16.Pin Dual-In-Line packages are intended for insertion in hole rows on . 300 " centers and are misaligned to facilitate insertion. Leads for the 24-Pin Dual-In-Line packages are intended for insertion in hole rows on . 600 " centers and are misaligned to facilitate insertion.

CERAMIC HERMETIC

14-Lead Dual-In-Line



16-Lead Dual-In-Line


24-Lead Dual-In-Line


## PACKAGE OUTLINES (CONT'D)



VICE PRESIDENT OF SALES - Ed Turney
DIRECTOR OF INTERNATIONAL SALES - Terry Jones
headouarters sales manager - Bill Seifert

## U.S. Sales Offices

## western area

Steve Zelenclk - Area Sales Manager
Russ Almand-Southwest Regional Sales Manager
Bill Kahl - District Sales Manager
9595 Wilshire Boulevard
Suite 806
Beverly Hills, California 90212
Tel: (213) 278-9700
(213) 278-9701

TWX: 910-490-2143
Shel Schumaker - Northwest Regional Sales Manager
901 Thompson Place
Sunnyvale, California 94086
Tel: (408) 732-2400
TWX: 910-339-9280
TELEX: 34-6306
MID-AMERICA AREA
Chuck Keough - Area Sales Manager
2625 Butterfield Road
Suite 121W
Oak Brook, Illinois 60521
Tel: (312) 323-9600
(312) 323-9601

TWX: 910-254-2295
David Overall - District Sales Manager

7615 Metro Boulevard
Suite 124H
Edina, Minnesota 55435
Tel: (612) 835-4445
(612) 835-4446

TELEX: 29-0416
EASTERN AREA
Steve Marks - Area Sales Manager
Jack Maynard - Mid-Atlantic Regional Sales Manager
David Chavoustie - District Sales Manager
99 Powerhouse Road
Suite 303
Roslyn Heights, N.Y. 11577
Tel: (516) 484-4990
(516) 484-4991

TWX: 510-223-0649
Paul Macdonald - Northeast Regional
Sales Manager
594 Marrett Road
Suite 29
Lexington, Massachusetts 02173
Tel: (617) 861-0606
(617) 861-0607

Ken Smyth - Southeast Regional
Sales Manager
1012 Ingleside Avenue
Baltimore, Maryland 21228
Tel: (301) 744-8233
(301) 744-8234

TWX: 710-862-1450

## European Sales Offices

## UNITED KINGDOM

Desmond W. Candy - Sales Manager
Advanced Micro Devices, U.K., Limited
Cumberland Chambers
68A King Street
Maidstone, Kent, England
Tel: Maidstone 52004
Cable: Supreme
TELEX: 965237

## FRANCE

Emile Dalle, Sales Manager
Advanced Micro Devices, S.A.
29 Rue Du Pont
92200 Neuilly, France
Tel: 747-4194

## GERMANY

Hermann Lichotka - Sales Manager
Advanced Micro Devices
Mikro Elecktronik GmbH
8000 München 2
Herzog-Heinrich-Str. 3
West Germany
Tel: Sammel-Nr.: (0 89) 539588
TELEX: 0523883

## SOUTHERN EUROPE

Carlo Longoni, Sales Manager
Advanced Micro Devices, S.A.
29 Rue Du Pont
92200 Neuilly, France

## International Sales Representatives and Distributors

## AUSTRALIA

A. J. Ferguson Pty. Ltd.

125 Wright Street
Adelaide, S. Australia 5000
Tel: 51-6895
TELEX: 82635

## AUSTRIA

Bacher Elektronische Gerate
GES.M.B.H.
Meidlinger Hauptstrasse 78
A-1120 Vienna, Austria
Tel: 836396
TELEX: 011532

## BELGIUM

C. N. Rood

PI. de Jamblinne de Meux 37
1040 Brussels
Tel: 02/35 2135
TELEX: 22846

## DENMARK

Mer-EI A/S
10, Ryvangs Alle
DK-2100 Copenhagen $\Phi$, Denmark
Tel: (01 68) RY 7444
TELEX: 19771
FRANCE
Tekelec-Alrtronic
Cite des Bruyeres
Rue Carle - Vernet
92 Sevres, France
Tel: 626.02.35
TELEX: 25997

## WEST GERMANY

Data Modul GmbH
8000 München 40
Knorrstraße 83
West Germany
Tel: 0811/3514143(089)
TELEX: 05215267 damo d

Nordelektronik GmbH-KG
2085 Quickborn
Harksheiderweg 238-240
Tel: (04106) 66131
TELEX: 0-214842
Altron A.E. Thronicke
316 Lehrte
Germaniastrasse 10 ,
West Germany
Tel: (05132) 2629/3047
Telex: 922383
Edbo Elektronik
Bauelemente GmbH
4600 Dortmund 1
Viktoriastrasse 15, West Germany
Tel: (0231) 57081
Telex: 822382
Nordelektronik Vertriebs GmbH
Zweigburo Kiel
2300 Kiel 14
Langensaal 8, West Germany
Tel: (0431) 21556
Fred Trommeschlaeger
533 Koenigswinter 1
Postfach 2007
Tel: (02223) 21385
TELEX: 0-885237

## HOLLAND

Tekelec-Airtronic N. V.
Kruislaan 235-Amsterdam 0
Holland
Tel: 020-92-87-66
TEL.EX: 16009

## ISRAEL

M.R.B.D. Industries

20 Pney-Hagiva Street
P.O. Box 1717

Ramat-Gan, Israel
Tel: 738701/728076
TELEX: (922) 32151

## ItALY

Cramer International
134 Via C. Colombo
Rome, Italy
Tel: 5139387
Cramer Italia SpA
Via Melchiorre Gioia, 74
20125 Milano, Italy
Tel: (02) 3764039
Cramer Italia SpA
Via F. Turati, 33
40055 Bologna, Italy
Tel: (051) 787034
Eledra 3S
Solid State Specialties
Via Ludovico Da Viadana 9
20122 Milano, Italy
Tel: 860307
TELEX: (843) 32027

## JAPAN

Microtek, Inc.
208 Schamporu Ogikubo
2-30-12 Kamiogi
Suginamiku, Tokyo, Japan
Tel: (03) 392-1185 167
TELEX: J 28497.

## NORWAY

Intelco A/S
Stromsveien 204
P.O. Box 31

2011 Strommen
Norway
Tel: 472702272

## SPAIN

REMA, Leo Haag, S. A.
General Sanjurjo 18
Madrid-3, Spain
Tel: 2534003

## SWEDEN

AB Elektroholm
Box 3005
Dalvagen 12
17103 Solna 3, Sweden
Tel: 08/ 820280
TELEX: 19389

## SWITZERLAND

Dimos AG
Badenerstrasse 701
CH 8048 Zurich, Switzerland
Tel: 051/62 6140
TELEX: 52028

## UNITED KINGDOM

Nobel Electronics
Nobel House
Bowater Road
Woolwich, London SE185TQ England
Tel: 01-855-5671
TELEX: 897250
Quarndon Electronics
(Semiconductors) Ltd.
Slack Lane
Derby DE33ED England
Tel: Derby 32651
TELEX: 37163
Dage International Ltd.
Eurosem Division
Haywood House
High Street
Pinner, Middlesex, HA55QA England
Tel: 01-868-0024
TELEX: 24506
Phoenix Electronics (Airdrie) Ltd.
4b Alexander Street
Airdrie ML60BA Scotland
Tel: Airdrie 64-992
TELEX: 77-9016

## U.S. and Canadian Sales Representatives

## ALABAMA

TMA, Inc.
P.O. Box 4112

Huntsville, Alabama 35802
Tel: (205) 883-7893

## ARIZONA

Bestronics Inc
201 East Camelback Road
Phoenix, Arizona 85012
Tel: (602) 248-7020

## CALIFORNIA

(Northern)
Trident Associates
99 E. Middlefield Road
Suite 6C
Mountain View, California 94040
Tel: (415) 967-7031
TWX: 910-379-6976
(Southern)
Black, Ekizian, Strong, Inc.
1728 S. La Cienega Blvd.
Los Angeles, California 90035
Tel: (213) 870-9191
TWX: 910-340-6369
Bestronics Inc.
8369 Vickers Street
San Diego, California 92111
Tel: (714) 278-2150
TWX: 910-335-1267
CANADA
Paul Macdonald
594 Marrett Road, Suite 29
Lexington, Massachusetts 02173
Tel: (617) 861-0606
(617) 861-0607

COLORADO
Tri-Tronix Denver
1901 Kipling
Suite 21
Lakewood, Colorado 80215
Tel: (303) 237-0774
TWX: 910-937-0738

## CONNECTICUT

Contact Sales
P.O. Box 623

Orange, Connecticut 06477
Tel: (203) 932-5656

## FLORIDA

Conley \& Associates, Inc.
P.O. Box 668

Oviedo, Florida 32765
Tel: (305) 365-3283
TWX: 810-856-3520
Conley \& Associates, Inc.
P.O. Box 700

Boca Raton, Florida 33432
Tel: (305) 395-6108
Conley \& Associates, Inc.
2821 Kimberly Lane
Tampa, Florida 33618
Tel: (813) 933-3183

## ILLINOIS

C \& C Electronic Sales 119 East Palatine Road Suite 204/206
Palatine, Illinois 60067
Tel: (312) 358-8900
TWX: 910-693-4809

## INDIANA

Valentine-Schillinger \& Associates
2122A Miami St.
South Bend, Indiana 46613
Tel: (219) 291-6258
TWX: 810-299-2535
TELEX: 25-8421
Valentine-Schillinger \& Associates
P.O. Box 242
(1000 N. Madison Ave., Suite S-2)
Greenwood, Indiana 46142
Tel: (317) 888-2260
TWX: 810-260-2231

## 10WA

Lorenz Sales, Inc.
Suite 302 Executive Plaza
4403 First Avenue, S.E.
Cedar Rapids, Iowa 52402
Tel: (319) 393-9125

## KANSAS

Palatine Engineering Sales, Inc.
7520 W. 63rd Street
Overland Park, (Kansas City)
Kansas 66202
Tel: (913) 262-5643
TWX: 910-743-6862

Palatine Engineering Sales, Inc. 510 W. Allison
Andover, (Wichita) Kansas 67002
Tel: (316) 683-7512

## MARYLAND

Burgin-Kreh Associates, Inc.
1012 Ingleside Avenue
Baltimore, Maryland 21228
Te!: (301) 788-5200
TWX: 710-862-1450

MASSACHUSETTS
Contact Sales, Inc.
P.O. Box 401

101 Cambridge St.
Burlington, Massachusetts 01803
Tel: (617) 273-1520
TWX: 710-332-6569

## MICHIGAN

Greiner Associates, Inc.
15324 E. Jefferson Avenue
Grosse Pointe Park, Michigan 48230
Tel: (313) 499-0188
TWX: 810-221-5157

## MINNESOTA

Mel Foster Company, Inc.
7389 Bush Lake Road
Edina, Minnesota 55435
Tel: (612) 835-2252
TWX: 910-576-2746

## MISSOURI

Palatine Engineering Sales, Inc.
1573 N. Warson Road
St. Louis, Missouri 63132
Tel: (314) 426-7055

## NEW MEXICO

Tri-Tronix Albuquerque
2403 San Mateo Blvd., N.E
Suite 2, South Building
Albuquerque, New Mexico 87110
Tel: (505) 265-8400
TELEX: 910-989-1680

## NEW YORK

ERA
330 Great Neck Road
Great Neck, New York 11021
Tel: (516) 482-9320
TWX: 510-223-0836

## NEW YORK

(Upstate)
$\mathrm{T}^{2}$ Electronics Company
3522 James Street
Syracuse, New York 13206
Tel: (315) 463-8592
TWX: 710-541-0554

## NORTH CAROLINA

Burgin-Kreh Associates, Inc.
4901 Tiffany Avenue
Winston-Salem, North Carolina 27104
Tel: (919) 768-4174

## OHIO

Midwest Marketing Associates
137 Lakeview Drive
Dayton, Ohlo 45459
Tel: (513) 433-2511

Midwest Marketing Associates
15435 Dale Road
Chagrin Falls, (Cleveland), Ohio 44022
Tel: (216) 247-6655

## PENNSYLVANIA

(Eastern)
GCM Inc.
275 Commerce Drive
Ft. Washington, Pennsylvania 19034
Tel: (215) 646-7535
TWX: 510-661-0607

## (Western)

Crest Component Sales
17800 Chillicothe Road
Suite 250-7
Chagrin Falls, Ohio 44022
Tel: (216) 543-9808

## TEXAS

Semiconductor Sales Associates
312 N. Central Expressway
Suite 204
Richardson, Texas 75080
Tel: (214) 231-6181
TWX: 910-867-4780
Semiconductor Sales Associates
975 Corbindale
Suite 104
Houston, Texas 77024
Tel: (713) 461-4197

## VIRGINIA

Burgin-Kreh Associates, Inc.
P.O. Box 2557

Memorial Professional BIdg.
2511 Memorial Ave.
Lynchburg, Virginia 24501
Tel: (804) 845-5600

## WASHINGTON

Ray Over Sales
P.O. Box 593
(1645 Rambling Lane)
Bellevue, Washington 98004
Tel: (206) 454-4551

## U.S. and Canadian Stocking Distributors

## ALABAMA

Cramer/EW Huntsville, Inc.
2310 Bob Wallace Avenue, S.W.
Huntsville, Alabama 35810
Tel: (205) 539-5722
TWX: 810-726-2150

## ARIZONA

Cramer/Arizona
2816 North 16th Street
Phoenix, Arizona 85016
Tel: (602) 263-1112
TWX: 910-951-1382
Hamilton/Avnet Electronics
2615 S. 21st Street
Phoenix, Arizona 85034
Tel: (602) 275-7851
TWX: 910-951-1535

## CALIFORNIA

Avnet Electronics
10916 W. Washington Blvd.
Culver City, California 90230
Tel: (213) 836-7200
TWX: 910-340-6364
Cramer/Los Angeles
17201 Daimler Street
Irvine, California 92705
Tel: (714) 979-3000
(213) 771-8300

TWX: 910-595-1900
Cramer/San Diego
8975 Complex Drive
San Diego, California 92123
Tel: (714) 565-1881
TWX: 910-335-1195
Cramer/San Francisco
720 Palomar Avenue
Sunnyvale, California 94086
Tel: (408) 739-3011
TWX: 910-339-9371
Hamilton Electro Sales
10912 W. Washington Blvd
Culver City, California 90230
Tel: (213) 870-7171
TWX: 910-340-6364
TELEX: 67-43-06
Hamilton/Avnet Electronics
575 East Middlefield Road
Mountain View, California 94040
Tel: (415) 961-7000
TWX: 910-379-6486
Hamilton/Avnet Electronics
8917 Complex Dr.
San Diego, California 92123
Tel: (714) 279-2421
TELEX: 69-54-15

## CANADA

Cramer/Canada
920 Alness Avenue, Unit No. 9
Downsview, Ontario, Canada
Tel: (416) 661-9222
TWX: 610-492-6210
Hamilton/Avnet Electronics
935 Montee de Liesse Road
St. Laurent, (Montreal)
Quebec 377, Canada
Tel: (514) 735-6393
TWX: 610-421-3731
Hamilton/Avnet Electronics
6291-15 \& 16 Dorman Road
Mississauga (Malto)
Ontario, Canada
Tel: (416) 677-7432
Hamilton/Avnet Electronics
880 Lady Ellen Place
Ottawa, Klz 5L9, Ontario, Canada
Tel: (613) 725-3071
TWX: 610-562-1906

## COLORADO

Cramer/Denver
5465 E. Evans Pl. at Hudson
Denver, Colorado 80222
Tel: (303) 758-2100
TWX: 910-931-0440
Hamilton/Avnet Electronics
5921 N. Broadway
Denver, Colorado 80216
Tel: (303) 534-1212
TWX: 910-931-0510

## CONNECTICUT

Cramer/Connecticut
35 Dodge Avenue
North Haven, Connecticut 06473
Tel: (203) 239-5641
TWX: 710-465-2674
Hamilton/Avnet Electronics
643 Danbury Road
Georgetown, Connecticut 06829
Tel: (203) 762-0361

## FLORIDA

Cramer/EW Hollywood
4035 North 29th Avenue
Hollywood, Florida 33020
Tel: (305) 923-8181
TWX: 510-954-9809
Cramer/EW Orlando
345 North Graham Avenue
P.O. Box 20214

Orlando, Florida 32814
Tel: (305) 894-1511
TWX: 810-850-0154
Hamilton/Avnet Electronics
4020 North 29th Avenue
Hollywood, Florida 33021
Tel: (305) 925-5401
TWX: 510-954-9808
TELEX: 51-43-28

## GEORGIA

Cramer/EW Atlanta
3923 Oakcliff Industrial Court
Atlanta, Georgia 30340
Tel: (404) 448-9050
TWX: 810-766-4513
Hamilton/Avnet Electronics
6700 1-85 Access Road
Suite 2B
Norcross, Georgia 30071
Tel: (404) 448-0800
TWX: 810-766-1590

ILLINOIS
Cramer/Chicago
1911 South Busse Road
Mt. Prospect, Illinois 60056
Tel: (312) 593-8230
Hamilton/Avnet Electronics
3901 North 25 th Avenue
Schiller Park, 1 llinois 60176
Tel: (312) 678-6310
TWX: 910-227-0060

## KANSAS

Hamilton/Avnet Electronics 37 Lenexa Industrial Center Lenexa, Kansas 66215
Tel: (913) 888-8900
MARYLAND
Cramer/EW Baltimore
7255 Standard Drive
Hanover, Maryland 21076
Tel: (301) 354-0100
Cramer/EW Washington
16021 Industrial Drive
Gaithersburg, Maryland 20760
Tel: (301) 948-0110
TELEX: 89-2357
Hamilton/Avnet Electronics
7255 Standard Drive
Hanover, Maryland 21076
Tel: (301) 796-5000
TWX: 710-862-1861
TELEX: 8-79-68

MASSACHUSETTS
Cramer Electronics, Inc.
85 Wells Avenue
Newton, Massachusetts 02159
Tel: (617) 969-7700
TELEX: 92-24-86
Hamilton/Avnet Electronics
185 Cambridge Street
Burlington, Massachusetts 01803
Tel: (617) 273-2120
TWX: 710-332-1201

MICHIGAN
Cramer/Detroit
13193 Wayne Road
Livonia, Michigan 48150
Tel: (313) 425-7000
TWX: 810-242-2985
Hamilton/Avnet Electronics
12970 Farmington Road
Livonia, Michigan 48150
Tel: (313) 522-4700
TWX: 810-242-8775

## MINNESOTA

Cramer/Bonn
7275 Bushlake Road
Edina, Minnesota 55435
Tel: (612) 835-7811
TWX: 910-576-2726
Hamilton/Avnet Electronics
7683 Washington Avenue South
Edina, Minnesota 55435
Tel: (612) 941-3801

## MISSOURI

Hamilton/Avnet Electronics
364 Brookes Lane
Hazelwood, Missouri 63042
TeI: (314) 731-1144
TELEX: 44-23-48

## NEW JERSEY

Cramer/New Jersey
1 Barrett Ave.
Moonachie, New Jersey 07074
Tel: (201) 935-5600
Cramer/Pennsylvania, Inc.
12 Springdale Road
Cherry Hill. New Jersey 08034
Tel: (609) 424-5993
(215) 923-5950

Hamilton/Avnet Electronics
218 Little Falls Road
Cedar Grove, New Jersey 07009
Tel: (201) 239-0800
TELEX: 13-83-68
Hamilton/Avnet Electronics
113 Gaither Drive
East Gate Industrial Park
Mt. Laurel, New Jersey 08057
Tel: (609) 234-2133
TWX: 710-897-1405

## NEW MEXICO

Cramer/New Mexico
137 Vermont N.E.
Albuquerque, New Mexico 87108
Tel: (505) 265-5767
TWX:910-989-1679
Hamilton/Avnet Electronics
2450 Baylor Drive S.E.
Albuquerque, New Mexico 87119
Tel: (505) 765-1500
TWX: 910-989-1631

## NEW YORK

Cramer/Binghamton
3220 Watson Boulevard
Endwell, New York 13760
Tel: (607) 754-6661
TWX: 510-252-0884
Cramer/Long Island
29 Oser Avenue
Hauppauge, L. I., New York 11787
Tel: (516) 231-5600
TWX: 510-227-9863
TELEX: 96-1393
Cramer/Rochester
3259 Winton Road South
Rochester, New York 14623
Tel: (716) 275-0300
Cramer/Syracuse
6716 Joy Road
East Syracuse, New York 13057
Tel: (315) 437-6671
TWX: 710-541-0420
Hamilton/Avnet Electronics 70 State Street
Westbury, L. I., New York 11590
Tel: (516) 333-5800
TWX: 510-222-8237
TELEX: 96-77-55

Hamilton/Avnet Electronics
6500 Joy Road
E. Syracuse, New York 13211

Tel: (315) 437-2642
TWX: 710-541-0959
NORTH CAROLINA
Cramer/EW Winston-Salem
938 Burke Street
Winston-Salem
North Carolina 27102
Tel: (919) 725-8711

## OHIO

Cramer/Cleveland
5835 Harper Road
Solon, Ohio 44139
Tel: (216) 248-8400
TWX: 910-339-9280
Cramer/Tri-States, Inc.
666 Redna Terrace
Cincinnati, Ohio 45215
Tel: (513) 771-6441
Tel: (513) 771-6441
TWX:810-464-8174
Hamilton/Avnet Electronics
118 Westpark Road
Dayton, Ohio 45459
Tel: (513) 433-4055
TWX: 810-450-2531
Hamilton/Avnet
761 Beta Drive
Mayfield Village; Suite E
Cleveland. Ohio 44132
Tel: (216) 461-1400
puerto rico
Cramer Electronics de
Puerto Rico
Subdivision Industrial
Bo. Retiro
San German, Puerto Rico 00753
Tel: (809) 892-2600

## TEXAS

Cramer/Texas
13740 Midway Road
Dallas, Texas 75240
Tel: (214) 661-9300
In Houston, Enterprise 2831
Hamilton/Avnet Electronics
4445 Sigma Road
Dallas, Texas 75240
Tel: (214) 661-8661
Hamilton/Avnet Electronics
1216 West Clay
Houston, Texas 77019
Tel: (713) 526-4661
TELEX: 76-25-89

UTAH
Cramer/Utah
391 West 2500 South
Salt Lake City, Utah 84115
Tel: (801) 487-4131
Tel: (801) 487-4131
TWX: $910-925-5958$
Hamilton/ Avnet Electronics
647 W. Billinis Road
Salt Lake City, Utah 84119
Tel: (801) 262-8451

## WASHINGTON

Cramer/Washington
Benaroya Industrial Park
Building $T$
5602 Sixth Avenue South
Seattle, Washington 98108
Tel: (206) 762-5755
TWX:910-444-2017
Hamilton/Avnet Electronics
13407 Northrup Way
Bellevue, Washington 98005
Tel: (206) 746-8750
TWX: 910-443-2449

## WISCONSIN

Cramer/Wisconsin
430 W. Rawson Avenue
Oak Creek, Wisconsin 53154
Tel: (414) 764-1700

First Class
Permit No. 465
Sunnyvale
California

## BUSINESS REPLY CARD

No Postage Stamp Necessary If Mailed In The United States

Postage will be paid by:

## ADVANCED MICRO DEVICES

901 Thompson Place
Sunnyvale, California 94086
U.S.A.

First Class
Permit No. 465
Sunnyvale
California

## BUSINESS REPLY CARD

No Postage Stamp Necessary If Mailed In The United States
Postage will be paid by:

## ADVANCED MICRO DEVICES

901 Thompson Place
Sunnyvale, California 94086

Please rush me technical information on the following devices $\qquad$
And, make sure l'm on the list to receive Advanced Micro Devices’ Annual Report this year.

| Name | Title |  |
| :---: | :---: | :---: |
| Firm | Mail Stop |  |
| Address | Phone 1 | Ext |
| City | State | _Zip |
| Market Interest |  | Job Function |
| $\square$ Consumer | $\square$ Voltage Regulators | $\square$ General Engineering |
| Computer | $\square$ Converters | $\square$ Design Engineer |
| $\square$ Computer Peripheral | $\square$ Other LIC | $\square$ Component/Reliability/ |
| $\square$ Instrumentation | $\square$ Counters | Standards Engineering |
| $\square$ Aerospace and Defense | $\square$ Registers | $\square$ Purchasing \& Material Mgt. |
| Industrial | $\square$ Multiplexers \& Demultiplexers | $\square$ General Management |
| $\square$ Other | $\square$ Adders | $\square$ Marketing |
|  | $\square$ Interface | $\square$ Magazine Editors |
| Product Interest | $\square$ Other DIC | $\square$ Sales Reps |
| $\square$ Operational Amplifiers | $\square$ Memories | $\square$ Distributors |
| $\square$ Sense Amplifiers \& Comparators | $\square \mathrm{MOS}$ | $\square$ Finance |
| $\square R F / I F$ \& Video Amplifiers | $\square$ Other | $\square$ Other |

Please rush me technical information on the following devices
And, make sure I'm on the list to receive Advanced Micro Devices' Annual Report this year.

| Name | Title |  |
| :---: | :---: | :---: |
| Firm | Mail Stop |  |
|  | Phone 1 | Ext |
| City | State | Zip |
| Market Interest |  |  |
| $\square$ Consumer | $\square$ Voltage Regulators | $\square$ General Engineering |
| $\square$ Computer | $\square$ Converters |  |
| $\square$ Computer Peripheral | $\square$ Other LIC | $\square$ Component/Reliability/ |
| $\square$ Instrumentation | $\square$ Counters | Standards Engineering |
| $\square$ Aerospace and Defense | $\square$ Registers | $\square$ Purchasing \& Material Mgt. |
| $\square$ Industrial | $\square$ Multiplexers \& Demultiplexers | $\square$ General Management |
| $\square$ Other | $\square$ Adders | $\square$ Marketing |
|  | $\square$ Interface | $\square$ Magazine Editors |
| Product Interest | $\square$ Other DIC | $\square$ Sales Reps |
| $\square$ Operational Amplifiers | $\square$ Memories | $\square$ Distributors |
| $\square$ Sense Amplifiers \& Comparators | $\square \mathrm{MOS}$ | $\square$ Finance |
| $\square$ RF/IF \& Video Amplifiers | $\square$ Other | $\square$ Other |

## Schweber Electronics Distribution Locations

## CALIFORNIA

Schweber Electronics
3000 Redhill Avenue
Costa Mesa, California 92626
Tel: (714) 556-3880
(213) 924-5594

CANADA
Schweber Electronics
2724 Rena Road
Mississauga, Ontario, Canada L4T3J9
Tel: (416) 678-9050
CONNECTICUT
Schweber Electronics
Finance Drive
Commerce Industrial Park
Danbury, Connecticut 06810
Tel: (203) 792-3500

## FLORIDA

Schweber Electronics
2830 North 28 Terrace
Hollywood, Florida 33020
Tel: (305) 927-0511

## GEORGIA

Schweber Electronics
4126 Pleasantdale Road
Atlanta, Georgia 30340
Tel: (404) 449-9170

## ILLINOIS

Schweber Electronics
1380 Jarvis Street
Elk Grove Village, Illinois 60007
Tel: (312) 593-2740

## MARYLAND

Schweber Electronics
5640 Fisher Lane
Twinbrook Parkway
Rockville, Maryland 20852
Tel: (301) 881-2970
MASSACHUSETTS
Schweber Electronics
213 Third Avenue
Waltham, Massachusetts 02154
Tel: (617) 890-8484

## MICHIGAN

Schweber Electronics
86 Executive Drive
Troy, Michigan 48084
Tel: (313) 583-9242

## MINNESOTA

Schweber Electronics
7015 Washington Avenue South
Edina, Minnesota 55435
Tel: (612) 941-5280

## NEW YORK

Schweber Electronics
2 Town Line Circle
Rochester, New York 14623
Tel: (716) 461-4000
Schweber Electronics
Jericho Turnpike
Westbury, New York 11590
Tel: (516) 334-7475

NEW JERSEY
Schweber Electronics
43 Belmont Drive
Somerset, New Jersey 08873
Tel: (201) 469-6008

NORTH CAROLINA
Schweber Electronics
10 Sunnybrook Road
Raleigh, North Carolina 27610
Tel: (919) 832-8881
OHIO
Schweber Electronics
23880 Commerce Park Road
Beechwood, Ohio 44122
Tel: (216) 464-2970

## TEXAS

Schweber Electronics
2628 Longhorn Boulevard
Austin, Texas 78758
Tel: (512) 837-2890
Schweber Electronics
14177 Proton Road
Dallas, Texas 75240
Tel: (214) 661-5010
Schweber Electronics
7420 Harwin Drive
Houston, Texas 77036
Tel:(713) 784-3600

The above locations of Schweber Electronics have been franchised for the distribution of the Advanced Micro Devices product line effective July 1, 1974.

901 Thompson Place Sunnyvale, Calif. 94086

Tel. (408) 732-2400
TWX: (910) 339-9280
Telex: 34-6306


[^0]:    W. J. Sanders I/I

    President and Chairman of the Board June 3, 1974

[^1]:    2. Pulse tested
    3. All voltage and capacitance measurements are referenced to the ground
    terminal. Terminals not specifically referenced are left electrically open.
    4. All measurements are taken with ground pin tied to zero volts.
[^2]:    Note 1. Maximum current defined by DC input voltage.

[^3]:    Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product

[^4]:    Notes: 3. The Address to enable set-up time is the time before the HIGH-to-LOW enable transition that the address must be stable so that the correct latch is addressed and the other latches are not affected.
    4. The cross hatched areas indicate when the inputs are permitted to change for predictable output performance.
    5. Another way of specifying a negative hold time is to specify a positive release time. When specified, the release time falls within the set-up interval time thereby giving the equivalent of a negative hold time.

[^5]:    Notes: 1. Measured from clear input on Am54/74160 and Am54/74161. Measured from clock input on Am54/74162 and Am54/74163.
    2. Applies to Am54/74162 and Am54/74163 only.

[^6]:    $\mathrm{H}=\mathrm{HIGH}$
    $L=L O W$
    X = Don't Care
    $\mathrm{L}=\mathrm{LOW} \quad \mathrm{NC}=$ = No Change
    o-HIGH transition.
    $i=$ May be a HIGH or a LOW and the respective output will assume the same state.

[^7]:    H = HIGH Voltage Level
    $X=$ Don't Care
    $\mathrm{L}=$ LOW Voltage Level
    $\uparrow=$ LOW-to-HIGH Transition
    $L=$ LOW Voltage
    $i=0,1,2$, or 3

[^8]:    Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
    3. Actual input currents $=$ Unit Load Current $\times$ Input Load Factor (See Loading Rules).
    4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
    5. ICC is measured under two conditions - typ. and max. apply to both.
    A. $S_{i}, M, A_{i}$ at 4.5 V ; all other inputs grounded; outputs open.
    $B$. $S_{i}, \mathrm{M}$ at 4.5 V ; all other inputs grounded; outputs open.

[^9]:    $H=H I G H$
    $L=L O W$
    $X=$ Don't Care
    $\uparrow=$ LOW-to-HIGH transition. $N C=$ No Change
    $D_{i}=$ May be a HIGH or a LOW and the respective output will assume the same state.

[^10]:    2. Maximum permissible $R_{X}$ when used below $0^{\circ} \mathrm{C}$ is $25 \mathrm{k} \Omega$.
[^11]:    Note: The dice supplied will contain units which meet both $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.

[^12]:    Notes: 1. Tests are conducted with a $39 \mathrm{k} \Omega$ resistor placed between Pin 2 (14) and $V_{C C}$ unless otherwise noted.
    2. Maximum permissible $R_{X}$ when used below $0^{\circ} \mathrm{C}$ is $100 \mathrm{k} \Omega$.

[^13]:    $\mathrm{H}=\mathrm{HIGH}$
    L = LOW
    $\uparrow=$ LOW-to-HIGH Transition
    $\downarrow=$ HIGH-to-LOW Transition
    $\zeta=$ LOW-HIGH-LOW Pulse
    Ir $=$ HIGH-LOW-HIGH Pulse
    $\mathrm{X}=$ Don't Care

[^14]:    Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 5-3

[^15]:    Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 5-3

[^16]:    Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type,
    2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}+=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=-5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ ambient and maximum loading.
    3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
    4. For Am75207 and Am75208 replace 25 mV with 10 mV where specified.
    5. $V_{1 C}=$ common mode voltage with respect to GND terminal.

[^17]:    Notes: 3. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.

[^18]:    *System requirement. Parameters preceeded by an asterisk are specified as system forcing requirements rather than device characteristics. In general, minimum system requirements result from maximum device characteristics. Typical values are not meaningful for system requirements.

[^19]:    *System requirement. Parameters preceeded by an asterisk are specified as system forcing requirements rather than device characteristics. In general, minimum system requirements result from maximum device characteristics. Typical values are not meaningful for system requirements.

[^20]:    Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product.

[^21]:    Notes 1. Derate metal can package at $6.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $30^{\circ} \mathrm{C}$, the dual-in-line package at $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $60^{\circ} \mathrm{C}$, and the Flat package at $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operation at ambient temperatures above $57^{\circ} \mathrm{C}$.
    2. For supply voltages less than $\pm 15 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
    3. Short circuit may be ground or either supply. Rating applies to $125^{\circ} \mathrm{C}$ case temperature or $+60^{\circ} \mathrm{C}$ ambient temperature for each side.
    4. The SSS 747 specifications apply for $\pm 5 \mathrm{~V} \leqslant V_{S} \leqslant \pm 20 \mathrm{~V}$, unless otherwise noted. The SSS 747 C specifications apply for $\pm 5 \mathrm{~V} \leqslant \mathrm{~V}_{S} \leqslant \pm 15 \mathrm{~V}$, unless otherwise noted.

[^22]:    Positive Logic

