# Advanced Micro Devices MOS/LSI Data Book 

## INTRODUCTION

The first metal-oxide semiconductor (MOS), large-scale integrated (LSI) circuits were introduced in the mid-sixties. Since then, the density of MOS/LSI components has doubled every year. At the same time the cost per function has declined even faster. These developments have had a profound effect upon every aspect of electronics design and application.

Of all the devices that have been developed to utilize the high-density, low-power characteristics of MOS/LSI, none have had as great an impact as microprocessors and memories - two areas in which Advanced Micro Devices occupies a prominent position. Microprocessors have literally revolutionized digital design by making feasible the replacement of large numbers of components with standard, relatively inexpensive microprocessor elements. The Am9080A is a pin and function compatible replacement for the industry standard 8-bit MOS microprocessor. It has electrical and timing specifications superior to those of any of its competitors. Supported by a full range of peripheral support circuits, this part has established price and technological leadership in the market.

The tremendous benefits offered by MOS memories in the storage of digital information have resulted in the huge growth of the semiconductor memory market, which is dominated by MOS/LSI devices. The earlier 1k (1024-bit) devices began to give way to 4k (4096-bit) devices during 1975. These are now in reliable, high-volume production with the problems experienced by early manufacturers/users solved. Now, people are already beginning to look forward to the 16k part, widely expected to be available in the second half of 1976.

Along with the steady increase in the number of bits in a package, improvements are being made in the existing memories. Performance, power consumption and cost are all being improved. Nowhere is this more evident than in the case of the Am9130/40, 4k static RAM family, described in this data book. These parts make available the convenience of static memories (no refresh timing and control circuitry) with performance equal to or better than the best 1 k static and 4 k dynamic RAMs available.

The key product areas of microprocessors and memories are supported by the wide range of MOS/LSI products also described in this data book.

> Copyright © 1976 by Advanced Micro Devices, Inc.
> 901 Thompson Place, Sunnyvale, California 94086
> (408) $732-2400$ TWX: $910-339-9280$ TELEX: 34-6306

[^0]
## CONTENTS

## I. GENERAL INFORMATION

1. Numerical Index
2. Functional Index
3. Selection Guides
4. Cross Reference
5. Process Flow
II. MICROPROCESSORS \& SUPPORT CIRCUITS
6. Numerical Index
7. Selection Guide
8. Data Sheets
III. RANDOM ACCESS MEMORIES (RAM's)
9. Numerical Index
10. Selection Guide
11. Data Sheets
IV. READ ONLY MEMORIES (ROM's, EROM's)
12. Numerical Index
13. Selection Guide
14. Data Sheets
V. SHIFT REGISTERS
15. Numerical Index
16. Selection Guide
17. Data Sheets
VI. FIRST-IN FIRST-OUT MEMORIES (FIFO's)
18. Numerical Index
19. Selection Guide
20. Data Sheets
VII. APPLICATION NOTES
VIII. PACKAGE INFORMATION
IX. SALES OFFICES

## NUMERICAL INDEX

Product Description Page
Am1101A256-Bit Static RAM3-3
Am1101A1 256-Bit Static RAM ..... 3-3
Am1402A Quad 256-Bit Dynamic S/R ..... 5-9
Am1403A Dual 512-Bit Dynamic S/R ..... 5-9
Am1404A Single 1024-Bit Dynamic S/R ..... 5-9
Am1405A 512-Bit Dynamic Recirculate S/R ..... 5-15
Am1406/1506 Dual 100-Bit Dynamic S/R ..... 5-3
Am1407/1507 Dual 100-Bit Dynamic S/R (20k pull down) ..... 5-3
Am1702A $256 \times 8$ Ultraviolet Erasable ROM ..... 4-3
Am2101 (see 9101) $256 \times 4$-Bit Static RAM Family ( 22 Pin) ..... 3-21
Am2102 (see 9102) $1024 \times 1$-Bit Static RAM Family ( 16 Pin ) ..... 3-27
Am2111 (see 9111) $256 \times 4$-Bit Static RAM Family (18 Pin) ..... 3-33
Am2112 (see 9112) $256 \times 4$-Bit Static RAM Family ( 16 Pin ) ..... 3-39
Am2533 (see 2833) 1024-Bit Static S/R ..... 5-39
*Am25LS138 1-of-8 Binary Decoder ..... 2-11
*Am25LS/139 Dual 1-of-4 Decoder ..... 2-12
Am2802 Quad 256-Bit Dynamic S/R ( 10 MHz ) ..... 5-9
Am2803 Dual 512-Bit Dynamic S/R ( 10 MHz ) ..... 5-9
Am2804 Single 1024-Bit Dynamic S/R (10MHz) ..... 5-9
Am2805 512-Bit Dynamic Recirculate S/R ..... 5-15
Am 2806 1024-Bit Dynamic Recirculate S/R ..... 5-15
Am2807 512-Bit Dynamic Recirculate S/R ..... 5-15
Am2808 1024-Bit Dynamic Recirculate S/R ..... 5-15
Am2809 Dual 128-Bit Static S/R ..... 5-21
Am2810 Dual 128-Bit Static S/R ..... 5-25
Am2812 $32 \times 8$ FIFO Memory ..... 6-3
Am2813 $32 \times 9$ FIFO Memory ..... 6-3
Am2814 Dual 128-Bit Static S/R ..... 5-29
Am2825 Dual 1024-Bit Dynamic S/R ..... 5-33
Am2826 Dual 1024-Bit Dynamic S/R ..... 5-33
Am2827 2048-Bit Dynamic S/R ..... 5-33
Am2833 1024-Bit Dynamic S/R ( 2.0 MHz ) ..... 5-39
Am2841 $64 \times 4$ FIFO Memory ..... 6-9
Am 2847 Quad 80-Bit Static S/R ..... 5-43
Am 2855 Quad 128-Bit Static S/R ..... 5-47
Am 2856 Dual 256-Bit Static S/R ..... 5-47
Am285 Single 512-Bit Static S/R ..... 5-47
Am2896 Quad 90-Bit Static S/R ..... 5-43
Am3341 (see 2841) $64 \times 4$ FIFO Memory ..... 6-9
Am3514 (see 9214) $256 \times 8$-Bit Mask Programmable ROM ..... 4-13
Am4025/5025 Dual 1024-Bit Dynamic S/R ..... 5-51
Am4026/5026 Dual 1024-Bit Dynamic S/R ..... 5-51
Am4027/5027 2048-Bit Dynamic S/R ..... 5-51
Am4055/5055 Quad 128-Bit Static S/R ..... 5-57
Am4056/5056 Dual 256-Bit Static S/R ..... 5-57
Am4057/5057 Single 512-Bit Static S/R ..... 5-57
*Am8212 8-Bit I/O Port ..... 2-13

* Am8216 ..... 2-14
*Am8224 ..... 2-15
Clock Generator
* Am8226 ..... 2-14
Quad Inverting Bus Driver
*Am8228 ..... 2-16
System Controller
Am9050C ..... 3-9
$4096 \times 1300$ nsec Dynamic RAM (18 Pin)
Am9050D ..... 3-9
Am9050E $4096 \times 1200 \mathrm{nsec}$ Dynamic RAM (18 Pin) ..... 3-9
Am9060C $4096 \times 1300 \mathrm{nsec}$ Dynamic RAM (22 Pin) ..... 3-15
Am9060D $4096 \times 1250 \mathrm{nsec}$ Dynamic RAM (22 Pin) ..... 3-15
Am9060E $4096 \times 1200$ nsec Dynamic RAM (22 Pin) ..... 3-15

[^1]
## NUMERICAL INDEX (Cont.)

Product
Am9080A 8-Bit Single Chip MOS Microprocessor (480 nsec)
Page ..... 2-3Am9080A-1Am9080A-28 -Bit Single Chip MOS Microprocessor ( 320 nsec )
2-38 -Bit Single Chip MOS Microprocessor ( 380 nsec )Am9080A-48-Bit Single Chip MOS Microprocessor ( 250 nsec )2-3
Am9101A/91 L01A $256 \times 4$-Bit Std./L.P. 500 nsec Static RAM (22 Pin) ..... 3-212-3
Am9101B/91 L01B $256 \times 4$-Bit Std./L.P. 400 nsec Static RAM (22 Pin) ..... 3-21
Am9101C/91 LO1C $256 \times 4$-Bit Std./L.P. 300 nsec Static RAM ( 22 Pin) ..... 3-21
Am9101D $256 \times 4$-Bit 250 nsec Static RAM ( 22 Pin) ..... 3-21Am9101E
$256 \times 4$-Bit 200 nsec Static RAM ( 22 Pin) ..... 3-21
Am9102/91L02 $1024 \times 1$-Bit Std./L.P. 650 nsec Static RAM (16 Pin) ..... 3-27
Am9102A/91 L02A $1024 \times 1$-Bit Std./L.P. 500 nsec Static RAM (16 Pin) ..... 3-27
Am9102B/91 L02B $1024 \times 1$-Bit Std./L.P. 400 nsec Static RAM (16 Pin) ..... 3-27
Am9102C/91 L02C $1024 \times 1$-Bit Std./L.P. 300 nsec Static RAM (16 Pin) ..... 3-27
Am9102D $1024 \times 1$-Bit 250 nsec Static RAM (16 Pin) ..... 3-27
Am9102E$1024 \times 1$-Bit 200 nsec Static RAM (16 Pin)3-27
Am9111A/91L11A $256 \times 4$-Bit Std./L.P. 500 nsec Static RAM (18 Pin) ..... 3-33
Am9111B/91 L11B $256 \times 4-$ Bit Std./L.P. 400 nsec Static RAM (18 Pin) ..... 3-33
Am9111C/91L11C $256 \times 4$-Bit Std./L.P. 300 nsec Static RAM ( 18 Pin ) ..... 3-33
Am9111D $256 \times 4$-Bit 250 nsec Static RAM (18 Pin) ..... 3-33Am9111EAm9112A/91L12A
$256 \times 4$-Bit 200 nsec Static RAM (18 Pin) ..... 3-33
$256 \times 4$-Bit Std./L.P. 500 nsec Static RAM ( 16 Pin) ..... 3-39
Am9112B/91L12B $256 \times 4$-Bit Std./L.P. 400 nsec Static RAM (16 Pin) ..... 3-39
Am9112C/91L12C $256 \times 4$-Bit Std./L.P. 300 nsec Static RAM (16 Pin) ..... 3-3S
Am9112D $256 \times 4$-Bit 250 nsec Static RAM (16 Pin) ..... 3-39
Am9112E $256 \times 4$-Bit 200 nsec Static RAM ( 16 Pin ) ..... 3-39
Am9130A $1024 \times 4$-Bit 500 nsec Static RAM ..... 3-45
Am9130B$1024 \times 4$-Bit 400 nsec Static RAM3-45
Am9130C $1024 \times 4$-Bit 300 nsec Static RAM ..... 3-45
Am9130E $1024 \times 4$-Bit 200 nsec Static RAM ..... 3-45
Am9140A $4096 \times 1$-Bit 500 nsec Static RAM ..... 3-49
Am9140B $4096 \times 1$-Bit 400 nsec Static RAM ..... 3-49
Am9140C $4096 \times 1$-Bit 300 nsec Static RAM ..... 3-49
Am9140E
Am9208B
Am9208CAm9208DAm9214Am9216B
Am9216C
Am9401/2401Am9551
Am9555
$4096 \times 1$-Bit 200 nsec Static RAM ..... 3-49
$1024 \times 8$-Bit 400 nsec Mask Programmable ROM ..... 4-9
$1024 \times 8$-Bit 300 nsec Mask Programmable ROM ..... 4-9
$1024 \times 8$-Bit 250 nsec Mask Programmable ROM ..... 4-9
$512 \times 8$-Bit 500 nsec Mask Programmable ROM ..... 4-13
$2048 \times 8$-Bit 400 nsec Mask Programmable ROM ..... 4-19
$2048 \times 8$-Bit 300 nsec Mask Programmable ROM ..... 4-19
Dual 1024-Bit Dynamic Shift Register ..... 5-61
Programmable Communications Interface ..... 2-17
Programmable Peripheral Interface ..... 2-18

## FUNCTIONAL INDEX

## Static R/W Random Access Memories

| Organization | Part Number | Page |
| :---: | :---: | :---: |
| $256 \times 1$ | Am1101A/1101A1/1101A51 | 3-3 |
| $256 \times 4$ | Am9101/91L01/2101 | 3-21 |
| $256 \times 4$ | Am9111/91L11/2111 | 3-33 |
| $256 \times 4$ | Am9112/91L12/2112 | 3-39 |
| $1024 \times 1$ | Am9102/91 LO2/2102 | 3-27 |
| $1024 \times 4$ | Am9130 | 3-45 |
| $4096 \times 1$ | Am9140 |  |

## Dynamic R/W Random Access Memories

Part Number

| Organization |
| :--- |
| $4096 \times 1$ | . . . . . . . . . . . . . . . . . . . Am9050 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-9

$4096 \times 1$. . . . . . . . . . . . . . . . . . . . Am9060 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-15

## Erasable Read Only Memories

Organization
$256 \times 8$. . . . . . . . . . . . . . . . . . . . Am1702A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $4-4$

## Read Only Memories

Prganization Number
$512 \times 8$. . . . . . . . . . . . . . . . . . . . Am9214/3514 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-13
$1024 \times 8$. . . . . . . . . . . . . . . . . . Am9208 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-9
$2048 \times 8$. . . . . . . . . . . . . . . . . . . . Am9216 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-19

## Dynamic Shift Registers

Organization Part Number Page

100-Bit-Dual . . . . . . . . . . . . . . . . . . Am1406/1506 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-3
100-Bit-Dual . . . . . . . . . . . . . . . . . . Am1407/1507 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-3
256-Bit-Quad. . . . . . . . . . . . . . . . . . Am2802/1402A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-9
512-Bit-Single . . . . . . . . . . . . . . . . . Am2805/2807 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-15
512-Bit-Dual . . . . . . . . . . . . . . . . . . Am2803/1403A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-9
1024-Bit-Single . . . . . . . . . . . . . . . . Am2804/1404A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-15
1024-Bit-Single . . . . . . . . . . . . . . . . Am2806/Am2808 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-15
1024-Bit-Dual . . . . . . . . . . . . . . . . . Am9401/2401 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-61
1024-Bit-Dual . . . . . . . . . . . . . . . . . Am2825 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-33
1024-Bit-Dual . . . . . . . . . . . . . . . . . Am4025/5025 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-51
1024-Bit-Dual . . . . . . . . . . . . . . . . . Am2826 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-33
1024-Bit-Dual . . . . . . . . . . . . . . . . . Am4026/5026 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-51
2048-Bit-Single . . . . . . . . . . . . . . . . Am2827 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-33
2048-Bit-Single . . . . . . . . . . . . . . . . Am4027/5027 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-57

## Static Shift Registers

| Organization | Part Number | Page |
| :---: | :---: | :---: |
| 80-Bit-Quad | Am2847 | 5-43 |
| 96-Bit-Quad | Am2896 | 5-43 |
| 128-Bit-Dual | Am2809 | 5-21 |
| 128-Bit-Dual | Am2810 | 5-25 |
| 128-Bit-Dual | Am2814/3114 | 5-29 |
| 128-Bit-Quad. | Am2855 | 5-47 |
| 128-Bit-Quad. | Am4055/5055 | 5-57 |
| 256-Bit-Dual | Am2856 | 5-47 |
| 256-Bit-Dual | Am4056/5056 | 5-57 |
| 512-Bit-Single | Am2857 | 5-47 |
| 512-Bit-Single | Am4057/5057 | 5-57 |
| 1024-Bit-Single | Am2833/2533 | 5-39 |

## FUNCTIONAL INDEX (Cont.)

First-In First-Out Memories
Organization Part Number Page
Am28126-3
$32 \times 9$-Bit Am2813 ..... 6-3
$64 \times 4$-Bit Am2841/3341 ..... 6-9
Microprocessors \& Support Circuits
FunctionPart NumberPage
8-Bit Single Chip MOS Microprocessor Am9080A/8080A ..... 2-3

* 1-of-8 Binary Decoder Am25LS138 ..... 2-11
* Dual 1-of-4 Decoder. Am25LS139 ..... 2-12
* 8-Bit I/O Port Am8212 ..... 2-13
* Non-Inverting Bus Driver Am8216 ..... 2-14
* Clock Generator Am8224 ..... 2-15
* Inverting Bus Driver Am8226 ..... 2-14
*System Controller Am8228 ..... 2-16
Programmable Communication Interface Am9551 ..... 2-17
Programmable Peripheral Interface Am9555 ..... 2-18

[^2]
## SELECTION GUIDES

## STATIC R/W RANDOM ACCESS MEMORIES

| Part Number | Organization | Maximum Access Time (ns) | Temp. Range | Supply Voltage | Outputs | Data 1/O Configuration | Package Pins | Operating Power Max. (mW) | Standby Power Max. (mW) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am9101A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Separate | 22 | 290 | 46 |
| Am91 L01A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Separate | 22 | 173 | 37 |
| Am9101B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Separate | 22 | 290 | 46 |
| Am91 L01B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Separate | 22 | 173 | 37 |
| Am9101C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Separate | 22 | 315 | 46 |
| Am91 L01C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Separate | 22 | 189 | 37 |
| Am9101D | $256 \times 4$ | 250 | C | +5 | 3-State | Separate | 22 | 315 | 46 |
| Am9101E | $256 \times 4$ | 200 | C | +5 | 3-State | Separate | 22 | 315 | 46 |
| Am9102 | $1024 \times 1$ | 650 | C, M | +5 | 3-State | Separate | 16 | 263 | 42 |
| Am91 L02 | $1024 \times 1$ | 650 | C, M | +5 | 3-State | Separate | 16 | 158 | 35 |
| Am9102A | $1024 \times 1$ | 500 | C, M | +5 | 3-State | Separate | 16 | 263 | 42 |
| Am91 L02A | $1024 \times 1$ | 500 | C, M | +5 | 3-State | Separate | 16 | 158 | 35 |
| Am9102B | $1024 \times 1$ | 400 | C, M | +5 | 3-State | Separate | 16 | 263 | 42 |
| Am91 Lo2B | $1024 \times 1$ | 400 | C, M | +5 | 3-State | Separate | 16 | 158 | 35 |
| Am9102C | $1024 \times 1$ | 300 | C, M | +5 | 3-State | Separate | 16 | 290 | 42 |
| Am91 L02C | $1024 \times 1$ | 300 | C, M | +5 | 3-State | Separate | 16 | 173 | 35 |
| Am9102D | $1024 \times 1$ | 250 | C | +5 | 3-State | Separate | 16 | 290 | 42 |
| Am9102E | $1024 \times 1$ | 200 | C | +5 | 3-State | Separate | 16 | 290 | 42 |
| Am9111A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Bussed | 18 | 290 | 46 |
| Am91L11A | $256 \times 4$ | 500 | C, M | +5 . | 3-State | Bussed | 18 | 173 | 37 |
| Am9111B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Bussed | 18 | 290 | 46 |
| Am91L11B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Bussed | 18 | 173 | 37 |
| Am9111C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Bussed | 18 | 315 | 46 |
| Am91L11C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Bussed | 18 | 189 | 37 |
| Am9111D | $256 \times 4$ | 250 | C | +5 | 3-State | Bussed | 18 | 315 | 46 |
| Am9111E | $256 \times 4$ | 200 | C | +5 | 3-State | Bussed | 18 | 315 | 46 |
| Am9112A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Bussed | 16 | 290 | 46 |
| Am91 L12A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Bussed | 16 | 173 | 37 |
| Am9112B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Bussed | 16 | 290 | 46 |
| Am91L12B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Bussed | 16 | 173 | 37 |
| Am9112C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Bussed | 16 | 315 | 46 |
| Am91L12C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Bussed | 16 | 189 | 37 |
| Am9112D | $256 \times 4$ | 250 | C | +5 | 3-State | Bussed | 16 | 315 | 46 |
| Am9112E | $256 \times 4$ | 200 | C | +5 | 3-State | Bussed | 16 | 315 | 46 |
| Am9130A | $1024 \times 4$ | 500 | C, M | +5 | 3-State | Bussed | 22 | 578 | 84 |
| Am9130B | $1024 \times 4$ | 400 | C, M | +5 | 3-State | Bussed | 22 | 578 | 84 |
| Am9130C | $1024 \times 4$ | 300 | C, M | +5 | 3-State | Bussed | 22 | 578 | 84 |
| Am9130E | $1024 \times 4$ | 200 | C | +5 | 3-State | Bussed | 22 | 578 | 84 |
| Am9140A | $4096 \times 1$ | 500 | C, M | +5 | 3-State | Separate | 22 | 578 | 84 |
| Am9140B | $4096 \times 1$ | 400 | C, M | +5 | 3-State | Separate | 22 | 578 | 84 |
| Am9140C | $4096 \times 1$ | 300 | C, M | +5 | 3-State | Separate | 22 | 578 | 84 |
| Am9140E | $4096 \times 1$ | 200 | C | +5 | 3-State | Separate | 22 | 578 | 84 |

## SELECTION GUIDES (Cont.)

## DYNAMIC R/W RANDOM ACCESS MEMORIES

| Part Number | $\begin{aligned} & \text { Organiza- } \\ & \text { tion } \end{aligned}$ | Maximum Access Time (ns) | Temp. Range | Supply Voltages | Operating Power (mW) | Outputs | Data I/O Configuration | Package Pins | Operating PowerMax. (mW) | Standby PowerMax. (mW) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am9050C | $4096 \times 1$ | 300 | C | $-5,+12$ | 750 | Open Drain | Bussed | 18 | 750 | 3.0 |
| Am9050D | $4096 \times 1$ | 250 | C | $-5,+12$ | 750 | Open Drain | Bussed | 18 | 750 | 3.0 |
| Am9050E | $4096 \times 1$ | 200 | C | $-5,+12$ | 750 | Open Drain | Bussed | 18 | 750 | 3.0 |
| Am9060C | $4096 \times 1$ | 300 | C | $\pm 5,+12$ | 750 | 3-State | Separate | 22 | 750 | 3.0 |
| Am9060D | $4096 \times 1$ | 250 | C | $\pm 5,+12$ | 750 | 3-State | Separate | 22 | 750 | 3.0 |
| Am9060E | $4096 \times 1$ | 200 | C | $\pm 5,+12$ | 750 | 3-State | Separate | 22 | 750 | 3.0 |

## SHIFT REGISTERS

| Part <br> Number | Organization | Mode | Speed <br> $(\mathrm{MHz})$ | Supply <br> Voltages | Clock <br> Phases | TTL <br> Clocks | Recirc. <br> Logic | Pins | Output |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | ---: | :--- |
| Am1506/1507 | Dual 100 | Dynamic | 2 | $+5,-5$ | Two | No | No | 8 | Single Ended |
| Am2802 | Quad 256 | Dynamic | 10 | $+5,-5$ | Two | No | No | 16 | Single Ended |
| Am2803 | Dual 512 | Dynamic | 10 | $+5,-5$ | Two | No | No | 8 | Single Ended |
| Am2804 | Single 1024 | Dynamic | 10 | $+5,-5$ | Two | No | No | 8 | Single Ended |
| Am2805/2807 | Single 512 | Dynamic | 4 | $+5,-5$ | Two | No | Yes | $10 / 8$ | Single Ended |
| Am2806/2808 | Single 1024 | Dynamic | 4 | $+5,-5$ | Two | No | Yes | $10 / 8$ | Single Ended |
| Am2825/2826 | Dual 1024 | Dynamic | 6 | $+5,-10.5$ | Two | No | Yes | $10 / 16$ | Push-Pull |
| Am2827 | Single 2048 | Dynamic | 6 | $+5,-10.5$ | Two | No | Yes | 8 | Push-Pull |
| Am9401 | Dual 1024 | Dynamic | 2 | +5 | One | Yes | Yes | 16 | Single Ended |
| Am2809 | Dual 128 | Static | 2.5 | $+5,-12$ | One | Yes | Yes | 8 | Push-Pull |
| Am2810 | Dual 128 | Static | 2 | $+5,-12$ | One | Yes | Yes | 16 | Push-Pull |
| Am2814 | Dual 128 | Static | 2.5 | $+5,-12$ | One | Yes | Yes | 16 | Push-Pull |
| Am2833 | Single 1024 | Static | 2 | $+5,-12$ | One | Yes | Yes | 8 | Push-Pull |
| Am2847 | Quad 80 | Static | 3 | $+5,-12$ | One | Yes | Yes | 16 | Push-Pull |
| Am2855 | Quad 128 | Static | 2.5 | $+5,-12$ | One | Yes | Yes | 16 | Push-Pull |
| Am2856 | Dual 256 | Static | 2.5 | $+5,-12$ | One | Yes | Yes | 10 | Push-Pull |
| Am2857 | Single 512 | Static | 2.5 | $+5,-12$ | One | Yes | Yes | 8 | Push-Pull |
| Am2896 | Quad 96 | Static | 3 | $+5,-12$ | One | Yes | Yes | 16 | Push-Pull |

READ ONLY MEMORIES

| Part <br> Number | Organization | Access Time <br> (ns) | Temp. <br> Range | Supply <br> Voltages | Operating Power- <br> Max. (mW) | Outputs |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Am9214 | $512 \times 8$ | 500 | C, M | +5 | 263 | 620 |
| Am9208B | $1024 \times 8$ | 400 | C, M | $+5,+12$ | 620 | 3-State |
| Am9208C | $1024 \times 8$ | 300 | C, M | $+5,+12$ | 3-State |  |
| Am9208D | $1024 \times 8$ | 250 | C | $+5,+12$ | 700 | 3-State |
| Am9216B | $2048 \times 8$ | 400 | C, M | $+5,+12$ | 660 | 3-State |
| Am9216C | $2048 \times 8$ | 300 | C | $+5,+12$ | 700 | 3-State |

ERASABLE PROGRAMMABLE READ ONLY MEMORY

| Part <br> Number | Organization | Access Time <br> (nsec) | Temp. <br> Range | Supply <br> Voltages | Operating Power- <br> Max. $(\mathrm{mW})$ | Outputs |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Am1702A | $256 \times 8$ | $1.0 \mu \mathrm{~s}$ | C, E | $-9 \mathrm{~V},+5 \mathrm{~V}$ | 676 | 3-State |

## SELECTION GUIDES(Cont.)

FIRST-IN FIRST-OUT MEMORIES

| Part <br> Number | Organization | Serial I/O | Fullness <br> Flag | Output <br> Enable | Package <br> Pins | Data Rate <br> MHz | Temp. <br> Range |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Am2812 | 32 Words $\times 8$-Bits | Yes | Yes | Yes | 28 | 0.5 | C, M |
| Am2812A | 32 Words $\times 8$-Bits | Yes | Yes | Yes | 28 | 1.0 | C |
| Am2813 | 32 Words $\times 9-$ Bits | No | Yes | Yes | 28 | 0.5 | C, M |
| Am2813A | 32 Words $\times 9-$ Bits | No | Yes | Yes | 28 | 1.0 | C, M |
| Am2841 | 64 Words $\times 4-$ Bits | No | No | No | 16 | 1.0 | C, M |
| Am2841A | 64 Words $\times 4-$ Bits | No | No | No | 16 | 1.2 | C |

MICROPROCESSOR

| Part Number | Clock Period | Temp. Range |
| :--- | :---: | :---: |
| Am9080A | 480 nsec | $\mathrm{C}, \mathrm{M}$ |
| Am9080A-2 | 380 nsec | C, M |
| Am9080A-1 | 320 nsec | C |
| Am9080A-4 | 250 nsec | C |

## MICROPROCESSOR SUPPORT CIRCUITS

Part Number
Am25LS138
Am25LS1 39
Am8212
Am8216
Am8224
Am8226
Am8228
Am9551
Am9555

## Function

1-of-8 Binary Decoder
Dual 1-of-4 Decoder
8-Bit I/O. POA.
Non-Inverting Bus Driver
Clock Generator
Inverting Bus Driver
System Controller
Programmable Communications Interface
Programmable Peripheral Interface

| AMD Part No. | Description | Intel | Signetics | FSC | Mostek | National | TI | Improved Design |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am1101A | 256-bit static RAM | 1101A | 1101 A |  | MK4007 | MM1101A | TMS1101 |  |
|  |  |  | 2501 |  |  |  |  |  |
| Am1402A | Quad 256-bit dyn. S/R | 1402A | 2502 |  |  | MM1402A | TMS3412 | Am2802 |
| Am1403A | Dual 512-bit dyn. S/R | 1403A | 2503 |  |  | MM1403A | TMS3413 | Am2803 |
| Am1404A | 1024-bit dyn. S/R | 1404A | 2504 |  |  | MM1404A | TMS3414 | Am2804 |
| Am1405A | 512-bit dyn. recirc. S/R | 1405A | 2505 |  |  |  |  | Am2805 |
| Am14/1506 | Dual 100-bit dyn. S/R | 14/1506 | 2506 |  |  |  | TMS3406 |  |
| Am14/1507 | Dual 100-bit dyn. S/R | 14/1507 | 2507 |  |  |  | TMS3407 |  |
| Am1702A | $256 \times 8 \mathrm{E}-\mathrm{ROM}$ | 1702A | 1702A |  | MK3702 | 1702A |  |  |
| Am2101 | $256 \times 4$-bit static RAM | 2101 | 2101 |  |  | MM2101 | TMS2101 | Am9101 |
| Am 2102 | 1024-bit static RAM | 2102 | 2602 |  | MK4102 | MM2102 | TMS4033 | Am9102 |
| Am2111 | $256 \times 4$-bit static RAM | 2111 | 2111 |  |  |  | TMS4042 | Am9111 |
| Am2112 | $256 \times 4$-bit static RAM | 2112 | 2112 |  |  |  | TMS4043 | Am9112 |
| Am2401 | Dual 1024-bit dyn. S/R | 2401 |  |  |  |  |  | Am9401 |
| Am2405 | 1024-bit N-channel dyn. S/R | 2405 |  |  |  |  |  | Am2405 |
| Am2533 | 1024-bit static S/R |  | 2533 | 2533 |  |  |  | Am2833 |
| Am2802 | Quad 256-bit dyn. S/R 10 MHz | 1402A |  |  |  | 1402A |  | Am2802 |
| Am2803 | Dual 512-bit dyn. S/R 10 MHz | 1403A |  |  |  | 1403A |  | Am2803 |
| Am2804 | 1024-bit dyn. S/R 10 MHz | 1404A |  |  |  | 1404A |  | Am2804 |
| Am2805 | 512-bit dyn. recirc. S/R |  | 2505 |  |  |  |  | Am2805 |
| Am2806 | 1024-bit dyn. recirc. S/R |  | 2512 |  |  |  |  | Am2806 |
| Am2807 | 512-bit dyn. recirc. S/R |  | 2524 |  |  |  |  | Am2807 |
| Am2808 | 1024-bit dyn. recirc. S/R |  | 2525 |  |  |  |  | Am2808 |
| Am2809 | Dual 128-bit static S/R |  | 2521 |  |  |  | TMS3128 | Am2809 |
| Am2810 | Dual 128-bit static S/R |  |  |  | MK1002 |  |  | Am2810 |
| Am2812 | $32 \times 8$ FIFO Memory |  |  |  |  |  |  | Am2812 |
| Am2813 | $32 \times 9$ FIFO Memory |  |  |  |  |  |  | Am2813 |
| Am2814 | Dual 128-bit static S/R |  |  |  |  |  | TMS3114 | Am2814 |
| Am2825 | Dual 1024-bit dyn. S/R |  |  |  |  | MM40/5025 |  | Am2825 |
| Am 2826 | Dual 1024-bit dyn. S/R |  |  |  |  | MM40/5026 |  | Am2826 |
| Am2827 | 2048-bit dyn. S/R |  |  |  |  | MM40/5027 |  | Am2827 |
| Am2833 | 1024-bit static S/R |  | 2533 | 2533 |  | MM5058 | TMS3133 | Am2833 |
| Am2841 | $64 \times 4$ FIFO Memory |  |  | 3341 |  |  |  | Am2841 |
| Am 2847 | Quad 80-bit static S/R |  | 2532 | 3347 |  |  | TMS3120 | Am2847 |
| Am2855 | Quad 128-bit static S/R |  |  |  |  | MM40/5055 |  | Am2855 |
| Am2856 | Dual 256-bit static S/R |  |  |  |  | MM40/5056 |  | Am2856 |
| Am2857 | 512-bit static S/R |  |  |  |  | MM40/5057 |  | Am2857 |
| Am2896 | Quad 96-bit static S/R |  |  |  |  |  |  | Am2896 |
| Am3114 | Dual 128-bit static S/R |  |  |  |  |  |  | Am2814 |
| Am3341 | $64 \times 4$ FIFO |  |  | 3341 |  |  |  | Am2841 |
| Am3514 | $512 \times 8$-bit static ROM |  |  |  |  |  |  | Am9214 |
| Am4025/5025 | Dual 1024-bit dyn. S/R |  |  |  |  | MM4025/502 |  | Am2825 |
| Am4026/5026 | Dual 1024-bit dyn. S/R |  |  |  |  | MM4026/502 |  | Am2826 |
| Am4027/5027 | 2048-bit dyn. S/R |  |  |  |  | MM4027/5027 |  | Am2827 |
| Am4055/5055 | Quad 128-bit static S/R |  |  |  |  | MM4055/505 |  | Am2855 |
| Am4056/5056 | Dual 256-bit static S/R |  |  |  |  | MM4056/505 |  | Am2856 |
| Am4057/5057 | 512-bit static S/R |  |  |  |  | MM4057/505 |  | Am2857 |
| Am9050 | $4096 \times 1$ dyn. RAM 18-pin |  |  |  |  |  | TMS4050 | Am9050 |
| Am9060 | $4096 \times 1$ dyn. RAM 22-pin | 2107 | 2604 |  |  |  | TMS4060 | Am9060 |
| Am9080A | 8-bit microprocessor | 8080A |  |  |  |  |  | Am9080 A |
| Am9101 | $256 \times 4$ static RAM | 2101 | 2101 |  |  | MM2101 | TMS2101 | Am9101 |
| Am91 L01 | $256 \times 4$ low power static RAM |  |  |  |  |  |  | Am91 01 |
| Am9102 | 1024-bit static RAM | 2102A | 2602 | 2102 | MK4102 | MM2102 | TMS4033 | Am9102 |
| Am91 L02 | 1024-bit low power static RAM |  |  |  |  |  |  | Am91 Lo2 |

# MOS CROSS REFERENCE GUIDE (Cont.) 

| AMD Part No. | Description | Intel | Signetics | FSC | Mostek | National | TI | AMD Part No. for Improved Design |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am9111 | $256 \times 4$ static RAM | 2111 | 2111 |  |  |  | TMS4042 | Am9111 |
| Am91L11 | $256 \times 4$ low power static RAM |  |  |  |  |  |  | Am91L11 |
| Am9112 | $256 \times 4$ static RAM | 2112 | 2112 |  |  |  | TMS4043 | Am9112 |
| Am91 L12 | $256 \times 4$ low power static RAM |  |  |  |  |  |  | Am91L12 |
| Am9130 | $1024 \times 4$-bit static RAM |  |  |  |  |  |  | Am9130 |
| Am9140 | $4096 \times 1$-bit static RAMM |  |  |  |  |  |  | Am9140 |
| Am9208 | $1024 \times 8 \mathrm{~N}$-channel ROM | 8308 |  |  |  |  | 4700 | Am9208 |
| Am9214 | $512 \times 8$ static ROM |  |  | 3514 | 2600 |  |  | Am9214 |
| Am9216 | $2048 \times 8$ static ROM |  |  |  |  |  |  | Am9216 |
| Am9401 | Dual 1024-bit N-channel den. S/R |  |  |  |  |  |  | Am9401 |

# PRODUCT ASSURANCE MIL-M-38510 • MIL-Q-9858A • MIL-STD-883 Complex Digital and Linear Circuits 

The product assurance program at Advanced Micro Devices defines manufacturing flow, establishes standards and controls, and confirms the product quality at critical points. Standardization under this program assures that all products meet military and government agency specifications for reliable ground applications. Further screening for users desiring flight hardware and other higher reliability classes is simplified because starting product meets all initial requirements for high-reliability parts.

The quality standards and screening methods of this program are equally valuable for commercial parts where equipment must perform reliably with minimum field service.

Three military documents provide the foundation for this program. They are:

MIL-M-38510-General Specification for Microcircuits
MIL-Q-9858-Quality Program Requirements
MIL-STD-883-Test Methods and Procedures for Microelectronics

MIL-M-38510 describes design, processing and assembly workmanship guidelines for military and space-grade integrated circuits. All linear, MSI, and computer interface circuits manufactured by Advanced Micro Devices for full temperature range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) operation meet these quality requirements of MIL-M-38510.

MIL-Q-9858' identifies 28 elements of management, planning and control that are necessary in maintaining a quality program. Advanced Micro Devices complies with all requirements of MIL-Q-9858.

MIL-STD-883 contains detail testing and inspection methods for integrated circuits. Three of the methods are quality and processing standards directly related to product assurance:

Test Method 2010 defines the visual inspection of integrated circuits before sealing. By confirming fabrication and assembly quality, inspection to this standard assures the user of reliable circuits in long-term field applications. Standard inspection at Advanced Micro Devices includes all the requirements of Method 2010, condition B.

Test Method 5004 defines three reliability classes of parts. All must receive certain basic inspection, preconditioning and screening stresses. The classes are:

Class C - Used where replacement can be readily accomplished. Screening steps are given in the AMD processing flow chart.
Class B - Used where maintenance is difficult or expensive and where reliability is vital. Devices are upgraded from Class C to Class B by 160 -hour burn-in at $125^{\circ} \mathrm{C}$. All other process requirements are the same.

Class A - Used where replacement is extremely difficult and reliability is imperative. Class A screening selects extra reliability parts by expanded visual and X -ray inspection, further burn-in, and tighter sampling inspection.

All hermetically sealed integrated circuits (military and commercial) manufactured by Advanced Micro Devices are screened to Class C. Electrical burn-in upgrades any product to a full Class B screened part on a short delivery cycle.

All molded integrated circuits receive Class $C$ screening except that centrifuge and hermeticity steps are omitted for solid-package parts.

Test Method 5005 defines qualification and quality conformance procedures. Subgroups, tests and quality levels for each class are given for Group A (electrical), Group B (mechanical quality measurements related to the user's assembly environment), and Group C (long-term reliability and product design stress tests). Group A tests are always performed; Group B and C may be specified by the user. Tables I, II, and III give standard test groupings and quality levels for Class B screened devices. These quality levels are used as a minimum for all tests.

All integrated circuits are screened to MIL-STD-883, Method 5004, Class C; quality conformance inspection where required is performed to Class $B$ levels.

All full-temperature-range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) linear, MSI and computer-interface circuits are manufactured to the workmanship requirements of MIL-M-38510.

The flow chart identifies processing steps as they relate to MIL-STD-883 and MIL-M-38510.



## QUALITY INSPECTION

Strength of die attachment, position of die and visual quality of eutectic wetting are confirmed periodically by inspecting random samples and push-testing the attached dice.

## WIRE BOND

Hermetic: Aluminum wires, ultrasonic bonding.
Molded: Gold wires, thermocompression bonding.

## QUALITY INSPECTION

Weld strength, bond size and position, wire dress and general workmanship are confirmed periodically by comparing random samples with assembly instructions and quality standards. Bond strength is plotted on statistical control charts, providing early warning of process drifts.

## INTERNAL VISUAL INSPECTION

Assembled but unsealed units are individually inspected at low and high power.

## QUALITY STANDARDS:

All devices-MIL-STD-883, Method 2010, Condition B.
Full temperature devices identified above-MIL-M-38510,
Para. 3.7 for workmanship.

## QUALITY INSPECTION

Decisions at the $100 \%$ inspection are reviewed through periodic random sampling, providing confirmation of product quality and revealing any need for operator retraining.

FINAL SEAL
(Hermetic devices)

## ENCAPSULATE

(Molded Devices)

## STABILIZATION BAKE

MIL-STD-883, Method 1008, Cond. C: $150^{\circ} \mathrm{C}$, 24 hr

## TEMPERATURE CYCLE

MIL-STD-883, Method 1010 , Cond. C: $-65^{\circ} \mathrm{C},+150^{\circ} \mathrm{C}, 10$ cycles

## CENTRIFUGE

MIL-STD-883, Method 2001, Cond. E: 30,000 G

## SEAL (HERMETICITY) TEST

MIL-STD-883, Method 1014, Cond. A or B: Fine Leak MIL-STD-883, Method 1014, Cond. C2: Gross Leak

## ELECTRICAL TEST

MIL-STD-883, Method 5004, Para. 3.1.12: Static, dynamic, functional tests at $25^{\circ} \mathrm{C}$.


## QUALIFICATION AND QUALITY CONFORMANCE INSPECTION

Subgroups and LTPD levels as given in MIL-STD-883A, Method 5005.2, for Class B parts. We will revise these tests accordingly whenever MIL-STD-883 is revised. The latest revision of each test method is used.

Table I. Group A Electrical Tests

| Subgroups | LTPD | Initial Sample Size* |
| :---: | :---: | :---: |
| Subgroup 1 - Static tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 2 - Static tests at maximum rated operating temperature | 7 | 32 |
| Subgroup 3-Static tests at minimum rated operating temperature | 7 | 32 |
| Subgroup 4 - Dynamic tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 5 - Dynamic tests at maximum rated operating temperature | 7 | 32 |
| Subgroup 6 - Dynamic tests at minimum rated operating temperature | 7 | 32 |
| Subgroup 7 - Functional tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 8 - Functional tests at maximum and minimum rated operating temperatures | 10 | 22 |
| Subgroup 9 - Switching tests at $25^{\circ} \mathrm{C}$ | 7 | 32 |

* See footnote following Table III.

Table II. Group B Tests

| Test | Method | Conditions | LTPD | Initial Sample Size* |
| :---: | :---: | :---: | :---: | :---: |
| Subgroup 1 <br> Physical dimensions | 2016 | AMD standard dimensions unless listed by customer | 15 |  |
| Subgroup 2 <br> a) Resistance to Solvents | 2015 | Alcohol, mineral spirits, trichlorөethane, and Freon solvents | 3 devices | 3 |
| b) Internal visual and mechanical | 2014 |  | 1 device | 1 |
| c) Bond strength | 2011 | Test Condition D. | 15 | $\begin{aligned} & 15 \\ & \text { leads } \end{aligned}$ |
| Subgroup 3 Solderability | 2003 | Solder temperature $260^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$ | 15 | 15 |
| Subgroup 4 <br> a) Lead integrity | 2004 | Test Condition B2 |  |  |
| b) Seal <br> 1. Fine leak <br> 2. Gross leak | $\begin{aligned} & 1014 \\ & 1014 \end{aligned}$ | Cond A: Helium, or Cond B: Radioactive Tracer Cond C, Step 2: Fluorocarbon | 15 |  |

Table III. Group C tests

| Test | Method | Conditions | L.TPD | Initial <br> Sample Size* |
| :---: | :---: | :---: | :---: | :---: |
| Subgroup 1 <br> a) Thermal shock <br> b) Temperature cycling <br> c) Moisture resistance <br> d) Seal (fine and gross) <br> e) Visual examination <br> f) End point electrical test | $\begin{aligned} & 1011 \\ & 1010 \\ & \\ & 1004 \\ & 1014 \end{aligned}$ | Test Condition B: liquid to liquid, $125^{\circ} \mathrm{C}$ to $-55^{\circ} \mathrm{C}, 15$ cycles <br> Test Condition C: air to air, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, 10$ cycles <br> Omit initial conditioning and vibration <br> DC room temperature parameters | 15 | 15 |
| Subgroup 2 <br> a) Mechanical shock <br> b) Vibration variable frequency <br> c) Constant acceleration (Centrifuge) <br> d) Seal (fine and gross) <br> e) Visual examination <br> f) End point electrical test | $\begin{aligned} & 2002 \\ & 2007 \\ & 2001 \\ & 1014 \end{aligned}$ | Test Condition B: 5 shock pulses; <br> 6 'directions; 1,500 G <br> Test Condition A: $20 \mathrm{~Hz}-2 \mathrm{KHz} ; 20 \mathrm{G}$, <br> $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ orientation <br> Test Condition E: 30 KG centrifugal acceleration <br> DC room temperature parameters | 15 | 15 |
| Subgroup 3 <br> a) Salt atmosphere <br> b) Visual examination | 1009 | Test Condition A: 24 hr | 15 | 15 |
| Subgroup 4 <br> a) High Temperature storage <br> b) End point electrical test | 1008 | Test Condition C: $1,000 \mathrm{hr}, 150^{\circ} \mathrm{C}$ DC room temperature parameters | 7 | $\begin{gathered} 55 \\ \text { Acc }=1^{*} \end{gathered}$ |
| Subgroup 5 <br> a) Operating life test <br> b) End point electrical test | 1005 | Steady state power: $1000 \mathrm{hr}, 125^{\circ} \mathrm{C}$. <br> Digital devices: Test Condition C <br> Linear devices: Test Condition B <br> DC room temperature parameters | 5 | $\begin{gathered} 77 \\ \text { Acc }=1^{*} \end{gathered}$ |

*Groups A, B and C sampling plans are based on standard LTPD tables of MIL-M-38510. The smallest sample size, based on zero rejects allowed, has been chosen unless otherwise indicated. If necessary, the sample size will be increased once to the quantity not exceeding an acceptance number of 2 .

## NUMERICAL INDEX AND SELECTION GUIDE

Microprocessor \& Support Circuits Page
Am9080A 8-Bit Single Chip MOS Microprocessor (480 nsec) ..... 2-3
Am9080A-1 8-Bit Single Chip MOS Microprocessor (320 nsec) ..... 2-3
Am9080A-2 8-Bit Single Chip MOS Microprocessor (380 nsec) ..... 2-3
Am9080A-4 8-Bit Single Chip MOS Microprocessor (250 nsec) ..... 2-3
Am25LS138 1-of-8 Binary Decoder ..... 2-11
Am25LS139 Dual 1-of-4 Decoder ..... 2-12
Am8212 8-Bit I/O Port ..... 2-13
Am8216 Non-Inverting Bus Driver ..... 2-14
Am8224 Clock Generator ..... 2-15
Am8226 Inverting Bus Driver ..... 2-14
Am8228/8238 System Controller ..... 2-16
Am9551 Programmable Communications Interface ..... 2-17
Am9555 Programmable Peripheral Interface ..... 2-18

## Distinctive Characteristics

- Plug-in replacements for 8080A, 8080A-1, 8080A-2
- High-speed version with $1 \mu \mathrm{sec}$ instruction cycle
- Military temperature range operation to $1.5 \mu \mathrm{sec}$
- Ion-implanted, n-channel, silicon-gate MOS technology
- 3.2 mA of output drive at 0.4 V (two full TTL loads)
- 700 mV of high, 400 mV of low level noise immunity
- 820 mW maximum power dissipation at $\pm 5 \%$ power
- $100 \%$ reliability assurance testing to MIL-STD-883


## GENERAL DESCRIPTION

The Am9080A products are complete, general-purpose, singlechip digital processors. They are fixed instruction set, parallel, 8 -bit units fabricated with Advanced N-Channel Silicon Gate MOS technology. When combined with external memory and peripheral devices, powerful microcomputer systems are formed. The Am9080A may be used to perform a wide variety of operations, ranging from complex arithmetic calculations to character handling to bit control. Several versions are available offering a range of performance options.

The processor has a 16 -bit address bus that may be used to directly address up to 64 K bytes of memory. The memory may be any combination of read/write and read-only. Data are transferred into or out of the processor on a bi-directional 8 -bit data bus that is separate from the address lines. The data bus transfers instructions, data and status information between system devices. All transfers are handled using asynchronous handshaking controls so that any speed memory or I/O device are easily accommodated.

An accumulator plus six general purpose registers are available to the programmer. The six registers are each 8 bits long and may be used singly or in pairs for both 8 and 16 -bit operations. The accumulator forms the primary working register and is the destination for many of the arithmetic and logic operations.
A general purpose push-down stack is an important part of the processor architecture. The contents of the stack reside in R/W memory and the control logic, including a 16 -bit stack pointer, is located on the processor chip. Subroutine call and return instructions automatically use the stack to store and retrieve the contents of the program counter. Push and Pop instructions allow direct use of the stack for storing operands, passing parameters and saving the machine state.

An asynchronous vectored inierrupt capability is included to allow external signals to modify the instruction stream. The interrupting device may specify an interrupt instruction to be executed and may thus vector the program to a particular service location, or perform some other direct function. Direct memory access (DMA) capability is also included.


ORDERING INFORMATION

| Package Type | Ambient Temperature Specification | Clock Period |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 250 ns | 320 ns | 380 ns | 480 ns |
| Hermetic DIP | $0^{\circ} \mathrm{C} \leqslant \mathrm{TA} \leqslant+70^{\circ} \mathrm{C}$ | AM9080A-4DC | $\begin{aligned} & \text { AM9080A-1DC } \\ & \text { C8080A-1 } \end{aligned}$ | $\begin{aligned} & \text { AM9080A-2DC } \\ & \text { C8080A-2 } \end{aligned}$ | $\begin{aligned} & \text { AM9080ADC } \\ & \text { C8080A } \end{aligned}$ |
|  | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ |  |  | AM9080A-2DM | AM9080ADM |
| Molded DIP | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ |  | AM9080A-1PC | AM9080A-2PC | AM9080APC |



## INTERFACE SIGNAL DESCRIPTION

$\phi_{1}, \phi_{2}$ The Clock inputs provide basic timing generation for all internal operations. They are non-overlapping two phase, high level signals. All other inputs to the processor are TTL compatible.
RESET The Reset input initializes the processor by clearing the program counter, the instruction register, the interrupt enable flip-flop and the hold acknowledge flip-flop. The Reset signal should be active for at least three clock periods. The general registers are not cleared.

HOLD The Hold input allows an external signal to cause the processor to relinquish control over the address lines and the data bus. When Hold goes active, the processor completes its current operation, activates the HIda output, and puts the 3 -state address and data lines into their high-impedance state. The Holding device can then utilize the address and data busses without interference.
READY The Ready input synchronizes the processor with external units. When Ready is absent, indicating the external operation is not complete, the processor will enter the Wait state. It will remain in the Wait state until the clock cycle following the appearance of Ready.
INT The Interrupt input signal provides a mechanism for external devices to modify the instruction flow of the program in progress. Interrupt requests are
handled efficiently with the vectored interrupt procedure and the general purpose stack. Interrupt processing is described in more detail on the next page.
$\mathrm{D}_{0}-\mathrm{D}_{7}$ The Data Bus is comprised of 8 bidirectional signal lines for transferring data, instructions and status information between the processor and all external units.
A0-A15 The Address Bus is comprised of 16 output signal lines used to address memory and peripheral devices.
SYNC The Sync output indicates the start of each processor cycle and the presence of processor status information on the data bus.
DBIN The Data Bus In output signal indicates that the bidirectional data bus is in the input mode and incoming data may be gated onto the Data Bus.
WAIT The Wait output indicates that the processor has entered the Wait state and is prepared to accept a Ready from the current external operation.
$\overline{W R} \quad$ The Write output indicates the validity of output on the data bus during a write operation.
HLDA The Hold Acknowledge output signal is a response to a Hold input. It indicates that processor activity has been suspended and the Address and Data Bus signals will enter their high impedance state.
INTE The Interrupt Enable output signal shows the status of the interrupt enable flip-flop, indicating whether or not the processor will accept interrupts.

## INSTRUCTION SET INTRODUCTION

The instructions executed by the Am9080A are variable length and may be one, two or three bytes long. The length is determined by the nature of the operation being performed and the addressing mode being used.

The instruction summary shows the number of successive memory bytes occupied by each instruction, the number of clock cycles required for the execution of the instruction, the binary coding of the first byte of each instruction, the mnemonic coding used by assemblers and a brief description of each operation. Some branch-type instructions have two execution times depending on whether the conditional branch is taken or not. Some fields in the binary code are labeled with alphabetic abbreviations. That shown as vvv is the address pointer used in the one-byte Call instruction (RST). Those shown as ddd or sss designate destination and source register fields that may be filled as follows:

| 111 | A register |
| :--- | :--- |
| 000 | B register |
| 001 | C register |
| 010 | D register |
| 011 | E register |
| 100 | H register |
| 101 | L register |
| 110 | Memory |

The register diagram shows the internal registers that are directly available to the programmer. The accumulator is the primary working register for the processor and is a specified or implied operand in many instructions. All I/O operations take place via the accumulator. Registers $H, L, D, E, B$ and $C$ may be used singly or in the indicated pairs. The $H$ and $L$ pair is the implied address pointer for many instructions.
The Flag register stores the program status bits used by the conditional branch instructions: carry, zero, sign and parity. The fifth flag bit is the intermediate carry bit. The flags and the accumulator can be stored on or retrieved from the stack with a single instruction. Bit positions in the flag register when pushed onto the stack (PUSH PSW) are:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | O | CY 1 | O | P | 1 | CY 2 |

where $\mathrm{S}=$ sign, $\mathrm{Z}=$ zero, $\mathrm{CY} 1=$ intermediate carry, $\mathrm{P}=$ parity, CY2 = carry.

## REGISTER DIAGRAM



During Sync time at the beginning of each instruction cycle the data bus contains operation status information that describes the machine cycle being executed. Positions for the status bits are:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MEMR | INP | M1 | OUT | HLTA | STK | $\overline{\text { WO }}$ | INTA |

## STATUS DEFINITION:

Interrupt Acknowledge. Occurs in response to an Interrupt input and indicates that the processor will be ready for an interrupt instruction on the data bus when DBIN goes true.
$\overline{\text { WO }} \quad$ Write or Output indicated when signal is low. When high, a Read or Input will occur.
STK Stack indicates that the content of the stack pointer is on the address bus.
HLTA Halt Acknowledge.
OUT Output instruction is being executed.
M1
INP First instruction byte is being fetched. Input instruction is being executed.
MEMR Memory Read operation.

## INTERRUPT PROCESSING

When the processor interrupt mechanism is enabled (INTE=1), interrupt signals from external devices will be recognized unless the processor is in the Hold State. In handling an interrupt, the processor will complete the execution of the current instruction, disable further interrupts and respond with INTA status instead of executing the next sequential instruction in the interrupted program.
The interrupting device should supply an instruction opcode to the processor during the next DBIN time after INTA status appears.
Any opcode may be used except XTHL. If the instruction supplied is a single byte instruction, it will be executed. (The usual single byte instruction utilized is RST.) If the interrupt instruction is two or three bytes long, the next one or two processor cycles, as indicated by the DBIN signal, should be used by the external device to supply the succeeding byte(s) of the interrupt instruction. Note that INTA status from the processor is not present during these operations.
If the interrupt instruction is not some form of CALL, it is executed normally by the processor except that the Program Counter is not incremented. The next instruction in the interrupted program is then fetched and executed. Notice that the interrupt mechanism must be re-enabled by the processor before another interrupt can occur.
If the interrupt instruction is some form of CALL, it is executed normally. The Program Counter is stored and control transferred to the interrupt service subroutine. This routine has responsibility for saving and restoring the machine state and for re-enabling interrupts if desired. When the interrupt service is complete, a RETURN instruction will transfer control back to the interrupted program.

| Op Code \|7|6|5|4|3|2|1|0 | No. of Bytes | Clock Cycles | Assembly Mnemonic | Instruction Description |
| :---: | :---: | :---: | :---: | :---: |
| DATA TRANSFER |  |  |  |  |
| 01 ddds s | 1 | 5 | MOVr, r | Move register to register |
| 01110 sss | 1 | 7 | MOVm, r | Move register to memory |
| 01 ddd 110 | 1 | 7 | MOVr, m | Move memory to register |
| 00ddd110 | 2 | 7 | MVI, r | Move to register, immediate |
| 001,10110 | 2 | 10 | MVI, m | Move to memory, immediate |
| 00111010 | 3 | 13 | LDA | Load Acc, direct |
| . 00001010 | 1 | 7 | LDAX B | Load Acc, indirect via B \& C |
| 00011010 | 1 | 7 | LDAX D | Load Acc, indirect via D \& E |
| 00101010 | 3 | 16 | LHLD | Load H \& L, direct |
| 00100001 | 3 | 10 | LXI H | Load H \& L, immediate |
| 00010001 | 3 | 10 | LXI D | Load D \& E, immediate |
| 00000001 | 3 | 10 | LXIB | Load B \& C, immediate |
| 00110001 | 3 | 10 | LXI SP | Load stack pointer, immediate |
| 00100010 | 3 | 16 | SHLD | Store H \& L, direct |
| 00110010 | 3 | 13 | STA | Store Acc, direct |
| 00000010 | 1 | 7 | STAX B | Store Acc, indirect via B \& C |
| 00010010 | 1 | 7 | STAX D | Store Acc, indirect via D \& E |
| 11111001 | 1 | 5 | SPHL | Transfer H \& L to stack pointer |
| 11101011 | 1 | 4 | XCHG | Exchange D \& E with H \& L |
| 11100011 | 1 | 18 | XTHL | Exchange top of stack with H \& L |
| 11011011 | 2 | 10 | IN | Input to Acc |
| 11010011 | 2 | 10 | OUT | Output from Acc |


| Op Code | No. of | Clock | Assembly | Instruction |
| :---: | :--- | :--- | :--- | :--- |
| $\|7\| 6\|5\| 4\|3\| 2\|1\| 0$ | Bytes | Cycles | Mnemonic | Description |

## ARITHMETIC

| 10000 sss | 1 | 4 | ADDr | Add register to Acc |
| :---: | :---: | :---: | :---: | :---: |
| 10001 sss | 1 | 4 | ADCr | Add with carry register to Acc |
| 10000110 | 1 | 7 | ADDm | Add memory to Acc |
| 10001110 | 1 | 7 | ADCm | Add with carry memory to Acc |
| 11000110 | 2 | 7 | ADI | Add to Acc, immediate |
| 11001110 | 2 | 7 | ACl | Add with carry to Acc, immediate |
| 00001001 | 1 | 10 | DAD B | Double add B \& C to H \& L |
| 00011001 | 1 | 10 | DAD D | Double add D \& E to H \& L |
| 00101001 | 1 | 10 | DAD H | Double add H \& L to H \& L |
| 00111001 | 1 | 10 | DAD SP | Double add stack pointer to H \& L |
| 10010 sss | 1 | 4 | SUBr | Subtract register from Acc |
| 10011 sss | 1 | 4 | SBBr | Subtract with borrow register from Acc |
| 10010110 | 1 | 7 | SUBm | Subtract memory from Acc |
| 10011110 | 1 | 7 | SBBm | Subtract with borrow memory from Acc |
| 11010110 | 2 | 7 | SUI | Subtract from Acc, immediate |
| 11011110 | 2 | 7 | SBI | Subtract with borrow from Acc, immediat |
| 00100111 | 1 | 4 | DAA | Decimal adjust Acc |

## STACK OPERATIONS

| 11000101 | 1 | 11 | PUSH B | Push registers B \& C on stack |
| :---: | :---: | :---: | :---: | :---: |
| 11010101 | 1 | 11 | PUSH D | Push registers D \& E on stack |
| 11100101 | 1 | 11 | PUSH H | Push registers H \& L on stack |
| 11110101 | 1 | 11 | PUSH PSW | Push Acc and flags on stack |
| 11000001 | 1 | 10 | POP B | Pop registers B \& C off stack |
| 11010001 | 1 | 10 | POP D | Pop registers D \& E off stack |
| 11100001 | 1 | 10 | POP H | Pop registers H \& L off stack |
| 11110001 | 1 | 10 | POP PSW | Pop Acc and flags off stack |

## LOGICAL

| 10100 sss | 1 | 4 | ANA r | And register with Acc |
| :---: | :---: | :---: | :---: | :---: |
| 10100110 | 1 | 7 | ANA m | And memory with Acc |
| 11100110 | 2 | 7 | ANI | And with Acc, immediate |
| 10101 sss | 1 | 4 | XRA r | Exclusive or register with Acc |
| 10101110 | 1 | 7 | XRA m | Exclusive Or memory with Acc |
| 11101110 | 2 | 7 | XRI | Exclusive Or with Acc, immediate |
| 10110 sss | 1 | 4 | ORA r | Inclusive Or register with Acc |
| 10110110 | 1 | 7 | ORA m | Inclusive Or memory with Acc |
| 11110110 | 2 | 7 | ORI | Inclusive Or with Acc, immediate |
| 10111 sss | 1 | 4 | CMP r | Compare register with Acc |
| 10111110 | 1 | 7 | CMP m | Compare memory with Acc |
| 11111110 | 2 | 7 | CPI | Compare with Acc, immediate |
| 00101111 | 1 | 4 | CMA | Compliment Acc |
| 00000111 | 1 | 4 | RLC | Rotate Acc left |
| 00001111 | 1 | 4 | RRC | Rotate Acc right |
| 00010111 | 1 | 4 | RAL | Rotate Acc left through carry |
| 00011111 | 1 | 4 | RAR | Rotate Acc right through carry |
| - |  |  |  |  |
| INCREMENT/DECREMENT |  |  |  |  |
| 00ddd 100 | 1 | 5 | INR r | Increment register |
| 00110100 | 1 | 10 | INR m | Increment memory |
| 00000011 | 1 | 5 | INXB | Increment extended B \& C |
| 00010011 | 1 | 5 | INX D | Increment extended D \& E |
| 00100011 | 1 | 5 | INXH | Increment extended H \& L |
| 00110011 | 1 | 5 | INX SP | Increment stack pointer |
| 00 ddd 101 | 1 | 5 | DCR r | Decrement register |
| 00110101 | 1 | 10 | DCR m | Decrement memory |
| 00001011 | 1 | 5 | DCX B | Decrement extended B \& C |
| 00011011 | 1 | 5 | DCX D | Decrement extended D \& E |
| 00101011 | 1 | 5 | DCX H | Decrement extended H \& L |
| 00111011 | 1 | 5 | DCX SP | Decrement stack pointer |

MAXIMUM RATINGS (Above which useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| All Signal Voltages With Respect to $\mathrm{V}_{\mathrm{BB}}$ | -0.3 V to +20 V |
| All Supply Voltages With Respect to $\mathrm{V}_{\mathrm{BB}}$ | -0.3 V to +20 V |
| Power Dissipation | 1.5 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Part Number | $\mathrm{T}_{\mathbf{A}}$ | $\mathrm{V}_{\text {DD }}$ | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\text {BB }}$ | $\mathrm{V}_{\text {SS }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Am9080A-XDC <br> C8080A-X | $0{ }^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+12 \mathrm{~V} \pm 5 \%$ | $+5.0 \mathrm{~V} \pm 5 \%$ | $-5.0 \mathrm{~V} \pm 5 \%$ | 0 V |
| Am9080A-XDM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+12 \mathrm{~V} \pm 10 \%$ | $+5.0 \mathrm{~V} \pm 10 \%$ | $-5.0 \mathrm{~V} \pm 10 \%$ | 0 V |

No signal or supply voltage should ever be greater than 0.3 V more negative than $V_{B B}$

ELECTRICAL CHARACTERISTICS over operating range (note 1)

| Parameters | Description | Test Conditions |  |  | C8080A-X |  |  | Am9080A-XDC |  |  | Am9080A-XDM |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | -1.0 |  | 0.8 | -1.0 |  | 0.8 | -1.0 |  | 0.8 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  |  | 3.3 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | 3.0 |  | $\mathrm{V}_{C C}+1$ | 3.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | Volts |
| $\mathrm{V}_{\text {ILC }}$ | input LOW Voltage, Clock |  |  |  | -1.0 |  | 0.8 | -1.0 |  | 0.8 | -1.0 |  | 0.8 | Volts |
| $\mathrm{V}_{\text {IHC }}$ | Input HIGH Voltage, Clock |  |  |  | 9.0 |  | $V_{\text {DD }}+1$ | 9.0 |  | $\mathrm{V}_{\text {DD }}+1$ | $\mathrm{V}_{\mathrm{DD}}-2$ |  | $V_{\text {DD }}+1$ | Volts |
|  |  |  | Am9080A-4 |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}-2$ |  | $\mathrm{V}_{\text {DD }}+1$ |  |  |  |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  |  |  |  |  |  |  | 0.40 |  |  | 0.40 | Volts |
|  |  | $\mathrm{I}_{\mathrm{OL}}=1.9 \mathrm{~mA}$ |  |  |  |  | 0.45 |  |  |  |  |  |  | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |  |  |  |  |  | 3.7 |  |  | 3.7 |  |  | Volts |
|  |  | ${ }^{1} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  |  | 3.7 |  |  |  |  |  |  |  |  |  |
| $I_{\text {DD }}(\mathrm{AV})$ | VDD Supply Current, Average | Operating, <br> Minimum Clock <br> Period | Am9080A Am9080A-2 Am9080A-1 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 40 |  |  | 30 | 45 |  | 30 | 50 | mA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 70 |  | 35 | 50 |  | 35 | 55 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  | 45 | 70 |  |
|  |  |  | Am9080A-4 | $T_{A}=+25^{\circ} \mathrm{C}$ |  |  |  |  | 45 | 60 |  |  |  |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  |  |  | 55 | 70 |  |  |  |  |
| ${ }^{\prime} \mathrm{CC}(\mathrm{AV})$ | ${ }^{\mathrm{V}} \mathrm{CC}$ Supply Current, Average | Operating, <br> Minimum Clock <br> Period | $\begin{aligned} & \text { Am9080A } \\ & \text { Am9080A-2 } \\ & \text { Am9080A-1 } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 60 |  |  | 25 | 30 |  | 15 | 35 | mA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 80 |  | 20 | 35 |  | 20 | 40 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  | 25 | 50 |  |
|  |  |  | Am9080A-4 | $\mathrm{T}_{\mathrm{A}}=+25^{n} \mathrm{C}$ |  |  |  |  | 35 | 50 |  |  |  |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  |  |  | 40 | 60 |  |  |  |  |
| $\mathrm{I}_{\mathrm{BB}}(\mathrm{AV})$ | VBB Supply Current, Average | Operating, Minimum Clock Period |  |  |  |  | 1.0 |  |  | 1.0 |  |  | 1.0 | mA |
| IIL | Input Leakage Current | (Note 4) |  |  |  |  | $\pm 10$ |  |  | +10 |  |  | +10 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICL }}$ | Clock Leakage Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\phi} \leqslant \mathrm{V}_{\mathrm{DD}}$ |  |  |  |  | +10 |  |  | $\pm 10$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\text {I DL }}$ | Data Bus Current, Input Mode (Note 2) | $\mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {SS }}+0.8 \mathrm{~V}$ |  |  |  |  | -100 |  |  | -100 |  |  | -100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }} \geqslant \mathrm{V}_{\text {SS }}+0.8 \mathrm{~V}$ |  |  |  |  | -2.0 |  |  | -2.0 |  |  | $-2.0$ | mA |
| ${ }^{\prime} \mathrm{FL}$ | Address and Data Bus Leakage in OFF State | $\mathrm{V}_{\mathrm{A} / \mathrm{D}}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  | 10 |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {A/D }}=\mathrm{V}_{\text {SS }}$ |  |  |  |  | -100 |  |  | -100 |  |  | -100 | $\mu \mathrm{A}$ |

## CAPACITANCE

$f=1.0 \mathrm{MHz}$, Inputs $=0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$
$v_{D D}=V_{C C}=V_{S S}=0 \mathrm{~V}, V_{B B}=-5.0 \mathrm{~V}$

| Parameters | Typ. | Max. | Units |  |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\phi}$ | Clock Input Capacitance | 12 | 20 | pF |
| $\mathrm{C}_{1}$ | Input Capacitance | 4.0 | 8.0 | pF |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance | 8.0 | 15 | pF |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance | 10 | 18 | pF |

Am 9080A
SWITCHING CHARACTERISTICS over operating range
Am9080A-4 Am9080A-1 Am9080A-2 Am9080A C8080A-1 C8080A-2 C8080A
Boldface numbers are 8080A specs which are exceeded.

| Parameters | Description | Test Conditions | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tDA | Clock $\phi 2$ to Address Out Delay | Load Capacitance $=100 \mathrm{pF}$ |  | 125 |  | 150 |  | 175 |  | 200 | ns |
| tDD | Clock $\phi 2$ to Data Out Delay |  |  | 140 |  | 180 |  | 200 |  | 220 | ns |
| ${ }^{\text {D }}$ I | Clock $\phi 2$ to Data Bus Input Mode Delay | (Note 5) |  | ${ }^{\text {t }} \mathrm{DF}$ |  | ${ }^{\text {t }}$ DF |  | ${ }^{\text {t }}$ DF |  | ${ }^{\text {t }}$ DF | ns |
| tDS1 | Data In to Clock $\phi 1$ Set-up Time | Both tDS1 and tDS2 must be satisfied | 10 |  | 10 |  | 20 |  | 30 |  | ns |
| $t_{\text {DS2 }}$ | Data In to Clock $\phi 2$ Set-up Time |  | 110 |  | 120 |  | 130 |  | 150 |  | ns |
| tDC | Clock to Control Output Delay | Load Capacitance $=50 \mathrm{pF}$ |  | 100 |  | 110 |  | 120 |  | 120 | ns |
| $t_{\text {RS }}$ | Ready to Clock $\phi 2$ Set-up Time |  | 80 |  | 90 |  | 90 |  | 120 |  | ns |
| $t_{H}$ | Clock $\phi 2$ to Control Signal Hold Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{I}}$ | Interrupt to Clock $\phi 2$ Set-up Time |  | 90 |  | 100 |  | 100 |  | 120 |  | ns |
| ths | Hold to Clock $\phi 2$ Set-up Time |  | 100 |  | 120 |  | 120 |  | 140 |  | ns |
| $t_{\text {IE }}$ | Clock $\phi 2$ to INTE Delay | Load Capacitance $=50 \mathrm{pF}$ |  | 100 |  | 200 |  | 200 |  | 200 | ns |
| ${ }^{\text {t }}$ FD | Clock $\phi 2$ to Address/Data OFF Delay |  | 100 |  |  | 120 |  | 120 |  | 120 | ns |
| tDF | Clock $\phi 2$ to DBIN Delay | Load Capacitance $=50 \mathrm{pF}$ | 25 | 110 | 25 | 130 | 25 | 140 | 25 | 140 | ns |
| ${ }^{\text {t }} \mathrm{DH}$ | Clock $\phi 2$ to Data In Hold Time | (Note 5) | - | - | - | - | - | - | - | - | ns |
| ${ }^{\text {t }}$ AW | Address Valid to Write Delay | (Note 8) | - | - | - | - | - | - | - | - | ns |
| ${ }^{\text {t }}$ DW | Output Data Valid to Wtite Delay | (Note 8) | - | - | - | - | - | - | - | - | ns |
| ${ }^{\text {t K A }}$ | Address Valid to Write Increment | (Note 8) |  | 90 |  | 110 |  | 130 |  | 140 | ns |
| ${ }_{\text {t }} \mathrm{KD}$ | Output Data Valid to Write Increment | (Note 8) |  | 130 |  | 150 |  | 170 |  | 170 | ns |
| twA | Write to Address Invalid Delay | (Note 8) | - | - | - | - | - | - | - | - | ns |
| twD | Write to Output Data Invalid Delay | (Note 8) | - | - | - | - | - | - | - | - | ns |
| ${ }^{\text {t }} \mathrm{HF}$ | HLDA to Address/Data OFF Delay | (Note 9) | - | - | - | - | - | - | - | - | ns |
| tWF | Write to Address/Data OFF Delay | (Note 9) | - | - | - | -. | - | - | - | - | ns |
| ${ }^{\text {t }} \mathrm{KH}$ | HLDA to Address/Data OFF Increment | (Note 9) |  | 40 |  | 50 |  | 50 |  | 50 | ns |
| ${ }^{\text {t }} \mathrm{H}$ H | DBIN to Address Hold Time |  | 0 |  | -20 |  | -20 |  | -20 |  | ns |

Notes: 1. Typical values are at $T_{A}=25^{\circ} \mathrm{C}$, nominal supply voltages and nominal processing parameters.
2. Pull-up devices are connected to the Data Bus lines when the input signal is high during DBIN time. When switching the input from HIGH-to-LOW a transient current must be absorbed by the driving device until the input reaches a LOW level.
3. Timing reference levels -

Clocks: $\mathrm{HIGH}=8.0 \mathrm{~V}, \mathrm{LOW}=1.0 \mathrm{~V}$
Inputs: $\mathrm{HIGH}=3.3 \mathrm{~V}, \mathrm{LOW}=0.8 \mathrm{~V}$
Outputs: $\mathrm{HIGH}=2.0 \mathrm{~V}, \mathrm{LOW}=0.8 \mathrm{~V}$
4. Control inputs impress currents on the driving signal during HIGH-to-LOW transitions. Values shown are for logic high or logic low levels. Peak current during transition is as much as 1.0 mA .
5. Bus contention cannot occur and data hold times are adequate when DBIN is used to enable Data In. tDH is the smaller of 50 ns or tDF.
6. RESET should remain active for at least three clock periods.
7. With interrupts enabled, the interrupted instruction will be one with an interrupt input stable during the indicated interval of the last clock period of the preceeding instruction. Additional synchronization not necessary.
8. ${ }^{t} A W=2{ }^{t} C Y{ }^{-t_{D}} 3^{-t_{r}} 2^{-t_{K}} K A$
${ }^{t} D W={ }^{t} C Y{ }^{-t} D 3^{-t}{ }^{t} \phi 2^{-t} K D$
For HLDA Off: $\mathrm{t}_{W D}=\mathrm{t}_{\mathrm{WWA}}=\mathrm{t}_{\mathrm{D} 3}+\mathrm{t}_{\mathrm{r} \phi 2}+10 \mathrm{~ns}$
For HLDA On: $t_{W D}=t_{W A}=t_{W F}$
9. $\mathrm{t}_{\mathrm{HF}}=\mathrm{t}_{\mathrm{D} 3}+\mathrm{t}_{\mathrm{r} \phi 2}-\mathrm{t}_{\mathrm{K}} \mathrm{H}$
${ }^{\mathrm{t}} \mathrm{WF}=\mathrm{t}_{\mathrm{D} 3}+\mathrm{t}_{\mathrm{r} \phi 2}-10 \mathrm{~ns}$

## SWITCHING WAVEFORMS SUMMARY



This chart presents relative timing waveform relationships and does not show actual processor operating cycles.

## CLOCK WAVEFORM DETAIL



$$
\mathrm{t}_{\mathrm{C}} \mathrm{Y}=\mathrm{t}_{\mathrm{D}} 3+\mathrm{t}_{\mathrm{r} \phi} 2+\mathrm{t}_{\phi} 2+\mathrm{t}_{\mathrm{f} \phi} 2+\mathrm{t}_{\mathrm{D}} 2+\mathrm{t}_{\mathrm{r} \phi} 1
$$

CLOCK SWITCHING CHARACTERISTICS over operating range

|  |  | Am9080A-4 |  | $\begin{gathered} \text { Am9080A-1 } \\ \text { C8080A-1 } \end{gathered}$ |  | $\begin{gathered} \text { Am9080A-2 } \\ \text { C8080A-2 } \end{gathered}$ |  | $\begin{gathered} \text { Am9080A } \\ \text { C8080A } \end{gathered}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| ${ }^{\text {t }} \mathrm{CY}$ | Clock Period | 250 | 2000 | 320 | 2000 | 380 | 2000 | 480 | 2000 | ns |
| $t_{r}, \mathrm{t}_{\mathrm{f}}$ | Clock Transition Times | 0 | 15 | 0 | 25 | 0 | 50 | 0 | 50 | ns |
| $\mathbf{t}_{\phi 1}$ | Clock $\phi 1$ Pulse Width | 50 |  | 50 |  | 60 |  | 60 |  | ns |
| $\mathbf{t}_{\phi 2}$ | Clock $\phi 2$ Pulse Width | 120 |  | 145 |  | 175 |  | 220 |  | ns |
| ${ }^{\text {D }} 1$ | $\phi 1$ to $\phi 2$ Offset | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tD2 | $\phi 2$ to $\phi 1$ Offset | 50 |  | 60 |  | 70 |  | 70 |  | ns |
| ${ }^{\text {D }} 3$ | $\phi 1$ to $\phi 2$ Delay | 50 |  | 60 |  | 70 |  | 80 |  | ns |

PHYSICAL DIMENSIONS
40-Pin Hermetic DIP


- SHOULDER WIDTH . $055 \pm .015$


Metallization and Pad Layout


## Am25LS138

## 3-Line To 8-Line Decoder/Demultiplexer

## Distinctive Characteristics

- Higher Speed compared to Am54LS/74LS
- Inverting and non-inverting enable inputs
- 8 mA sink current over full military temperature range
- 50 mV improved $\mathrm{V}_{\mathrm{OL}}$ compared to Am 74 LS
- $440 \mu \mathrm{~A}$ source current
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883



## Am25LS139

## Dual 2-Line To 4-Line Decoder/Demultiplexer

## Distinctive Characteristics

- Higher speed compared to Am54LS/74LS
- Two independent decoders/demultiplexers
- 8 mA sink current over full military temperature range
- 50 mV improved $\mathrm{V}_{\mathrm{OL}}$ compared to Am 74 LS
- $440 \mu \mathrm{~A}$ source current
- 100\% reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am25LS139 is a dual 2 -line to 4 -line decoder/demultiplexer unit fabricated using advanced Low-Power Schottky technology. Each decoder has two buffered select inputs A and $B$ which are decoded to one of four $Y$ outputs.

An active LOW enable can be used for gating or can be used as a data input for demultiplexing applications. When the enable is HIGH, all four Y outputs are HIGH, regardless of the $A$ and $B$ inputs.

LOGIC DIAGRAM
(One Decoder Shown)


| ORDERING INFORMATION |  |  | CONNECTION DIAGRAM |
| :---: | :---: | :---: | :---: |
| Package Type | Temperature Range | Order Number | 16 |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM 25LS139PC | $\square^{2} \quad{ }^{15} \square^{26}$ |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM 25LS139DC | $]^{3}{ }^{8}{ }^{14} \square^{24}$ |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM 25LS139XC | $4 \quad \stackrel{\text { \% }}{5}$ |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM 25LS139DM | $\square^{5} \quad \stackrel{\text { ¢ }}{\underline{E}} \quad 12 \square^{220}$ |
| Hermetic Flat Pak | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM 25LS139FM | ${ }^{12} \square^{6}{ }^{11} \square^{2 r_{1}}$ |
| Dice | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM 25LS139XM | ${ }_{10} \square^{\text {222 }}$ |
|  |  |  | Note: Pin 1 is marked for orientation. |

## Am8212

Eight-Bit Input/Output Port

## Distinctive Characteristics

- Fully parallel, 8-bit data register and buffer replacing latches, multiplexers and buffers needed in microprocessor systems.
- 4.0V output high voltage for direct interface to MOS microprocessors, such as the Am9080A family.
- Input load current $250 \mu \mathrm{~A}$ max.
- Reduces system package count


## FUNCTIONAL DESCRIPTION

All of the principal peripheral and input/output functions of a Microcomputer System can be implemented with the Am8212. The Am8212 input/output port consists of an 8-bit latch with 3 -state output buffers along with control and device selection logic, which can be used to implement latches, gated buffers or multiplexers.


- Available for operation over both commercial and military temperature ranges.
- Advanced Schottky processing with $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Service request flip-flop for interrupt generation
- Three-state outputs sink 15 mA
- Asynchronous register clear with clock over-ride



## Am8216•Am8226

## Four-Bit Parallel Bidirectional Bus Driver

## Distinctive Characteristics

- Data bus buffer driver for 8080 type CPU's
- Low input load current -0.25 mA maximum
- High output drive capability for driving system data bus -50 mA at 0.5 V
- 100\% reliability assurance testing in compliance with MIL-STD-883
- Am3216 and Am8216 have non-inverting outputs
- Output high voltage compatible with direct interface to MOS
- Three-state outputs
- Advanced Schottky processing
- Available in military and commercial temperature range
- Am3226 and Am8226 have inverting outputs


## FUNCTIONAL DESCRIPTION

The Am3216, Am3226, Am8216 and Am8226 are four-bit, bi-directional bus drivers for use in bus oriented applications. The non-inverting Am3216 and Am8216, and inverting Am3226 and Am8226 drivers are provided for flexibility in system design.
Each buffered line of the four bit driver consists of two separate buffers that are three-state to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, I/O, etc., because its interface is TTL compatible and it has high drive $(50 \mathrm{~mA})$. On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied
together so that the driver can be used to buffer a true bi-directional bus. The DO outputs on this side of the driver have a special high voltage output drive capability so that direct interface to the 8080 type CPUs is achieved with an adequate amount of noise immunity.

The $\overline{\mathrm{CS}}$ input is a device enable. When it is "high" the output drivers are all forced to their high-impedance state. When it is a "LOW" the device is enabled and the direction of the data flow is determined by the DIEN input.

The $\overline{\text { DIEN }}$ input controls the direction of data flow which is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.


## Am8224 <br> Clock Generator and Driver

## Distinctive Characteristics

- Single chip clock generator/driver for 8080A compatible CPU
- Power-up reset for CPU
- Ready synchronizing flip-flop
- Status strobe signal
- Oscillator output for external system timing
- Available for operation over both commercial and military temperature ranges
- Crystal controlled for stable system operation
- Reduces system package count
- Advanced Schottky processing
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am8224 is a single chip Clock Generator/Driver for the Am9080A and 8080A CPU. It contains a crystal-controlled oscillator, a "divide by nine" counter, two high-ievel drivers and several auxiliary logic functions, including a power-up reset, status strobe and synchronization of ready. Also provided are TTL compabible oscillator and $\phi_{2}$ outputs for external system timing. The Am8224 provides the designer with a significant reduction of packages used to generate clocks and timing for the Am9080A or 8080A for both commercial and military temperature range applications.


|  | ORDERING INFORMATION |  |
| :---: | :---: | :---: |
| Package Temperature <br> Rype  | Order <br> Number |  |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM8224DM |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM8224DC |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM8224PC |
| Dice | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM8224XC |

## PIN DEFINITION

| XTAL 1 | CONNECTIONS FOR CRYSTAL |
| :---: | :---: |
| XTAL 2 |  |
| TANK | USED WITH OVERTONE XTAL |
| OSC | OSCILLATOR OUTPUT |
| $\phi_{2}$ (TTL) | $\phi_{2}$ CLK (TTL LEVEL) |
| $\mathrm{V}_{\text {CC }}$ | $+5.0 \mathrm{~V}$ |
| VDD | +12V |
| GND | 0 V |
| $\overline{\text { RESIN }}$ | RESET INPUT |
| RESET | RESET OUTPUT |
| RDYIN | READY INPUT |
| READY | READY OUTPUT |
| SYNC | SYNC INPUT |
| $\overline{\text { STSTB }}$ | STATUS STB (ACTIVE LOW) |
| $\phi_{1}$ | Am9080A/8080A CLOCKS |
| $\phi_{2}$ |  |

CONNECTION DIAGRAM
Top View


## Am8228•Am8238

System Controller and Bus Driver

## Distinctive Characteristics

- Multi-byte instruction interrupt acknowledge
- Selectable single level vectored interrupt (RST-7)
- 28-pin molded or hermetic DIP package
- Single chip system controller and data bus driver for Am9080/8080A systems
- Bi-directional three-state bus driver for CPU independent operation
- Advanced low-power Schottky processing
- 100\% reliability assurance testing in compliance with MIL-STD-883
- Available in military and commercial temperature range
- Am8238 has extended $\overline{\text { IOW }} / \overline{\text { MEMW }}$ pulse width


## FUNCTIONAL DESCRIPTION

The Am8228 and Am8238 are single chip System Controller Data Bus drivers for the Am8080 Microcomputer System. They generate all control signals required to directly interface Am9080A/8080A compatible system circuits (memory and $\mathrm{I} / \mathrm{O}$ ) to the CPU.

Bi-directional bus drivers with three-state outputs are provided for the system data bus, facilitating CPU independent bus operations such as direct memory access. Interrupt processing is accommodated by means of a single vectored interrupt or by means of the standard 8080A single byte and multiple byte interrupt operation.


LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 28$ $G N D=\operatorname{Pin} 14$

CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

## Am9551

Programmable Communication Interface

## Distinctive Characteristics

- Synchronous operation:

5 to 8-bit characters
Internal or external character synchronization
Automatic sync insertion

- Asynchronous operation:

5 to 8-bit characters
Clock rate $-1,16$ or 64 times Baud rate
Break character generation
$1,1 \frac{1}{2}$, or 2 stop bits
False start bit detection

- Baud rate:

DC to 56k Baud (sync mode)
DC to 9.6 k Baud (async mode)

- Full duplex, double buffered, transmitter and receiver
- Error detection:

Parity, overrun, and framing

- Fully compatible with Am9080A/C8080A CPU
- Single 5 volt supply
- All inputs and outputs are TTL compatible
- 100\% MIL-STD-883 reliability assurance testing


## FUNCTIONAL DESCRIPTION

The Am9551 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT. The chip is constructed using Advanced N -channel silicon gate MOS technology providing operation over both military and commercial temperature ranges.

## ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM9551PC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM9551DC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM9551DM |



CONNECTION DIAGRAM
Top View


[^3]
## Am9555 <br> Programmable Peripheral Interface

| DISTINCTIVE CHARACTERISTICS <br> - Direct replacement for Intel C8255 <br> - High speed version available <br> - Minimum output source current 2 mA at 1.5 V <br> - Minimum output sink current 3.2 mA at 0.4 V <br> - 24 programmable I/O pins <br> - Programmable modes of operation <br> - Bit set/reset capability <br> - Commercial and military temperature range operation <br> - Ion-implanted N-channel silicon gate MOS technology <br> - $100 \%$ MIL-STD-883 reliability assurance testing |  |  | GENERAL DESC <br> The Am9555 is a device. It can be allowing simplifie peripherals. <br> The 24 I/O pins puts. Outputs pro twenty-four pins levels are identical Chip Select ( $\overline{\mathrm{CS}}$ ) address $A 0$ and and Am9555 port by using the Write | ION <br> speed programm rammed for seve terfacing betwe <br> ogrammable to high source cur high sink curren TL specification <br> ut used in conj lows communic ta is written or $r$ t, WR, or Read | ble peripheral interface al modes of operation n microprocessor and <br> be either inputs or outent on any eight of the on all pins. All signal <br> unction with the port ion between processor ad from a specific port put, $\overline{\mathrm{RD}}$. |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | LOCK DIAGRAM |  | PORT A BIT PORTABIT PORT A BIT PORTABIT $\overline{\text { READ }}$ CHIP SELEC (GND) $V_{S}$ PORT ADDRESS PORT ADDRESS PORTC BIT PORTC CIT PORTC BIT PORTC BIT PORTC BIT PORT C BIT PORTC BIT 2 PORT C BIT PORT B BIT PORT B BIT PORTB BIT | NECTION DIAG <br> Top View <br> s marked for orien | RAM <br> PORT A BIT 4 PORT A BIT 5 PORT A BIT 6 PORT A BIT 7 WRITE RESET dATA buS 0 DATA BUS 1 DATA BUS 2 DATA BUS 3 DATA BUS 4 DATA BUS 5 DATA BUS 6 DATA BUS 7 $V_{C C}(+5 \mathrm{~V})$ PORT B BIT 7 PORT B BIT 6 PORT B BIT 5 PORT B BIT 4 PORT B BIT 3 |
| ORDERING INFORMATION |  |  |  |  |  |
|  | Ambient Temperature Specification | FOR USE WITH |  |  |  |
| Package Type |  | $\begin{gathered} \text { Am9080A } \\ \text { C8080A } \end{gathered}$ | $\begin{gathered} \text { Am9080A-2 } \\ \text { C8080A-2 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { Am9080A-1 } \\ \text { C8080A-1 } \end{gathered}$ | Am9080A-4 |
| Hermetic DIP | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | $\begin{gathered} \text { Am9555DC } \\ \text { C8255 } \end{gathered}$ | Am9555DC | Am9555-4DC | Am9555-4DC |
|  | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{A} \leqslant+125^{\circ} \mathrm{C}$ | Am9555DM | Am9555DM |  |  |

## R/W Random Access Memories

## NUMERICAL INDEX

Random Access Memories - RAM Page
Am1101A $256 \times 1$-Bit Static ..... 3-3
Am2101 $256 \times 4$-Bit Static ..... 3-21
Am2111 $256 \times 4$-Bit Static ..... 3-33
Am2112 $256 \times 4$-Bit Static ..... 3-39
Am9050 $4096 \times 1$-Bit Dynamic ..... 3-9
Am9060 $4096 \times 1$-Bit Dynamic ..... 3-15
Am9101 $256 \times 4$-Bit Static ..... 3-21
Am91L01 $256 \times 4$-Bit Static ..... 3-21
Am9102 $1024 \times 1$-Bit Static ..... 3-27
Am91 L02 $1024 \times 1$-Bit Static ..... 3-27
Am9111 $256 \times 4$-Bit Static ..... 3-33
Am91L11 $256 \times 4$-Bit Static ..... 3-33
Am9112 $256 \times 4$-Bit Static ..... 3-39
Am91L12 $256 \times 4$-Bit Static ..... 3-39
Am9130 $1024 \times 4$-Bit Static ..... 3-45
Am9140 $4096 \times 1$-Bit Static ..... 3-49

## STATIC

| Part Number | $\begin{gathered} \text { Organiza- } \\ \text { tion } \end{gathered}$ | Maximum Access Time (ns) | Temp. Range | Supply Voltage | Outputs | Data I/O Configuration | Package Pins | Operating Power Max. (mW) | Standby Power Max. (mW) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am9101A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Separate | 22 | 290 | 46 |
| Am91L01A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Separate | 22 | 173 | 37 |
| Am9101B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Separate | 22 | 290 | 46 |
| Am91 L01B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Separate | 22 | 173 | 37 |
| Am9101C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Separate | 22 | 315 | 46 |
| Am91 L01C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Separate | 22 | 189 | 37 |
| Am9101D | $256 \times 4$ | 250 | C | +5 | 3-State | Separate | 22 | 315 | 46 |
| Am9101E | $256 \times 4$ | 200 | C | +5 | 3-State | Separate | 22 | 315 | 46 |
| Am9102 | $1024 \times 1$ | 650 | C, M | +5 | 3-State | Separate | 16 | 263 | 42 |
| Am91 L02 | $1024 \times 1$ | 650 | C, M | +5 | 3-State | Separate | 16 | 158 | 35 |
| Am9102A | $1024 \times 1$ | 500 | C, M | +5 | 3-State | Separate | 16 | 263 | 42 |
| Am91 L02A | $1024 \times 1$ | 500 | C, M | +5 | 3-State | Separate | 16 | 158 | 35 |
| Am9102B | $1024 \times 1$ | 400 | C, M | +5 | 3-State | Separate | 16 | 263 | 42 |
| Am91 L02B | $1024 \times 1$ | 400 | C, M | +5 | 3-State | Separate | 16 | 158 | 35 |
| Am9102C | $1024 \times 1$ | 300 | C, M | +5 | 3-State | Separate | 16 | 290 | 42 |
| Am91 L02C | $1024 \times 1$ | 300 | C, M | +5 | 3-State | Separate | 16 | 173 | 35 |
| Am9102D | $1024 \times 1$ | 250 | C | +5 | 3-State | Separate | 16 | 290 | 42 |
| Am9102E | $1024 \times 1$ | 200 | C | +5 | 3-State | Separate | 16 | 290 | 42 |
| Am9111A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Bussed | 18 | 290 | 46 |
| Am91L11A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Bussed | 18 | 173 | 37 |
| Am9111B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Bussed | 18 | 290 | 46 |
| Am91L11B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Bussed | 18 | 173 | 37 |
| Am9111C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Bussed | 18 | 315 | 46 |
| Am91L11C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Bussed | 18 | 189 | 37 |
| Am9111D | $256 \times 4$ | 250 | C | +5 | 3-State | Bussed | 18 | 315 | 46 |
| Am9111E | $256 \times 4$ | 200 | C | +5 | 3-State | Bussed | 18 | 315 | 46 |
| Am9112A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Bussed | 16 | 290 | 46 |
| Am91L12A | $256 \times 4$ | 500 | C, M | +5 | 3-State | Bussed | 16 | 173 | 37 |
| Am9112B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Bussed | 16 | 290 | 46 |
| - Am91 L12B | $256 \times 4$ | 400 | C, M | +5 | 3-State | Bussed | 16 | 173 | 37 |
| Am9112C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Bussed | 16 | 315 | 46 |
| Am91 L12C | $256 \times 4$ | 300 | C, M | +5 | 3-State | Bussed | 16 | 189 | 37 |
| Am9112D | $256 \times 4$ | 250 | C | +5 | 3-State | Bussed | 16 | 315 | 46 |
| Am9112E | $256 \times 4$ | 200 | C | +5 | 3-State | Bussed | 16 | 315 | 46 |
| Am9130A | $1024 \times 4$ | 500 | C, M | +5 | 3-State | Bussed | 22 | 578 | 84 |
| Am9130B | $1024 \times 4$ | 400 | C, M | +5 | 3-State | Bussed | 22 | 578 | 84 |
| Am9130C | $1024 \times 4$ | 300 | C, M | +5 | 3-State | Bussed | 22 | 578 | 84 |
| Am9130E | $1024 \times 4$ | 200 | C | +5 | 3-State | Bussed | 22 | 578 | 84 |
| Am9140A | $4096 \times 1$ | 500 | C, M | +5 | 3-State | Separate | 22 | 578 | 84 |
| Am9140B | $4096 \times 1$ | 400 | C, M | +5 | 3-State | Separate | 22 | 578 | 84 |
| Am9140C | $4096 \times 1$ | 300 | C, M | +5 | 3-State | Separate | 22 | 578 | 84 |
| Am9140E | $4096 \times 1$ | 200 | C | +5 | 3-State | Separate | 22 | 578 | 84 |

## DYNAMIC

| Part Number | $\begin{gathered} \text { Organiza- } \\ \text { tion } \end{gathered}$ | Access Time | Temp. Range | Supply Voltages | Operating Power (mW) | Outputs | Data I/O Configuration | Package Pins | Operating PowerMax. (mW) | Standby PowerMax. (mW) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am9050C | $4096 \times 1$ | 300 | C | $-5,+12$ | 750 | Open Drain | Bussed | 18 | 750 | 3.0 |
| Am9050D | $4096 \times 1$ | 250 | C | $-5,+12$ | 750 | Open Drain | Bussed | 18 | 750 | 3.0 |
| Am9050E | $4096 \times 1$ | 200 | C | $-5,+12$ | 750 | Open Drain | Bussed | 18 | 750 | 3.0 |
| Am9060C | $4096 \times 1$ | 300 | C | $\pm 5,+12$ | 750 | 3-State | Separate | 22 | 750 | 3.0 |
| Am9060D | $4096 \times 1$ | 250 | C | $\pm 5,+12$ | 750 | 3-State | Separate | 22 | 750 | 3.0 |
| Am9060E | $4096 \times 1$ | 200 | C | $\pm 5,+12$ | 750 | 3-State | Separate | 22 | 750 | 3.0 |

# Am1101A/1101A1/1101A51 <br> 256-Bit Fully Decoded Random Access Memories 

## Distinctive Characteristics

- 256-bit fully decoded silicon gate MOS static random access memories.
- Typical access time: 650 ns Am1101A1

850 ns Am1101A

- Chip select and OR tieable outputs allow easy expansion to large memories.
- 100\% reliability assurance testing in compliance with MIL STD 883.


## FUNCTIONAL DESCRIPTION

The Advanced Micro Devices' Am1101A and Am1101A1, are silicon gate MOS fully decoded random access 256 -word by 1 -bit memories. Low threshold silicon gate technology enables the devices to interface directly with standard DTL and TTL circuits. The memories use normally off P-channel MOS devices to form a static memory array that is ideal for use in small buffer memory applications. The Am1101A1 is a selected Am1101A for applications where higher speed is required and the Am1101ADM is a selected Am1101A which operates over the full military temperature range. The memories have an active LOW chip select input and OR tieable complementary outputs for ease of memory expansion. The chip select input can be driven by TTL MSI decoders such as the Am9301.
These memories are operated by applying DTL or TTL logic levels to the device inputs. For a read operation the chip select input, CS, is held at a LOW logic level. The appropriate pattern is applied to the address inputs and the read/ write input is held at a LOW logic level. The information stored in the addressed location is read out on complementary outputs, DO and DO, that can directly drive DTL or TTL circuitry. For a write operation, the chip select is held at a

LOW logic level and the read/write input is moved to a HIGH logic level 300 ns or more after the address has been selected and held HIGH for at least 400 ns. This is to allow time for address decoding and to ensure writing data into the correct location. The data to be written into the addressed location must be present for at least 300 ns before the end of the write command. During the write operation, if the chip is selected, the data outputs follow the data input line.
When the chip is unselected both the read/write and the data input leads are ineffective and both outputs go to a high impedance "OFF"' state. The chip select, however, does not operate on the address decoders. This feature allows an effective increase in memory speed in some applications by using the faster delay from the chip select to the output.
The memory can be operated in a low power standby mode by switching the periphery circuitry supply, $\mathrm{V}_{\mathrm{D}}$, to $\mathrm{V}_{\mathrm{cc}}$ and maintaining only the cell power supply, $\mathrm{V}_{\mathrm{DD}}$, supply current. When a chip is selected, the $V_{0}$ supply is separated from the $V_{c c}$. In this mode of operation the chip select and $V_{D}$ pin can be tied together, allowing full power to be dissipated only in selected chips and considerably reducing the system power in a large memory system.


## Am1101A/A1/A51

MAXIMUM RATINGS
Above which the useful life may be impaired (Note 1)

| Storage Temperature | $-65^{\circ} \mathrm{C} \mathrm{to}+160^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Case) Under Bias (Note 2) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power Dissipation at Room Temperature | 700 mW |
| All Input and Output Voltages with respect to the Most Positive Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | +0.3 V to -20 V |
| Supply Voltages $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{D}}$ with respect to $\mathrm{V}_{\mathrm{CC}}$ | -20 V |

## OPERATING RANGE

| Device | $\mathbf{V}_{\mathrm{CC}}$ | $\mathbf{V}_{\mathrm{D}}$ | $\mathbf{V}_{\mathrm{DD}}$ | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 1101A, 1101A1 | $+5.0 \pm 5 \%$ | $-9.0 \pm 5 \%$ | $-9.0 \pm 5 \%$ | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| Am1101A51 | $+5.0 \pm 5 \%$ | $-10.0 \pm 5 \%$ | $-10.0 \pm 5 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS (over operating range unless otherwise specified)

|  |  | Am1101A, Am1101A1 <br> (Note 3) |  |  | Am1101A51 <br> (Note 3) |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Test Conditions | Min | Typ | Max | Min | Typ | Max |  |
| $\overline{\mathbf{v}_{\mathrm{OH}}}$ <br> Output HIGH <br> Voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 3.5 | 4.9 |  | 3.5 | 4.9 |  | Volts |
| $\mathbf{V}_{\mathrm{OL}}$ <br> Output LOW <br> Voltage | $\mathrm{I}_{\mathrm{OL}}=-2.0 \mathrm{~mA}$ |  |  | 0.45 |  |  |  | Volts |
|  | $\mathrm{I}_{\mathrm{OL}}=-1.8 \mathrm{~mA}$ |  |  |  |  |  | 0.45 |  |
| $\mathbf{V}_{\mathrm{IH}}$ (Note 4) <br> Input HIGH <br> Voltage |  | $\mathrm{V}_{C C}-2$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | $\mathrm{V}_{\mathrm{CC}}-1$ |  | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | Volts |
| $\mathbf{V}_{\mathrm{IL}}(\text { Note } 4)$ <br> Input LOW <br> Voltage | - | -10 |  | $V_{C C}-4.5$ | -10 |  | $\mathrm{V}_{C C}-4.5$ | Volts |
| $I_{L}$ <br> Input Load Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ |  | 1.0 | 500 |  | 1.0 | 500 | $n \mathrm{~A}$ |
| $I_{\text {LO }}$ Output Leakage Current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \quad \overline{\mathrm{CS}}=\mathrm{V}_{1 H} \mathrm{MIN}$. |  | 1.0 | 500 |  | 1.0 | 500 | $n \mathrm{~A}$ |
| $I_{\mathrm{OL}}$ Output Sink Current | $\mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}$ | 2.0 | 8.0 |  | 1.8 | 8.0 |  | mA |
|  | $\mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 3.0 |  |  | 3.0 |  |  |  |
| $\mathrm{I}_{\mathrm{OH}}$ <br> Output Source <br> Current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -2.0 | -8.0 |  | -1.8 | -8.0 |  | mA |
|  | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \quad \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -3.0 |  |  | $-3.0$ |  |  |  |
| $\mathbf{I}_{\mathrm{CEF}}$ <br> Output Clamp Current | $\mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}$ |  | 6 | 13 |  | 6 | 19 | mA |
| $\mathrm{I}_{\mathrm{DD}} \mathrm{DC}$ <br> Power Supply Current | $\mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \quad \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN}$. |  |  | -20 |  |  | -30 | mA |
|  | $\mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -9 | -16 |  | -11 | -19 |  |
| $I_{D} D C$ <br> Power Supply Current | $\mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \quad \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN}$. |  |  | -24 |  |  | -35 | mA |
|  | $\mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -12 | -18 |  | -14 | -21 |  |
| $\mathbf{C}_{\mathrm{IN}}$ (Note5) Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}, \quad \mathrm{f}=1 \mathrm{MHz}$ |  | 7 | 10 |  | 7 | 10 | pF |
| $\begin{aligned} & \text { Cout (Note 5) } \\ & \text { Output } \\ & \text { Capacitance } \end{aligned}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}}, \quad \mathrm{f}=1 \mathrm{MHz}$ |  | 7 | 10 |  | 7 | 10 | pF |
| $C_{\text {D }}$ (Note 5) Capacitance on $V_{D}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{CC}}, \quad \mathrm{f}=1 \mathrm{MHz}$ |  | 20 | 35 |  | 20 | 35 | pF |

Note 1: Stresses above those listed in "MAXIMUM RATINGS" may cause permanent damage to the device. This is a stress rating only and functional operation at these or at any other condition above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability
Note 2: The thermal resistance $\theta_{C A}$ Case to Ambient is to a large extent dependent on ambient conditions such as velocity of air and the positions of packages and mounting boards relative to one another.
Note 3: Typical values are at normal voltage and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 4: A TTL device driving the memory must have its output HIGH $\geq \mathrm{V}_{1 H}$ min and its output LOW $<\mathrm{V}_{\mathrm{IL}}$ max even when driving other circuitry
Note 5: This parameter is periodically sampled and not $100 \%$ tested.

SWITCHING CHARACTERISTICS (Over operating range unless otherwise noted)
(Output load is 1 TTL gate and 20 pF )
Typ.

| Parameters | Description |  | Conditions | Min. | $\begin{aligned} & \text { Typ. } \\ & \text { (Note 1) } \\ & \hline \end{aligned}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{p d}(\mathrm{~A})$ | Access Time, <br> Address to Output <br> HIGH or LOW | Am1101A | $\overline{C S}=L$ <br> See Fig. 1 | 0.05 | 0.85 | 1.5 | $\mu \mathrm{s}$ |
|  |  | Am1101A1 |  | 0.05 | 0.65 | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {pd on }}(\overline{\mathrm{CS}})$ | Delay, Chip Select to Output Active |  | Fig. 1 | 0.05 | 0.2 | 0.3 | $\mu \mathrm{s}$ |
| $t_{\text {pd off }}(\overline{\mathbf{C S}})$ | Delay, Chip Select to Output HIGH Impedance State |  | Fig. 1 | 0.05 | 0.1 | 0.3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{pw}}(\overline{\mathbf{C S}})$ | Minimum Chip Select Pulse Width (Note 2) |  | Fig. 2 |  |  | 0.4 | $\mu \mathrm{s}$ |
| $t_{\text {pw }}(\mathrm{W})$ | Minimum Write Pulse Width (Note 2) |  | Fig. 2 |  |  | 0.4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{5}(\mathrm{~A})$ | Address Set-Up Time |  | Fig. 2 |  |  | 0.3 | $\mu \mathrm{s}$ |
| $t_{h}(\mathrm{~A})$ | Address Hold Time |  | Fig. 2 |  |  | 0.1 | $\mu \mathrm{s}$ |
| $\mathrm{ts}_{5}$ (D) | Data Set-Up Time |  | Fig. 2 |  |  | 0.3 | $\mu \mathrm{s}$ |
| $t_{h}$ (D) | Data Hold Time |  | Fig. 2 |  |  | 0.1 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{R}}$ | System Read Cycle (defined by $\mathrm{t}_{\mathrm{pd}}(\mathrm{A})$ | Am1101A | Fig. 1 | 1.5 |  |  |  |
|  |  | Am1101A1 |  | 1.0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{W}$ | System Write Cycle (defined by $\mathrm{t}_{\mathrm{s}} \max +\mathrm{t}_{\mathrm{pw}} \max +\mathrm{t}_{\mathrm{h}} \max$ |  |  | 0.8 |  |  | $\mu \mathrm{s}$ |

Note 1: Typical speeds are at $25^{\circ} \mathrm{C}$ ambient.
Note 2: To write, $\overline{C S}$ and $W$ must both be active for at least 400 ns ; either signal can be used as a 400 ns "write pulse" if the other one is active during the writing period.

## SWITCHING WAVEFORMS

## CONDITIONS OF TEST:

Input pulse amplitudes: 0 to 5 V , Input pulse rise and fall time: 10 nsec. Speed measurements referenced to 1.5 V levels (unless otherwise noted). Output load is 1 TTL gate and $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$; measurements made at output of TTL gate ( $\mathrm{t}_{\mathrm{PD}} \leq 10 \mathrm{nsec}$ ).


## TYPICAL CHARACTERISTICS



## SWITCHING CHARACTERISTICS








Am9050
MAXIMUM RATINGS above which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| All Supply Voltages with Respect to $\mathrm{V}_{\mathrm{BB}}$ | -0.3 V to +20 V |
| All Input Signal Voltages with Respect to $\mathrm{V}_{\mathrm{BB}}$ | -0.3 V to +20 V |
| Output Voltage with Respect to $\mathrm{V}_{\mathrm{SS}}$, Operating | -2.0 V to +7.0 V |
| Power Dissipation | 1.0 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Ambient Temperature | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {BB }}$ |
| :---: | :---: | :---: | :---: |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+12 \mathrm{~V} \pm 5 \%$ | 0 | $-5.0 \mathrm{~V} \pm 10 \%$ |

No signal or supply voltage should ever be more than 0.3 V more negative than $V_{B B}$.

ELECTRICAL CHARACTERISTICS over operating range (note 1)

| Parameters | Description | Test Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{I} \mathrm{OH}=-0.5 \mathrm{~mA} \\ & 2.2 \mathrm{k} \Omega \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}^{\mathrm{OL}}=5 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {SS }}$ |  | 0.4 | Volts |
| $\mathrm{V}_{\mathbf{I H}}$ | Input HIGH Voltage (Except CE) |  |  | 2.4 |  | $\mathrm{v}_{\mathrm{CC}}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage (Except CE) |  |  | -0.6 |  | 0.8 | Volts |
| $\mathrm{V}_{\text {IH }}(\mathrm{CE})$ | Chip Enable Input HIGH Voltage |  |  | $\mathrm{V}_{\text {DD }}-0.6$ |  | $V_{D D}+1.0$ | Volts |
| $V_{\text {IL }}(\mathrm{CE})$ | Chip Enable Input LOW Voltage |  |  | -1.0 |  | 0.8 | Volts |
| 11 | Input Load Current (Except CE) | $0.6 \mathrm{~V} \leqslant \mathrm{~V}_{1} \leqslant 5.5 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| II (CE) | Input Load Current, CE | $-1.0 \leqslant V_{\text {I }}(\mathrm{CE}) \leqslant 13.2 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\prime}$ DD | V ${ }_{\text {DD }}$ Supply Current | $V_{\text {IH }}(C E)=13.2 \mathrm{~V}$ |  |  | 35 | 60 | mA |
|  |  | $\mathrm{V}_{\text {IL }}(\mathrm{CE})=0.6 \mathrm{~V}$ |  |  | 10 | 200 | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{DD}(\mathrm{AV})$ | Average V ${ }_{\text {DD }}$ Supply Current | Read or Write cycle minimum cycle time | Am9050C |  | 32 | 60 | mA |
|  |  |  | Am9050D |  | 34 | 60 |  |
|  |  |  | Am9050E |  | 35 | 60 |  |
|  |  | Read/Modify/Write cycle minimum cycle time | Am9050C |  | 32 | 60 |  |
|  |  |  | Am9050D |  | 34 | 60 |  |
|  |  |  | Am9050E |  | 35 | 60 |  |
| ${ }^{\prime} \mathrm{BB}$ | VBB Supply Current | $\begin{aligned} & V_{B B}=-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{aligned}$ |  |  | $-5.0$ | -100 | $\mu \mathrm{A}$ |

## CAPACITANCE

| Parameters | Description | Test Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{i}$ | Input Capacitance (Except CE) | $\begin{gathered} V_{D D}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ V_{B B}=-5.0 \mathrm{~V} \\ \text { All inputs }=0 \mathrm{~V} \\ f=1 \mathrm{MHz} \end{gathered}$ |  |  | 5.0 | 7.0 | pF |
| $\mathrm{C}_{\mathrm{i}}(\mathrm{CE})$ | Input Capacitance (Chip Enable) |  | $V_{1(C E)}=0,12 \mathrm{~V}$ |  | 15 | 20 | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | 1/O Capacitance |  |  |  | 6.0 | 8.0 | pF |

Parameters Description Test Conditions Min. Max. Min. Max. Min. Max. Units

| $t_{R}$ | Column Refresh Interval |  |  | 2.0 |  | 2.0 |  | 2.0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Read Cycle

| $\mathrm{t}_{\mathrm{c} \text { (rd) }}$ | Read Cycle Time | $C E$ transition times $\leqslant 20 \mathrm{~ns}$ |  | 470 |  | 430 |  | 400 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{w}(\mathrm{CEH})$ | Chip Enable HIGH Pulse Width | Chip Enable transition times $\leqslant 40 \mathrm{~ns}$ |  | 300 | 4000 | 260 | 4000 | 230 | 4000 | ns |
| $t_{\text {w }}$ (CEL) | Chip Enable LOW Pulse Width |  |  | 130 |  | 130 |  | 130 |  | ns |
| $\mathrm{t}_{\text {su }}$ (ad) | Address Set-up Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{rd})$ | Read Set-up Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| th(ad) | Address Hold Time |  |  | 125 |  | 100 |  | 100 |  | ns |
| $t_{\text {th }}(\mathrm{rd})$ | Read Hold Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| tPOD | CE to Output Disable Delay |  |  | 40 |  | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{CE})$ | Chip Enable Access Time (Note 6) | Output load: <br> TTL gate, 50 pF $2.2 \mathrm{k} \Omega$ to 5.5 V | Chip Enable rise time $\leqslant 20$ ns |  | 280 |  | 230 |  | 180 | ns |
| $t_{\text {a }}(\mathrm{ad})$ | Address Access Time (Note 6) |  |  |  | 300 |  | 250 |  | 200 | ns |

Write Cycle

| $\mathrm{t}_{\mathrm{c}}(\mathrm{wr})$ | Write Cycle Time | CE transition times $\leqslant 20 \mathrm{~ns}$ | 470 |  | 430 |  | 400 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {w }}$ (CEH $)$ | Chip Enable HIGH Pulse Width | Chip Enable transition times $\leqslant 40 \mathrm{~ns}$ | 300 | 4000 | 260 | 4000 | 230 | 4000 | ns |
| $t_{w}(C E L)$ | Chip Enable LOW Pulse Width |  | 130 |  | 130 |  | 130 |  | ns |
| $t_{\text {w }}$ (wr) | Write Pulse Width |  | 200 |  | 190 |  | 180 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{ad})$ | Address Set-up Time |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }_{\text {t }}$ suida) | Data In Set-up Time |  | 180 |  | 170 |  | 160 |  | ns |
| $t_{\text {su }}(\mathrm{wr})$ | Write Pulse Set-up Time |  | 240 |  | 220 |  | 210 |  | ns |
| th(ad) | Address Hold Time |  | 125 |  | 100 |  | 100 |  | ns |
| th(da) | Data In Hold Time (Note 2) |  | O(30) |  | O(20) |  | 0(10) |  | ns |
| $t_{d}(w)$ | Write Delay |  |  | 40 |  | 40 |  | 40 | ns |
| tPOI | Write to Output OFF Delay |  |  | 40 |  | 40 |  | 40 | ns |

Read/Modify/Write Cycle

| $\mathrm{t}_{\mathrm{c}}$ (RMW) | Read/Modify/Write Cycle Time | CE transition and Read/Write fall time $\leqslant 20 \mathrm{~ns}$ |  | 730 |  | 660 |  | 600 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {w }}$ (CEH) | Chip Enable HIGH Pulse Width |  |  | 560 | 4000 | 490 | 4000 | 430 | 4000 | ns |
| $t_{w}$ (CEL) | Chip Enable LOW Pulse Width | Chip Enable trarısition times $\leqslant 40$ ns |  | 130 |  | 130 |  | 130 |  | ns |
| ${ }_{\text {t }}^{\text {w }}$ (wr) | Write Pulse Width |  |  | 200 |  | 190 |  | 180 |  | ns |
| $t_{\text {su }}(\mathrm{ad})$ | Address Set-up Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}$ (da) | Data In Set-up Time |  |  | 180 |  | 170 |  | 160 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{rd}$ ) | Read Set-up Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }_{\text {tsu }}$ (wr) | Write Pulse Set-up Time |  |  | 240 |  | 220 |  | 210 |  | ns |
| th(ad) | Address Hold Time |  |  | 125 |  | 100 |  | 100 |  | ns |
| $t^{\text {h }}$ (rd) | Read Hold Time |  |  | 300 |  | 250 |  | 200 |  | ns |
| $t_{\text {h }}(\mathrm{da}$ ) | Data In Hold Time (Note 2) |  |  | O(30) |  | O(20) |  | 0 (10) |  | ns |
| ${ }^{\text {tPOI }}$ | Write to Output OFF Delay | Output load: TTL gate, 50 pF $2.2 \mathrm{k} \Omega$ to 5.5 V |  |  | 40 |  | 40 |  | 40 | ns |
| $\mathrm{ta}_{\mathrm{a}}$ (CE) | Chip Enable Access Time (Note 6) |  | Chip Enable rise time $\leqslant 20 \mathrm{~ns}$ |  | 280 |  | 230 |  | 180 | ns |
| $t_{\text {a }}(\mathrm{ad})$ | Address Access Time (Note 6) |  |  |  | 300 |  | 250 |  | 200 | ns |

Notes: 1. Typical values are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$, nominal supply voltages and nominal processing parameters.
2. Data Hold Time ( $t_{h(d a)}$ ) may be optionally specified with respect to either the rising edge of Read/Write or the falling edge of Chip Enable. The zero data hold time shown in the characteristics table is with respect to Chip Enable. Data hold time with respect to Read/Write is shown in parenthesis.
3. Input signal (except Chip Enable) timing references are 0.6 V and 2.2 V .
4. Chip Enable timing references are at $10 \%$ and $90 \%$ of $V_{1 H}(C E)$.
5. Output timing references are 0.4 V and 2.4 V
6. Slope of access time versus load capacitance is approximately $0.1 \mathrm{~ns} / \mathrm{pF}$.
7. In a write cycle, when $t_{d}(w r)$, the delay between the rising edge of $C E$ and the falling edge of $R / W$, exceeds $40 n s$ then the output buffer may turn on. To avoid bus conflict with input data in such a case it is recommended that $t_{w}(w r)>t_{p O l}(m a x)+.t_{s u}$ (da) be observed. When $t_{d}(w r)$ is less than $40 n s$ the output buffer will not turn on and tpOl will not apply. No bus conflict will occur in such a case and tsu(da) (max.) will not be limited by the potential presence of output data.


WRITE CYCLE


READ/MODIFY/WRITE CYCLE


## APPLICATION INFORMATION

## INTERFACE SIGNALS

The 12 Address inputs are used to specify one of $2^{12}$ locations within the memory $\left(2^{12}=4096\right)$. Chip Enable signals can be decoded externally for high order addressing so that several memory chips may be operated together for capacities greater than 4 K words. Registers are included on chip for the Address signals in order to simplify system timing requirements.
The Data In signal timing is specified relative to the rising edge of R/W. The Data In and Read/Write circuitry are static and the input data set-up requirement is independent of the write pulse width. The hold time for input data may be timed relative to either R/W or to CE, for extra flexibility in system design.
The Read/Write line controls the effective state of the I/O data line as well as the type of operation being performed. It may be thought of as a normally high signal that is pulsed low when writing is desired. The normally high state prevents unintentional modification of data. R// $\bar{W}$ should also be high during all refresh operations.
The Chip Enable input is a high level clock signal that controls the basic timing of all internal operations. When CE is low the memory enters the standby mode and dissipates very little power. Active operations begin when CE goes high. In a memory system with an array of storage chips, it is usually the case that only a few devices will be active at any one time, thus keeping the average power dissipation at very low levels.
The input and output data signals share a common I/O line. The output buffer is an open drain configuration permitting wired-OR connection of several chips for increased memory depth. Unclocked devices will have their outputs off, allowing other external data signals to dominate the 1/O bus.
All input circuitry in the Am9050 memories is purely capacitive and does not cause clock related current surges to flow in the input lines. This feature improves noise immunity margins and helps simplify input driving requirements.
Current surges occur in the $V_{D D}$ and $V_{B B}$ supplies in conjunction with both the rising and falling transitions of Chip Enable. Both voltages must be decoupled to $V_{S S}$ to prevent the current spikes from generating excessive noise.

## REFRESH

Information is stored as the presence or absence of charge within each internal cell. Leakage currents eventually drain away any charge present in a cell and information is lost. To prevent data loss, a cell can have its charge level restored before too much charge has leaked off. Each cell must be refreshed at least once every 2 ms , worst case.

The 4096 cells in the memory matrix are organized as an array of 64 rows and 64 columns. When any cell within a row is actively cycled, all 64 locations in the row are refreshed. Thus the refresh requirement is met if all 64 rows are accessed every 2 ms. Address lines $A_{0}$ through $A_{5}$ specify the rows.

## PHYSICAL DIMENSIONS

## 18- Pin Side Brazed

18-Pin Molded


## DISTINCTIVE CHARACTERISTICS

- High density $4096 \times 1$ organization
- High output drive - two full TTL loads
- TTL compatible interface (except CE)
- Low power dissipation -

400 mW typ., 750 mW max. operating 5.0 mW typ., 13 mW max. refresh only 0.1 mW typ., 3.0 mW max. standby

- Low IDD current surges - easier decoupling
- Low $\mathrm{V}_{\mathrm{CC}}$ current drain $-10 \mu \mathrm{~A}$
- Simplified timing requirements Zero data hold with respect to CE Optional data hold with respect to R/W Optional data set-up with respect to R/W
- Low clock capacitance -20 pF max.
- Unique fully capacitive input circuits eliminate extraneous current surges
- Direct plug-in replacement for TMS4060
- N-channel silicon gate MOS technology
- 100\% MIL-STD-883 reliability assurance testing



## FUNCTIONAL DESCRIPTION

The Am9060 devices are high performance, $4 k$-bit, dynamic, read/write, random access memories. They are organized as 4096 words by 1-bit per word. The basic memory element is a one-transistor cell that stores charge on a small internal capacitor. The memory mechanism is dynamic and the chip should be periodically refreshed in order to maintain stored data integrity.

All input signals are fully TTL compatible, except the single high-level clock signal called Chip Enable. When CE goes low the memory is internally precharged and then assumes its low power standby mode. All operating cycles are initiated when CE goes high. Read-out is nondestructive so simple read or write operations are normally performed. Successive operations at the same location can be designed to improve performance since readdressing is not required. The most useful double operation combination is specified as a Read/Modify/Write cycle.
The output buffer will drive two standard TTL loads. The buffer is a three-state totem-pole configuration and exhibits a high output impedance when CE is low or when the chip is unselected. Output data polarity is inverted relative to the input data.

ORDERING INFORMATION

| Ambient Temperature <br> Specification | Package Type | Access Time |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 300 ns | 250 ns | 200 ns |
| $0^{\circ} \mathrm{C} \leqslant \mathrm{TA}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | Molded DIP | AM9060CPC | AM9060DPC | AM9060EPC |
|  | Hermetic DIP | AM9060CDC | AM9060DDC | AM9060EDC |

Am9060
MAXIMUM RATINGS above which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| All Supply Voltages with Respect to $\mathrm{V}_{\mathrm{BB}}$ | -0.3 V to +20 V |
| All Input Signal Voltages with Respect to $\mathrm{V}_{\mathrm{BB}}$ | -0.3 V to +20 V |
| Output Voltage with Respect to $\mathrm{V}_{\mathrm{SS}}$, Operating | -2.0 V to +7.0 V |
| Power Dissipation | 1.0 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Ambient Temperature | V $_{\text {DD }}$ | V | CC | $V_{S S}$ |
| :---: | :---: | :---: | :---: | :---: |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+12 \mathrm{~V} \pm 5 \%$ | $+5.0 \mathrm{~V} \pm 5 \%$ | 0 | $-5.0 \mathrm{~V} \pm 10 \%$ |

No signal or supply voltage should ever be more than 0.3 V more negative than $V_{B B}$.

ELECTRICAL CHARACTERISTICS over operating range (note 1)

| Parameters | Description | Test Conditions |  | Min. | Typ. | Max. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  | VSS |  | 0.4 | Volts |
| $\mathbf{V}_{\mathbf{I H}}$ | Input HIGH Voltage (Except CE) |  |  | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage (Except CE) |  |  | -0.6 |  | 0.8 | Volts |
| $\mathbf{V}_{\text {IH (CE) }}$ | Chip Enable Input HIGH Voltage |  |  | $\mathrm{V}_{\text {DD }}-0.6$ |  | $\mathrm{V}_{\mathrm{DD}}+1.0$ | Volts |
| $V_{\text {IL (CE) }}$ | Chip Enable Input LOW Voltage |  |  | $-1.0$ |  | 0.8 | Volts |
| $I_{1}$ | Input Load Current (Except CE) | $\mathrm{V}_{\mathrm{SS}} \leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\mathrm{CC}}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| II(CE) | Input Load Current, CE | $-1.0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {I }}(\mathrm{CE}) \leqslant 13.2 \mathrm{~V}$ |  |  |  | 2.0 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{OZ}$ | Output Leakage Current | $\begin{aligned} & -0.6 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant \mathrm{~V}_{\mathrm{CC}} \\ & C E=\mathrm{V}_{\mathrm{IL}}(C E) \text { or } \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {cc }}$ | $\mathrm{V}_{\text {CC }}$ Supply Current (Note 7) | $C E=V_{\text {IL }}(C E)$ or $\overline{C S}=V_{\text {IH }}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\prime}$ DD | V ${ }_{\text {DD }}$ Supply Current | $\mathrm{V}_{\text {IH(CE) }}=12.6 \mathrm{~V}$ |  |  | 32 | 60 | mA |
|  |  | $\mathrm{V}_{\text {IL }}(\mathrm{CE})=0.6 \mathrm{~V}$ |  |  | 10 | 200 | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{DD}(\mathrm{AV})$ | Average $\mathrm{V}_{\text {DD }}$ Supply Current | Read or Write cycle minimum cycle time | Am9060C |  | 29 | 60 | mA |
|  |  |  | Am9060D |  | 31 | 60 |  |
|  |  |  | Am9060E |  | 32 | 60 |  |
|  |  | Read/Modify/Write cycle minimum cycle time | Am9060C |  | 29 | 60 |  |
|  |  |  | Am9060D |  | 31 | 60 |  |
|  |  |  | Am9060E |  | 32 | 60 |  |
| ${ }^{\prime} \mathrm{BB}$ | VBB Supply Current | $\begin{aligned} & V_{\mathrm{BB}}=-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{aligned}$ |  |  | -5.0 | -100 | $\mu \mathrm{A}$ |

## CAPACITANCE

| Parameters | Description | Test Conditions |  | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{i}}(\mathrm{AW})$ | Input Capacitance (Address and Write) | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{BB}}=-5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ \text { All inputs }=0 \mathrm{~V} \\ \mathrm{f}=1 \mathrm{MHz} \end{gathered}$ |  | 5.0 | 7.0 | pF |
| $\mathrm{C}_{\mathrm{i}(\mathrm{CD})}$ | Input Capacitance <br> (Chip Select and Data) |  |  | 3.0 | 5.0 | pF |
| $\mathrm{C}_{\text {i(CE) }}$ | Input Capacitance (Chip Enable) |  | $V_{\text {I(CE) }}=-1.0,10.8$ | 15 | 20 | pF |
| $\mathrm{c}_{0}$ | Output Capacitance |  |  | 3.0 | 5.0 | pF |

Am9060C Am9060D Am9060E

| Parameters | Descriptio | Test Conditions | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{R}$ | Column Refresh Interval |  |  | 2.0 |  | 2.0 |  | 2.0 | ms |

## Read Cycle

| $\mathrm{t}_{\mathrm{c}}(\mathrm{rd})$ | Read Cycle Time | CE transiti | $\mathrm{me} \leqslant 20 \mathrm{~ns}$ | 470 |  | 430 |  | 400 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{w}(\mathrm{CEH})$ | Chip Enable HIGH Pulse Width |  |  | 300 | 4000 | 260 | 4000 | 230 | 4000 | ns |
| ${ }^{\text {w }}$ (CEL) | Chip Enable LOW Pulse Width |  |  | 130 |  | 130 |  | 130 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{ad})$ | Address Set-up Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{CS})$ | Chip Select Set-up Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{rd})$ | Read Set-up Time |  | nable <br> nes $\leqslant 40 \mathrm{~ns}$ | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {ch }}(\mathrm{ad})$ | Address Hold Time |  |  | 125 |  | 100 |  | 100 |  | ns |
| $t_{\text {h ( }}$ (CS) | Chip Select Hold Time |  |  | 125 |  | 100 |  | 100 |  | ns |
| th(rd) | Read Hold Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| tPZL | Chip Enable to Output ON Delay | Output load: one standard TTL gate plus 50 pF |  |  | 175 |  | 150 |  | 125 | ns |
| ${ }^{\text {tPOZ }}$ | Chip Enable to Output OFF Delay |  |  | 30 |  | 30 |  | 30 |  | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{CE})$ | Chip Enable Access Time (Note 6) |  | Chip enable rise time $\leqslant 20 \mathrm{~ns}$ |  | 280 |  | 230 |  | 180 | ns |
| $t_{a}(\mathrm{ad})$ | Address Access Time (Note 6) |  |  |  | 300 |  | 250 |  | 200 | ns |

## Write Cycle

| $t_{c}$ (wr) | Write Cycle Time | CE transition time $\leqslant 20 \mathrm{~ns}$ | 470 |  | 430 |  | 400 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (CEH) | Chip Enable HIGH Pulse Width | Chip Enable transition times $\leqslant 40 \mathrm{~ns}$ | 300 | 4000 | 260 | 4000 | 230 | 4000 | ns |
| $\mathrm{t}_{\mathrm{w}}$ (CEL) | Chip Enable LOW Pulse Width |  | 130 |  | 130 |  | 130 |  | ns |
| ${ }_{\text {t }}^{\text {w }}$ (wr ) | Write Pulse Width |  | 200 |  | 190 |  | 180 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{ad}$ ) | Address Set-up Time |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {su }}$ (CS) | Chip Select Set-up Time |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}$ (da) | Data In Set-up Time |  | 180 |  | 170 |  | 160 |  | ns |
| $t_{\text {su }}$ (wr) | Write Pulse Set-up Time |  | 240 |  | 220 |  | 210 |  | ns |
| th(ad) | Address Hold Time |  | 125 |  | 100 |  | 100 |  | ns |
| $t_{\text {h }}$ (CS) | Chip Select Hold Time |  | 125 |  | 100 |  | 100 |  | ns |
| $t^{\prime}$ (da) | Data In Hold Time (Note 2) |  | 0 (30) |  | 0 (20) |  | 0 (10) |  | ns |

Read/Modify/Write Cycle

| $\mathrm{t}_{\mathrm{c}}$ (RMW) | Read/Modify/Write Cycle Time | CE transition time and Read/Write fall time $\leqslant 20 \mathrm{~ns}$ |  | 710 |  | 640 |  | 580 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (CEH) | Chip Enable HIGH Pulse Width |  |  | 540 | 4000 | 470 | 4000 | 410 | 4000 | ns |
| $t_{w}$ (CEL) | Chip Enable LOW Pulse Width | Chip Enable transition times $\leqslant 40 \mathrm{~ns}$ |  | 130 |  | 130 |  | 130 |  | ns |
| $t_{w}$ (wr) | Write Pulse Width |  |  | 200 |  | 190 |  | 180 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{ad})$ | Address Set-up Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}$ (CS) | Chip Select Set-up Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {su }}$ (da) | Data In Set-up Time |  |  | 180 |  | 170 |  | 160 |  | ns |
| $\mathrm{t}_{\text {su }}$ (rd) | Read Set-up Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}$ (wr) | Write Pulse Set-up Time |  |  | 240 |  | 220 |  | 210 |  | ns |
| $t_{\text {h (ad) }}$ | Address Hold Time |  |  | 125 |  | 100 |  | 100 |  | ns |
| ${ }^{\text {th }}$ (CS) | Chip Select Hold Time |  |  | 125 |  | 100 |  | 100 |  | ns |
| $\mathrm{th}_{\mathrm{h}}(\mathrm{rd}$ ) | Read Hold Time |  |  | 280 |  | 230 |  | 180 |  | ns |
| $t_{\text {h }}$ (da) | Data In Hold Time (Note 2) |  |  | 0 (30) |  | 0 (20) |  | 0 (10) |  | ns |
| ${ }^{\text {tPRL }}$ | Chip Enable to Output ON Delay | Output Ioad: one standard TTL gate plus 50 pF |  |  | 175 |  | 150 |  | 125 | ns |
| ${ }_{\text {tPOI }}$ | Write to Output Invalid Delay |  |  | 30 |  | 30 |  | 30 |  | ns |
| tPOZ | Chip Enable to Output OFF Delay |  |  | 30 |  | 30 |  | 30 |  | ns |
| $\mathrm{ta}_{\text {a }}$ (CE) | Chip Enable Access Time |  | Chip Enable rise time $\leqslant 20 \mathrm{~ns}$ |  | 280 |  | 230 |  | 180 | ns |
| $t_{a}(a d)$ | Address Access Time (Note 6) |  |  |  | 300 |  | 250 |  | 200 | ns |

Notes:

1. Typical values are at $T_{A}=25^{\circ} \mathrm{C}$, nominal supply voltages and nominal processing parameters.
2. Data Hold time ( $t_{h(d a)}$ ) may be optionally specified with respect to either the rising edge of Read/Write or the falling edge of Chip Enable. The zero value shown in the Characteristics table is with respect to Chip Enable. Data hold time with respect to Read/Write is shown in parenthesis.
3. Input signal (except Chip Enable) timing references are 0.6 V and 2.2 V .
4. Chip Enable timing references are at $10 \%$ and $90 \%$ of $\mathrm{V}_{1 \mathrm{H}}(\mathrm{CE})$.
5. Output timing references are 0.4 V and 2.4 V .
6. Slope of access time versus load capacitance is approximately $0.1 \mathrm{~ns} / \mathrm{pF}$.
7. $V_{C C}$ supplies the final output transistor only. Except for leakage, $V_{C C}$ supply current during $C E$ on is dependent on output loading only.


## APPLICATION INFORMATION

## INTERFACE SIGNALS

The 12 Address inputs are used to specify one of $2^{12}$ locations within the memory $\left(2^{12}=4096\right)$. The Chip Select signal acts as a high order address so that several memory chips may be operated together for capacities greater than 4 k words. Registers are included on chip for the Chip Select and Address signals in order to simplify system timing requirements. After the Chip Select input has been latched by the rising edge of CE, the select status of the chip cannot be altered by changing the state of Chip Select line. Chip Select only affects the data control circuitry.
The Data In signal timing is specified relative to the rising edge of $R / \bar{W}$. The Data In and Read/Write circuitry are static and the input data set-up requirement is independent of the write pulse width. The hold time for input data may be timed relative to either $R / \bar{W}$ or to CE, for extra flexibility in system design.
The Read/Write line controls the type of operation being performed. It may be thought of as a normally high signal that is pulsed low when writing is desired. The normally high state prevents unintentional modification of data. $\mathrm{R} / \overline{\mathrm{W}}$ should also be high during all refresh operations, unless Chip Select is high.

The Chip Enable input is a high level clock signal that controls the basic timing of all internal operations. When CE is low the memory enters the standby mode and dissipates very little power. Active operations begin when CE goes high. In a memory system with an array of storage chips, it is usually the case that only a few devices will be active at any one time, thus keeping the average power dissipation at very low levels.

The Data Out circuitry is three-state and designed to permit wired-OR connection of several chips for greater memory depth than 4 k . Unclocked or unselected devices will have high impedance outputs, allowing a selected and clocked device to dominate the output data bus. The output data is inverted relative to the input data; that is, information written in as a logic one will be read out as a logic zero. Valid output is always precoeded by a period of low output data.
All input circuitry in the Am9060 memories is purely capacitive and does not cause clock related current surges to flow in the input lines. This feature improves noise immunity margins and helps simplify input driving requirements.
Current surges occur in the $V_{D D}$ and $V_{B B}$ supplies in conjunction with both the rising and falling transitions of Chip Enable. Both voltages must be carefully decoupled to $\mathrm{V}_{\mathrm{SS}}$ to prevent the current spikes from generating excessive noise.

## REFRESH

Information is stored as the presence or absence of charge within each internal cell. Leakage currents eventually drain away any charge present in a cell and information is lost. To prevent data loss, a cell can have its charge level restored before too much charge has leaked off. Each cell must be refreshed at least once every 2 ms , worst case.
The 4096 cells in the memory matrix are organized as an array of 64 rows and 64 columns. When any cell within a row is actively cycled, all 64 locations in the row are refreshed. Thus the refresh requirement is met if all 64 rows are accessed every 2 ms. Address lines $A_{0}$ through $A_{5}$ specify the rows.
The Chip Select input only controls the Data Out and Read/Write circuitry so that a chip need not be selected in order to be refreshed. This allows parallel refreshing of many devices without causing contention on output busses.

PHYSICAL DIMENSIONS

22-Pin Side Brazed


22-Pin Molded


Metallization and Pad Layout


Substrate $(-5 V) V_{B B}$
DIE SIZE $136^{\prime \prime} \times 161^{\prime \prime}$

# Am9101/Am91L01/Am2101FAMILY 



ORDERING INFORMATION

| AMBIENT | PACKAGE TYPE | POWER TYPE | ACCESS TIMES |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPECIFICATION |  |  | 1000ns | 650ns | 500ns | 400ns | 300 ns | 250ns | 200 ns |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Molded DIP | Standard | P2101 | P2101-2 | $\begin{aligned} & \text { P2101-1 } \\ & \text { AM9101APC } \end{aligned}$ | AM9101BPC | AM9101CPC | AM9101DPC | AM9101EPC |
|  |  | Low |  |  | AM91L01APC | AM91L01BCP | AM91L01CPC |  |  |
|  | Hermetic DIP | Standard | C2101 | C2101-2 | $\begin{aligned} & \text { C2101-1 } \\ & \text { AM9101ADC } \end{aligned}$ | AM9101BDC | AM9101CDC | AM9101DDC | AM9101EDC |
|  |  | Low |  |  | AM91L01ADC | AM91L01BDC | AM91LO1CDC |  |  |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetic DIP | Standard |  |  | AM9101ADM | AM9101BDM | AM9101CDM |  |  |
|  |  | Low |  |  | AM91L01ADM | AM91L01BDM | AM91L01CDM |  |  |
|  | Hermetic Flat Pack | Standard |  |  | AM9101AFM | AM9101BFM |  |  |  |
|  |  | Low |  |  | AM91L01AFM | AM91L01BFM |  |  |  |

## Am9101/Am91L01

MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ With Respect to $\mathrm{V}_{\text {SS }}$, Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## ELECTRICAL CHARACTERISTICS

Am9101PC, Am9101DC
Am91L01PC Am91L01DC
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=+5.0 \vee \pm 5 \%$
Am2101
Parameters
Description


## ELECTRICAL CHARACTERISTICS

$\begin{array}{ll}\text { Am9101DM, Am9101FM } & \mathrm{T}_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { Am91L01DM, Am91L01FM } & V_{C C}=+5.0 \mathrm{~V} 110 \%\end{array}$
Parameters Description


## CAPACITANCE

| Parameters | Description | Test Conditions |  | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CliN}_{\text {I }}$ | Input Capacitance, $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ | $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{mHz}$ | Am2101 | 4.0 | 8.0 | pF |
|  |  |  | Am9101/Am91L01 | 3.0 | 6.0 |  |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | Am2101 | 8.0 | 12 | pF |
|  |  |  | Am9101/Am91L01 | 6.0 | 9.0 |  |

SWITCHING CHARACTERISTICS over operating temperature and voltage range

Output Load $=1$ TTL Gate +100 pF
Transition Times $=10 \mathrm{~ns}$
Input Levels, Output References $=0.8 \mathrm{~V}$ and 2.0 V
$V_{C C}=+5 \mathrm{~V} \pm 5 \%$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=+5 \mathrm{~V} \pm 10 \%$
$\begin{array}{lllllllll} & & & \text { 9101A } & \text { 9101B } & 9101 C \\ 2101-2 & 2101-1 & 91 L 01 A & 91 L 01 B & 91 L 01 C & 9101 D & 9101 \mathrm{E}\end{array}$
Parameters Description Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units

| ${ }^{\text {tRC }}$ | Read Cycle Time | 1000 |  | 650 |  | 500 |  | 500 |  | 400 |  | 300 |  | 250 |  | 200 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ A | Access Time |  | 1000 |  | 650 |  | 500 |  | 500 |  | 400 |  | 300 |  | 250 |  | 200 | ns |
| ${ }^{\mathbf{t}} \mathrm{CO}$ | Chip Enable to Output ON Delay (Note 1) |  | 800 |  | 400 |  | 350 |  | 200 |  | 175 |  | 150 |  | 125 |  | 100 | ns |
| ${ }^{\text {tob }}$ | Output Disable to Output ON Delay |  | 700 |  | 350 |  | 300 |  | 175 |  | 150 |  | 125 |  | 100 |  | 85 | ns |
| ${ }^{\mathbf{O}} \mathrm{OH}$ | Previous Read Data Valid with Respect to Address Change | 0 |  | 0 |  | 0 |  | 40 |  | 40 |  | 40 |  | 30 |  | 30 |  | ns |
| $t^{\text {DF }} 1$ | Output Disable to Output OFF Delay | 0 | 200 | 0 | 150 | 0 | 150 | 5.0 | 125 | 5.0 | 100 | 5.0 | 100 | 5.0 | 75 | 5.0 | 60 | ns |
| ${ }^{\text {t }}$ DF2 | Chip Enable to Output OFF Delay | 0 | 200 | 0 | 150 | 0 | 150 | 10 | 125 | 10 | 125 | 10 | 100 | 10 | 100 | 10 | 80 | ns |
| twC | Write Cycle Time | 1000 |  | 650 |  | 500 |  | 500 |  | 400 |  | 300 |  | 250 |  | 200 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-up Time | 150 |  | 150 |  | 100 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| twp | Write Pulse Width | 750 |  | 400 |  | 300 |  | 175 |  | 150 |  | 125 |  | 100 |  | 85 |  | ns |
| ${ }^{\text {t }}$ W | Chip Enable Set-up Time (Note 1) | 900 |  | 550 |  | 400 |  | 175 |  | 150 |  | 125 |  | 100 |  | 85 |  | ns |
| ${ }^{\text {t }} \mathrm{WR}$ | Address Hold Time | 50 |  | 50 |  | 50 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tDW | Input Data Set-up Time | 700 |  | 400 |  | 280 |  | 150 |  | 125 |  | 100 |  | 85 |  | 65 |  | ns |
| tDH | Input Data Hold Time | 100 |  | 100 |  | 100 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Notes: 1. Both $\overline{\mathrm{CE}} 1$ and CE2 must be true to enable the chip.

## SWITCHING WAVEFORMS

WRITE CYCLE


## DEFINITION OF TERMS

## FUNCTIONAL TERMS

CE1, CE2 Chip Enable Signals. Read and Write cycles can be executed only when both $\overline{\mathrm{CE} 1}$ is low and CE2 is high.
$\overline{\text { WE }}$ Active LOW Write Enable. Data is written into the memory if $\overline{W E}$ is LOW and read from the memory if $\overline{W E}$ is HIGH.
Static RAM A random access memory in which data is stored in bistable latch circuits. A.static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.
N-Channel An insulated gate field effect transistor technology in which the transistor source and drain are made of N -type material, and electrons serve as the carriers between the two regions. N-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

## SWITCHING TERMS

$t_{O D}$ Output enable time. Delay time from falling edge of $O D$ to output on.
$\mathbf{t}_{\mathrm{RC}}$ Read Cycle Time. The minimum time required between successive address changes while reading.
$\mathbf{t}_{\mathrm{A}}$ Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.
tco Access Time from Chip Enable. The minimum time during which the chip enable must be LOW prior to reading data on the output.
$t_{O H}$ Minimum time which will elapse between change of address and any change of the data output.
tDF1 Time delay between output disable HIGH and output data float.
tDF2 Time delay between chip enable OFF and output data float.
$t_{\text {wc }}$ Write Cycle Time. The minimum time required between successive address changes while writing.
$t_{\text {AW }}$ Address Set-up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.
$t_{W P}$ The minimum duration of a LOW level on the write enable guaranteed to write data.
$t_{\text {WR }}$ Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady.
$t_{\text {DW }}$ Data Set-up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable.
$t_{D H}$ Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.
$t_{\text {cw }}$ Chip Enable Time during Write. The minimum duration of a LOW level on the Chip Select prior to the rising edge of $\overline{W E}$ to guarantee writing.

## POWER DOWN STANDBY OPERATION

The Am9101/Am91L01 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering $\mathrm{V}_{\mathrm{CC}}$ to around $1.5-2.0$ volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup power supply system, or, in a
large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.
To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be held at $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{CES}}$ during the entire standby cycle.

STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE

| Parameters | Description | Test Conditions |  |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PD}}$ | $V_{\text {CC }}$ in Standby Mode |  |  |  | 1.5 |  |  |  |
| $I_{P D}$ | ${ }^{\text {I }} \mathrm{CC}$ in Standby Mode | $T_{A}=0^{\circ} \mathrm{C}$ <br> All Inputs - VPD | $P D=1.5 \mathrm{~V}$ | Am91L01 |  | 11 | 25 | mA |
|  |  |  | PD $=1.5 \mathrm{~V}$ | Am9101 |  | 13 | 31 |  |
|  |  |  | $V_{P D}=2.0 \mathrm{~V}$ | Am91L01 |  | 13 | 31 |  |
|  |  |  |  | Am9101 |  | 17 | 41 |  |
|  |  | $\begin{aligned} & \mathrm{T}_{A}=-55^{\circ} \mathrm{C} \\ & \text { All inputs }=V_{P D} \end{aligned}$ | $V_{P D}=1.5 \mathrm{~V}$ | Am91 L01 |  | 11 | 28 | mA |
|  |  |  |  | Am9101 |  | 13 | 34 |  |
|  |  |  | $V_{P D}=2.0 \mathrm{~V}$ | Am91 L01 |  | 13 | 34 |  |
|  |  |  |  | Am9101 |  | 17 | 46 |  |
| $\mathrm{dv} / \mathrm{dt}$ | Rate of Change of $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |  | 1.0 | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{t}_{\mathrm{R}}$ | Standby Recovery Time |  |  |  | ${ }^{\text {t }} \mathrm{RC}$ |  | . | ns |
| ${ }^{t} \mathrm{CP}$ | Chip Deselect Time |  |  |  | 0 |  |  | ns |
| $\mathrm{v}_{\text {CES }}$ | $\overline{\mathrm{CE}}$ Bias in Standby |  |  |  | $V_{P D}$ |  |  | Volts |



Metallization and Pad Layout


Typical Power Supply Current Versus Voltage


Access Time Versus $\mathrm{V}_{\mathrm{CC}}$ Normalized to $V_{c c}=+5.0$ Volts


Typical Output Current Versus Voltage


Typical Power Supply Current Versus Ambient Temperature


DIE SIZE 0.132" X 0.131'
(Pin numbers are for DIP configurations only)


## Am9102/Am91L02 FAMILY

## 1024x1 Static R/W Random Access Memories

## DISTINCTIVE CHARACTERISTICS

- Low-Power Dissipation 100 mW typical; 260 mW maximum
- Standby operating mode reduces power $84 \%$ 18 mW typical; 42 mW maximum
- Input and output voltage levels identical to TTL
- High-Output Drive - Two full TTL loads guaranteed
- High Noise Immunity - 400 mV guaranteed
- Uniform Access Times Switching characteristics are insensitive to data patterns, addressing patterns, and power supply variations
- Single 5-Volt Power Supply
$10 \%$ tolerance for full temperature range devices $5 \%$ tolerance for commercial range devices
- High-Performance Plug-In Replacement for: Intel 2102, Signetics 2602, Intersil IM7552, Mostek 4102, TI4033/4/5
- Available for operation over both commercial and military ranges
- $100 \%$ reliability assurance testing in accordance with MIL-STD-883
- Zero data hold and address hold times simplify timing requirements


## FUNCTIONAL DESCRIPTION

The Am9102 Family of 1024 -bit static N-channel RAMs contains members with cycle times ranging from 650 ns to 200ns All the devices are organized as $1024 \times 1$, and all have a power-saving standby operating mode.

Each device has a chip enable input (CE) that controls a three-state output to make construction of large memory systems simple. Reading and writing are performed by enabling the chip and applying a LOW to write or a HIGH to read on the write enable input ( $\overline{\mathrm{WE}}$ ). All inputs are directly TTL compatible with no external components required, and the output will drive two full TTL loads in both the HIGH and LOW states.

The devices operate from a single +5 volt power supply. The power dissipation of the devices can be reduced to about $16 \%$ of the normal operating power by lowering the voltage on the power supply pin. Data is guaranteed to be retained in the power-down condition.

All unit members in the family are available in plastic or hermetic DIPs for operation over the commercial temperature range and, except for the Am9102D/E, may all also be purchased for operation over the military temperature range. All AC and DC parameters are guaranteed over the operating range.


CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

ORDERING INFORMATION

| AMBIENT TEMPERATURE | PACKAGE TYPE | POWER TYPE | ACCESS TIMES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 650ns | 500 ns | 400 ns | 300ns | 250ns | 200ns |
| $0^{\circ} \mathrm{C} \leqslant \mathrm{~T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | Molded DIP | Standard | AM9102PC | AM9102APC | AM9102BPC | AM9102CPC | AM9102DPC | Am9102EPC |
|  |  | Low | AM91L02PC | AM91L02APC | AM91L02BPC | AM91L02CPC |  |  |
|  | Hermetic DIP | Standard | AM9102DC | AM9102ADC | AM9102BDC | AM9102CDC | AM9102DDC | Am9102EDC |
|  |  | Low | AM91L02DC | AM91L02ADC | AM91L02BDC | AM91L02CDC | AM91L01CDC |  |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetic DIP | Standard | AM9102DM | AM9102ADM | AM9102BDM | AM9102CDM | AM9101CDM |  |
|  |  | Low | AM91L02DM | AM91L02ADM | AM91L02BDM | AM91L02CDM | AM91L01CDM |  |
|  | Hermetic Flat Pack | Standard | AM9102FM | AM9102AFM | AM9102BFM |  |  |  |
|  |  | Low | AM91L02FM | AM91L02AFM | AM91L02BFM |  |  |  |

Am9102/Am91L02
MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ With Respect to $\mathrm{V}_{\mathrm{SS}}$, Continuous | -0.5 V to +7 V |
| DC Voltage Applied to Outputs | -0.5 V to +7 V |
| DC Input Voltage | -0.5 V to +7 V |
| Power Dissipation | 1.0 W |

## ELECTRICAL CHARACTERISTICS over operating range

| Am91LO2PC, Am91LO2DC Am9102PC, Am9102DC |  | to $+70^{\circ} \mathrm{C} \quad \mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \%$ |  |  | $\begin{gathered} \text { Am9102/A/B } \\ \text { Am91L02/A/B } \end{gathered}$ |  | Am9102C <br> Am9102D <br> Am9102E |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | $\mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}$ | Test Conditions |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{v}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOH}=-200 \mu \mathrm{~A}$ |  |  | 2.4 |  | 2.4 |  | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  |  |  | 0.4 |  | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 | $\mathrm{v}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $V_{\text {IL }}$ | Input Low Level | Guaranteed input logical LOW voltage for all inputs |  |  | -0.5 | 0.8 | -0.5 | 0.8 | Volts |
| $\mathrm{I}_{\mathrm{Li}}$ | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}$., $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to 5.25 V |  |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
|  | Power Supply Current | $\begin{aligned} & \text { All inputs }=\mathrm{V}_{\mathrm{CC}} \\ & \text { Data out open } \\ & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} . \end{aligned}$ |  | Am91L02 |  | 28 |  | 31 |  |
| ${ }^{\text {C C }} 1$ |  |  | ${ }^{\text {T }}$ A | Am9102 |  | 45 |  | 50 |  |
| ${ }^{\prime} \mathrm{CC} 2$ |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | Am91L02 |  | 30 |  | 33 | mA |
|  |  |  |  | Am9102 |  | 50 |  | 55 |  |
| ! Lo | Output Leakage Current | $V_{\overline{C S}}=V_{1 H}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |  |  | 5.0 |  | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -10 |  | -10 |  |

Am91LO2DM, FM Am9102DM, FM
Parameters

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}^{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.4 |  | 2.4 |  | Volts |
|  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V}$ | 2.2 |  | 2.2 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  |  |  | 0.4 |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | V CC | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical L.OW voltage for all inputs |  |  | -0.5 | 0.8 | -0.5 | 0.8 | Volts |
| ${ }^{1} \mathrm{LI}$ | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to 5.5 V |  |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
|  | Power Supply Current | All inputs $=V_{C C}$ Data out open $V_{C C}=M A X$. | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Am91L02 |  | 28 |  | 31 | mA |
|  |  |  |  | Am9102 |  | 45 |  | 50 |  |
| ${ }^{\text {I CC3 }}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | Am91L02 |  | 35 |  | 37 |  |
|  |  |  |  | Am9102 |  | 55 |  | 60 |  |
| ${ }^{\text {LOO }}$ | Output Leakage Current | $V_{\overline{C S}}=V_{1 H}$ | $V_{\text {OUT }}=V_{\text {CC }}$ |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -10 |  | $-10$ |  |

CAPACITANCE ( $T_{A}=25^{\circ} \mathrm{C}$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{c}_{\text {IN }}$ | Input Capacitance, Any Input | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 3.0 | 5.0 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 4.0 | 6.0 | pF |

## Am9102 FAMILY SWITCHING CHARACTERISTICS AND OPERATING REOUIREMENTS

over operating temperature and voltage range
Load $=1 \mathrm{TTL}$ gate and $100 \mathrm{pF}, \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{I H}=2.0 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$. Output reference level $0.8 \mathrm{~V}, 2.0 \mathrm{~V}$

| Read Cycle Characteristics |  | $\begin{gathered} \text { Am9102 } \\ \text { Am91L02 } \end{gathered}$ |  | $\begin{aligned} & \text { Am9102A } \\ & \text { Am91 L02A } \end{aligned}$ |  | $\begin{aligned} & \text { Am9102B } \\ & \text { Am91L02B } \end{aligned}$ |  | $\begin{aligned} & \text { Am9102C } \\ & \text { Am91L02C } \end{aligned}$ |  | Am9102D |  | Am9102E |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| ${ }^{\text {tr }} \mathrm{C}$ | Read Cycle Time | 650 |  | 500 |  | 400 |  | 300 |  | 250 |  | 200 |  | ns |
| ${ }^{t} A$ | Access Time |  | 650 |  | 500 |  | 400 |  | 300 |  | 250 |  | 200 | ns |
| ${ }^{\text {t }} \mathrm{CO}$ | $\overline{\mathrm{CE}}$ LOW to Output HIGH or LOW |  | 200 |  | 175 |  | 150 |  | 125 |  | 100 |  | 80 | ns |
| ${ }^{\text {to }}$ O 1 | Previous Read Data Valid with Respect to Chip Select | 50 |  | 50 |  | 50 |  | 50 |  | 40 |  | 30 |  | ns |
| ${ }^{\mathbf{O}} \mathbf{O H} 2$ | Previous Read Data Valid with Respect to Chip Select | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Write Cycle Requirements

| twc | Write Cycle Time | 650 | 500 | 400 | 300 | 250 | 200 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ AW | Address Set-Up Time | 20 | 20 | 20 | 20 | 20 | 20 | ns |
| twp | Write Pulse Width | 200 | 175 | 150 | 125 | 100 | 80 | ns |
| ${ }^{\text {tw }}$ W | Write Recovery Time (Address Hold Time) | 0 | 0 | 0 | 0 | 0 | 0 | ns |
| ${ }^{\text {t }}$ W $W$ | Data Set-Up Time | 175 | 150 | 125 | 100 | 75 | 60 | ns |
| ${ }^{\text {t }} \mathrm{DH}$ | Data Hold Time | 0 | 0 | 0 | 0 | 0 | 0 | ns |
| ${ }^{\text {t }} \mathrm{CW}$ | Chip Enable Set-Up Time | 200 | 175 | 150 | 125 | 100 | 85 | ns |

## SWITCHING WAVEFORMS

## READ CYCLE



WRITE CYCLE


## POWER DOWN STANDBY OPERATION

The Am9102 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering $\mathrm{V}_{\mathrm{CC}}$ to around 1.5-2.0 volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power.

A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be raised for the chip disable time ( $\mathrm{t}_{\mathrm{CP}}$ ) prior to entering the standby mode, and should be held at VPD during the entire standby cycle.

STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE

| Parameters | Description | Test Conditions |  |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PD}}$ | $\mathrm{V}_{\text {CC }}$ in Standby Mode |  |  |  | 1.5 |  |  |  |
| $I^{\text {PD }}$ | ${ }^{\text {I C }}$ c in Standby Mode | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ <br> All inputs $=V_{P D}$ |  | Am91 L02 |  | 10 | 23 | mA |
|  |  |  | PD | Am9102 |  | 12 | 28 |  |
|  |  |  | $V_{P D}=2.0 \mathrm{~V}$ | Am91 L02 |  | 12 | 28 |  |
|  |  |  |  | Am9102 |  | 15 | 38 |  |
|  |  | $\begin{aligned} & T_{A}=-55^{\circ} \mathrm{C} \\ & \text { All Inputs }=V_{P D} \end{aligned}$ | $V_{P D}=1.5 \mathrm{~V}$ | Am91 L02 |  | 10 | 26 | mA |
|  |  |  |  | Am9102 |  | 12 | 31 |  |
|  |  |  | $V_{P D}=2.0 \mathrm{~V}$ | Am91 L02 |  | 12 | 31 |  |
|  |  |  |  | Am9102 |  | 15 | 42 |  |
| $\mathrm{dv} / \mathrm{dt}$ | Rate of Change of $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |  | 1.0 | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}}$ | Standby Recovery Time |  |  |  | $\mathrm{T}_{\mathrm{RC}}$ |  |  | ns |
| $\mathrm{T}_{\text {CP }}$ | Chip Deselect Time |  |  |  | 0 |  |  | ns |
| $\mathrm{v}_{\text {CES }}$ | $\overline{\mathrm{CE}}$ Bias in Standby |  |  |  | VPD |  |  | Volts |




Access Time Versus $V_{C C}$ Normalized to $\mathrm{V}_{\mathrm{CC}}=+5.0$ Volts


Typical Output Current Versus Voltage


Typical Power Supply Current Versus Ambient Temperature


DIE SIZE $0.128^{\prime \prime} \times 0.128^{\prime \prime}$

## Typical $V_{\text {IN }}$ Limits Versus Ambient Temperature <br> 

Typical $\mathrm{T}_{\text {ACC }}$
Versus Ambient Temperature


Typical
$\mathbf{T}_{\text {Acc }}$ Versus $\mathrm{C}_{\mathrm{L}}$


## DEFINITION OF TERMS

## FUNCTIONAL TERMS

$\overline{\mathbf{C E}}$ Active LOW chip enable. Data can be read from or written into the memory only if $\overline{C E}$ is LOW.
$\overline{W E}$ Active LOW write enable. Data is written into the memory if $\overline{W E}$ is LOW and read from the memory if $\overline{W E}$ is HIGH.
Static RAM A random access memory in which data is stored in bistable latch circuits. A static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.

N-Channel An insulated gate field effect transistor technology in which the transistor source and drains are made of N-type material, and electrons serve as the carriers between the two regions. $N$-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

## SWITCHING TERMS

$\mathbf{t}_{\mathrm{RC}}$ Read Cycle Time. The minimum time required between successive address changes while reading.
$\mathbf{t}_{\mathrm{A}}$ Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.
$\mathbf{t}_{\mathrm{CO}}$ Access Time from Chip Enable. The minimum time during
which the chip enable must be LOW prior to reading data on the output.
$\mathbf{t}_{\mathrm{OH} 1}$ Minimum Access Time. Minimum time which will elapse between change of address and any change on the data output.
$t_{\mathrm{OH} 2}$ Minimum time which will elapse between a change on the chip enable and any change on the data output.
twc Write Cycle Time. The minimum time required between successive address changes while writing.
$\mathbf{t}_{\text {AW }}$ Address Set-Up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.
$t_{W P}$ The minimum duration of a LOW level on the write enable guaranteed to write data.
$t_{W R}$ Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady.
$t_{\text {DW }}$ Data Set-Up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable.
$t_{\text {DH }}$ Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.
$\mathbf{t}_{\mathrm{CW}}$ Chip Enable Time During Write. The minimum duration of a LOW level on the Chip Select while the write enable is LOW to guarantee writing.


# Am9111/Am91L11/Am2111 FAMILY 

256x4 Static R/W Random Access Memories


ORDERING INFORMATION

| Ambient Temperature Specification | Package Type | Power <br> Type | Access Times |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1000ns | 650 ns | 500ns | 400 ns | 300 ns | 250ns | 200ns |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Molded DIP | Standard | P2111 | P2111-2 | $\begin{aligned} & \text { P2111-1 } \\ & \text { AM9111APC } \end{aligned}$ | AM9111BPC | AM9111CPC | AM9111DPC | AM9111EPC |
|  |  | Low |  |  | AM91L11APC | AM91L11BPC | AM91L11CPC |  |  |
|  | Hermetic DIP | Standard | C2111 | C2111-2 | C2111-1 <br> AM9111ADC | AM9111BDC | AM9111CDC | AM9111DDC | AM9111EDC |
|  |  | Low |  |  | AM91L11ADC | AM91L11BDC | AM91L11CDC |  |  |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetic DIP | Standard |  |  | AM9111ADM | AM9111BDM | AM9111CDM |  |  |
|  |  | Low |  |  | AM91L11ADM | AM91L11BDM | AM91L11CDM |  |  |
|  | Hermetic Flat Pack | Standard |  |  | AM9111AFM | AM9111BFM |  |  |  |
|  |  | Low |  |  | AM91L11AFM | AM91L11BFM |  |  |  |

## Am9111/Am91L11

MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {CC }}$ With Respect to VSS, Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## ELECTRICAL CHARACTERISTICS

Am9111PC, Am9111DC
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$
Am2111
Am2111
Parameters
Description

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. |  | ${ }^{\mathrm{O}} \mathrm{OH}=-200 \mu \mathrm{~A}$ | 2.4 |  |  |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ${ }^{\mathrm{I}} \mathrm{OH}=-150 \mu \mathrm{~A}$ |  |  | 2.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $V_{C C}=$ MIN. |  | ${ }^{\prime} \mathrm{OL}=3.2 \mathrm{~mA}$ |  | 0.4 |  |  | Volts |
|  |  |  |  | $\mathrm{I}^{\mathrm{OL}}=2.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
| $V_{\text {IH }}$ | Input HIGH Voltage |  |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  |  | -0.5 | 0.8 | -0.5 | 0.65 | Volts |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {CC }}=$ MAX., $0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 5.25 \mathrm{~V}$ |  |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{LO}$ | 1/O Leakage Current | $V_{\overline{C E}}=V_{\text {IH }}$ |  | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |  | 5.0 |  | 15 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  | -10 |  | -50 |  |
| ${ }^{1} \mathrm{CC} 1$ | Power Supply Current | Data out open$\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{I N}=V_{C C} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Am9111A/B |  | 50 |  | 60 | mA |
|  |  |  |  | Am9111C/D/E |  | 55 |  |  |  |
|  |  |  |  | Am91L11A/B |  | 31 |  |  |  |
|  |  |  |  | Am91L11C |  | 34 |  |  |  |
| ${ }^{\text {CCC2 }}$ |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | Am9111A/B |  | 55 |  | 70 |  |
|  |  |  |  | Am9111C/D/E |  | 60 |  |  |  |
|  |  |  |  | Am91L11A/B |  | 33 |  |  |  |
|  |  |  |  | Am91L11C |  | 36 |  |  |  |

Am9111/
Am91L11 Am2111
Family
Min. Max.
Family

## ELECTRICAL CHARACTERISTICS


$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%$

SWITCHING CHARACTERISTICS over operating and voltage range
Output Load $=1$ TTL Gate +100 pF
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=+5 \mathrm{~V} \pm 10 \%$

Parameters Description Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units

| $\mathrm{t}_{\mathrm{R}} \mathrm{C}$ | Read Cycle Time | 1000 |  | 650 |  | 500 |  | 500 |  | 400 |  | 300 |  | 250 |  | 200 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ A | Access Time |  | 1000 |  | 650 |  | 500 |  | 500 |  | 400 |  | 300 |  | 250 |  | 200 | ns |
| ${ }^{\mathbf{t}} \mathrm{CO}$ | Chip Enable to Output ON Delay (Note 1) |  | 800 |  | 400 |  | 350 |  | 200 |  | 175 |  | 150 |  | 125 |  | 100 | ns |
| tod | Output Disable to Output ON Delay |  | 700 |  | 350 |  | 300 |  | 175 |  | 150 |  | 125 |  | 100 |  | 85 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Previous Read Data Valid with Respect to Address Change | 0 |  | 0 |  | 0 |  | 40 |  | 40 |  | 40 |  | 30 |  | 30 |  | ns |
| $t^{\text {DF }} 1$ | Output Disable to Output OFF Delay | 0 | 200 | 0 | 150 | 0 | 150 | 5.0 | 125 | 5.0 | 100 | 5.0 | 100 | 5.0 | 75 | 5.0 | 60 | ns |
| ${ }^{\text {t }}$ DF2 | Chip Enable to Output OFF Delay | 0 | 200 | 0 | 150 | 0 | 150 | 10 | 150 | 10 | 125 | 10 | 125 | 10 | 100 | 10 | 80 | ns |
| twc | Write Cycle Time | 1000 |  | 650 |  | 500 |  | 500 |  | 400 |  | 300 |  | 250 |  | 200 |  | ns |
| t AW | Address Set-up Time | 150 |  | 150 |  | 100 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| twp | Write Pulse Width | 750 |  | 400 |  | 300 |  | 175 |  | 150 |  | 125 |  | 100 |  | 85 |  | ns |
| ${ }^{\text {t }} \mathrm{CW}$ | Chip Enable Set-up Time (Note 1) | 900 |  | 550 |  | 400 |  | 175 |  | 150 |  | 125 |  | 100 |  | 85 |  | ns |
| tWR. | Address Hold Time | 50 |  | 50 |  | 50 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tDW | Input Data Set-up Time | 700 |  | 400 |  | 280 |  | 150 |  | 125 |  | 100 |  | 85 |  | 65 |  | ns |
| ${ }_{\text {t }}$ ( ${ }^{\text {d }}$ | Input Data Hold Time | 100 |  | 100 |  | 100 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Notes: 1. Both $\overline{\mathrm{CE1}}$ and $\overline{\mathrm{CE2}}$ must be LOW to enable the chip.

## SWITCHING WAVEFORMS

READ CYCLE
WRITE CYCLE


## DEFINITION OF TERMS

## FUNCTIONAL TERMS

$\overline{\text { CE1 }}, \overline{\text { CE2 }}$ Chip Enable Signals. Read and Write cycles can be executed only when both $\overline{\mathrm{CE} 1}$ and $\overline{\mathrm{CE} 2}$ are LOW.
$\overline{\text { WE }}$ Active LOW Write Enable. Data is written into the memory if $\overline{W E}$ is LOW and read from the memory if WE is HIGH.
Static RAM A random access memory in which data is stored in bistable latch circuits. A static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.
N-Channel An insulated gate field effect transistor technology in which the transistor source and drain are made of $N$-type material, and electrons serve as the carriers between the two regions. N-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

## SWITCHING TERMS

$t_{0 D}$ Output enable time. Delay time from falling edge of $O D$ to output on.
$\mathbf{t}_{\mathbf{R} \mathbf{C}}$ Read Cycle Time. The minimum time required between successive address changes while reading.
$\mathrm{t}_{\mathrm{A}}$ Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.
${ }^{\mathrm{t}} \mathrm{Co}$ Access Time from Chip Enable. The minimum time during which the chip enable must be LOW prior to reading data on the output.
$\mathrm{t}_{\mathrm{OH}}$ Minimum time which will elapse between change of address and any change of the data output.
tDF1 Time delay between output disable HIGH and output data float.
$t_{\text {DF2 }}$ Time delay between chip enable OFF and output data float.
$t_{\text {wh }}$ Write Cycle Time. The minimum time required between successive address changes while writing.
$\mathbf{t}_{\text {AW }}$ Address Set-up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.
$t_{\text {WP }}$ The minimum duration of a LOW level on the write enable guaranteed to write data.
$t_{W R}$ Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady.
$t_{\text {DW }}$ Data Set-up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable.
$t_{D H}$ Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.
${ }^{\mathbf{t}} \mathbf{C W}$ Chip Enable Time during Write. The minimum duration of a LOW level on the Chip Select prior to the rising edge of $\overline{W E}$ to guarantee writing.

## POWER DOWN STANDBY OPERATION

The Am9111/Am91L11 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering $V_{C C}$ to around $1.5-2.0$ volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup pewer supply system, or, in a
large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.
To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be held at $\mathrm{V}_{I H}$ or $\mathrm{V}_{\mathrm{CES}}$ during the entire standby cycle.

STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE

| Parameters | Description | Test Conditions |  |  |  | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{P D}$ | ${ }^{\text {CC }}$ in Standby Mode |  |  |  | 1.5 |  |  |  |
| IPD | ${ }^{\text {I CC }}$ in Standby Mode | $T_{A}=0^{\circ} \mathrm{C}$ <br> All Inputs $=V_{P D}$ | $V_{P D}=1.5 \mathrm{~V}$ | Am91L11 |  | 11 | 25 | mA |
|  |  |  |  | Am9111 |  | 13 | 31 |  |
|  |  |  | $V_{P D}=2.0 \mathrm{~V}$ | Am91L11 |  | 13 | 31 |  |
|  |  |  |  | Am9111 |  | 17 | 41 |  |
|  |  | $T_{A}=-55^{\circ} \mathrm{C}$ <br> All Inputs $=V_{P D}$ | $V_{P D}=1.5 \mathrm{~V}$ | Am91L11 |  | 11 | 28 | mA |
|  |  |  |  | Am9111 |  | 13 | 34 |  |
|  |  |  | $V_{P D}=2.0 \mathrm{~V}$ | Am91L11 |  | 13 | 34 |  |
|  |  |  |  | Am9111 |  | 17 | 46 |  |
| dv/dt | Rate of Change of $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |  | 1.0 | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{t}_{\mathrm{R}}$ | Standby Recovery Time |  |  |  | ${ }^{\text {tr }} \mathrm{C}$ |  |  | ns |
| ${ }^{t} \mathrm{CP}$ | Chip Deselect Time |  |  |  | 0 |  |  | ns |
| $\mathrm{v}_{\text {CES }}$ | $\overline{\mathrm{CE}}$ Bias in Standby |  |  |  | $V_{\text {PD }}$ |  |  | Volts |



Metallization and Pad Layout


DIE SIZE: 0.132" X 0.131"
( $P$ in numbers shown are for DIP versions only)

Typical Power Supply Current Versus Voltage


Access Time Versus $\mathrm{V}_{\mathrm{CC}}$ Normalized to $V_{C C}=+5.0$ Volts


Typical Output Current Versus Voltage


Typical Power Supply Current Versus Ambient Temperature


## Am9111 FAMILY - APPLICATION INFORMATION

These memory products provide all of the advantages of AMD's other static $N$-channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low power verșions available, high speed, high output drive, etc. In addition, the Am9111 series features a $256 \times 4$ organization with common pins used for both Data In and Data Out signals.

This bussed I/O approach cuts down the package pin count allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirectional data bus. The Am9111 memories can connect
directly to such a processor since the common I/O pins act as a bidirectional data bus.

The Output Disable control signal is provided to prevent signal contention for the bus lines, and to simplify tri-state bus control in the external circuitry. If the chip is enabled and the output is enabled and the memory is in the Read state, then the output buffers will be impressing data on the bus lines. At that point, if the external system tries to drive the bus with data, in preparation for a write operation, there will be conflict for domination of the bus lines. The Output Disable signal allows the user direct control over the output buffers, independent of the state of the memory. Although there are alternative ways to resolve the conflict, normally Output Disable will be held high during a write operation.

Typical $V_{\text {IN }}$ Limits Versus Ambient Temperature


Typical $t_{A}$ Versus Ambient Temperature


Typical $t_{A}$ Versus $C_{L}$


## PHYSICAL DIMENSIONS

## Dual-In-Line

18-Pin Side Brazed


18-Pin Molded


24-Pin Flat Package


## Am9112/Am91L12 FAMILY



ORDERING INFORMATION

| Ambient Temperature Specification | Package Type | Power Type | Access Time |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | - 1000ns | 650ns | 500ns | 400ns | 300ns | 250ns | 200ns |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Molded DIP | Standard | P2112 | P2112-2 | AM9112APC | AM9112BPC | AM9112CPC | AM9112DPC | AM9112EPC |
|  |  | Low |  |  | AM91L12APC | AM91L12BPC | AM91L12CPC |  |  |
|  | Hermetic DIP | Standard | C2112 | C2112-2 | AM9112ADC | AM9112BDC | AM9112CDC | AM9112DDC | AM9112EDC |
|  |  | Low |  |  | AM91L12ADC | AM91L12BDC | AM91L12CDC |  |  |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Hermetic DIP | Standard |  |  | AM9112ADM | AM9112BDM | AM9112CDM |  |  |
|  |  | Low |  |  | AM91L12ADM | AM91L12BDM | AM91L12CDM |  |  |
|  | Hermetic Flat Pack | Standard |  |  | AM9112AFM | AM9112BFM |  |  |  |
|  |  | Low |  |  | AM91L12AFM | AM91L12BFM |  |  |  |

## Am9112/Am91L12

MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ With Respect to VSS, Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## ELECTRICAL CHARACTERISTICS

Am9112PC, Am9112DC $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Am91L12PC, Am91L12DC $\quad V_{C C}=+5 \mathrm{~V} \pm 5 \%$

| Amotilec, |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description |  | Test |  | Min. | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., I | H $=-200 \mu \mathrm{~A}$ |  | 2.4 |  | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., I | L $=3.2 \mathrm{~mA}$ |  |  | 0.4 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  |  | -0.5 | 0.8 | Volts |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} .$, | $\leqslant V_{\text {IN }} \leqslant 5$ |  |  | 10 | $\mu \mathrm{A}$ |
|  | 1/0 Leak | $V \overline{C E}=V_{1 H}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {C }}$ |  |  | 5.0 | 1 |
| LO | , O Leakage Current | $V_{C E}=V_{\text {IH }}$ | $\mathrm{V}_{\text {OUT }}=0.4$ |  |  | -10 | $\mu \mathrm{A}$ |
|  |  |  |  | Am9112A/B |  | 50 |  |
| $\mathrm{ICC1}^{\text {c }}$ |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Am9112C/D/E |  | 55 |  |
|  |  |  |  | Am91L12A/B |  | 31 |  |
|  | Power Supply Current | Data out open $V_{C C}=M A X .$ |  | Am91L12C |  | 34 | mA |
|  | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | Am9112A/B |  | 55 | mA |
| ICC |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | Am9112C/D/E |  | 60 |  |
| cc2 |  |  |  | Am91L12A/B |  | 33 |  |
|  |  |  |  | Am91L12C |  | 36 |  |

## ELECTRICAL CHARACTERISTICS

Am9112DM, Am9112FM $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Am91L12DM, Am91L12FM $\quad V_{C C}=+5.0 \mathrm{~V} \pm 10 \%$


CAPACITANCE

| Parameters | Description | Test Conditions |  | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CIN}_{\text {IN }}$ | Input Capacitance, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{mHz}$ | Am2112 | 4.0 | 8.0 | pF |
|  |  |  | Am9112/Am91L12 | 3.0 | 6.0 |  |
| COUT | Output Capacitance, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | Am2112 | 10 | 18 | pF |
|  |  |  | Am9112/Am91L12 | 8.0 | 11 |  |

SWITCHING CHARACTERISTICS over operating temperature and voltage range
Output Load $=1 \mathrm{TTL}$ Gate +100 pF
Transition Times $=10 \mathrm{~ns}$
Input Levels, Output References $=0.8 \mathrm{~V}$ and 2.0 V
Am9112A Am9112B Am9112C
Am91L12A Am91L12B Am91L12C Am9112D Am9112E
Parameters
Description


SWITCHING WAVEFORMS (Note 5)

READ CYCLE
WRITE CYCLE


Notes: 1. Output is enabled and $\mathrm{t}_{\mathrm{C}}$ commences only with both $\overline{\mathrm{CE}}$ LOW and $\overline{\mathrm{WE}} \mathrm{HIGH}$.
2. Output is disabled and $t_{D F}$ defined from either the rising edge of $\overline{C E}$ or the falling edge of $\overline{W E}$.
3. Minimum ${ }^{T} W P$ is valid when $\overline{C E}$ has been HIGH at least $t_{D F}$ before $\overline{W E}$ goes LOW. Otherwise $t_{W P}(\min )=.t_{D W}(\min )+.t_{D F}(\max$.$) .$
4. When $\overline{\mathrm{WE}}$ goes HIGH at the end of the write cycle, it will be possible to turn on the output buffers if $\overline{\mathrm{CE}}$ is still LOW. The data out will be the same as the data just written and so will not conflict with input data that may still be on the I/O bus.
5. See "Application Information" section of this specification.

## DEFINITION OF TERMS

## FUNCTIONAL TERMS

$\overline{\mathbf{C E}}$ Active LOW Chip Enable. Data can be read from or written into the memory only if $\overline{\mathrm{CE}}$ is LOW.
$\overline{W E}$ Active LOW Write Enable. Data is written into the memory if $\overline{W E}$ is LOW and read from the memory if $\overline{W E}$ is HIGH.
Static RAM A random access memory in which data is stored in bistable latch circuits. A static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.
N -Channel An insulated gate field effect transistor technology in which the transistor source and drain are made of N-type material, and electrons serve as the carriers between the two regions. N-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

## SWITCHING TERMS

$t_{\text {R }}$ Read Cycle Time. The minimum time required between successive address changes while reading.
$t_{A}$ Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.
$\mathbf{t}_{\mathrm{CO}}$ Output Enable Time. The time during which $\overline{\mathrm{CE}}$ must be LOW and WE must be HIGH prior to data on the output.
$\mathbf{t}_{\mathrm{OH}}$ Minimum time which will elapse between change of address and any change on the data output.
$t_{D F}$ Time which will elapse between a change on the chip enable or the right enable and on data outputs being driven to a floating status.
$t_{\text {WC }}$ Write Cycle Time. The minimum time required between successive address changes while writing.
$\mathbf{t}_{\text {AW }}$ Address Set-up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.
$t_{W P}$ The minimum duration of a LOW level on the write enable guaranteed to write data.
twr Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady. $t_{D W}$ Data Set-up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable.
$t_{D H}$ Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.
$t_{C W}$ Chip Enable Time During Write. The minimum duration of a LOW level on the Chip Select while the write enable is LOW to guarantee writing.

## POWER DOWN STANDBY OPERATION

The Am9112/Am91L12 Family is designed to maintain storàqe in a standby mode. The standby mode is entered by lowering $\mathrm{V}_{\mathrm{CC}}$ to around $1.5-2.0$ volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup power supply system, or, in a
large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.
To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be held at $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{CES}}$ during the entire standby cycle.

## STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE

| Parameters | Description | Test Conditions |  |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VPD | $\mathrm{V}_{\text {CC }}$ in Standby Mode |  |  |  | 1.5 |  |  |  |
| IPD | ICC in Standby Mode | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ <br> All Inputs $=V_{P D}$ | $V_{P D}=1.5 \mathrm{~V}$ | Am91L12 |  | 11 | 25 | mA |
|  |  |  |  | Am9112 |  | 13 | 31 |  |
|  |  |  | $V_{P D}=2.0 \mathrm{~V}$ | Am91L12 |  | 13 | 31 |  |
|  |  |  |  | Am9112 |  | 17 | 41 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ <br> All Inputs $=V_{P D}$ | $V_{P D}=1.5 \mathrm{~V}$ | Am91L12 |  | 11 | 28 | mA |
|  |  |  |  | Am9112 |  | 13 | 34 |  |
|  |  |  | $V_{P D}=2.0 \mathrm{~V}$ | Am91L12 |  | 13 | 34 |  |
|  |  |  |  | Am9112 |  | 17 | 46 |  |
| dv/dt | Rate of Change of $\mathrm{V}_{\mathrm{CC}}$ |  |  | - |  |  | 1.0 | $\mathrm{V} / \mu \mathrm{s}$ |
| ${ }^{\text {t }}$ R | Standby Recovery Time |  |  |  | ${ }^{\text {tr }} \mathrm{C}$ |  |  | ns |
| ${ }^{\text {t }} \mathrm{CP}$ | Chip Deselect Time |  |  |  | 0 |  |  | ns |
| $\mathrm{V}_{\text {CES }}$ | $\overline{\mathrm{CE}}$ Bias in Standby |  |  |  | $V_{P D}$ |  |  | Volts |




Access Time Versus $V_{C C}$ Normalized to $\mathrm{V}_{\mathrm{Cc}}=+5.0$ Volts


Typical Output Current Versus Voltage


Typical Power Supply Current Versus Ambient Temperature


DIE SIZE 0.132" $\times 0.131^{\prime \prime}$

## APPLICATION INFORMATION

These memory products provide all of the advantages of AMD's other static N -channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low power versions available, high speed, high output drive, etc. In addition, the Am9112 series features a $256 \times 4$ organization with common pins used for both Data In and Data Out signals.
This bussed I/O approach keeps the package pin count low allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirectional data bus. The Am9112 memories can connect directly to such a processor since the common I/O pins act as a bidirectional data bus.
If the chip is enabled ( $\overline{\mathrm{CE}}$ low) and the memory is in the Read state ( $\overline{W E}$ high), the output buffers will be turned on and will be driving data on the I/O bus lines. If the external system tries to drive the bus with data, there may be contention for control of the data lines and large current surges can result. Since the condition can occur at the beginning of a write cycle, it is important that incoming data to be written not be entered until the output buffers have been turned off.

These operational suggestions for write cycles may be of some help for memory system designs:

1. For systems where $\overline{\mathrm{CE}}$ is always low or is derived directly from addresses and so is low for the whole cycle, make sure tWP is at least tDW + tDF and delay the input data until tDF following the falling edge of WE. With zero address set-up and hold times it will often be convenient to make $\overline{W E}$ a cycle-width level ( $t_{W P}=t_{W C}$ ) so that the only subcycle timing required is the delay of the input data.
2. For systems where $\overline{\mathrm{CE}}$ is high for at least $\mathrm{t}_{\mathrm{DF}}$ preceeding the falling edge of $\overline{W E}$, tWP may assume the minimum specified value. When $\overline{C E}$ is high for $t_{D F}$ before the start of the cycle, then no other subcycle timing is required and $\overline{W E}$ and data-in may be cycle-width levels.
3. Notice that because both $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ must be low to cause a write to take place, either signal can be used to determine the effective write pulse. Thus, $\overline{W E}$ could be a level with $\overline{\mathrm{CE}}$ becoming the write timing signal. In such a case, the data set-up and hold times are specified with respect to the rising edge of $\overline{\mathrm{CE}}$. The value of the data set-up time remains the same and the value of the data hold time should change to a minimum of 25 ns .


## DISTINCTIVE CHARACTERISTICS

- $1 \mathrm{k} \times 4$ organization
- Fully static data storage - no refreshing
- Single +5 V power supply
- High-speed - access times down to 200 ns max.
- Low-power -578 mW max. -350 mW typ.
- Interface logic levels identical to TTL
- High noise immunity -400 mV worst case
- High output drive - two standard TTL loads
- Bidirectional data bus - easier system interface
- Dual output controls - flexible bus operations
- Address and data registers on-chip
- Constant power drain - no large surges
- Unique Memory Status signal
-improves performance
-simplifies timing
- DC standby mode - reduces power by $>80 \%$
- MIL temperature range available
- 100\% MIL-STD-883 reliability assurance testing


## FUNCTIONAL DESCRIPTION

The Am9130 products are high performance, low-power, 4096 -bit, static, read/write random access memories. They are implemented as 1024 words by 4 bits per word. The data input and output signals are bussed together and share common I/O pins.
All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. The outputs will drive two full TTL loads or eight LS loads for increased fan-out, better capacitive drive and improved bus interface capability.
Operational cycles are initiated when the Chip Enable signal goes HIGH. When the read or write is complete, Chip Enable goes LOW to prepare the memory for the next cycle. Address and Chip Select signals are latched on-chip to help simplify system timing. Output data is also latched and is available from the access time until into the next operating cycle.
The $\overline{W E}$ signa! is HIGH for all read operations and pulsed LOW during the Chip Enable time to perform a write. Memory Status is an output signal that indicates when data is valid and simplifies generation of $C E$.
These memories may be operated in a DC standby mode for significant reductions in power dissipation. Data are retained on a deselected chip with $\mathrm{V}_{\mathrm{CC}}$ as low as 1.5 V .


Note: Pin 1 is marked for orientation.
ORDERING INFORMATION

| Package <br> Type | Ambient <br> Temperature <br> Specification | Access Time |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 500ns | 400 ns | 300 ns | 250 ns | 200 ns |  |  |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM9130ADC | AM9130BDC | AM9130CDC | AM9130DDC | AM9130EDC |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM9130ADM | AM9130BDM | AM9130CDM |  |  |  |

Am9130
MAXIMUM RATINGS above which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ with Respect to $\mathrm{V}_{\text {SS }}$ | -0.5 V to +7.0 V |
| All Signal Voltages with Respect to $\mathrm{V}_{\text {SS }}$ | -0.5 V to +7.0 V |
| Power Dissipation | 1.25 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Part Number | Ambient Temperature | $V_{\mathbf{C C}}$ | $\mathrm{V}_{\text {SS }}$ |
| :---: | :---: | :---: | :---: |
| Am9130XDC | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 5 \%$ | 0 V |
| Am9130XDM | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{A} \leqslant+125^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 10 \%$ | 0 V |

ELECTRICAL CHARACTERISTICS over operating range (note 1)

> Am9130XDC Am9130XDM

| Parameters | Description | Test | ons | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{IOH}^{\prime}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.4 | , |  | 2.4 |  |  | Volts |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  |  | 2.2 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  |  |  | 0.4 |  |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 |  | 0.8 | -0.5 |  | 0.8 | Volts |
| ${ }^{1} \mathrm{LI}$ | Input Load Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}$ |  |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\text {OUT }} \leqslant \mathrm{V}_{\text {CC }}$, Output disabled |  |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{CC}$ | $V_{\text {CC }}$ Supply Current | Max. $V_{\text {CC }}$ <br> Output disabled | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 60 | 102 |  | 60 | 102 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 110 |  |  | 110 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  |  |  | 125 |  |
| $C_{1 A}$ | Input Capacitance (Address) | Test frequency $=1 \mathrm{MHz}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> All pins at 0 V |  |  | 3.0 | 6.0 |  | 3.0 | 6.0 | pF |
| COUT | Output Capacitance |  |  |  | 4.0 | 7.0 |  | 4.0 | 7.0 | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | 1/O Capacitance |  |  |  | 6.0 | 9.0 |  | 6.0 | 9.0 | pF |
| $\mathrm{C}_{\text {IC }}$ | Input Capacitance (Control) |  |  |  | 6.0 | 9.0 |  | 6.0 | 9.0 | pF |

Notes: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$, nominal supply voltage and nominal processing parameters.
2. The output buffer can be ON and output data valid only as long as Output Enable is HIGH and Output Disable is LOW. If either condition is changed, the output buffer will turn OFF
3. During a write cycle, the output buffer must be turned OFF in order to eliminate conflict with input data on the I/O bus. This can be done by bringing OE LOW or bringing OD HIGH or both. It will often be convenient to tie OE to WE in order to accomplish this function. In such a case the minimum write pulse width should be longer by the output turn-off delay: $t_{W W}(m i n)=.t_{D S}(m i n)+.t_{C F}(m a x$.$) .$
4. The timing diagram specifies the input data set-up and hold times with respect to the rising edge of WE. If that edge occurs during CE LOW, the data set-up is referenced to the 2.0 V level of the falling edge of CE and the data hold is referenced to the 0.8 V level of the falling edge of CE
5. The minimum write pulse width specification assumes that the falling edge of WE occurs more than 50 ans after the rising edge of Chip Enable. WE may fall earlier, but the minimum write pulse width requirement should be extended to compensate.
6. $\overline{\mathrm{CS}}, \mathrm{OE}$ and $O D$ may be operated at constant levels where appropriate. The only requirements are that $\overline{\mathrm{CS}} \mathrm{must}$ be HI GH to deselect the chip and either OE must be LOW or OD must be HIGH to properly perform a write operation (See Note 3).

Am9130


SWITCHING WAVEFORMS



Memory Status is an output signal from the memory indicating the real access time of the part for the operating conditions then present. It will always indicate a data access time better than the worst-case specification for the part. The exact position of MS relative to CE will change from part to part and with changing temperature and supply voltage. It will always maintain its relationship to valid output data as shown above. Nominal delay from data to MS is 15 ns .

The rising edge of MS also indicates that CE may go LOW. The falling edge of MS indicates that CE may go HIGH. Thus, the MS output fully specifies the CE requirement for any part under any set of operating conditions. In fact, $C E=\overline{M S}$; the $M S$ output may be inverted and used as the CE input. See application note for more information about the use and operation of the Memory Status signal.


PHYSICAL DIMENSIONS

## Dual-In-Line

22-Pin Hermetic


## Am9140

$4096 \times 1$ Static R/W Random Access Memory

## DISTINCTIVE CHARACTERISTICS

- $4 \mathrm{k} \times 1$ organization
- Fully static data storage - no refreshing
- Single +5 V power supply
- High-speed - access times down to 200 ns max.
- Low-power - 578 mW max. -350 mW typ.
- Interface logic levels identical to TTL
- High noise immunity -400 mV worst case
- High output drive - two standard TTL loads
- DC standby mode - reduces power by $>80 \%$
- Uniform switching characteristics
- Dual output controls - flexible output operations
- Address and data registers on-chip
- Constant power drain - no large surges
- Unique Memory Status signal
-improves performance
-simplifies timing
- MIL temperature range available
- $100 \%$ MIL-STD-883 reliability assurance testing


## FUNCTIONAL DESCRIPTION

The Am9140 products are high performance, low-power, 4 k -bit, static, read/write random access memories. They are implemented as 4096 words by 1 bit per word. The data input and output signals use separate pins for maximum flexibility.
All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. The three-state output will drive two full TTL loads or eight low-power Schottky loads for increased fan-out, better capacitive drive and improved bus interface capability.
Operational cycles are initiated when the Chip Enable signal goes HIGH. When the read or write is complete, Chip Enable goes LOW to prepare the memory for the next cycle. Address and Chip Select signals are latched on-chip to help simplify system timing. Output data is also latched and is available until into the next operating cycle.
The $\overline{W E}$ signal is HIGH for all read operations and is pulsed LOW during the Chip Enable time to perform a write. Memory Status is an output signal that indicates when data is valid and simplifies generation of CE.
These memories may be operated in a DC standby mode for significant reductions in power dissipation. Data are retained on a deselected chip with $V_{\mathrm{CC}}$ as low as 1.5 V .


MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ with Respect to $\mathrm{V}_{\mathrm{SS}}$ | -0.5 V to +7.0 V |
| All Signal Voltages with Respect to $\mathrm{V}_{\mathrm{SS}}$ | -0.5 V to +7.0 V |
| Power Dissipation | 1.25 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGE

| Part Number | Ambient Temperature | $V_{\text {CC }}$ | $V_{\text {SS }}$ |
| :---: | :---: | :---: | :---: |
| Am9140XDC | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 5 \%$ | 0 V |
| $\mathrm{Am} 9140 \times D M$ | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 10 \%$ | 0 V |

ELECTRICAL CHARACTERISTICS over operating range (note 1)

| Parameters | Description | Test Conditions |  | Am9140XDC |  |  | Am9140XDM |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}^{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.4 |  |  | 2.4 |  |  | Volts |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  |  | 2.2 |  |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  |  |  | 0.4 |  |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 |  | 0.8 | -0.5 |  | 0.8 | Volts |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}$ |  |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\text {OUT }} \leqslant \mathrm{V}_{\text {CC }}$, Output disabled |  |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {I CC }}$ | ${ }^{\text {CC }}$ Supply Current | Max. $V_{C C}$ <br> Output disabled | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 60 | 102 |  | 60 | 102 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 110 |  |  | 110 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  |  |  | 125 |  |
| $\mathrm{Cl}_{\text {IA }}$ | Input Capacitance (Address) | $\begin{aligned} & \text { Test frequency }=1 \mathrm{MHz} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 3.0 | 6.0 |  | 3.0 | 6.0 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  |  |  | 4.0 | 7.0 |  | 4.0 | 7.0 | pF |
| $\mathrm{C}_{\text {IC }}$ | Input Capacitance (Control) |  |  |  | 6.0 | 9.0 |  | 6.0 | 9.0 | pF |

Notes: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, nominal supply voltage and nominal processing parameters.
2. The output buffer can be ON and output data valid only as long as Output Enable is HIGH and Output Disable is LOW. If either condition is changed, the output buffer will turn OFF.
3. The timing diagram specifies the input data set-up and hold times with respect to the rising edge of $\overline{W E}$. If that edge occurs during CE LOW, the data set-up is referenced to the 2.0 V level of the falling edge of $C E$ and the data hold is referenced to the 0.8 V level of the falling edge of CE.
4. The minimum write pulse width specification assumes that the falling edge of $\overline{W E}$ occurs more than $50 n s$ after the rising edge of Chip Enable. $\overline{W E}$ may fall earlier, but the minimum write pulse width requirements should be extended to compensate.
5. $\overline{C S}, O E$ and $O D$ may be operated at constant levels where appropriate.


SWITCHING WAVEFORMS


## MEMORY STATUS SPECIFICATION FOR Am9140



Memory Status is an output signal from the memory indicating the real access time of the part for the operating conditions then present. It will always indicate a data access time better than the worst-case specification for the part. The exact position of MS relative to CE will change from part to part and with changing temperature and supply voltage. It will always maintain its relationship to valid output data as shown above. Nominal delay from data to MS is 15 ns .
The rising edge of MS also indicates that CE may go LOW. The falling edge of MS indicates that CE may go HIGH. Thus, the MS output fully specifies the CE requirement for any part under any set of operating conditions. In fact, $C E=\overline{M S}$; the MS output may be inverted and used as the CE input. See application note for more information about the use and operation of the Memory Status signal.

Metallization and Pad Layout


DIE SIZE 0.192" $\times 0.197^{\prime \prime}$

PHYSICAL DIMENSIONS
Dual-In-Line
22-Pin Hermetic


## Read Only Memories

## NUMERICAL INDEX

Erasable Page
Am1702A $256 \times 8$ ..... 4-3
Mask Programmed
Am3514 $512 \times 8$ ..... 4-13
Am9208 $1024 \times 8$ ..... 4-9
Am9214 $512 \times 8$ ..... 4-13
Am9216 $2048 \times 8$ ..... 4-19

## SELECTION GUIDE

READ ONLY MEMORIES

| Part <br> Number | Organization | Access Time <br> (nsec) | Temp. <br> Range | Supply <br> Voltages | Operating Power- <br> Max. $(\mathbf{m W}$ ) | Outputs |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Am9214 | $512 \times 8$ | 500 | C M | +5 | 263 | 620 |
| Am9208B | $1024 \times 8$ | 400 | C, M | $+5,+12$ | 620 | 3-State |
| Am9208C | $1024 \times 8$ | 300 | C, M | $+5,+12$ | 3-State |  |
| Am9208D | $1024 \times 8$ | 250 | C | $+5,+12$ | 700 | 3-State |
| Am9216B | $2048 \times 8$ | 400 | C, M | $+5,+12$ | 660 | 3-State |
| Am9216C | $2048 \times 8$ | 300 | C | $+5,+12$ | 700 | 3-State |

ULTRAVIOLET ERASABLE PROGRAMMABLE READ ONLY MEMORY

| Part <br> Number | Organization | Access Time <br> (nsec) | Temp. <br> Range | Supply <br> Voltages | Operating Power- <br> Max. $(\mathrm{mW})$ | Outputs |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Am1702A | $256 \times 8$ | $1.0 \mu \mathrm{~s}$ | C, E | $-9,+5$ | 676 | 3-State |

## Am1702A

## 256-Word by 8-Bit Programmable ROM's

## Distinctive Characteristics

- Field programmable 2048-bit ROM's
- Am1702A can be erased and reprogrammed by UV light
- $100 \%$ tested for programmability
- Typical programming time of 2 minutes/device
- Available for operation over full military temperature range
- $100 \%$ processing to MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am1702A is a 256 -word by 8 -bit field programmable MOS read-only memory, differing only in the package. The Am1702A package has a quartz lid through which the PROM can be erased by ultraviolet light.
The device is shipped with all outputs at a logic LOW level. Each bit in the memory can be electrically programmed to a HIGH level. The device has three-state outputs which go to a high-impedance OFF state when the chip select is HIGH. When the chip select is LOW, the outputs can drive one TTL unit load.
The Am1702A can directly replace the Intel 1702A. Except for programminy procedure, the Am1702A can replace the 1702. (The Am1702A differs from the Am1702 only in the programming method and in the programmed state. The Am1702 is initially all HIGH, and the LOW's are programmed; the Am1602A/1702A is initially all LOW and the HIGH's are programmed. Once programmed, they are identical).

LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 12$
$V_{D D}=\operatorname{Pin} 24$
$V_{G G}=\operatorname{Pin} 16$
$V_{B B}=\operatorname{Pin} 15$
$P=\operatorname{Pin} 13$

Pins 22 and 23 must be connected to $V_{C C}$.

LOGIC BLOCK DIAGRAM


ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: |
| Hermetic DIP/Quartz Lid | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM1702ADC |
| Hermetic Dip/Quartz Lid | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | AM9702AHDL |

## CONNECTION DIAGRAM



Am1702A
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Power Dissipation | 1 W |
| Input and Supply Voltages (Operating) | $\mathrm{V}_{\mathrm{CC}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input and Supply Voltages (Programming) | -50 V |

OPERATING RANGE

| Part Number | $V_{\text {CC }}$ | $V_{\text {DD }}$ | $V_{G G}$ | Ambient Temperature |
| :--- | :---: | :---: | :---: | :---: |
| C 1702 A | $+5.0 \mathrm{~V} \pm 5 \%$ | $-9.0 \mathrm{~V} \pm 5 \%$ | $-9.0 V \pm 5 \%$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

During operation $V_{B B}=P=\operatorname{pin} 22=\operatorname{pin} 23=V_{C C}$.
D. C. CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{OH}}$ | Output HIGH Level | ${ }^{\mathrm{OH}}{ }^{\text {a }}=-200 \mu \mathrm{~A}$ | 3.5 | 4.5 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Level | $\mathrm{I}^{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  | $-.7$ | 0.45 | V |
| ${ }^{\mathrm{OH}}$ | Output HIGH Current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -2.0 |  |  | mA |
| ${ }^{1} \mathrm{OL}$ | Output LOW Current | $\mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}$ | 1.6 | 4 |  | mA |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level |  | $\mathrm{V}_{\mathrm{CC}}-2.0$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $V_{\text {IL }}$ | Input LOW Level |  | $\mathrm{V}_{\mathrm{CC}}-10.0$ |  | $\mathrm{V}_{\mathrm{CC}}-4.2$ | V |
| ${ }_{1} \mathrm{LI}$ | Input Leakage Current | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| ${ }^{\text {LOO }}$ | Output Leakage Current | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2.0, \mathrm{~V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| ${ }^{\text {I CF1 }}$ | Output Clamp Current | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}$ |  | 8 | 14 | mA |
| ${ }^{\text {c }}$ CF2 | Output Clamp Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}$ |  |  | 13 | mA |
| ${ }^{\prime} \mathrm{GG}$ | VGG Current |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| IDDO | VDD Current (Note 1) | $\begin{aligned} & V_{\mathrm{GG}}=V_{\mathrm{CC}}, \mathrm{I}_{\mathrm{OL}}=0 \\ & V_{\overline{\mathrm{CS}}}=\mathrm{V}_{\mathrm{CC}}-2.0, T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 5 | 10 | mA |
| IDD1 |  | $\mathrm{I}_{\mathrm{OL}}=0, \mathrm{~V}_{\overline{\mathrm{CS}}}=\mathrm{V}_{\mathrm{CC}}-2.0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 35 | 50 | mA |
| IDD2 |  | $\mathrm{I}_{\mathrm{OL}}=0, \mathrm{~V}_{\overline{\mathrm{CS}}}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 32 | 46 | mA |
| IDD3 |  | $\mathrm{I}_{\mathrm{OL}}=0, \mathrm{~V}_{\overline{\mathrm{CS}}}=\mathrm{V}_{\mathrm{CC}}-2.0, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  | 38.5 | 60 | mA |

Note: 1. 'IDD may be reduced by pulsing the $V_{G G}$ supply between $V_{C C}$ and $-9 V$. $V_{D D}$ current will be directly proportional to $V_{G G}$ duty $c y c l e$. The data outputs will be unaffected by address or chip select changes while $V_{G G}$ is at $V_{C C}$. For this option specify Am1702AL.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )
(These parameters are guaranteed by design and are not $100 \%$ tested)

| Parameters | Description | Conditions | Typ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CliN | Input Capacitance | All unused pins are at $\mathrm{V}_{\mathrm{CC}}$ | 8 | 15 | pF |
| COUT | Output Capacitance |  | 10 | 15 | pF |
| $\mathrm{C}_{\text {VGG }}$ | $\mathrm{V}_{\mathrm{GG}}$ Capacitance |  |  | 30 | pF |

A. C. CHARACTERISTICS OVER OPERATING RANGE
$V_{I L}=0 V, V_{1 H}=4.0 V, t_{r}=t_{f} \leqslant 50 \mathrm{~ns}$, Load $=1 \mathrm{TTL}$ Gate.

| Parameters | Description |  | Conditions | Min. | Typ. | Max. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {freg }}$ | Repetition Rate |  |  |  |  | 1.0 | MHz |
| ${ }^{\text {t }} \mathrm{OH}$ | Previous Read Data Valid |  |  |  |  | 100 | ns |
| ${ }^{\text {t }} \mathrm{ACC}$ | Address to Output Delay |  |  |  | 0.7 | 1.0 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ DVGG | Set-up Time, $\mathrm{V}_{\mathrm{GG}}$ |  |  | 0 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }} \overline{\mathrm{CS}}$ | Chip Select Delay |  |  |  |  | 100 | ns |
| ${ }^{\text {t }} \mathrm{CO}$ | Output Delay from $\overline{\mathrm{CS}}$ |  |  |  |  | 900 | ns |
| ${ }^{\text {t }} \mathrm{OD}$ | Output Deselect | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |  | 300 | ns |
| ${ }^{\text {t }} \mathrm{OHC}$ | Data Out Valid from $\mathrm{V}_{\mathrm{GG}}$ (Note 2) |  |  |  |  | 5.0 | $\mu \mathrm{s}$ |

Note: 2. The output will remain valid for $\mathrm{t}_{\mathrm{OH}}$ after the $\mathrm{V}_{\mathrm{GG}}$ pin is raised to $\mathrm{V}_{\mathrm{C}}$, even if address changes occur.


Figure 1. Reading Data


Figure 2. Deselecting Output from Chip Select.

## CLOCKED VGG OPERATION

The $\mathrm{V}_{\mathrm{GG}}$ input may be switched between $+5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}\right)$ and -9 V to save power. To read data, the $\mathrm{V}_{\mathrm{GG}}$ level must be lowered to -9 V at least $\mathrm{t}_{\mathrm{DVGG}}$ prior to the address selection. Once data has appeared at the output ( $\mathrm{t}_{\mathrm{ACC}}$ ), $\mathrm{V}_{\mathrm{GG}}$ may be raised to +5 V . The data output will remain steady for $\mathrm{t}_{\mathrm{OHC}}$. To deselect the chip, $\overline{C S}$ must be raised to $V_{I H}$ prior to raising $V_{G G}$ to $+5 V$. If $\overline{C S}$ goes HIGH while $V_{G G}$ is at $V_{C C}$, deselection of the chip will not occur until tod after $\mathrm{V}_{\mathrm{GG}}$ goes back to -9 V .

## Am1702A

## PROGRAMMING THE Am1702A

Each storage node in the Am1702A consists of an MOS transistor whose gate is not connected to any circuit element. The transistors are all normally off, making all outputs LOW in an unprogrammed device. A bit is programmed to a HIGH by applying a large negative voltage at the MOS transistor; electrons tunnel through the gate insulation onto the gate itself. When the programming voltage is removed, a charge is left on the gate which holds the transistor on. Since the gate is completely isolated, there is no path by which the charge can escape, except for random high energy electrons which might retunnel through the gate insulation. Under ordinary conditions retunneling is not significant. The application of high energy to the chip through X-rays or UV light (via the quartz window) raises energy levels so that the charge can escape the gate region, erasing the program and restoring the device to all LOW.
Programming a bit is accomplished by addressing the desired word using negative 44 V logic levels, applying a negative voltage to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{GG}}$, and the outputs to be programmed, and
then applying a -49 volt pulse to the programming pin. The duty cycle on the programming pin should not exceed $20 \%$ to avoid over-heating the device. For long-term data retention, at least 32 program pulses should be applied for each address. All eight outputs are programmed simultaneously.
Programming Boards are available for the Data I/O automatic programmer (part number 1010/1011), for the Spectrum Dynamics programmer (part number 434-549), and for the Pro-Log programmer (part number PM9001).

## ERASING THE Am1702A

The Am1702A may be erased (restored to all LOW's) by exposing the die to ultraviolet light from a high intensity source. The recommended dosage is $6 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$ at a wavelength of $2537 \AA$. The Ultraviolet Products, Inc., models UVS-54 or S-52 can erase the Am1702A in about 15 minutes, with the devices held one inch from the lamp. (Caution should be used when Am1702A's are inspected under fluorescent lamps after being programmed, as some fluorescent lamps may emit sufficiently in the UV to erase or "soften" the PROM.)

PROGRAMMING REQUIREMENTS $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{CS}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=+12 \mathrm{~V} \pm 10 \%\right)$

| Parameters | Description | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {L Li1P }}$ | Input Current, Address and Data | $\mathrm{V}_{\text {IN }}=-48 \mathrm{~V}$ |  |  | 10 | mA |
| ${ }^{\text {L LI2P }}$ | Input Current, Program and $\mathrm{V}_{\mathrm{GG}}$ Inputs | $\mathrm{V}_{\text {IN }}=-48 \mathrm{~V}$ |  |  | 10 | mA |
| $\mathrm{I}_{\mathrm{BB}}$ | $V_{\text {BB }}$ Current | (Note 2) |  | 10 |  | mA |
| IDDP | ${ }^{1}$ DD Current During Programming Pulse | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {Prog }}=-48 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-35 \mathrm{~V}$ |  | 200 | Note 1 | mA |
| $\mathrm{V}_{\text {IHP }}$ | Input HIGH Voitage |  |  |  | 0.3 | Volts |
| $V_{\text {ILIP }}$ | Voltage Applied to Output to Program a HIGH |  | -46 |  | -48 | Volts |
| $\mathrm{V}_{\text {IL2 }} \mathrm{P}$ | Input LOW Level on Address Inputs |  | -40 |  | -48 | Volts |
| $\mathrm{V}_{\text {IL3P }}$ | Voltage Applied to $\mathrm{V}_{\text {DD }}$ and Program Inputs |  | -46 |  | -48 | Volts |
| $V_{\text {IL4P }}$ | Voltage Applied to $\mathrm{V}_{\mathrm{GG}}$ Input |  | -35 |  | -40 | Volts |
| ${ }^{t_{\phi} \mathrm{PW}}$ | Programming Pulse Width | $\mathrm{V}_{\mathrm{GG}}=-35 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\text {Prog }}=-48 \mathrm{~V}$ |  |  | 3 | ms |
| ${ }^{\text {t }}$ DW | Data Set-up Time |  | 25 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }} \mathrm{DH}$ | Data Hold Time |  | 10 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ WW | $V_{G G}$ and $V_{\text {DD }}$ Set-up Time |  | 100 |  |  | $\mu \mathrm{s}$ |
| tVD | $V_{G G}$ and $V_{\text {DD }}$ Hold Time |  | 10 |  | 100 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ ACW | Address Set-up Time (Complement) |  | 25 |  |  | $\mu \mathrm{S}$ |
| ${ }^{\text {t }} \mathrm{ACH}$ | Address Hold Time (Complement) |  | 25 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ ATW | Address Set-up Time (True) |  | 10 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ ATH | Address Hold Time (True) |  | 10 |  |  | $\mu \mathrm{s}$ |
|  | Duty Cycle |  |  |  | 20 | \% |

Note: 1. Do not allow IDD to exceed 300 mA for more than $100 \mu \mathrm{~s}$.
2. $V_{B B}$ supply must be current limited to 100 mA max.


## PHYSICAL DIMENSIONS

Dual-In-Line

## 24-Pin Side Brazed

Quartz Lid


Metallization and Pad Layout


## DISTINCTIVE CHARACTERISTICS

- $1024 \times 8$ organization
- High speed -250 ns access time
- Fully capacitive inputs - simplified driving
- 2 fully programmable chip selects - increased flexibility
- Logic voltage levels compatible to TTL
- Three-state output buffers - simplified expansion
- Standard supply voltages $-+12 \mathrm{~V},+5.0 \mathrm{~V}$
- No $V_{B B}$ supply required
- N-channel silicon gate MOS technology
- 100\% MIL-STD-883 reliability assurance testing
- Direct plug-in replacement for Intel 8308/2308 and T.I. 4700


## FUNCTIONAL DESCRIPTION

The Am9208 devices are high performance, 8192 bit, static, mask programmed, read only memories. Each memory is implemented as 1024 words by 8 bits per word. This organization simplifies the design of small memory systems and permits incremental memory sizes as small as 1024 words. The fast access times provided allow the ROM to service high performance microcomputer applications without stalling the processor.

Two Chip Select input signals are logically ANDed together to provide control of the output buffers. Each Chip Select polarity may be specified by the customer thus allowing the addressing of 4 memory chips without external gating. The outputs of unselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional Am9208 devices and other three-state components.

These memories are fully static and require no clock signals of any kind. A selected chip will output data from a location specified by whatever address is present on the address input lines. The Am9208 is pin compatible with the Am9216 which is a 16 k -bit mask programmed ROM. Input and output voltage levels are compatible to TTL specifications, providing simplified interfacing.

BLOCK DIAGRAM


CONNECTION DIAGRAM Top View


Note: Pin 1 is marked for orientation.

ORDERING INFORMATION

| Package Type | Ambient Temperature <br> Specification | Access Time |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  | 400 ns | 300 ns | 250 ns |
|  | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | Am9208BDC | Am9208CDC | Am9208DDC |
|  | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 125^{\circ} \mathrm{C}$ | Am9208BDM | Am9208CDM |  |

## Am9208

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $V_{\text {DD }}$ with Respect to $V_{S S}$ | 15 V |
| $V_{\mathrm{CC}}$ with Respect to $\mathrm{V}_{\mathrm{SS}}$ | +7.0 V |
| DC Voltage Applied to Outputs | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Part Number | Ambient Temperature | $V_{\text {DD }}$ | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\text {SS }}$ |
| :---: | :---: | :---: | :---: | :---: |
| Am9208DC | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | $+12 \mathrm{~V} \pm 5 \%$ | $+5.0 \mathrm{~V} \pm 5 \%$ | 0 V |
| Am 9208 DM | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | $+12 \mathrm{~V} \pm 10 \%$ | $+5.0 \mathrm{~V} \pm 10 \%$ | 0 V |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Am9208DC Am9208DM

| Parameters | Description | Test Conditions |  | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}^{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | 3.7 |  | 3.7 |  | Volts |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | ${ }^{1} \mathrm{OL}=3.2 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.4 | $\mathrm{V}_{\mathrm{CC}}+1.0$ | 2.6 | $\mathrm{V}_{\mathrm{CC}}+1.0$ | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | -0.5 | 0.8 | Volts |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current | Chip disable |  | 10 |  | 10 |  | $\mu \mathrm{A}$ |
| ${ }_{1} \mathrm{LI}$ | Input Leakage Current |  |  | 10 |  | 10 |  | $\mu \mathrm{A}$ |
| ${ }^{1}$ DD | VDD Supply Current | Selected | Am9208B/C | 35 |  | 43 |  | mA |
|  |  |  | Am9208D | 44 |  | 50 |  |  |
|  |  | Deselected | Am9208B/C | 48 |  | 53 |  |  |
|  |  |  | Am9208D | 55 |  | 61 |  |  |
| ${ }^{1} \mathrm{CC}$ | $V_{\text {CC }}$ Supply Current |  | Am9208B/C | 13 |  | 15 |  | mA |
|  |  |  | Am9208D | 15 |  | 17 |  |  |

## SWITCHING CHARACTERISTICS

 OVER OPERATING RANGE| Parameters | Description | Test Conditions | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ta}_{\mathrm{a}}$ | Address to Output Access Time | $t_{r}=t_{f}=20 \mathrm{~ns}$ <br> Output load: one standard <br> TTL gate plus 100pF (Note 1) |  | 400 |  | 300 |  | 250 | ns |
| ${ }^{\mathbf{t}} \mathrm{CO}$ | Chip Select to Output ON Delay |  |  | 160 |  | 140 |  | 125 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Previous Read Data Valid with Respect to Address Change |  | 20 |  | 20 |  | 20 |  | ns |
| ${ }^{\text {t }}$ DF | Chip Select tơ Output OFF Delay |  |  | 120 |  | 100 |  | 90 | ns |
| $\mathrm{C}_{1}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ <br> All pins at 0 V |  | 6.0 |  | 6.0 |  | 6.0 | pF |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance |  |  | 6.0 |  | 6.0 |  | 6.0 | pF |

Notes: 1. Timing reference levels - Inputs: $\mathrm{High}=2.0 \mathrm{~V}$, Low $=1.0 \mathrm{~V}$. Outputs: High $=2.4 \mathrm{~V}$, Low $=0.8 \mathrm{~V}$
SWITCHING WAVEFORMS


## TYPICAL CHARACTERISTICS


$T_{\text {Access }}$ Versus Temperature (Normalized)




## PROGRAMMING INSTRUCTIONS

CUSTOM PATTERN ORDERING INFORMATION
The Am9208 is programmed from punched cards, card coding forms or from paper tape in card image form in the format as shown below.

Logic " 1 " = a more positive voltage (normally +5.0 V )
Logic " 0 " = a more negative voltage (normally 0 V )

## FIRST CARD

Column Number
10 thru 29
32 thru 37

50 thru $629208 B$ or 9208C
65 thru 72 Data

## SECOND CARD

Column Number
31 33

## Description

Customer Name

## Description

Total number of " 1 ' $s$ " contained in the data.
This is optional and should be left blank if not used.
$\mathrm{CS}_{2}$ input required to select chip ( 0 or 1)
$\mathrm{CS}_{1}$ input required to select chip (0 or 1)

Two options are provided for entering the data pattern with the remaining cards.
OPTION 1 is the Binary Option where the address and data are presented in binary form on the basis of one word per card. With this option 1024 data cards are required.

## Column Number

$10,12,14,16,18$
20, 22, 24, 26, 28
$40,42,44,46,48$,
50,52, 54
73 thru 80

Address input pattern with the most significant bit ( $\mathrm{Ag}_{\mathrm{g}}$ ) in column 10 and the least significant bit ( $\mathrm{A}_{0}$ ) in column 28.
Output pattern with the most significant bit ( $\mathrm{O}_{8}$ ) in column 40 and the least significant bit $\left(\mathrm{O}_{1}\right)$ in column 54.

Coding these columns is not essential and may be used for card identification purposes.

OPTION 2 is the Hexadecimal Option and is a much more compact way of presenting the data. This format requires only 64 data cards. Each data card contains the 8 -bit output information for 16 storage locations in the memory. The address indicated in columns 21,22 and 23 is the address of the data presented in columns 30 and 31 . Addresses for successive data are assumed to be in incremental ascending order from the initial address. Since the address in columns 21, 22 and 23 always points only to the first data on the card, column 23 is always zero. Columns 21 and 22 take all hex values from 00 through $3 F: 64$ cards in all. Data is entered in hex values and may be any combination of 8 bits, that is, hex values from 00 through FF.



## Am9214/Am3514

$512 \times 8$ Read Only Memory

## DISTINCTIVE CHARACTERISTICS

- Single 5-volt power supply

Tolerances: $\pm 5 \%$ commercial, $\pm 10 \%$ military

- $512 \times 8$ organization
- Fully static operation - no clocks
- 4 programmable chip selects
- High-speed -500 ns access
- Three-state output buffers
- Low power dissipation - 263 mW max.
- Logic voltage levels identical to TTL
- High noise immunity - full 400 mV
- N-Channel silicon gate MOS technology
- Military and commercial temperature ranges available
- 100\% MIL-STD-883 reliability assurance testing
- Directly plug-in compatible with FSC 3514, MOSTEK 2600


## FUNCTIONAL DESCRIPTION

The Am9214/Am3514 devices are high performance; 4096-bit, static, read only memories. Each memory is implemented as 512 words by 8 bits per word. This organization simplifies the design of small memory systems and permits incremental memory sizes as small as 512 words.

Four Chip Select input signals are logically ANDed together to provide control of the output buffers. Each Chip Select polarity may be specified by the customer thus allowing the addressing of up to 16 memories without external gating. The outputs of unselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional Am9214 devices and other three-state components.
These memories are fully static and require no clock signals of any kind. A selected chip will output data from a location specified by whatever address is present on the address input ${ }^{\circ}$ lines. Input and output voltage levels are identical to TTL specifications, providing simplified interfacing and standard worst-case noise immunity of 400 mV . Only a single supply of +5 volts is required for power.


Am9214
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 10 to Pin 9) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

The products described by this specification include internal circuitry designed to protect input devices from excessive accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to any voltages that exceed the maximum ratings.

## ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Am9214DC
Am35141DC
Am35142DC
$\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=+5 \mathrm{~V}+5 \%$
$V_{C C}=+5 \mathrm{~V} \pm 5 \%$

## Am9214

Am3514

| Parameters | Description | Test Conditions | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=500 \mu \mathrm{~A}$ | 2.4 | $\mathrm{V}_{\mathrm{CC}}$ | 2.4 | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=2.4 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | Volts |
| $\mathrm{V}_{1} \mathrm{H}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}-2.75$ | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage | (See Note 1) | -0.5 | 0.8 | $-0.5$ | 0.55 | Volts |
| $l_{\text {LI }}$ | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 5.25 \mathrm{~V}$ |  | 1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| 'LO | Output Leakage Current | Output OFF, $\mathrm{V}_{\text {OUT }}=0.4$ to $\mathrm{V}_{\text {CC }}$ |  | 1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | Data Out Open $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | 50 |  | 50 | mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Am9214DM
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=+5 V \pm 10 \%$
Am9214

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=500 \mu \mathrm{~A}$ | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=2.4 \mathrm{~mA}$ |  | 0.4 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage | (See Note 1) | -0.5 | 0.8 | Volts |
| ${ }_{1} 1$ | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 5.5 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| 1 LO | Output Leakage Current | Output OFF, $\mathrm{V}_{\text {OUT }}=0.4$ to $\mathrm{V}_{\mathrm{CC}}$ |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | Data Out Open $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{I N}=V_{C C} \end{aligned}$ |  | 70 | mA |

Notes: 1. Input Logic levels that swing more negative than -0.5 volts will be subject to clamping currents attempting to keep the input from falling.

Am9214
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
Output Load: 1.5 TTL Gate +100 pF for Am9214, 1.5 TTL Gate only for Am3514
Transition Times: 10 ns
Input Levels: 0.8 V and 2.0 V

| Output Refe | : 1.5 V | Test Conditions | Am9214 |  | Am35141 |  | Am35142 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t }}$ C | Cycle Time |  | 500 |  |  |  |  |  | ns |
| ${ }^{\text {t }}$ A | Access Time |  |  | 500 |  | 700 |  | 1000 | ns |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Select to Output On Delay |  |  | 200 |  | 500 |  | 900 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Previous Read Data Valid with Respect to Address Change |  | 50 |  |  |  |  |  | ns |
| $c_{1}$ | Input Capacitance |  |  | 6.0 |  | 8.0 |  | 8.0 | pF |
| $\mathrm{c}_{\mathrm{O}}$ | Output Capacitance |  |  | 10 |  | 12 |  | 12 | pF |

## TIMING DIAGRAM



## GLOSSARY OF TERMS

Cycle Time - Specifies the maximum rate at which new read operations may be initiated, and thus the minimum time between successive address changes.

Access Time - Maximum delay from the arrival of the last stable address line to valid output data on a selected chip.
Output Enable Time ( $\mathbf{t}_{\mathbf{c}}$ ) - Maximum delay from the arrival of four active Chip Select signals to enabled output data.

Unselected chips will have high impedance outputs. Active level definition for each of the four chip Select inputs may be either high or low and is programmed along with the data pattern.

Output Hold Time ( $\mathrm{t}_{\mathrm{OH}}$ ) - Minimum delay which will elapse between a change of the input address and any consequent change in the output data.

## PROGRAMMING INSTRUCTIONS

## CUSTOM PATTERN ORDERING INFORMATION

The Am9214 (or Am3514) is programmed on IBM cards, IBM coding form, or on paper tape in card image form in the format as shown below.

Logic " 1 " = a more positive voltage (normally +5.0 V )
Logic " 0 " = a more negative voltage (normally 0V)

## FIRST CARD

## Column Number

10 thru 29
32 thru 37

50 thru 62
65 thru 72

## Description

Customer Name
Total number of " 1 ' s " contained in the data.
This is optional and should be left blank if not used.
9214 or 35141 or 35142
Date

## SECOND CARD

## Column Number

29
31
33
35

## Description

$\mathrm{CS}_{3}$ input required ( 0 or 1 ) to select chip.
$\mathrm{CS}_{2}$ input required to select chip.
$\mathrm{CS}_{1}$ input required to select chip.
$\mathrm{CS}_{0}$ input required to select chip.

Two options are provided for entering the data pattern with the remaining cards.
OPTION 1 is the Binary Option where the address and data are presented in Binary form on a one-word-per-card basis. With this option, 512 more cards are required:

## Column Number

$10,12,14,16,18$
20, 22, 24, 26
Address input pattern, the most significant bit $\left(\mathrm{A}_{8}\right)$ is in column 10.
40, 42, 44, 46, 48,
$50,52,54 \quad$ Output pattern, the most significant bit ( $\mathrm{O}_{7}$ ) is in column 40.
73 thru $80 \quad$ Coding these columns is not essential and may be used for card identification purposes.
OPTION 2 is the Hexadecimal Option and is a much more compact way of presenting the data. This format requires only 32 data cards (see chart).

Each data card contains the 8 -bit output information for 16 storage locations in the memory. The address indicated in columns 21,22 and 23 is the address of the data presented in columns 30 and 31 . Addresses for successive data are assumed to be in incremental ascending order from the initial address. Since the address in columns 21,22 and 23 always points only to the first data on the card, column 23 is always zero. Columns 21 and 22 take all hex values from 00 through $1 \mathrm{~F}: 32$ cards in all. Data is also entered in hex values and may be any combination of 8 bits, that is, hex value from 00 through $F F$.

| A | OUTPUT VALUES FOR ADDR + |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | 0 | 1 | 2 | 3 |  | 4 |  | 5 |  | 6 |  | 7 |  | 8 |  | 9 |  | A |  | B |  | c |  | D |  | E |  | F |
| 21]22 23 | 30313 | 3233134 | $3536 / 37$ | 38.3940 | 41 | 42] 43 | 44 | 4546 |  | 4849 | 50 | 51) 52 | 53 | 54]55 | 56 | 57,58 | 59 | 60.61 | 62 | 6364 | 65 | 6667 | 686 | 6970 | 717 | 72173 | 74 | 75.76 |
| 01010 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 0 1 0 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 0 2 0 | 1 |  | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 0 310 |  |  | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| - $0 \times 410$ |  |  | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 0 5 0 <br>    | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| -1610 | 1 | + | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 01710 |  | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| -1810 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| -1910 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 0 $A$ 0 | 1 |  | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 0 B 0 <br>    | 1 | , | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| O\|c|0 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | I |  | 1 |  | 1 |
| - 0 D/ 0 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| O\|E|O|O | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| O\|F|O |  | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1 0 0 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1 1 0 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1 2 0 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1 3 0 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  |  |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
|  | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1 5 0 <br>    | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 11610 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1) 710 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1 1 0 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1 9 0 | 1 |  | $\downarrow$ | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| $1{ }^{+} \mathrm{A} \mid 0$ | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1 $B$ 0 | L | $\underline{1}$ | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | $\underline{1}$ |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1] C\| 0 | 1 |  | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1. |  | 1 |  | 1 |  | 1 |
| 1/D/0 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1]E\|0 | 1 | 1 | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |
| 1\|F|O | 1 |  | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |

## Am9214 PERFORMANCE CURVES

Typical Power Supply Current Versus Voltage


Access Time
Versus $\mathrm{V}_{\mathbf{C C}}$ Normalized to $\mathrm{V}_{\mathbf{C c}}$ at 5.0 V


Typical Output Current Versus Voltage


Typical Power Supply Current Versus Ambient Temperature


## PHYSICAL DIMENSIONS

Dual-In-Line
24-Pin Side-Brazed


## DISTINCTIVE CHARACTERISTICS

- $2048 \times 8$ organization
- High speed - 300 ns access time
- Fully capacitive inputs - simplified driving
- 2 fully programmable chip selects - increased flexibility
- Logic voltage levels compatible with TTL
- Three-state output buffers - simplified expansion
- Standard supply voltages $-+12 \mathrm{~V},+5.0 \mathrm{~V}$
- No $V_{B B}$ supply required
- N -channel silicon gate MOS technology
- 100\% MIL-STD-883 reliability assurance testing


## FUNCTIONAL DESCRIPTION

The Am9216 devices are high performance, 16384 -bit, static, mask programmed, read only memories. Each memory is implemented as 2048 words by 8 bits per word. This organization simplifies the design of small memory systems and permits incremental memory sizes as small as 2048 words. The fast access times provided allow the ROM to service high performance microcomputer applications without stalling the processor.
Two Chip Select input signals are logically ANDed together to provide control of the output buffers. Each Chip Select polarity may be specified by the customer thus allowing the addressing of 4 memory chips without external gating. The outputs of unselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional Am9216 devices and other three-state components.
These memories are fully static and require no clock signals of any kind. A selected chip will output data from a location specified by whatever address is present on the address input lines. The Am9216 is pin compatible with the Am9208 which is an 8 k -bit mask programmed ROM. Input and output voltage levels are compatible with TTL specifications.


CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

ORDERING INFORMATION

| Package Type | Ambient Temperature <br> Specifications | Access Time |  |
| :--- | :---: | :---: | :---: |
|  |  | 400 ns | 300 ns |
| Hermetic DIP | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | AM9216BDC | AM9216CDC |
|  | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 125^{\circ} \mathrm{C}$ | AM9216BDM |  |

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $V_{\mathrm{DD}}$ with Respect to $V_{\mathrm{SS}}$ | 15 V |
| $\mathrm{~V}_{\mathrm{CC}}$ with Respect to $\mathrm{V}_{\mathrm{SS}}$ | +7.0 V |
| DC Voltage Applied to Outputs | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Part Number | Ambient Temperature | $V_{\text {DD }}$ | $V_{\text {CC }}$ | $V_{\text {SS }}$ |
| :---: | :---: | :---: | :---: | :---: |
| Am9216DC | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{A} \leqslant+70^{\circ} \mathrm{C}$ | $+12 \mathrm{~V} \pm 5 \%$ | $+5.0 \mathrm{~V} \pm 5 \%$ | 0 V |
| Am9216DM | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | $+12 \mathrm{~V} \pm 10 \%$ | $+5.0 \mathrm{~V} \pm 10 \%$ | 0 V |

## ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

|  |  |  |  |  | 6DC |  | 6DM |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test | ons | Min. | Max. | Min. | Max. | Units |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0$ |  | 3.7 |  | 3.7 |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | O | $\mathrm{I}^{\mathrm{OH}}=-4.0 \mathrm{~m}$ |  | 2.4 |  | 2.4 |  | ts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~m}$ |  |  | 0.4 |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.4 | $\mathrm{V}_{\mathrm{CC}}+1.0$ | 2.6 | $\mathrm{V}_{\mathrm{CC}}+1.0$ | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | -0.5 | 0.8 | Volts |
| ${ }_{\text {L }}$ O | Output Leakage Current | Chip disabl |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| ${ }_{1} \mathrm{~L}$ I | Input Leakage Current |  |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
|  |  | Selected | Am9216B |  | 42 |  | 47 |  |
| IDD | Supply Current | Selected | Am9216C |  | 49 |  | 47 | A |
| DD | , | Deselected | Am9216B |  | 52 |  | 57 | , |
|  |  | Deselected | Am9216C |  | 60 |  | 57 |  |
| ICC | Vcc Supply Curren |  | Am9216B |  | 13 |  | 15 |  |
| ${ }^{\text {ce }}$ | Supply Current |  | Am9216C |  | 15 |  | 15 | mA |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE Am9216BDC, Am9216BDM, Am9216CDC

| Parameters | Description | Test Conditions | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{a}}$ | Address to Output Access Time | $t_{r}=t_{f}=20 \mathrm{~ns}$ <br> Output load: <br> one standard TTL gate plus 100 pF (Note 1) |  | 400 |  | 300 | ns |
| ${ }^{\text {c }} \mathrm{CO}$ | Chip Select to Output ON Delay |  |  | 160 |  | 140 | ns |
| ${ }^{\mathbf{t}} \mathrm{OH}$ | Previous Read Data Valid with Respect to Address Change |  | 20 |  | 20 |  | ns |
| ${ }^{\text {t }}$ DF | Chip Select to Output OFF Delay |  |  | 120 |  | 100 | ns |
| $\mathrm{C}_{1}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ <br> All pins at 0 V |  | 6.0 |  | 6.0 | pF |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance |  |  | 6.0 |  | 6.0 | pF |

Notes: 1. Timing reference levels - Inputs: $\mathrm{High}=2.0 \mathrm{~V}$, Low $=1.0 \mathrm{~V}$.
Outputs: $\mathrm{High}=2.4 \mathrm{~V}$, Low $=0.8 \mathrm{~V}$.


## TYPICAL CHARACTERISTICS

$I_{\text {DD }}$ I Icc Versus Temperature (Normalized)

$\Delta$ Output Capacitance Versus $\Delta$ Output Delay

${ }^{T}$ Access Versus

Temperature (Normalized)




## PROGRAMMING INSTRUCTIONS

## CUSTOM PATTERN ORDERING INFORMATION

The Am9216 is programmed from punched cards, card coding forms or from paper tape in card image form in the format as shown below.

Logic " 1 " = a more positive voltage (normally +5.0 V )
Logic " 0 " = a more negative voltage (normally 0 V )

## FIRST CARD

## Column Number

10 thru 29
32 thru 37

50 thru 62
65 thru 72

## Description

Customer Name
Total number of " 1 's" contained in the data.
This is optional and should be left blank if not used.
9216B or 9216C
Data

## SECOND CARD

## Column Number

31
33

## Description

$\mathrm{CS}_{2}$ input required to select chip (0 or 1)
$\mathrm{CS}_{1}$ input required to select chip (0 or 1)

Two options are provided for entering the data pattern with the remaining cards.
OPTION 1 is the Binary Option where the address and data are presented in binary form on the basis of one word per card. With this option 2048 data cards are required.

## Column Number

$10,12,14,16,18$
20, 22, 24, 26, 28, 30
$40,42,44,46,48$,
50, 52, 54
73 thru 80

Address input pattern with the most significant bit ( $\mathrm{A}_{10}$ ) in column 10 and the least significant bit ( $\mathrm{A}_{0}$ ) in column 30.
Output pattern with the most significant bit $\left(\mathrm{O}_{8}\right)$ in column 40 and the least significant bit $\left(\mathrm{O}_{1}\right)$ in column 54.
Coding these columns is not essential and may be used for card identification purposes.

OPTION 2 is the Hexadecimal Option and is a much more compact way of presenting the data. This format requires only 128 data cards. Each data card contains the 8 -bit output information for 16 storage locations in the memory. The address indicated in columns 21, 22 and 23 is the address of the data presented in columns 30 and 31 . Addresses for successive data are assumed to be in incremental ascending order from the initial address. Since the address in columns 21,22 and 23 always points only to the first data on the card, column 23 is always zero. Columns 21 and 22 take all hex values from 00 through 7F: 128 cards in all. Data in entered in hex values and may be any combination of 8 bits, that is, hex values from 00 through FF.


## PHYSICAL DIMENSIONS

Dual-In-Line
24-Pin Side Brazed


## Shift Registers

## NUMERICAL INDEX

Page
Am1402A Quad 256-Bit Dynamic ..... 5-9
Am1403A Dual 512-Bit Dynamic ..... 5-9
Am1404A Single 1024-Bit Dynamic ..... 5-9
Am1405A Single 512-Bit Dynamic ..... 5-15
Am 1406 Dual 100-Bit Dynamic ..... 5-3
Am1407 Dual 100-Bit Dynamic ..... 5-3
Am 1506 Dual 100-Bit Dynamic ..... 5-3
Am1507 Dual 100-Bit Dynamic ..... 5-3
Am2401 Dual 1024-Bit Dynamic ..... 5-61
Am2533 1024-Bit Static ..... 5-39
Am2802 Quad 256-Bit Dynamic ..... 5-9
Am2803 Dual 512-Bit Dynamic ..... 5-9
Am2804 Single 1024-Bit Dynamic ..... 5-9
Am2805 512-Bit Dynamic ..... 5-15
Am2806 1024-Bit Dynamic ..... 5-15
Am2807 512-Bit Dynamic ..... 5-15
Am2808 1024-Bit Dynamic ..... 5-15
Am2809 Dual 128-Bit Static ..... 5-21
Am2810 Dual 128-Bit Static ..... 5-25
Am2814 Dual 128-Bit Static ..... 5-29
Am 2825 2048-Bit Dynamic ..... 5-33
Am2826 2048-Bit Dynamic ..... 5-33
Am2827 2048-Bit Dynamic ..... 5-33
Am2833 1024-Bit Static ..... 5-39
Am2847 Quad 80-Bit Static ..... 5-43
Am2855 Quad 128-Bit Static ..... 5-47
Am 2856 Dual 256-Bit Static ..... 5-47
Am 2857 Single 512-Bit Static ..... 5-47
Am2896 Quad 96-Bit Static ..... 5-43
Am3114 Dual 128-Bit Static ..... 5-29
Am4025/5025 Dual 1024-Bit Dynamic ..... 5-51
Am4026/5026 Dual 1024-Bit Dynamic ..... 5-51
Am4027/5027 Single 2048-Bit Dynamic ..... 5-51
Am4055/5055 Quad 128-Bit Static ..... 5-57
Am4056/5056 Dual 256-Bit Static ..... 5-57
Am4057/5057 Single 512-Bit Static ..... 5-57
Am9401 Dual 1024-Bit Dynamic ..... 5-61

## SHIFT REGISTERS <br> SELECTION GUIDE

| Part <br> Number | Organization | Mode | Speed <br> $(\mathrm{MHz})$ | Supply <br> Voltages | Clock <br> Phases | TTL <br> Clocks | Recirc. <br> Logic | Pins | Output |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | ---: | :--- |
| Am1506/1507 | Dual 100 | Dynamic | 2 | $+5,-5$ | Two | No | No | 8 | Single Ended |
| AM2802 | Quad 256 | Dynamic | 10 | $+5,-5$ | Two | No | No | 16 | Single Ended |
| Am2803 | Dual 512 | Dynamic | 10 | $+5,-5$ | Two | No | No | 8 | Single Ended |
| Am2804 | Single 1024 | Dynamic | 10 | $+5,-5$ | Two | No | No | 8 | Single Ended |
| Am2805/2807 | Single 512 | Dynamic | 4 | $+5,-5$ | Two | No | Yes | $10 / 8$ | Single Ended |
| Am2806/2808 | Single 1024 | Dynamic | 4 | $+5,-5$ | Two | No | Yes | $10 / 8$ | Single Ended |
| Am2825/2826 | Dual 1024 | Dynamic | 6 | $+5,-10.5$ | Two | No | Yes | $10 / 16$ | Push-Pull |
| Am2827 | Single 2048 | Dynamic | 6 | $+5,-10.5$ | Two | No | Yes | 8 | Push-Pull |
| Am9401 | Dual 1024 | Dynamic | 2 | +5 | One | Yes | Yes | 16 | Single Ended |
| Am2809 | Dual 128 | Static | 2.5 | $+5,-12$ | One | Yes | Yes | 8 | Push-Pull |
| Am2810 | Dual 128 | Static | 2 | $+5,-12$ | One | Yes | Yes | 16 | Push-Pull |
| Am2814 | Dual 128 | Static | 2.5 | $+5,-12$ | One | Yes | Yes | 16 | Push-Pull |
| Am2833 | Single 1024 | Static | 2 | $+5,-12$ | One | Yes | Yes | 8 | Push-Pull |
| Am2847 | Quad 80 | Static | 3 | $+5,-12$ | One | Yes | Yes | 16 | Push-Pull |
| Am2855 | Quad 128 | Static | 2.5 | $+5,-12$ | One | Yes | Yes | 16 | Push-Pull |
| Am2856 | Dual 256 | Static | 2.5 | $+5,-12$ | One | Yes | Yes | 10 | Push-Pull |
| Am2857 | Single 512 | Static | 2.5 | $+5,-12$ | One | Yes | Yes | 8 | Push-Pull |
| Am2896 | Quad 96 | Static | 3 | $+5,-12$ | One | Yes | Yes | 16 | Push-Pull |

## Am14/1506•Am14/1507

## Dual 100-Bit Dynamic Shift Registers

## Distinctive Characteristics

- Dual 100-bit silicon gate MOS shift registers
- DTL and TTL compatible
- Low-power dissipation of $0.4 \mathrm{~mW} /$ bit at 1 MHz
- 2 MHz frequency operation guaranteed
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- Electrically tested and optically inspected die for the assemblers of hybrid products


## FUNCTIONAL DESCRIPTION

The Advanced Micro Devices dual 100-bit dynamic MOS shift registers are built using enhancement mode P-channel silicon gate MOS devices. The circuits use low-voltage circuitry for low-power dissipation and ease of interfacing into bipolar DTL and TTL circuits.

The shift registers can be driven by either DTL or TTL circuits or by MOS circuits and provide driving capability to MOS or bipolar circuits.

Silicon gate technology gives high-speed operation, lowpower dissipation and low clock input capacitance
The shift registers are ideal for low二cost buffer memories, long serial digital delay lines, etc. The devices are available in the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ temperature range and the military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature range and are available with open drain output (Am14/1506), or with a $20 \mathrm{k} \Omega$ pull-down resistor (Am14/1507) for easier interface to other circuitry.


Am14/1505•Am14/1507
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power Dissipation | 500 mW |
| Data and Clock Input Voltages with respect to most Positive Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | +0.5 V to -25 V |
| Power Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ with respect to $\mathrm{V}_{\mathrm{CC}}$ | +0.5 V to -25 V |

ELECTRICAL CHARACTERISTICS $\left.\begin{array}{lll}\text { Am1506/1507 } & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \text { Am1 } 1406 / 1407 & \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\end{array}\right\}$ unless otherwise specified
DC Characteristics Over Operating Temperature Range ( $\mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{C C}=+5.0 \mathrm{~V} \pm 5 \%$ unless otherwise specified)

| Parameters | Test Conditions | Min. | Over Specifie Typ. (Note 1) | Temperature Range Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathbf{V}_{\mathrm{OH}} \text { (Note 2) } \\ & \text { Output HIGH } \\ & \text { Voltage } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-2.5 \mathrm{~mA} \\ & \mathrm{Load}=20 \mathrm{k} \Omega \end{aligned}$ | 2.5 | 4.0 |  | Volts |
| $\mathbf{V}_{\mathrm{OL}}$ (Note 2) Output LOW Voltage | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=200 \mu \mathrm{~A} \\ & 1407,1507 \text { only } \end{aligned}$ |  | -1.2 | 0.4 | Volts |
| $\mathbf{V}_{\mathrm{IH}}$ <br> Input HIGH <br> Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ | 2.5 | 5.0 | 5.3 | Volts |
| $\mathbf{v}_{\text {IL }}$ <br> Input LOW <br> Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ | -10 | 0.2 | 0.8 | Volts |
| $\mathbf{V}_{\mathrm{IHC}}$ <br> Clock <br> Input HIGH <br> Voltage | $\begin{aligned} & V_{D D}=-5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ | 3.5 |  | 5.3 | Volts |
| $V_{\text {ILC }}$ <br> Clock <br> Input LOW <br> Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ | $-13$ |  | -9.5 | Volts |
| $I_{L}$ Input Load Current | Input Pin 1 Pins 2,3,4,5,6,7=0V $T_{A}=25^{\circ} \mathrm{C}$ <br>  Pin $1=-18 \mathrm{~V}$ Pin $8=-8 \mathrm{~V}$  <br> Input Pin 7 Pins $1,2,3,4,5,6=0 \mathrm{~V}$ $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br>  Pin $7=-18 \mathrm{~V} \operatorname{Pin} 8=-8 \mathrm{~V}$  |  |  | 500 | $n A$ |
| $I_{L C}$ Clock Input Current | Clock Input Pins 3,5 $=-18 \mathrm{~V} \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> All Other Pins $=0 \mathrm{~V}$ |  |  | 500 | $n A$ |
| ILO (Note 3) <br> Output <br> Leakage <br> Current | Output Pin 2 Pins 1, 4,6,7,8=0 V <br>  Pin 2 $=-18 \mathrm{~V}$ Pins 3,5 $=-8 \mathrm{~V}$ <br> Output Pin 6 Pins 1,2,4,7,8=0V <br>  Pin $6=-18 \mathrm{~V}$ Pins 3,5 $=-8 \mathrm{~V}$ |  |  | 500 | $n \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{DD}}$ (See Graphs)PowerSupply (Note 4)Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 4.0 | 8.0 | mA |
|  | Duty Cycle $=60 \% \quad \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  | 5.0 | 10 |  |
|  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 8.0 | 13 |  |
| $\mathbf{Z}_{\text {out }}$ <br> Output ON Impedance | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned} \quad \mathrm{I}_{\mathrm{OH}}=-2.5 \mathrm{~mA}$ |  | 300 | 750 | $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ Input Capacitance | $\text { Input Pins 1, } 7$ $V_{I N}=V_{C C}$ |  |  | 4 | pF |
| $\overline{\mathbf{C}_{\phi}}$ Clock | Clock Input Pins 3,5 $\mathrm{V}_{\phi}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 40 |  |
| Input <br> Capacitance | Clock Input Pins 3,5 $\mathrm{V}_{\phi}=-20 \mathrm{~V}$ Bias |  |  | 35 | pF |
| Cout (Note 4) * Output <br> Capacitance | Output Pins 2, 6 $V_{\text {out }}=V_{C C}$ |  |  | 5 | pF |

Note 1: Typical values are at $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 2: In the logic HIGH level the MOS register output can supply 2.5 mA into the load combination of the internal pull-down resistor and the external load. In the logic LOW level, lot represents the current the internal $20 \mathrm{k} \Omega$ resistor will sink. In order to insure current sinking capability for one standard TTL load, an external pulldown resistor must be added. See applications.
Note 3: Leakage current for 1406 and 1506 only. For 1407 and 1507 the output on pins 2 and 6 will exhibit a resistance when measured with the following bias conditions: pins 1,6 , and 8 at GND; pins 3 and 5 at -16 V ; pin 4 open; measure pins 2 and $6.25 \mathrm{k} \Omega \geq \mathrm{R}_{\text {OUT }} \geq 15 \mathrm{k} \Omega$.
Note 4: Power dissipation is directly proportional to clock duty cycle. Duty cycle is defined as: clock frequency ( $\mathbf{t} \phi_{1} \mathrm{pw}+\mathrm{t} \phi_{2} \mathrm{pw}+1_{2}\left[\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}}\right]$ ).
*This paramenter is periodically sampled and is not $100 \%$ tested.

SWITCHING CHARACTERISTICS ( $\mathrm{V}_{D D}=-5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{C C}=+5 \mathrm{~V} \pm 5 \%$ unless otherwise specified)

| Parameter | Description | Test Conditions | Limits Over Min. | Specified T Max | Range Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{c}}$ | Clock Frequency | $\mathrm{V}_{\mathrm{IH}} \geq 3.0 \mathrm{~V}$ | (Note 5) | 2 | MHz |
|  |  | $\mathrm{V}_{\mathrm{iH}} \geq 2.5 \mathrm{~V}$ |  | 1 |  |
| $\mathbf{t}_{\psi_{\text {PW }}}$ | Clock Pulse Width | $\mathrm{V}_{1 H} \geq 3.0 \mathrm{~V}$ | 130 |  | ns |
|  |  | $\mathrm{V}_{1 \mathrm{H}} \geq 2.5 \mathrm{~V}$ | 200 |  |  |
| $\mathbf{t}_{\mathrm{d}_{\mathrm{d}}}$ | Clock Pulse Delay | $\begin{aligned} & \phi_{1} \mathrm{PW}=0.4 \mu \mathrm{~s} \\ & \phi_{2} \mathrm{PW}=0.2 \mu \mathrm{~s} \end{aligned} \quad \mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ | 100 |  | ns |
| $\mathbf{t}_{f}, \mathbf{t}_{\mathrm{r}}$ | Clock Pulse Rise/Fall Time | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ |  | 50 | ns |
| $t_{5}$ | Input Data Set Up Time | $\mathrm{f}_{\mathrm{c}}=2 \mathrm{MHz}$ | 100 |  | ns |
|  |  | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ | 200 |  |  |
| $t_{\text {h }}$ | Input Data Hold Time |  | 100 | . | ns |
| $t_{\text {pd }}$ | Propagation Delay $\phi$, to Output | $\mathrm{V}_{\text {ILC }}-\mathrm{V}_{\mathrm{CC}}=-16 \mathrm{~V}$ |  | 100 | ns |

Note 5: See "Minimum Operating Frequency" graph for low limits on clock rate.

## DESCRIPTION OF TERMS

## OPERATIONAL TERMS

$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current $\mathrm{I}_{\mathrm{OL}}$ into output.
$\mathbf{V}_{\text {IH }}$ Logic HIGH input voltage.
$\mathbf{V}_{\mathrm{IL}}$ Logic LOW input voltage.
$\mathbf{v}_{\text {ILC }}$ Clock LOW input voltage.
$\mathbf{V}_{\text {IHC }}$ Clock HIGH input voltage.
$I_{L}$ Input load current.
$\mathrm{I}_{\text {LO }}$ Output leakage current.
$I_{D D}$ Power supply current.
$\mathbf{Z}_{\text {out }}$ Output impedance with output sourcing 2.5 mA .
$\mathrm{C}_{\text {IN }}$ Input capacitance.
$\mathbf{C}_{\phi}$ Input clock capacitance.
$\mathrm{C}_{\text {out }}$ Output capacitance.

## FUNCTIONAL TERMS

$\phi_{1}, \phi_{2}$ The two clock phases required by the dynamic shift register.
$f_{c}$ The clock frequency of the shift register.

## SWITCHING TERMS

t $\phi_{\mathrm{d}}$ The delay between the LOW to HIGH transition of a clock phase to the HIGH to LOW transition of the other clock phase.
$\boldsymbol{t}_{\phi_{\text {PW }}}$ The clock pulse widths necessary for correct operation.
$\mathbf{t}_{f}, \mathbf{t}_{r}$ The clock pulse rise and fall times necessary for correct operation.
$\mathbf{t}_{\mathrm{s}}$ The time required for the input data to be present prior to the LOW to HIGH transition of the clock phase $\phi_{2}$ to ensure correct operation.
$\mathbf{t}_{\mathrm{h}}$ The time required for the input data to remain present after the LOW to HIGH transition of the clock phase $\phi_{2}$ to ensure correct operation.
$\mathbf{t}_{\text {pd }+}$ The propagation delay from the HIGH to LOW clock phase $\phi_{1}$ transition to the output LOW to HIGH transition.

## SWITCHING WAVEFORMS



Clock Rise Time 10 ns
Clock Fall Time 10 ns
Data Amplitude +0.8 V to +2.5 V
Output Load 1 TTL Unit Load

## SWITCHING CHARACTERISTICS



## SWITCHING CHARACTERISTICS



Power Dissipation/Bit Versus Supply Voltage


Power Dissipation/Bit Versus Clock Amplitude





## APPLICATIONS

## DTL/TTL/MOS Interfaces



Value of $R_{L}\left(V_{D O}=-5.0 \pm 5 \%\right)$

| Gate Type | $\mathbf{1 4 0 6}, 1506$ | 1407,1507 |
| :---: | :---: | :---: |
| Standard TTL | 3.2 k | 3.8 k |
| 93L Low Power | 12.8 k | 35 k |
| 74L Low Power | 28 k | none required |

PHYSICAL DIMENSIONS (In Accordance with JEDEC TO-99)


NOTES: (1) All dimensions in inches.
(2) Leads are gold-plated Kovar.

Metallization and Pad Layout
$69 \times 74$ Mils


# Am1402A/Am1403A/Am1404A Am2802/Am2803/Am2804 

## Distinctive Characteristics

- Quad 256-bit, dual 512-bit, single 1024-bit
- 10 MHz frequency operation guaranteed for Am2802, Am2803 and Am2804.
- Low power dissipation of $0.1 \mathrm{~mW} /$ bit at 1 MHz
- DTL and TTL compatible
- Both military and commercial grade devices available
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected die for the assemblers of hybrid products


## FUNCTIONAL DESCRIPTION

The Am1402A, 3A, and 4A are 1024-bit silicon gate dynamic shift registers. The low threshold characteristics of this technology allow high-speed operation and DTL and TTL compatibility. The Am1402A is a quad 256 -bit device; the Am1403A is a dual 512-bit register; and the Am1404A is a
single 1024-bit register. All three devices require two-phase non-overlapping clocks, and provide a one-bit shift on each clock pulse. The Am2802, 3, and 4 registers are functionally identical to the Am1402A, 3A, and 4A, but are guaranteed to operate over frequencies from 400 Hz to 10 MHz .

## BLOCK DIAGRAMS



ORDERING INFORMATION

| Part Number | Package Type | Temperature <br> Range | Speed Range <br> Order Number | Speed Range <br> Order Number |
| :---: | :---: | :---: | :---: | :---: |
| Am1402A/ | Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM1402A | AM2802DC |
| 2802 | Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM1402ADM | AM2802DM |
|  | Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM1402APC | AM2802PC |
| Am1403A/ | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM1403A | AM2803HC |
|  | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM1403AHM | AM2803HM |
|  | Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM1403APC | AM2803PC |
| Am1404A/ | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM1404A | AM2804HC |
|  | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM1404AHM | AM2804HM |
|  | Mini DIP Plastic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM1404APC | AM2804PC |

Am2802/3/4
maXimum ratings
(Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature Under Bias | $-55^{\circ} \mathrm{C} \mathrm{to}+125^{\circ} \mathrm{C}$ |
| Power Dissipation (Note 1) | 600 mW |
| Data and Clock Input Voltages with respect to most Positive Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 0.3 V to -20 V |
| Power Supply Voltage, $\mathrm{V}_{D D}$ with respect to $\mathrm{V}_{\mathrm{CC}}$ | 0.3 V to -20 V |

## OPERATING RANGE

| Part Number | VCC | Temperature Range |  |
| :--- | :---: | :---: | :---: |
| Am1402A, Am1403A, Am1404A | $5 \mathrm{~V} \pm 5 \%$ | -4.75 V to -9.45 V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Am1402ADM, Am1403AHM, Am1404AHM | $5 \mathrm{~V} \pm 5 \%$ | -4.75 V to -9.45 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Am2802DC, Am2803HC, Am2804HC | $5 \mathrm{~V} \pm 5 \%$ | $-5 \mathrm{~V} \pm 5 \%$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Am2802DM, Am2803HM, Am2804HM | $5 \mathrm{~V} \pm 5 \%$ | $-5 \mathrm{~V} \pm 5 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS over operating range

| Parameters | Description | Test Conditions |  | Am1402A, 3A, 4A |  |  | Am2802, 3, 4 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Тур. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | $\mathrm{V}_{\mathrm{cc}}-2.0$ |  |  | $\mathrm{v}_{\text {cc }}-2.0$ |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-10}$ |  | $\mathrm{V}_{\mathrm{CC}}-4.2$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-10}$ |  | $\mathrm{V}_{\mathrm{CC}}-4.2$ | V |
| 11 | Input Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $<10$ | 500 |  | <10 | 500 | nA |
| 10 | Output Leakage Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }}=$ | OV |  | $<10$ | 1000 |  | $<10$ | 1000 | nA |
| $\mathbf{I}_{\phi \text { L }}$ | Clock Leakage Current | $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\phi}=-1$ |  |  | 10 | 1000 |  | 10 | 1000 | nA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage Driving TTL | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}}=-5 \mathrm{~V} \pm 5 \% \end{aligned}$ |  | 2.4 | 3.5 |  | $\mathrm{V}_{\mathrm{CC}} \mathrm{C}^{-1.9}$ | $\mathrm{V}_{\mathrm{Cc}}{ }^{-1}$ |  |  |
|  | Output HIGH Voltage Driving MOS | $\begin{aligned} & R_{L}=4.7 \mathrm{k} \text { to } V_{D D}, \\ & V_{D D}=-5 \mathrm{~V} \pm 5 \% \\ & \hline \end{aligned}$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.9}$ | $\mathrm{v}_{\mathrm{CC}}{ }^{-1}$ |  | $\mathrm{V}_{\mathrm{CC}}-1.9$ (Note 2) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}{ }^{-1} \\ & \text { (Note 2) } \end{aligned}$ |  | v |
|  | Output HIGH Voltage Driving TTL | $\begin{aligned} & R_{L}=4.7 \mathrm{k} \text { to } V_{D D} . \\ & V_{D D}=-9 V \pm 5 \% \end{aligned}$ |  | 2.4 | 3.5 |  |  |  |  |  |
|  | Output HIGH Voltage Driving MOS | $\begin{aligned} & R_{L}=6.2 k \text { to } V_{D D}, \\ & V_{D D}=-9 V \pm 5 \% \end{aligned}$ | $3.9 \mathrm{k} \text { to } \mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}-1.9$ | $V_{C C}-1$ |  |  |  |  |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{D D}=-5 \mathrm{~V} \pm 5 \%, \\ & R_{\mathrm{L}}=3 \mathrm{k} \text { to } \mathrm{V}_{\mathrm{DD}}, \end{aligned}$ | $=-1.6 \mathrm{~mA}$ |  | -0.3 | 0.5 |  | -0.3 | 0.5 | V |
|  |  | $\begin{aligned} & R_{\mathrm{L}}=4.7 \mathrm{k} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}}=-9 \mathrm{~V} \pm 5 \%, \mathrm{I}_{\mathrm{C}} \end{aligned}$ | $=-1.6 \mathrm{~mA}$ |  | -0.3 | 0.5 |  |  |  |  |
| $\mathrm{V}_{\phi} \mathrm{H}$ | Clock Input HIGH Level |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1}$ |  | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | $\mathrm{V}_{\mathrm{CC}}-1$ |  | $\mathrm{V}_{\mathrm{Cc}}{ }^{+0.3}$ | V |
| $\mathrm{V}_{\phi} \mathrm{L}$ | Clock Input LOW Level | $V_{\text {DD }}=-5 V \pm 5 \%$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-15}$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-17}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-15}$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-17}$ | $\checkmark$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=-9 \mathrm{~V} \pm 5 \%$ |  | $\mathrm{V}_{\mathrm{CC}}-12.6$ |  | $\mathrm{V}_{\mathrm{CC}-14.7}$ | $\mathrm{v}_{\mathrm{CC}}{ }^{-12.6}$ |  | $\mathrm{V}_{\text {cc- }} 14.7$ |  |
| ${ }^{\prime} \mathrm{DD}^{(-5)}$ <br> (Note 1) | $\begin{aligned} & v_{D D} \text { Current, } v_{D D}=-5 V \pm 5 \% \\ & v_{D D} \text { Current, } v_{D D}=-5 V \pm 5 \% \end{aligned}$ | 5 MHz Data Rate | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 40 | 50 |  | 40 | 50 | mA |
|  |  | 33\% Duty Cycle | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 56 |  |  | 56 |  |
|  |  | $\mathrm{V}_{\phi \mathrm{L}}=\mathrm{V}_{\mathrm{CC}}-17 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  |  |  | 70 |  |
|  |  | 10 MHz Data Rate | $\mathrm{T}^{\text {A }}=25^{\circ} \mathrm{C}$ |  |  |  |  | 50 | 60 | mA |
|  |  | 40\% Duty Cycle | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  |  |  |  | 68 |  |
|  |  | $\mathrm{V}_{\phi \mathrm{L}}=\mathrm{V}_{\mathrm{CC}}-17$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  |  |  | 80 |  |
| $\operatorname{IDD}^{(-9)}$ <br> (Note 1) | $\mathrm{V}_{\mathrm{DD}}$ Current, $\mathrm{V}_{\text {DD }}=-9 \mathrm{~V} \pm 5 \%$ | 3 MHz Data Rate 26\% Duty Cycle$v_{\phi L}=v_{C C}-14.7 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 30 | 40 |  | 30 | 40 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 45 |  |  | 45 | mA |
|  |  |  | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ |  |  |  |  |  | 60 |  |

 line) divided by the clock period. At $V_{D D}=-9 \mathrm{~V}$ the maximum duty cycle is $26 \%$. The duty cycle should be kept as small as possible to minimize power dissipation.

SWITCHING CHARACTERISTICS AND OPERATING CONDITIONS (Over Operating Range) Am1402A/Am1403A/Am1404A
$V_{D D}=-5 \mathrm{~V} \pm 5 \%$
(Test Load 1)
$V_{D D}=-9 V_{ \pm 5 \%}$
(Test Load 2)

| Parameter | Description | Test Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{c}}$ | Clock Frequency Range |  | (Note 1) |  | 2.5 | (Note 1) |  | 1.5 | MHz |
| $\mathrm{f}_{\mathrm{d}}$ | Data Repetition Rate |  | (Note 1) |  | 5.0 | (Note 1) |  | 3.0 | MHz |
| ${ }_{\text {t }}^{\text {¢ }}$ PW | Clock Pulse Width |  | 0.13 | 1.0 |  | 0.17 |  | 10 | $\mu \mathrm{s}$ |
| ${ }^{t_{\phi_{d}}}$ | Clock Pulse Delay (Note 2) | t $\dagger$ PW $=130 \mathrm{~ns}$ | 10 |  | (Note 2) | 10 |  | (Note 2) | ns |
| $\mathrm{t}_{\mathrm{f}, \mathrm{t}_{\mathrm{r}}}$ | Clock Pulse Rise/Fall Time |  |  |  | 1000 |  |  | 1000 | ns |
| $\mathrm{t}_{5}$ | Data Set Up Time | $\mathrm{tr}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leqslant 50 \mathrm{~ns}$ | 30 |  | 30 | 60 |  | 60 | ns |
| th | Data Hold Time | $\mathrm{tr}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leqslant 50 \mathrm{~ns}$ | 20 |  | 20 | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{pd}+}, \mathrm{t}_{\mathrm{pd}-}$ | Clock to Data Out Delay |  |  |  | 90 |  |  | 110 | ns |
| $\mathrm{C}_{\text {IN }}{ }^{\text {* }}$ | Input Capacitance | @ $1 \mathrm{MHz}, 250 \mathrm{mVPP}$ |  | 5 | 10 |  | 5 | 10 | pF |
| $\mathrm{Cout}^{*}$ | Output Capacitance | @ $1 \mathrm{MHz}, 250 \mathrm{mVPP}$ |  | 5 | 10 |  | 5 | 10 | pF |
| C $\phi^{*}$ | Clock Capacitance | @ $1 \mathrm{MHz}, 250 \mathrm{mVPP}$ |  | 110 | 140 |  | 110 | 140 | pF |

## SWITCHING CHARACTERISTICS AND OPERATING CONDITIONS (Over Operating Range)

$V_{D D}=-5 \mathrm{~V} \pm 5 \%$
(Test Load 1)

| Parameter | Description | Test Conditions |  | Max. |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{c}}$ | Clock Frequency Range | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$ | (Note 1) | 5.0 (Note 4) | MHz |
| $\mathrm{f}_{\mathrm{d}}$ | Data Repetition Rate (Note 1) |  | (Note 3) | 10.0 (Note 4) | MHz |
| t P $^{\text {PW }}$ | Clock Pulse Width |  | 0.07 | 10 | $\mu \mathrm{s}$ |
| $t \phi_{\mathrm{d}}$ | Clock Pulse Delay | t $\phi$ PW $=70 \mathrm{~ns}$ | 10 | (Note 2) | ns |
| $t_{f}, t_{r}$ | Clock Pulse Rise/Fall Time |  |  | 1000 | ns |
| $\mathrm{t}_{5}$ | Data Set Up Time |  | 30 |  | ns |
| $t_{h}$ | Data Hold Time |  | 20 |  | ns |
| ${ }^{\text {t }} \mathrm{pd}+{ }^{\text {t }}$ pd- | Clock to Data Out Delay |  |  | 90 | ns |

Notes:

1. See minimum operating frequency graph for low limits on data rep. rate.
2. Upper limit on $t_{\phi d}$ is determined by minimum frequency.
3. See max clock pulse delay graph for guarantee.
 Shift Registers."

## DESCRIPTION OF TERMS

## OPERATIONAL TERMS

$\mathbf{V}_{\mathrm{OH}}$ Minimum logic HIGH output voltage with output HIGH current $\mathrm{I}_{\mathrm{OH}}$ flowing out of output.
$\mathbf{V}_{\text {OL }}$ Maximum logic LOW output voltage with output LOW current
$\mathrm{I}_{\mathrm{L}}$ into junction of output and load resistor.
$\mathbf{V}_{\mathrm{IH}}$ Logic HIGH input voltage.
$\mathbf{V}_{\text {IL }}$ Logic LOW input voltage.
$\mathbf{v}_{\mathrm{OL}}$ Clock LOW input voltage.
$\mathbf{V}_{\mathrm{OH}}$ Clock HIGH input voltage.
$I_{1}$ Input leakage current.
$I_{0}$ Output leakage current.
$I_{D D}$ Power supply current.
$\mathrm{C}_{\text {IN }}$ Input capacitance.
$\mathbf{C}_{\phi}$ Input clock capacitance.
$\mathrm{C}_{\text {out }}$ Output capacitance.

## FUNCTIONAL TERMS

$\phi_{1}, \phi_{2}$ The two clock phases required by the dynamic shift register.
$f_{c}$ The clock frequency of the shift register.
$f_{d}$ The input data repetition rate.

## SWITCHING TERMS

t $\phi_{\mathrm{d}}$ The delay between the LOW to HIGH transition of a clock phase to the HIGH to LOW transition of the other clock phase.
$t_{t_{\mathrm{PW}}}$ The clock pulse widths necessary for correct operation.
$\mathbf{t}_{f}, \mathbf{t}_{r}$ The clock pulse rise and fall times necessary for correct operation.
$t_{s}$ The time required for the input data to be present prior to the LoW to HIGH transition of the clock phase to ensure correct operation.
$\mathbf{t}_{\mathrm{h}}$ The time required for the input data to remain present after the LOW to HIGH transition of the clock phase to ensure correct operation.
$\boldsymbol{t}_{\text {pd }+}$ The propagation delay from the HIGH to LOW clock phase $\phi_{1}$ transition to the output LOW to HIGH transition.
$\mathrm{t}_{\mathrm{pd}-}$ The propagation delay from the HIGH to LOW clock phase $\phi_{2}$ transition to the output HIGH to LOW transition.


## POWER CHARACTERISTICS



## ORDERING INFORMATION

## Am2802/Am1402A



Am2803/Am1403A


Am2804/Am 1404A


Am2803/Am1403A


Am2804/Am1404A



## Am2805/2806/2807/2808

## 512-and 1024-Bit Dynamic Shift Registers

## Jistinctive Characteristics

- Am2805 Plug-in Replacement Intel 1405A and Signetics 2505
Am2806 Plug-in Replacement Signetics 2512
Am2807 Plug-in Replacement Signetics 2524
Am2808 Plug-in Replacement Signetics 2525
- On chip recirculate and chip select controls
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- TTL and DTL compatible
- Full military temperature range devices available


## FUNCTIONAL DESCRIPTION

The Am2805 and Am2807 are 512-bit dynamic shift registers with recirculate logic on chip. The Am2806 and Am2808 are 1024-bit dynamic shift registers which also have built-in recirculate logic. When the write input is HIGH, data on the data input enters the first bit of the register during the $\phi_{2}$ clock time. If the write input is LOW, then the output of the register is written into the first bit instead. Data in the last bit of the register appears on the data output during the $\phi_{1}$ clock time if the read line is HIGH. If the read line is LOW, the output is OFF (high impedance state). The outputs of all four devices are open drains; they pull the output to $\mathrm{V}_{\mathrm{CC}}$ when ON and exhibit a very high impedance when OFF. An external pull-down resistor to ground or $V_{D D}$ must be used to establish the LOW logic level.
The Am2805 and Am2806 also have two chip select inputs, $\mathrm{CS}_{1}$ and $\mathrm{CS}_{2}$. If either of these inputs is LOW, the register recirculates and the output remains OFF, regardless of the state of the read and write lines. All inputs except the clocks are TTL/DTL compatible. A TTL input may be driven by the output if a 3 k pull-down resistor to $\mathrm{V}_{\mathrm{DD}}$ is used. The register outputs can be wire-ORed for expansion The devices are guaranteed to operate at speeds up to 3 MHz .

## LOGIC SYMBOLS



Am2805n $=512$
Am2806 n = 1024
$V_{C C}=P$ in 5 $V_{D D}=\operatorname{Pin} 10$


Am2807n $=512$
$V_{C C}=P$ in 8 Am2808 n = 1024

LOGIC DIAGRAM


Am2805/7 $\mathrm{n}=512$ Am2806/8 $n=1024$

ORDERING INFORMATION

| Ambient <br> Temperature | Package <br> Type | Length |  |
| :---: | :---: | :---: | :---: |
|  | 212 Bits | 1024 Bits |  |
| $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | Molded DIP <br> (8 Pin) | AM2807PC | AM2808PC |
|  | TO-100 <br> $(10 \mathrm{Pin})$ | AM2805HC | AM2806HC |
|  | TO-100 <br> $(10$ Pin $)$ | AM2805HM | AM2806HM |

CONNECTION DIAGRAMS
Top View


Note: PIN 1 is marked for orientation.

## Am2805/6/7/8

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DC Input Voltage with Respect to $\mathrm{V}_{\mathrm{CC}}$ | -20 V to +0.3 V |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)
$V_{D D}=-5 \mathrm{~V} \pm 5 \%, V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Am280××M $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Am280×XC $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Paramet | Description | Test Conditi |  |  | Min. | Typ. <br> (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage <br> (Notes 2 \& 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. | $\mathrm{I}_{\mathrm{OH}}=1.6 \mathrm{~mA},\left(\mathrm{R}_{\mathrm{L}}=5.6 \mathrm{k} \Omega\right)$ |  | 3.6 | 4.0 |  | Voits |
|  |  |  | $\mathrm{IOH}=2.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{L}}$ | $=3 k \Omega 1$ | 2.4 | 3.5 |  |  |
| ${ }^{1} \mathrm{OL}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{O}}=-5.5 \mathrm{~V}, \mathrm{~V}_{\phi 1}=\mathrm{V}_{\phi 2}=-12 \mathrm{~V}$ |  |  |  | 10 | 1000 | nA |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs except clocks |  | Am1405 | $\mathrm{V}_{\mathrm{CC}}-2.0$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | Volts |
|  |  |  |  | Am2505/12/24/25 | $V_{C C}-1.8$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{+0.3}$ |  |
|  |  |  |  | Am2805/6/7/8 | $\mathrm{V}_{\mathrm{CC}}-1.0$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{+0.3}$ |  |
| $V_{\text {IL }}$ | Input LOW Level \} | Guaranteed i voltage for al | put logical LOW inputs except clocks |  | $\mathrm{V}_{\mathrm{CC}}-10$ |  | $\mathrm{V}_{\mathrm{CC}}-4.2$ | Volts |
| 11 | Input Leakage Current | $\mathrm{V}_{\text {IN }}=-5.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | 500 | nA |
| $\mathrm{I}_{\phi}$ | Clock Input Leakage Current | $\mathrm{V}_{\phi}=-12 \mathrm{~V}$, | $A=25^{\circ} \mathrm{C}$ |  |  | 10 | 1000 | nA |
| $\mathrm{V}_{\phi} \mathrm{H}$ | Clock HIGH Level |  |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.0}$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{+0.3}$ | V |
| $\mathrm{V}_{\phi \text { L }}$ | Clock LOW Level |  |  |  | $\mathrm{V}_{\mathrm{CC}}-17$ |  | $\mathrm{V}_{\mathrm{CC}}-14.5$ | V |
| 1 D | Power Supply Current | $\mathrm{f}=1 \mathrm{MHz}, \top_{A}$ <br> Output Open | $=25^{\circ} \mathrm{C}$ | Am2805/7 |  | 7 | 12 | mA |
|  | (Note 4) |  | $\mathrm{t}_{\phi \mathrm{L}}=150 \mathrm{~ns}$ | Am2806/8 |  | 10 | 20 |  |

Notes: 1. Typical Limits are at $V_{C C}=5.0 \mathrm{~V}, V_{D D}=-5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Ambient and maximum loading.
2. Variations in $V_{C C}$ will be tracked directly by $V_{O H}$ and input thresholds.
3. The output is open drain and the logic LOW level must be defined by an external pull-down resistor. A 3k resistor to VD provides TTL compatibility.
4. The power supply current flows only while one clock is LOW. Average power is therefore directly proportional to clock duty cycle (ratio of clock LOW time to total clock period.) See curves next page.

SWITCHING CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\phi \mathrm{L}}=-11 \mathrm{~V}\right)$

| Parameters | Definition | Test Conditions |  |  | Min. | Typ.(Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | Maximum Clock and Data Rate | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | 4.0 | 7.0 |  | MHz |
|  |  | Am280× | $-55^{\circ} \mathrm{C}$ t | $25^{\circ} \mathrm{C}$ | 3.0 |  |  |  |
| $\mathbf{t}_{\phi \mathrm{d}}$ | Delay Between clocks |  |  |  | 5.0 |  | Note 5 | ns |
| $\mathrm{t}_{\phi \mathrm{pw}}$ | Clock LOW Time |  |  |  | 0.070 |  | Note 8 | $\mu \mathrm{s}$ |
| $\mathbf{t r}_{\mathrm{r}}, \mathbf{t}_{\mathrm{f}}$ | Clock Rise and Fall Times | 10\% to 90\% |  |  |  |  | 1.0 | $\mu \mathrm{s}$ |
| $t_{s}$ (D) | Set-up Time, Data Input (see definitions) | $t_{r}=t_{f}=50 \mathrm{~ns}$ |  |  |  |  | 150 | ns |
| $t_{h}(\mathrm{D})$ | Hold Time, Data Input (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}$ |  |  |  |  | 0 | ns |
| $t_{s}(C)$ | Set-up Time, Read, Write and Recirculate Controls (see definitions) | $\mathrm{tr}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}$ |  |  |  |  | 135 | ns |
| $t_{h}(\mathrm{C})$ | Hold Time, Read, Write and Recirculate Controls (see definitions) | $t_{r}=t_{f}=50 \mathrm{~ns}$ |  |  |  |  | 0 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | Delay, Clock to Data Out | $\mathrm{R}=\mathrm{HIGH}$ | $0^{\circ} \mathrm{C}$ to | ${ }^{\circ} \mathrm{C}$ |  |  | 100 | ns |
| $\mathrm{c}_{\text {in }}, \mathrm{C}_{\text {out }}$ | Capacitance, Any Input and Output (Note 6) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  |  |  | 5.0 | pF |
| $\mathrm{C}_{\phi}$ | Clock Input Capacitance (Note 6) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |  | Am2805/7 |  |  | 50 | pF |

Notes: 5. The maximum delay between clocks ( $\phi_{1}$ and $\phi_{2}$ both HIGH) is a function of junction temperature. The junction temperature is a function of ambient temperature and clock duty cycle. See curves for minimum frequency.
6. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design
7. For some reason known only to God and Intel, the convention for $\phi_{1}$ and $\phi_{2}$ for this device are reversed from the normal. $\phi_{1}$ is the output clock and $\phi_{2}$ is the input clock.
8. $100 \mu \mathrm{sec}$ or $50 \%$ duty cycle, whichever is less.

## DEFINITION OF TERMS

Dynamic Shift Register A shift register in which data storage occurs on small capacitive nodes rather than in bistable logic circuits. Dynamic shift registers must be clocked continuously to maintain the charge stored on the nodes.
$\phi_{\mathbf{1}}, \phi_{\mathbf{2}}$ The two clock pulses applied to the register. The clock is ON when it is at its negative voltage level and OFF when it is at $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$. Data is accepted into the master of each bit during $\phi_{2}$ and is transferred to the slave of each bit during $\phi_{1}$.
$f_{\text {max }}$ The maximum frequency at which the register will operate. This is the data rate through the register and also the frequency of each clock signal.
$\mathrm{t}_{\phi \mathbf{d}}$ Clock delay time. The time elapsing between the LOW-toHIGH transition of one clock input and the HIGH-to-LOW transition of the other clock input. During $t_{\phi d}$ both clocks are HIGH and all data is stored on capacitive nodes.
$\mathbf{t}_{\phi \mathbf{p w}}$ Clock pulse width. The LOW time of each clock signal. During $\mathrm{t}_{\phi \mathrm{pw}}$ one of the clocks is ON, and data transfer between master and slave or slave and master occurs.
$\mathbf{t}_{\mathbf{r}}, \mathbf{t}_{\mathbf{f}}$ Clock rise and fall times. The time required for the clock signals to change from $10 \%$ to $90 \%$ of the total level change occuring.
$\mathrm{t}_{\mathbf{s}}$ (D) Data set-up time. The time prior to the LOW-to-HIGH transition of $\phi_{2}$ during which the data on the data input must be steady to be correctly written into the memory.
$t_{h}$ (D) Data hold time. The time following the LOW-to-HIGH transition of $\phi_{2}$ during which the data must be steady. To correctly write data into the register, the data must be applied by $t_{s}(D)$ before this transition and must not be changed until $t_{h}(D)$ after this transition.
$\mathrm{t}_{\mathbf{s}}(\mathrm{C}), \mathrm{t}_{\mathbf{h}}(\mathrm{C})$ The set-up and hold times for the Read, Write, and Chip Select controls, relative to the LOW-to-HIGH transition of the appropriate clock phase.
$\mathbf{t}_{\mathbf{p d}}$ The delay from the start of a read cycle to correct data present at the register output. A read cycle is begun when $\phi_{1}$ is LOW AND Read is HIGH.


KEY TO TIMING DIAGRAM

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROM H TOL | WILL BE CHANGING FROM H TO L |
|  | MAY CHANGE FROM L TO H | WILL BE CHANGING FROM LTOH |
|  | DON'T CARE; ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |



SCHEMATIC DIAGRAM


Note: No CS inputs on Am2807/8
$\equiv=v_{c c}$

TO-100 Low


Molded Mini-DIP

## 

(20)

Metallization and Pad Layout
Am2805/7
$106 \times 78$ Mils


Metalization and Pad Layout


## Am2809

## Dual 128-Bit Static Shift Register

## Distinctive Characteristics

- Second source to Signetics 2521.
- TTL compatible on clock and data inputs.
- Operation guaranteed from DC-to-2.5MHz.
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883.
- Low capacitance on clock and data inputs.



## Am2809

MAXIMUM RATINGS (Above which the useful life may be impaired)
Storage Temperatur $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Temperature (Ambient) Under Bias $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
DC Input Voltage with Respect to $\mathrm{V}_{\mathrm{CC}}$ -20 V to +0.3 V

## OPERATING RANGE

| Part Number | Ambient Temperature | $V_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{GG}}$ |
| :---: | :---: | :---: | :---: |
| Am2809PC <br> Am2809HC | $0{ }^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | $-12 \mathrm{~V} \pm 5 \%$ |
| Am2809HM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | $-12 \mathrm{~V} \pm 5 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  |  | Min. | Typ. <br> (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.5}$ |  |  | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{IOL}=1.6 \mathrm{~mA}$ |  |  |  | -4 | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | $V_{C C-1.7}$ |  | $\mathrm{V}_{\text {CC }}+0.3$ | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | $V_{\text {cc }}-3.95$ | Volts |
| $1_{\text {IL }}$ | Input LOW Current | $V_{C C}=M A X ., V_{\text {IN }}=0 \quad T_{A}=25^{\circ} \mathrm{C}$ |  |  |  | 10 | 500 | nA |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  |  | 10 | 500 | $n \mathrm{~A}$ |
| ${ }^{\mathbf{I} G G}$ | Power Supply Current | $\begin{aligned} & f=2.5 \mathrm{MHz} \\ & V_{C C}=\mathrm{MAX} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=$ |  |  | 24 | 32 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=$ | to $+70^{\circ} \mathrm{C}$ |  |  | 38 |  |
|  |  | $f=2.0 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=$ | ${ }^{\circ} \mathrm{C}$ to $1125^{\circ} \mathrm{C}$ |  |  | 44 |  |

Note: 1. Typical Limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

|  |  |  | $\begin{aligned} & \text { Am2809PC } \\ & \text { Am2809HC } \end{aligned}$ |  |  | Am2809HM |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{f}_{\mathrm{c}}$ | Clock Frequency Range |  | 0 |  | 2.5 | 0 |  | 2.0 | MHz |
| $\mathrm{t}_{\phi \mathrm{pw}} \mathbf{H}$ | Clock HIGH Time |  | 0.2 |  | $\infty$ | 0.25 |  | $\infty$ | $\mu \mathrm{s}$ |
| $\mathbf{t}_{\phi \mathrm{pw}} \mathbf{L}$ | Clock LOW Time |  | 0.2 |  | 100 | 0.25 |  | 100 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock Rise and Fall Times | 10\% to 90\% |  |  | 1.0 |  |  | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{s}$ (D) | Set-up Time, Data Input (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}$ |  |  | 75 |  |  | 100 | ns |
| $t_{h}$ (D) | Hold Time, Data Input (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}$ |  |  | 50 |  |  | 65 | ns |
| $t_{s}(\overline{\mathrm{RC}})$ | Set-up Time, Recirculate Control (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}$ |  |  | 50 |  | , | 100 | ns |
| $t_{h}(\overline{\mathrm{RC}})$ | Hold Time, Recirculate Control (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}$ |  |  | 50 |  |  | 65 | ns |
| ${ }_{\text {t }}{ }_{\text {d }}$ | Delay, Clock to Data Out |  |  | 170 | 300 |  | 170 | 350 | ns |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Any Input (Note 2) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {iN }}=\mathrm{V}_{\mathrm{CC}}$ |  | 3 | 7 |  | 3 | 7 | pF |

[^4]

KEY TO TIMING DIAGRAM

| WAVEFORM | INPUTS | OUTPUTS | WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MUSTBE <br> STEADY | WILL BE <br> STEADY |  |  |  |

## CHARACTERISTIC CURVES



## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dyriamically while the clock is LOW and is transferred to the static slaves while the clock is HIGH. The clock may be stopped indefinitely in the HIGH state, but there are limitations on the time it may reside in the LOW state.

Typical Propagation Delay Versus Ambient Temperature


SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from LOW-to-HIGH. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.


## 128-Word x 8-Bit Pseudo-Random Access Memory

Data stored in the four dual 128 -bit shift registers can be accessed randomly by comparing the desired address with the address currently available at the shift register I/O. A pair of Am93L16 low-power counters keeps track of data addresses as the data circulates around the memory. Other Am93L16 counters are used as 4 -bit registers with enables by grounding the count enables. They are used to store the requested address, the new data to be written into the memory, and the data read from the memory. The Am93L24 comparators switch the memories from the recirculate mode to the write mode to enter new data in a write operation. Similarly, the output storage registers are enabled when the Am93L24s indicate comparison in a read operation.


## Am2810

## Distinctive Characteristics

- 2nd Source to Mostek 1002P
- Built-in pull-up resistors
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883
- Operation guaranteed from DC to 2 MHz


## FUNCTIONAL DESCRIPTION

The Am2810 is a dual 128 -bit static shift register built using P-channel silicon gate MOS technology. The two registers each have a two-input multiplexer on their inputs, so that input data may be selected from one of two sources. Each register has a separate clock input, and operates with a low-voltage TTL clock signal. The registers shift on the LOW-to-HIGH edge of the clock signal. Data at the inputs must be steady for a set-up time before and a hold time after this clock transition. Since data storage is static, the clock may be halted indefinitely in the HIGH state. The outputs of each register can drive one TTL load or three Am93L low-power TTL loads.
The two-input multiplexer on the input of each register is controlled by the RC (recirculate control) input. When RC is LOW, data is accepted on the $R_{i n}$ input; when RC is HIGH, data is accepted on the $D_{\text {in }}$ input. The inputs to the registers have built-in pull-up resistors to provide total TTL compatibility. The $V_{\text {RA }}$ pin controls the pull-up resistors for register $A D_{\text {in }}$ and RC inputs. The $V_{R B}$ pin controls the pull-up resistors for the register $\mathrm{B} \mathrm{D}_{\mathrm{in}}$ and RC inputs. The $\mathrm{V}_{\mathrm{R} \phi}$ pin controls the resistor on the clock input to both registers. When the resistor control pins are tied to $\mathrm{V}_{\mathrm{GG}}(-12 \mathrm{~V})$, the resistors are enabled and pull the inputs they affect up to $\mathrm{V}_{\mathrm{SS}}$. When the resistor control pins are tied to $\mathrm{V}_{\mathrm{SS}}$ the resistors are all very high impedance and the inputs they affect all exhibit normal MOS characteristics. The $R_{\text {in }}$ inputs are intended to be the recirculate inputs from an MOS output and these inputs do not have pull-up resistors associated with them.

LOGIC SYMBOL


$$
\begin{aligned}
& V_{R A}=\operatorname{Pin} 16 \\
& V_{R B}=\operatorname{Pin} 1 \\
& V_{R \phi}=\operatorname{Pin} 10
\end{aligned}
$$

$$
V_{S S}=\operatorname{Pin} 7
$$

$$
\begin{aligned}
& V_{D S}=P \text { in } 6 \\
& V_{G G}=\operatorname{Pin} 11
\end{aligned}
$$

LOGIC BLOCK DIAGRAM (One Register Shown)



Am2810
MAXIMUM RATING (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

## OPERATING RANGE

| Part Number | $T_{A}$ | $V_{\text {SS }}$ | $V_{D D}$ | $V_{G G}$ |
| :--- | :---: | :---: | :---: | :---: |
| Am2810×C <br> Am1002P <br> Am1002L | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12.0 \mathrm{~V} \pm 5 \%$ |
| Am2810×M | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12.0 \mathrm{~V} \pm 5 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless otherwise noted)

| Parameters | Description | Test Conditions |  | Typ. <br> (Note 1) |  | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | ${ }^{1} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\text {SS }}-1$ |  |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical voltage for all inputs |  | $\mathrm{V}_{\mathrm{SS}^{-1}}$ |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical voltage for all inputs |  |  |  | $\mathrm{VSS}^{-4}$ | Volts |
| $\begin{aligned} & \text { IIL } \\ & \text { (Note 2) } \end{aligned}$ | Resistors Disabled Input LOW Current | $\begin{aligned} & V_{S S}=M A X . V_{I N}=0 V \\ & V_{R A}=V_{R B}=V_{R \phi}=V_{S S} \end{aligned}$ |  |  | . | -40 | $\mu \mathrm{A}$ |
| $\begin{aligned} & I_{I L}(\Omega) \\ & \text { (Note } 2 \text { ) } \end{aligned}$ | Resistors Enabled Input LOW Current | $\begin{aligned} & V_{S S}=M A X ., V_{I N}=0.4 V \\ & V_{R A}=V_{R B}=V_{R \phi}=V_{G} \end{aligned}$ | 2810/Am1002P only | -0.3 |  | -2.0 | mA |
| $\left.\mathrm{IIL}^{( } \phi\right)$ | Input LOW Current Clock Input | 1002L only |  | -0.6 |  | -4.0 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{R A}=V_{R B}=V_{R \phi}=V_{\text {IN }}=V_{S S}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| ISS | VSS Power Supply Current | $f=1 \mathrm{MHz}$ <br> Inputs and Outputs Open | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  | 14 | 25 | mA |
|  |  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | 35 |  |
| ${ }^{\prime} \mathrm{GG}$ | VGG Power Supply Current |  | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  | -4 | -10 |  |
|  |  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | -15 |  |

Notes: 1. Typical Limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. On chip pull-up resistors are provided for the clock and data inputs; they are enabled when the appropriate $V_{R}$ input is at $-12 V$. When the $V_{R}$ inputs are at $V_{S S}$, the resistors are disabled and the inputs exhibit normal MOS characteristics ( $I_{I L}$ and $I_{1 H}$ ), the recirculate data inputs have no pull-up resistors and always exhibit MOS characteristics. All pull-up resistors are disabled on the Am1002L except the one on the clock.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

|  |  |  | Am2810 |  |  | $\begin{aligned} & \text { Am1002P/ } \\ & \text { Am1002L } \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions |  |  |  | Min. | Typ. | Max. |  |
| $f_{\text {max }}$ | Maximum Clock Frequency |  | 2.0 |  |  | 1.0 |  |  | MHz |
| $\mathrm{t}_{\phi \mathrm{pw}}{ }^{\mathbf{H}}$ | Clock HIGH Time |  | 0.2 |  | $\infty$ | 0.4 |  | $\infty$ | $\mu \mathrm{S}$ |
| $\mathbf{t}_{\phi \text { pw }} \mathbf{L}$ | Clock LOW Time |  | 0.2 |  | 100 | 0.3 |  | 10 | $\mu \mathrm{s}$ |
| $t_{r}, t_{f}$ | Clock Rise and Fall Times |  | 10 |  | 200 | 10 |  | 200 | ns |
| $t_{s}(\mathrm{D})$ | Set-up Time, D or R Inputs (see definitions) | $t_{r}=t_{f}=50 \mathrm{~ns}, V_{R}=-12 \mathrm{~V}$ |  |  | 100 |  |  | 50 | ns |
| $t_{h}(\mathrm{D})$ | Hold Time, D or R Inputs (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}, \mathrm{~V}_{\mathrm{R}}=-12 \mathrm{~V}$ |  |  | 100 |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{s}}(\overline{\mathrm{RC}})$ | Set-up Time, $\overline{\mathrm{RC}}$ Input (see definitions) |  |  |  | 100 |  |  | 100 | ns |
| $\mathrm{th}^{(1)}$ | Hold Time, $\overline{\mathrm{RC}}$ Input (see definitions) |  |  |  | 200 |  |  | 300 | ns |
| $t_{\text {pd }}$ | Delay, Clock to Output LOW or HIGH | $\mathrm{R}_{\mathrm{L}}=2.9 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | (Note 4) |  | 250 | (Note 4) |  | 450 | ns |
| $\mathrm{t}_{\mathrm{pr}},{ }^{\text {p }}$ pf | Output Rise and Fall Times | 10\% to $90 \%$ |  |  | 100 |  |  | 150 | ns |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Any Input (Note 3) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  | 3 | 7 |  | 3 | 10 | pF |

Notes: 3. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.
4. At any temperature, $t_{p d} \mathrm{~min}$. is always much greater than $\mathrm{t}_{\mathrm{h}}(\mathrm{D})$ max.

## TIMING DIAGRAM



## TEST CIRCUIT



## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static, shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is LOW and is transferred to the static slaves while the clock is HIGH. The clock may be stopped indefinitely in the HIGH state, but there are limitations on the time it may reside in the LOW state.

SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from LOW-to-HIGH. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.


## Am2814/3114

## Dual 128-Bit Static Shift Register

## Distinctive Characteristics

- 2nd Source to Texas Instruments 3114
- Operation guaranteed from DC to 2.5 MHz .
- 100\% reliability assurance testing in compliance with MIL-STD-883
- Full military grade devices available



## Am2814/3114

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {DD }}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-15 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

## OPERATING RANGE

|  | $\mathrm{T}_{\mathrm{A}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{GG}}$ | $\mathrm{V}_{\text {DD }}$ |
| :--- | :---: | :---: | :---: | :---: |
| Am2814PC, DC | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | -11 V to -13 V | GND |
| Am3114JC, NC |  |  |  |  |
| Am2814DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | -11.4 V to -12.6 V | GND |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless otherwise noted)

| Parameters | Description | Test Conditions |  | Min. | (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{IOH}^{\prime}=-200 \mu \mathrm{~A}$ |  | $\mathrm{V}_{S S}-1$ |  |  | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | Am3114 | $\frac{3.5}{v_{S S}-1.5}$ |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.6 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {SS }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.6 \mathrm{~V}$ |  |  |  | 0.5 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  |  |  | 0.5 | $\mu \mathrm{A}$ |
| ISS | V SS Power Supply Current | Inputs and Outputs Open $f=1 \mathrm{MHz}$ | Am3114 |  | 15 |  | mA |
|  |  |  | Am2814XC |  | 14 | 25 |  |
|  |  |  | Am2814XM |  | 14 | 35 |  |
| ${ }^{\prime} \mathrm{GG}$ | VGG Power Supply Current | Inputs and Outputs Open$f=1 \mathrm{MHz}$ | Am3114 |  | -4 |  |  |
|  |  |  | Am2814XC |  | -4 | -10 |  |
|  |  |  | Am2814XM |  | -4 | -15 |  |

Note 1. Typical Limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions | Am3114 |  |  | Am2814 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock Frequency |  | 2.0 |  |  | 2.5 |  |  | MHz |
| $\mathbf{t}_{\phi \mathrm{p} \mathrm{w} \mathbf{H}}$ | Clock HIGH Time |  | . 330 |  | $\infty$ | . 200 |  | $\infty$ | $\mu \mathrm{s}$ |
| ${ }^{t_{\phi p W}{ }^{\text {L }}}$ | Clock LOW Time |  | . 130 |  | 100 | . 170 |  | 100 | $\mu \mathrm{s}$ |
| $t_{r}, t_{f}$ | Clock Rise and Fall Times |  |  |  | 5 |  |  | 5 | $\mu \mathrm{s}$ |
| $t_{s}(\mathrm{D})$ | Set-up Time, D or R Inputs (see definitions) |  |  |  | 100 |  |  | 100 | ns |
| $t_{h}(\mathrm{D})$ | Hold Time, D or R Inputs (see definitions) | $\mathrm{tr}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leqslant 50 \mathrm{~ns}$ |  |  | 100 |  |  | 100 | ns |
| $\mathbf{t s}_{\text {s }}(\mathrm{RC})$ | Set-up Time, RC Input (see definitions) |  |  |  | 100 |  |  | 100 | ns |
| $t_{h}(\mathrm{RC})$ | Hold Time, RC Input (see definitions) |  |  |  | 150 |  |  | 150 | ns |
| $t_{\text {pd }}$ | Delay, Clock to Output LOW or HIGH | $\mathrm{R}_{\mathrm{L}}=2.7 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |  |  | 350 | (Note 4) |  | 250 | ns |
| $\mathrm{t}_{\mathrm{pr}}, \mathrm{t}_{\mathrm{pF}}$ | Output Rise and Fall Times | 10\% to 90\% |  |  |  |  |  | 100 | ns |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Any Input (Nate 3) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  |  | 13 |  | 3 | 7 | pF |

Notes: 3. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.
4. At any temperature, $t_{p d} \min$. is always much greater than $t_{h}(D)$ max.


## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static,shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is LOW and is transferred to the static slaves while the clock is HIGH. The clock may be stopped indefinitely in the HIGH state, but there are limitations on the time it may reside in the LOW state.

SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from LOW-to-HIGH. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.

## APPLICATIONS



Eight Register 256-Bit Memory System
Data enters one of the eight 256 -bit registers when the write enable input to the decoder is LOW. The addressed register will accept the data on the data input; the other seven registers will recirculate their data. Outputs are driven directly into an Am9312 8-input multiplexer. Obviously, the read and write registers need not be the same. Pull-up resistors are required on all register inputs driven from TTL.

TRUTH TABLE

| $R C$ | $D_{\text {IN }}$ | $R_{\text {IN }}$ | Data Entered |
| :---: | :---: | :---: | :---: |
| $L$ | $L$ | $X$ | $L$ |
| $L$ | $H$ | $X$ | $H$ |
| $H$ | $X$ | $L$ | $L$ |
| $H$ | $X$ | $H$ | $H$ |

$H=$ HIGH Voltage level
$L=$ LOW Voltage Level
L = LOW Voltage Level
$\mathrm{X}=$ Don't Care

PHYSICAL DIMENSIONS

## Dual-In-Line

Side Brazed




## Am2825•Am2826•Am2827

## 2048-Bit Dynamic Shift Registers

## Distinctive Characteristics

- 6 MHz data rate guaranteed
- Single 2048 and dual 1024-bit configurations
- Low power dissipation
- TTL compatible data inputs and outputs
- On chip recirculate and input select controls
- Plug-in replacement for National 5025/26/27
- Full military temperature range devices available
- 100\% reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am2825/26/27 are military and commercial grade 2048 -bit dynamic shift registers. The Am2825 is a dual 1024-bit device with on-chip recirculate and a load control (LC) common to both registers. When LC is HIGH, the two registers recirculate data; when LC is LOW new data is entered through the data inputs. The Am2826 is similar, but each register has two data inputs, selected by separate input select (IS) signals. The Am2827 is a single 2048-bit register with on-chip recirculate and a load control. All the devices can drive one standard TTL load or three Am93L series low-power TTL loads. The select, load command, and data inputs may be driven by TTL signals. Two high-voltage clock signals, $\phi 1$ and $\phi 2$, are required. Internally, each shift register consists of two multiplexed registers, so that a data shift occurs on each $\phi 1$ or $\phi 2$ clock pulse. The data rate, therefore, is double the frequency of either clock signal.

## ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :--- | :---: | :---: |
| 10-Pin Molded | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2825PC |
| 16-Pin Hermetic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2825DC |
| 16-Pin Hermetic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2825DM |
| 16-Pin Molded | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2826PC |
| 16-Pin Hermetic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2826DC |
| 16-Pin Hermetic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2826DM |
| 8-Pin Molded | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2827PC |
| 8-Pin Hermetic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2827DM |
| 8-Pin Hermetic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2827DC |

LOGIC DIAGRAMS
Am2825


Am2826


## CONNECTION DIAGRAMS

Top View

Am 2825


Am2825


Am2826


Am2827


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DC Input Voltage with Respect to $\mathrm{V}_{\mathrm{SS}}$ | -20 V to +0.3 V |

## OPERATING RANGE

| Part Number | $V_{\text {SS }}$ | $V_{D D}$ | $V_{G G}$ | $\mathrm{~T}_{\mathrm{A}}$ |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{AM} 2825 / 6 / 7 \mathrm{DM}$ | $+5.0 \mathrm{~V} \pm 5 \%$ | 0 V | -10.0 V to -11.0 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{AM} 2825 / 6 / 7 \mathrm{PC}, \mathrm{DC}$ | $+5.0 \mathrm{~V} \pm 5 \%$ | 0 V | -10.0 V to -11.0 V | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  |  Typ. <br> Min. (Note 1) |  | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |  | 2.4 |  | $\mathrm{V}_{\text {SS }}$ | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |  | 0.0 |  | 0.4 | Volts |
| $\mathrm{V}_{1} \mathrm{H}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs except clocks |  | $\mathrm{V}_{\text {SS }}-1.0$ |  | $\mathrm{V}_{\text {SS }}+0.3$ | Volts |
| $V_{1 L}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs except clocks |  | $V_{S S}-10$ |  | $\mathrm{V}_{\text {SS }}-4.2$ | Volts |
| 11 | Input Leakage Current | $\mathrm{V}_{\text {IN }}=-10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | 500 | nA |
| $\mathrm{I}_{\phi}$ | Clock Input Leakage Current | $\mathrm{V}_{\phi}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 50 | 1000 | nA |
| $\mathbf{V}_{\phi} \mathrm{H}$ | Clock HIGH Level | $\mathrm{T}^{\circ}{ }^{\circ} \mathrm{C}$ |  | $\mathrm{V}_{\text {SS }}-1.0$ | . | $\mathrm{V}_{\text {SS }}+0.3$ | Volts |
| $\mathbf{V}_{\phi L}$ | Clock LOW Level |  |  | $\mathrm{V}_{\mathrm{GG}}-0.3$ |  | $\mathrm{V}_{\mathrm{GG}}+0.8$ | Volts |
| ${ }^{\text {IGG }}$ | $\mathrm{V}_{\mathrm{GG}}$ Current |  |  |  | 2.5 | 5 | mA |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{SS}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GG}}=-11.0 \mathrm{~V} \end{aligned}$ | $\mathrm{f}_{\phi}=1.0 \mathrm{MHz}$ |  | 2.5 | 5 |  |
|  |  |  | $\mathrm{f}_{\phi}=3.0 \mathrm{MHz}$ |  | 2.5 | 5 |  |
| ${ }^{\prime}$ DD | $\mathrm{V}_{\text {DD }}$ Current |  | . $01 \mathrm{MHz}<_{\phi}<0.1 \mathrm{MHz}$ |  | 4 | 6 | $m A$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\phi \mathrm{L}}=-11.0 \mathrm{~V} \\ & \mathrm{t}_{\phi \mathrm{pw}}=125 \mathrm{~ns} \\ & \text { Data }=11110000 . . \end{aligned}$ | $\mathrm{f}_{\phi}=1.0 \mathrm{MHz}$ |  | 20 | 30 |  |
|  |  |  | $\mathrm{f}_{\phi}=3.0 \mathrm{MHz}$ |  | 45 | 65 |  |

Note: 1. Typical Limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-10.5 \mathrm{~V}$ and $25^{\circ} \mathrm{C}$ ambient.

SWITCHING CHARACTERISTICS AND OPERATING REQUIREMENTS OVER OPERATING RANGE

| Parameters | Definition | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to | $0^{\circ} \mathrm{C}$ | 0.02 |  | 6.0 | MHz |
| ${ }^{\text {f }}$ | D | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ | 0.12 |  | 4.0 |  |
|  | Clock Frequency (Note 3) | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to | $0^{\circ} \mathrm{C}$ | 0.01 |  | 3.0 |  |
| ${ }_{\boldsymbol{\phi}}$ |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ | 0.06 |  | 2.0 |  |
| $\mathbf{t}_{\phi \mathbf{d}}$ | Delay Between Clocks (Note 3) |  |  | 10 |  | Note 3 | ns |
|  | Clock LOW Time | $\mathrm{t}_{\phi \mathrm{t}}=20 \mathrm{~ns}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0.125 |  | 10 | $\mu \mathrm{s}$ |
| $t_{\phi}{ }^{\text {d }}$ |  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0.180 |  | 10 |  |
| $\mathbf{t}_{\phi t}$ | Clock Rise and Fall Times | 10\% to $90 \%$ |  |  |  | 0.5 | $\mu \mathrm{s}$ |
|  | Set-Up Time, Data and Select Inputs (See Definitions) |  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  |  | 40 | ns |
| ${ }^{\text {s }}$ |  |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | 60 |  |
| $t_{\text {h }}$ | Hold Time, Data and Select Inputs (See Definitions) |  | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 30 \\ & 50 \end{aligned}$ | ns |
| ${ }^{t} \mathrm{pd}$ | Delay, Clock to Data Out | $C_{L}=15 \mathrm{pF}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | 80 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}} 15 \mathrm{l}$ |  |  |  | 120 |  |
| $\mathrm{C}_{(\mathrm{D})}$ | Capacitance, Data Input | Note 4 $f=1 \mathrm{MHz}, V_{I N}=0 V$ <br> All other pins at GND |  |  |  | 5 | pF |
| $\mathrm{C}_{(S)}$ | Capacitance, Select Input or LC |  |  |  |  | 7 | pF |
| $\mathrm{C}_{(\phi)}$ | Capacitance, Clock Input |  |  |  | 175 | 220 |  |

Notes: 2. The Data Rate is twice the frequency of either clock phase.
3. The maximum delay between clocks ( $\phi_{1}$ and $\phi_{2}$ both HIGH) is a function of junction temperature. The junction temperature is a function of ambient temperature and clock duty cycle. See curves for minimum frequency on page 3.
4. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.

## TRUTH TABLES

Am2825 and Am2827

| LC | IN | OUT | DATA ENTERED |
| :---: | :---: | :---: | :---: |
| L | L | X | L |
| L | H | X | $H$ |
| $H$ | $X$ | L | L |
| H | X | H | $H$ |

Am2826

| IS | INPUT 1 | INPUT 2 | DATA ENTERED |
| :---: | :---: | :---: | :---: |
| L | L | X | L |
| L | H | X | H |
| H | X | L | L |
| H | X | H | H |

## FUNCTIONAL EQUIVALENT OF EACH REGISTER



Since the two registers shift on opposite clock pulses, a new data bit is entered on both $\phi_{1}$ and $\phi_{2}$. Data entering the register on $\phi_{1}$ will appear at the output on $\phi_{1}$ (from the negative edge of $\phi_{1}$ to the negative edge of $\phi_{2}$ ).

## DEFINITION OF TERMS

Dynamic Shift Register A shift register in which data storage occurs on small capacitive nodes rather than in bistable logic circuits. Dynamic shift registers must be clocked continuously to maintain the charge stored on the nodes.
$\phi_{1}, \phi_{2}$ The two clock pulses applied to the register. The clock is ON when it is at its negative voltage level and OFF when it is at $\mathrm{V}_{\mathrm{SS}}$. Data is accepted into the master of each bit during one phase and is transferred to the slave of each bit during the other phase.
$\mathbf{t}_{\phi \mathbf{d}}$ Clock delay time. The time elapsing between the LOW-toHIGH transition of one clock input and the HIGH-toLOW transition of the other clock input. During $\mathrm{t}_{\phi \mathrm{d}}$ both clocks are HIGH and all data is stored on capacitive nodes.
$\mathbf{t}_{\phi \mathrm{pw}}$ Clock pulse width. The LOW time of each clock signal. During $\mathrm{t}_{\phi \mathrm{pw}}$ one of the clocks is ON, and data transfer between master and slave or slave and master occurs.
$\mathbf{t}_{\phi \mathbf{t}}$ Clock rise and fall times. The time required for the clock signals to change from $10 \%$ to $90 \%$ of the total level change occuring.
$\mathrm{t}_{\mathbf{s}}$ (D) Data set-up time. The time prior to the LOW-to-HIGH transition of $\phi$ during which the data on the data input must be steady to be correctly written into the memory.
$t_{h}(D)$ Data hold time. The time following the LOW-to-HIGH transition of $\phi$ during which the data must be steady. To correctly write data into the register, the data must be applied by $\mathrm{t}_{\mathrm{s}}(\mathrm{D})$ before this transition and must not be changed until $\mathrm{th}_{\mathrm{h}}(\mathrm{D})$ after this transition.
${ }^{\text {t pd }}$ The delay from a HIGH-to-LOW clock transition to correct data present at the register output.

## SWITCHING WAVEFORMS



Clock Rise Time 20ns
Clock Fall Time 20ns
Output Load 1 TTL Load

Guaranteed Minimum Clock Frequency Versus Temperature


Typical Power Supply Current Versus Temperature


Maximum Clock Frequency Versus Temperature

$\mathrm{VOH}_{\mathrm{OH}}$ Versus IOH


Typical Power Supply Current Versus Data Rate


Typical Power Supply Current Versus Clock Pulse Width $\mathbf{t}_{\phi \mathbf{p w}}$



## Am2833/2533

## 1024-Bit Static Shift Registers

## Distinctive Characteristics

- Second source to Signetics 2533
- All inputs are low-level DTL/TTL compatible
- Static operation with single clock input.
- 100\% reliability assurance testing in compliance with MIL-STD-883.
- DC to 2.0 MHz operation with Am2833
FUNCTIONAL DESCRIPTION
The Am2533/2833 is a quasi-static 1024-bit MOS shift
register using low-threshold P-channel silicon gate tech-
nology.
The device has a single TTL/DTL compatible clock input,
Cp. Data in the register is stored in static, cross-coupled
latches while the clock is LOW, so that the clock may be
stopped indefinitely in the LOW state. When the clock
shifts from LOW to HIGH to LOW a dynamic transfer of
data occurs from one static latch to the next. The input of
the register is a two-input multiplexer with both data in-
puts available. A select line, S, determines whether data will
be accepted from the IO input (S = LOW) or the If input
(S $=$ HIGH). The register can be placed in the recirculate
mode by tying the output, O, to one of the data inputs, and
using the select line as a write/recirculate control. The
Am2833 is functionally identical to the Am2533 but has
superior performance over an extended temperature range.


## LOGIC DIAGRAM



| ORDERING INFORMATION |  |  |  | CONNECTION DIAGRAM |
| :---: | :---: | :---: | :---: | :---: |
| Package Type | Temperature Range | Am2533 <br> Order <br> Number | Am2833 <br> Order <br> Number |  |
| Molded DIP Hermetic DIP Hermetic DIP | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | AM2533V <br> AM2533DC | AM2833PC AM2833DC AM2833DM |  |
|  |  |  |  | Note: Pin 1 marked for orientation |

Am2833/2533
MAXIMUM RATING (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{CC}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{CC}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{CC}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |

OPERATING RANGE

| Part No. | Temperature | V | CC | VGG |
| :--- | :---: | :---: | :---: | :---: | V $_{\text {DD }}$

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  | Min. | Typ. <br> (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 2.4 | 3.5 |  | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | Am2533 | $\mathrm{V}_{\mathrm{CC}}-1.8$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{+0.3}$ | Volts |
|  |  |  | Am2833 (Note 3) | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}{ }^{+0.3}$ |  |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | $\mathrm{V}_{\mathrm{GG}}$ |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, T_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  | 10 | 500 | $n \mathrm{~A}$ |
| 1 IH | Input HIGH Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}-1.0$ (Note 3) |  | -150 | -300 | -500 | $\mu \mathrm{A}$ |
| $I_{\text {IT }}$ | Peak input transition current (Note 3) | $2.5 \leqslant V-V_{1 N} \leqslant 4.0, T_{A}=25^{\circ} \mathrm{C}$ |  |  |  | -1.6 | mA |
| $\mathrm{V}_{\text {Imax }}$ | Voltage at maximum input current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\mathrm{V}_{\text {SS }}-4.0$ | $\mathrm{V}_{\text {SS }}-3.0$ | $\mathrm{V}_{\mathrm{SS}}-2.5$ | V |
| ${ }^{1} \mathrm{CC}$ | $V_{C C}$ Power Supply Current | $f=1.5 \mathrm{MHz}$ | Am2533 |  | 16 | 30 | mA |
|  |  | $\mathrm{f}=2.0 \mathrm{MHz}$ | Am2833PC, DC |  | 16 | 54 |  |
|  |  |  | Am2833DM |  | 20 | 70 |  |
| ${ }^{\prime} \mathrm{GG}$ | $\mathrm{V}_{\mathrm{GG}}$ Power Supply Current | $\mathrm{f}=1.5 \mathrm{MHz}$ | Am2533 |  | -5.0 | -7.5 | mA |
|  |  | $\mathrm{f}=2.0 \mathrm{MHz}$ | Am2833PC, DC |  | -5.0 | -14 |  |
|  |  |  | Am2833DM |  | -7.0 | -18 |  |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient
2. Power supply currents are with inputs and outputs open.
3. A special input pull-up circuit becomes active at $V_{I N}=V_{S S}-3.5 V$ to pull the internal input node up to the MOS threshold. To return the internal node to the LOW state, current must be drawn from the MOS input. This current is maximum at approximately 2.0 V .

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)
Am2533
Typ.
Am2833

| Parameters | Description | Test Conditions | Min. | (Note 1) | Max. | Min. | (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | Maximum Clock Frequency |  | 1.5 | 2.0 |  | 2.0 | 3.0 |  | MHz |
| $\mathbf{t}_{\phi \mathrm{p} w^{\text {L }}}$ | Clock LOW Time |  | 0.250 |  | $\infty$ | 0.200 |  | $\infty$ | $\mu \mathrm{s}$ |
| $\mathbf{t}_{\phi \mathrm{pw} w} \mathbf{H}$ | Clock HIGH Time |  | 0.350 |  | 100 | 0.250 |  | 100 | $\mu \mathrm{s}$ |
| $t_{r}, t_{f}$ | Clock Rise and Fall Times |  |  |  | 1 |  |  | 1 | $\mu \mathrm{s}$ |
| $t_{s}(1)$ | Set-up Time, $\mathrm{I}_{0}$ or $\mathrm{I}_{1}$ Input (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leqslant 25 \mathrm{~ns}$ |  |  | 50 |  |  | 50 | ns |
| $t_{h}(1)$ | Hold Time, $I_{0}$ or $I_{1}$ Input (see definitions) |  |  |  | 50 |  |  | 50 | ns |
| $\mathrm{t}_{\mathrm{S}}(\mathrm{S})$ | Set-up Time, S Input (see definitions) |  |  |  | 80 |  |  | 80 | ns |
| $t_{h}(S)$ | Hold Time, S Input (see definitions) |  |  |  | 50 |  |  | 50 | ns |
| $t_{\text {pd }}$ | Delay, Clock to Output LOW or HIGH | $\mathrm{R}_{\mathrm{L}}=2.9 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |  |  | 300 |  |  | 300 | ns |
| $t_{\text {pr }}, t_{\text {pf }}$ | Output Rise and Fall Times | 10\% to 90\% |  |  | 150 |  |  | 150 | ns |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Any Input (Note 2) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |  | 3 | 5 |  | 3 | 5 | pF |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
2. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.

## TIMING DIAGRAM



TYPICAL PERFORMANCE CURVES


## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is HIGH and is transferred to the static slaves while the clock is LOW. The clock may be stopped indefinitely in the LOW state, but there are limitations on the time it may reside in the HIGH state.
$t_{\text {pd }}$ as a Function of Ambient Temperature


SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from HIGH-to-LOW. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.


## Am2847•Am2896

## Distinctive Characteristics

- Plug-in replacement for 2532B, TMS3120, TMS 3409, MK1007, 3347
- Internal recirculates on each register
- Single TTL compatible clock
- Outputs sink two TTL loads
- Operation guaranteed from DC to 3 MHz
- 100\% reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am2847 and Am2896 are quad 80 -and 96 -bit static MOS shift registers. Each device contains four shift registers, each with a TTL compatible input, output, and recirculate control. When the RC signal is LOW, the corresponding register accepts data from its data input; when RC is HIGH, the data at the register output is written back in at the input. The four registers are driven by a common TTL compatible clock input. The registers shift on the HIGH-toLOW transition of the clock. Storage is dynamic while the clock is HIGH and static while the clock is LOW, so the clock may be stopped indefinitely in the LOW state. Each register output can drive two TTL unit loads.

LOGIC SYMBOL

$V_{\text {SS }}=\operatorname{Pin} 16$
$V_{D D}=P$ in 8
$V_{G G}=\operatorname{Pin} 12$

## LOGIC BLOCK DIAGRAM

(One Register Shown)


ORDERING INFORMATION
Am2847 Quad 80-Bit

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: |
| 16-Pin Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2847PC |
| 16-Pin Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2847DC |
| 16-Pin Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2847DM |

## Am2896 Quad 96-Bit

16-Pin Molded DIP $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad$ AM2896PC 16-Pin Hermetic DIP $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad$ AM2896DC 16 -Pin Hermetic DIP $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ AM2896DM

CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

Am2847/96
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

OPERATING RANGE

| Part Number | Ambient Temperature | $V_{\text {SS }}$ | $V_{\text {DD }}$ | $V_{\text {GG }}$ |
| :--- | :---: | :---: | :---: | :---: |
| Am2847DM <br> Am2896DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12 \mathrm{~V} \pm 5 \%$ |
| Am2847PC, DC <br> Am2896PC, DC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12 \mathrm{~V} \pm 5 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) Typ.

| Parameters | Description | Test Conditions |  | Min. | (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}^{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |  | 2.4 |  |  | Volts |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage | ${ }^{1} \mathrm{OL}=3.2 \mathrm{~mA} \quad 0^{\circ} \mathrm{C}$ to 7 |  |  |  | 0.4 | Volts |
|  |  | $\mathrm{I}_{\mathrm{OL}}=2.4 \mathrm{~mA} \quad-55^{\circ}$ to $125^{\circ} \mathrm{C}$ |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | $\mathrm{V}_{\text {SS }}-1.0$ |  | $\mathrm{V}_{\text {SS }}+0.3$ | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | $\mathrm{V}_{\text {SS }}-18.5$ |  | 0.8 | Volts |
| ${ }_{1} \mathrm{LI}$ | Input Leakage Current | $\mathrm{V}_{\text {IN }}=-5.0 \mathrm{~V}$, all other pins connected to $\mathrm{V}_{\text {SS }}$ |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| I/L | Input LOW Current | $V_{\text {IN }}=0.4 V$ |  |  | $-1.0$ | -1.6 | mA |
| $\mathrm{I}_{1 \mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}-1.0 \mathrm{~V}$ |  | -0.1 |  |  | mA |
| ${ }^{\prime}$ DD | $V_{\text {DD }}$ Power Supply Current | Output open, $\mathrm{f}=2.5 \mathrm{MHz}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | 25 | 35 | mA |
|  |  |  | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  | 45 |  |
| ${ }^{\text {IGG }}$ | VGG Power Supply Current |  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | 10 | 15 |  |
|  |  |  | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  | 20 |  |

Note: 1. Typical Limits are at $V_{S S}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  | Min. | Tур. |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f | Clock Frequency | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | 0 |  | 3.0 | MHz |
|  |  | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  |  | 2.5 |  |
| $t_{\phi p w^{\prime}}{ }^{\text {H }}$ | Clock HIGH Time | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | . 140 |  | 100 | $\mu \mathrm{s}$ |
|  |  | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | . 150 |  | 10 |  |
| $\mathbf{t}_{\phi \mathrm{pw}} \mathrm{L}$ | Clock LOW Time | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | . 140 |  | $\infty$ | $\mu \mathrm{s}$ |
|  |  | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | . 180 |  |  |  |
| $\mathbf{t r}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock Rise and Fall Times |  |  | 10 |  | 200 | ns |
|  | Set-Up Time, D or RC Inputs (sce definitions) |  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  |  | 120 |  |
| $\mathrm{t}_{5}$ | Set-Up Time, D or RC inputs (sce definitions) | $\mathrm{tr}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$ | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  | 120 | ns |
|  |  |  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  |  | 40 |  |
| $t^{\prime}$ | Hold Time, D or RC Inputs (see definitions) | $\mathrm{tr}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$ | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  | 60 | ns |
|  | Delay, Clock to Output LOW or HIGH | $R_{L}=4 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Vote 3) |  | 200 | s |
|  |  |  | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | ( |  | 280 |  |
| $\mathrm{c}_{\text {in }}$ | Capacitance, Data Clock and RC Inputs (Note 2) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=V_{S S}$ |  |  | 3.0 | 7.0 | pF |
| $\mathrm{C}_{\phi}$ | Capacitance, Clock Input (Note 2) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=V_{S S}$ |  |  | 3.0 | 7.0 | pF |

[^5]3. At any temperature, $t_{p d} \min$. is always much greater than $t_{h}(D)$ max.


## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is HIGH and is transferred to the static slaves while the clock is LOW. The clock may be stopped indefinitely in the LOW state, but there are limitations on the time it may reside in the HIGH state.

SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from HIGH-to-LOW. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

16-Pin Side Brazed


16-Pin Molded


## Metallization and Pad Layouts



DIE SIZE $0.106^{\prime \prime} \times 0.128^{\prime \prime}$


DIE SIZE $0.106^{\prime \prime} \times 0.128^{\prime \prime}$

## Am2855•Am2856•Am2857

Quad 128-Bit, Dual 256-Bit and Single 512-Bit Static Shift Registers

## Distinctive Characteristics

- High-speed replacement for National 5055/6/7
- Internal recirculate
- Single TTL compatible clock
- Operation quaranteed from DC to 2.5 MHz
- $100 \%$ reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

These devices are a family of static $P$-channel MOS shift registers in three configurations. The Am2855 is a quad 128 -bit register; the Am2856 is a dual 256 -bit register; and the Am2857 is a single 512-bit register. All three devices include on chip recirculate. The registers are all clocked by a single low-level clock input. Because the registers are static, the clock may be stopped indefinitely in the LOW state without loss of data. Each of the registers has a single data input; data on the input is written into the register on the HIGH-to-LOW clock edge. A single recirculate control (RC) on each chip determines whether the registers on that chip are to write data in from the data inputs or recirculate the data appearing on the output. If RC is LOW, new data is written in; if RC is HIGH then the data on the output will be written back into the register input on the next clock pulse.


LOGIC BLOCK DIAGRAM
(One Register Shown)


ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :---: | :---: | :---: |
| 16-Pin Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2855PC |
| 16-Pin Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2855DC |
| 16-Pin Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2855DM |
| 10-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2856PC |
| TO-100 Can | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2856HC |
| TO-100 Can | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2856HM |
| 8-Pin Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2857PC |
| 8-Pin Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2857DC |
| 8-Pin Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2857DM |



MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {DD }}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

## OPERATING RANGE

| Part Number | Ambient Temperature | $V_{\text {SS }}$ | $V_{\text {DD }}$ | $V_{\text {GG }}$ |
| :--- | :---: | :---: | :---: | :---: |
| Am2855DM <br> Am2856HM <br> Am2857DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12 \mathrm{~V} \pm 5 \%$ |
| Am2855PC, DC <br> Am2856HC <br> Am2857PC, DC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12 \mathrm{~V} \pm 5 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions | Min. | (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{OH}}$ | Output HIGH Voltage | ${ }^{1} \mathrm{OH}=-0.5 \mathrm{~mA}$ | 2.4 |  |  | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs | $\mathrm{V}_{\text {SS }}-1.0$ |  | $\mathrm{V}_{S S}+0.3$ | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs | $\mathrm{V}_{\text {SS }}-18.5$ |  | $\mathrm{V}_{\text {SS }}-4.2$ | Volts |
| $I_{\text {IL }}$ | Input Leakage Current | $\mathrm{V}_{\text {IN }}=-10.0 \mathrm{~V}$, all other pins GND, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.01 | 0.5 | $\mu \mathrm{A}$ |
| ${ }^{\text {I DD }}$ | V DD Power Supply Current | $\begin{aligned} & \mathrm{T}_{A}=25^{\circ} \mathrm{C} \\ & \mathrm{t}_{\phi \mathrm{pw}} \mathrm{H}=160 \mathrm{~ns} \\ & \text { Data }=1010 . \ldots \\ & \text { output open } \end{aligned}$ |  | 20.0 | 28.0 | mA |
| ${ }^{1} \mathrm{GG}$ | VGG Power Supply Current |  |  | 12.0 | 16.0 |  |

Note: 1. Typical Limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f$ | Clock Frequency |  | 0 |  | 2.5 | MHz |
| $\mathbf{t}_{\phi \mathrm{pw}} \mathbf{H}$ | Clock HIGH Time |  | 0.16 |  | 10.0 | $\mu \mathrm{s}$ |
| $\mathbf{t}_{\phi \text { pw }} \mathbf{L}$ | Clock LOW Time |  | 0.200 |  | $\infty$ | $\mu \mathrm{s}$ |
| $\mathbf{t r}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock Rise and Fall Times |  | 10 |  | 200 | ns |
| $\mathrm{t}_{\mathbf{s}}$ | Set-up Time, D or RC Inputs (see definitions) | $t_{r}=t_{f}=50 \mathrm{~ns}$ |  |  | 100 | ns |
| $t_{\text {h }}$ | Hold Time, D or RC Inputs (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=50 \mathrm{~ns}$ |  |  | 40 | ns |
| $t_{\text {pd }}$ | Delay, Clock to Output LOW or HIGH | $\mathrm{R}_{\mathrm{L}}=4 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | (Note 3) | 160 | 280 | ns |
| $\mathrm{c}_{\mathrm{in}}$ | Capacitance, Data In and RC Inputs (Note 2) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  | 3 | 7 | pF |
| $\mathrm{C}_{\boldsymbol{\phi}}$ | Capacitance, Clock Input (Note 2) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  | 3 | 7 | pF |

Notes: 2. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.
3. At any temperature, $t_{p d} \min$. is always much greater than $t_{h}(D)$ max.


## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is HIGH and is transferred to the static slaves while the clock is LOW. The clock may be stopped indefinitely in the LOW state, but there are limitations on the time it may reside in the HIGH state.

SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from HIGH-to-LOW. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.


## Am4025/5025 • Am4026/5026 • Am4027/5027

## 2048-Bit Dynamic Shift Registers

## Distinctive Characteristics

- 6 MHz data rate guaranteed
- Single 2048 and dual 1024-bit configurations
- Low power dissipation
- TTL compatible data inputs and outputs
- On chip recirculate and input select controls
- Alternate source to National parts
- Full military temperature range devices available
- 100\% reliability assurance testing in compliance with MIL-STD-883


## FUNCTIONAL DESCRIPTION

The Am4025/6/7 and Am5025/6/7 are military and commercial grade 2048 -bit dynamic shift registers. The Am4025/5025 is a dual 1024 -bit device with on-chip recirculate and a load control (LC) common to both registers. When LC is HIGH, the two registers recirculate data; when LC is LOW new data is entered through the data inputs. The Am4026/5026 is similar, but each register has two data inputs, selected by separate input select (IS) signals. The Am4027/5027 is a single 2048-bit register with on-chip recirculate and a load control. All the devices can drive one standard TTL load or three Am93L series low-power TTL ioads. The select, toad command, and data inputs may be driven by TTL signals. Two high-voltage clock signals, $\phi 1$ and $\phi 2$, are required. Internally, each shift register consists of two multiplexed registers, so that a data shift occurs on each $\phi 1$ or $\phi 2$ clock pulse. The data rate, therefore, is double the frequency of either clock signal.

## ORDERING INFORMATION

| Package <br> Type | Temperature <br> Range | Order <br> Number |
| :--- | :---: | :--- |
| 10-Pin Molded | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MM5025N |
| 16-Pin Hermetic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MM5025D |
| 16-Pin Hermetic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MM4025D |
| 16-Pin Molded | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MM5026N |
| 16-Pin Hermetic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MM5026DC |
| 16-Pin Hermetic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MM4026D |
| 8-Pin Molded | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MM5027N |
| 8-Pin Hermetic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM5027DC |
| 8-Pin Hermetic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM4027DM |



CONNECTION DIAGRAMS
Top View


MM5025N


MM4026/5026


MM4027/5027


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DC Input Voltage with Respect to $\mathrm{V}_{\mathrm{CC}}$ | -20 V to +0.3 V |

## OPERATING RANGE

| Part Number | $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\text {DD }}$ | $\mathrm{V}_{\text {GG }}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{MM} 4025 / 6 / 7$ | $+5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12 \mathrm{~V} \pm 10 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{MM} 5025 / 6 / 7$ | $+5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12 \mathrm{~V} \pm 10 \%$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)


Note: 1. Typical Limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12.0 \mathrm{~V}$ and $25^{\circ} \mathrm{C}$ ambient.

## SWITCHING CHARACTERISTICS AND OPERATING REQUIREMENTS OVER OPERATING RANGE



Notes: 2. The Data Rate is twice the frequency of either clock phase.
3. The maximum delay between clocks ( $\phi_{1}$ and $\phi_{2}$ both HIGH) is a function of junction temperature. The junction temperature is a function of ambient temperature and clock duty cycle. See curves for minimum frequency on page 3.
4. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.

## TRUTH TABLES

Am4025/5025 and Am4027/5027

| LC | IN | OUT | DATA ENTERED |
| :---: | :---: | :---: | :---: |
| L | L | $X$ | L |
| L | $H$ | $X$ | $H$ |
| $H$ | $X$ | $L$ | $L$ |
| $H$ | $X$ | $H$ | $H$ |

Am4026/5026

| IS | INPUT 1 | INPUT 2 | DATA ENTERED |
| :---: | :---: | :---: | :---: |
| L | L | X | L |
| L | H | X | H |
| H | X | L | L |
| H | X | H | H |

FUNCTIONAL EQUIVALENT OF EACH REGISTER


Since the two registers shift on opposite clock pulses, a new data bit is entered on both $\phi_{1}$ and $\phi_{2}$. Data entering the register on $\phi_{1}$ will appear at the output on $\phi_{1}$ (from the negative edge of $\phi_{1}$ to the negative edge of $\phi_{2}$ ).

## DEFINITION OF TERMS

Dynamic Shift Register A shift register in which data storage occurs on small capacitive nodes rather than in bistable logic circuits. Dynamic shift registers must be clocked continuously to maintain the charge stored on the nodes.
$\phi_{1}, \phi_{2}$ The two clock pulses applied to the register. The clock is ON when it is at its negative voltage level and OFF when it is at $V_{\mathrm{SS}}$. Data is accepted into the master of each bit during one phase and is transferred to the slave of each bit during the other phase.
$\mathbf{t}_{\phi \mathbf{d}}$ Clock delay time. The time elapsing between the LOW-toHIGH transition of one clock input and the HIGH-toLOW transition of the other clock input. During $\mathrm{t}_{\phi \mathrm{d}}$ both clocks are HIGH and all data is stored on capacitive nodes.
$\mathbf{t}_{\phi \mathbf{p w}}$ Clock pulse width. The LOW time of each clock signal. During $\mathrm{t}_{\phi \mathrm{pw}}$ one of the clocks is ON, and data transfer between master and slave or slave and master occurs.
$\mathbf{t}_{\phi \mathbf{t}}$ Clock rise and fall times. The time required for the clock signals to change from $10 \%$ to $90 \%$ of the total level change occuring.
$\mathbf{t}_{\mathbf{s}}$ (D) Data set-up time. The time prior to the LOW-to-HIGH transition of $\phi$ during which the data on the data input must be steady to be correctly written into the memory.
$t_{h}(D)$ Data hold time. The time following the LOW-to-HIGH transition of $\phi$ during which the data must be steady. To correctly write data into the register, the data must be applied by $t_{s}(D)$ before this transition and must not be changed until $t_{h}(D)$ after this transition.
tpd The delay from a HIGH-to-LOW clock transition to correct data present at the register output.

SWITCHING WAVEFORMS


Clock Rise Time 20ns
Clock Fall Time 20ns
Output Load 1 TTL Load

Guaranteed Minimum Clock Frequency Versus Temperature


Maximum Clock Frequency Versus Temperature


Guaranteed Maximum $\mathbf{t}_{\phi \mathbf{p}}$ Versus Temperature (Note 2)


Typical Power Supply Current Versus Data Rate

$\mathrm{V}_{\mathrm{OH}}$ Versus $\mathrm{IOH}_{\mathrm{O}}$


Typical Power Supply Current Versus Temperature


Typical Power Supply Current Versus Clock Pulse Width $\mathbf{t}_{\phi \text { pw }}$



## Am4055/5055 • Am4056/5056 • Am4057/5057

## Quad 128-Bit, Dual 256-Bit and Single 512-Bit Static Shift Registers

## Distinctive Characteristics

- Internal recirculate
- Single TTL compatible clock
- Operation guaranteed from DC to 1.5 MHz
- 100\% reliability assurance testing in compliance with MIL-STD-883


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {DD }}$ Supply Voltage | $\mathrm{V}_{S S}-10 \mathrm{~V}$ to $\mathrm{V}_{\text {SS }}+0.3 \mathrm{~V}$ |
| $\mathrm{V}_{\text {GG }}$ Supply Voltage | $\mathrm{V}_{\text {SS }}-20 \mathrm{~V}$ to $\mathrm{V}_{\text {SS }}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\text {SS }}-20 \mathrm{~V}$ to $\mathrm{V}_{\text {SS }}+0.3 \mathrm{~V}$ |

## OPERATING RANGE

| Part Number | Ambient Temperature | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{GG}}$ |
| :---: | :---: | :---: | :---: | :---: |
| Am4055 <br> Am4056 <br> Am4057 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | 0 V | $-12 \mathrm{~V} \pm 5 \%$ |
| Am5055 <br> Am5056 <br> Am5057 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | OV | $-12 \mathrm{~V} \pm 5 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Paramet | Description | Test Conditions |  |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |  |  | 2.4 |  |  | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |  |  |  |  | 0.4 | Volts |
| $\mathrm{V}_{\mathbf{I H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  | 4055/6/7 | $\mathrm{V}_{\text {SS }}-1.0$ |  | $\mathrm{v}_{\mathrm{SS}}{ }^{+0.3}$ | Volts |
|  |  |  |  | 5055/6/7 | $\mathrm{V}_{\text {SS }}-1.5$ |  | $\mathrm{v}_{\text {SS }}{ }^{+0.3}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  | $\mathrm{V}_{\text {SS }}-18.5$ |  | $\mathrm{v}_{\mathrm{SS}}{ }^{-4.2}$ | Volts |
| IIL | Input Leakage Current | $\mathrm{V}_{\text {IN }}=-10.0 \mathrm{~V}$, all other pins GND, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | 0.01 | 0.5 | $\mu \mathrm{A}$ |
| ${ }^{\text {I D }}$ | V DD Power Supply Current | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{t}_{\phi \mathrm{pw}} \mathrm{H}=160 \mathrm{~ns} \\ & \text { Data }=1010 \ldots \\ & \text { output open } \end{aligned}$ | $\mathrm{f} \leqslant 2.2 \mathrm{MHz}$ |  |  | 15.0 | 20.0 | mA |
|  |  |  | $\mathrm{f} \leqslant 10 \mathrm{KHz}$ |  |  | 13.0 | 18.0 |  |
| ${ }^{\prime} \mathrm{GG}$ | $\mathrm{V}_{\mathrm{GG}}$ Power Supply Current |  | $f \leqslant 1.6 \mathrm{MHz}$ |  |  | 10.5 | 15.5 |  |
|  |  |  | $f \leqslant 2.2 \mathrm{MHz}$ |  |  | 13.0 | 19.0 |  |
|  |  |  | $\mathrm{f} \leqslant 10 \mathrm{KHz}$ |  |  | 6.5 | 9.0 |  |

Note: 1. Typical Limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)
Am4055/6/7
Am5055/6/7

| Parameter | Description | Test Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f$ | Clock Frequency |  | 0 |  | 1.0 | 0 |  | 1.5 | MHz |
| $\mathrm{t}_{\phi \text { pw }}{ }^{\text {H }}$ | Clock HIGH Time |  | 0.4 |  | 1.0 | 0.23 |  | 100 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ ¢pw ${ }^{\text {L }}$ | Clock LOW Time |  | 0.4 |  | $\infty$ | 0.3 |  | $\infty$ | $\mu \mathrm{s}$ |
| $t_{r}, t_{f}$ | Clock Rise and Fall Times |  |  |  | 200 |  |  | 200 | ns |
| $\mathrm{t}_{\text {s }}$ | Set-up Time, D or RC Inputs (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leqslant 10 \mathrm{~ns}$ |  |  | 260 |  |  | 110 | ns |
| th | Hold Time, D or RC Inputs (see definitions) | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leqslant 10 \mathrm{~ns}$ |  |  | 120 |  |  | 40 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | Delay, Clock to Output LOW or HIGH | $\mathrm{R}_{\mathrm{L}}=4 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 350 | 700 |  | 250 | 345 | ns |
| $\mathrm{C}_{\text {in }}$ | Capacitance, Data and RC Inputs (Note 2) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  | 4 | 7 |  | 4 | 7 | pF |
| $\mathrm{C}_{\phi}$ | Capacitance, Clock Input (Note 2) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  |  | 14 |  |  | 14 | pF |

Notes: 2. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.
3. At any temperature, $t_{p d} \mathrm{~min}$. is always much greater than $t_{h}(D)$ max.


## DEFINITION OF TERMS

STATIC SHIFT REGISTER A shift register that is capable of maintaining stored data without being continuously clocked. Most static shift registers are constructed with dynamic master and static slave flip-flops. The data is stored dynamically while the clock is HIGH and is transferred to the static slaves while the clock is LOW. The clock may be stopped indefinitely in the LOW state, but there are limitations on the time it may reside in the HIGH state.

SET-UP and HOLD TIMES The shift register will accept the data that is present on its input around the time the clock goes from HIGH-to-LOW. Because of variations in individual devices, there is some uncertainty as to exactly when, relative to this clock transition, the data will be stored. The set-up and hold times define the limits on this uncertainty. To guarantee storing the correct data, the data inputs should not be changed between the maximum set-up time before the clock transition and the maximum hold time after the clock transition. Data changes within this interval may or may not be detected.


## Am9401/Am2401

Dual 1024-Bit Dynamic Shift Register

## Distinctive Characteristics

- Single +5 V power supply
- High speed -2 MHz min.
- Single phase TTL clock
- Low clock capacitance -7.0 pF max.
- Low Power 315 mW max. @ 2 MHz
$40 \mu \mathrm{~W} /$ bit typ. @ 2 MHz
- Chip select, write, and recirculate logic on chip
- $100 \%$ reliability assurance testing in accordance with MIL-STD-883

| LOGIC SYMBOL |
| :--- | :--- |

## FUNCTIONAL DESCRIPTION

The Am9401 is a dual 1024-bit dynamic shift register built using ion-implanted, N -channel, silicon gate MOS technology. The device operates from a single +5 volt power supply and all inputs and outputs, including the clock, are directly TTL compatible. Data is entered into the register on the LOW-to-HIGH transition of the clock input. New data appears on the output following the HIGH-to-LOW clock transition. There are two chip select inputs, $\overline{\mathrm{CS}}_{x}$ and $\overline{\mathrm{CS}}_{\mathrm{y}}$; if either is HIGH then the data in both registers recirculates and the outputs go to a HIGH impedance OFF state. If both chip selects are LOW, then the outputs will be LOW for LOW data and OFF for HIGH data (similar to TTL open collectors). When the chip is selected, the writerecirculate lines control the entry of new data. If $W / \bar{R}$ is HIGH new data is written into the corresponding register; if $W / \bar{R}$ is LOW, the data on the output is recirculated. An internal pull-up resistor to $V_{C C}$ is provided at $R_{L}$. This point may be connected to the output to establish the HIGH logic level. Many register outputs may be connected together with the $R_{L}$ connected only once. The Am9401 is a high performance plug-in replacement for the Am2401.

LOGIC BLOCK DIAGRAM


Note: Only one register shown.

|  | ORDERING INFORMATION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Package <br> Type | Temperature <br> Range | Order <br> Number | Order <br> Number |
| 16-Pin Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM9401PC | P2401 |
| 16-Pin Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM9401DC | C 2401 |
| 16-Pin Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM9401DM |  |
|  |  |  |  |



Note: Pin 1 is marked for orientation.

Am9401
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power Dissipation | 1 W |
| Voltage on Any Pin | -0.5 V to +7.0 V |

## OPERATING RANGE

Part Number Ambient Temperature VCC

| Am9401, 2401PC, DC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :---: | :---: |
| Am9401DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ |

## ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Parameters Description
Am2401
Typ.
Min. (Note 1) Max. Min. Typ. Max. Units

|  |  |  | 10 |  |  | 10 | $\mu \mathrm{~A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 100 |  |  | 100 | $\mu \mathrm{~A}$ |
|  |  |  | 70 |  |  | 50 | mA |
|  | 2.2 |  |  | 2.2 |  |  |  |
| -0.3 |  | 0.65 | -0.3 |  | 0.65 | Volts |  |
| 6.3 | 10 |  | 6.3 |  |  | mA |  |
|  |  |  | 0.45 |  |  | 0.45 | Volts |
|  | 2.4 |  | $\mathrm{~V}_{\mathrm{CC}}$ | 2.4 |  | $\mathrm{~V}_{\mathrm{CC}}$ | Volts |
|  | 0.8 | 1.3 | 2.2 | 0.8 |  | 2.2 | $\mathrm{k} \Omega$ |

Note: 1. Typical values are at $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Am2401
Typ.
Min. (Note 1) Max. Min. Typ. Max. Units

| Parameters | Description | Conditions | Min. | (Note 1) | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | Maximum Data and Clock Rate |  |  |  | 1.0 |  |  | 2.0 | MHz |
| $\mathrm{f}_{\text {min }}$ | Minimum Data and Clock Rate | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1.0 |  |  | 1.0 |  |  | kHz |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 25 |  |  | 25 |  |  |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  | 100 |  |  |  |
| $\mathrm{t}_{\phi \mathrm{pw}}(\mathrm{L})$ | Clock LOW Time | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0.8 |  | 10 | 0.4 |  | 10 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{T}^{\prime}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  | 9 |  |
| $\mathrm{t}_{\phi \mathrm{pw}}(\mathrm{H})$ | Clock HIGH Time | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.2 |  | 1000 | 0.1 |  | 1000 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0.2 |  | 40 | 0.1 |  | 40 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  | 0.1 |  | 1.0 |  |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock Rise and Fall Times |  |  |  | 50 |  |  | 50 | ns |
| $\mathrm{t}_{\text {s }}$ | Data and Control Set-Up Time |  | 200 |  |  | 80 |  |  | ns |
| $t_{h}$ | Data and Control Hold Time |  | 150 |  |  | 150 |  |  | ns |
| ${ }^{\text {tpd }}$ | Delay, Clock or Chip Select to Output | $\mathrm{R}_{\mathrm{L}}$ connected (Note 2) $C_{L}=100 \mathrm{pF}$, Load $=1 \mathrm{TTL}$ gate |  | 250 | 500 |  | 160 | $\left\|\begin{array}{c} 320 \\ \text { Note 2 } \end{array}\right\|$ | ns |

Note: 2. $C_{L}=20 \mathrm{pF}$ for Am9401. The capacitive load is limited primarily by the internal load register.
CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

## Am2401

Am9401

| Parameters | Description | Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Capacitance, All Data Inputs | $f=1 \mathrm{MHz}, V_{I N}=250 \mathrm{mV}$ <br> All Pins at $R_{L}$ Ground |  | 4.0 | 7.0 |  | 4.0 | 7.0 | pF |
| $\mathrm{c}_{\phi}$ | Capacitance, Clock Input |  |  | 4.0 | 7.0 |  | 4.0 | 7.0 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Capacitance, Data Output |  |  | 10 | 14 |  | 5.0 | 10 | pF |



## APPLICATIONS



4k $\times 4$ REGISTER ARRAY
Eight Am2401's form this 16 k register array. Data inputs ( $\mathrm{D}_{0}-\mathrm{D}_{3}$ ) and data outputs ( $\mathrm{O}_{0}-\mathrm{Q}_{3}$ ) may be connected directly to TTL. Note that the load resistors are only connected once to each line. A pair of devices (a $1 \mathrm{k} \times 4$ section) is selected by address bits $A_{0}$ and $A_{1}$. The data in the selected devices are read out and, if $R / \bar{W}$ is LOW, updated with new data. All clock lines are driven from TTL levels.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

16-Pin Side Brazed


## 16-Pin Molded




## First-In First-Out Memories

NUMERICAL INDEX
Page
Am2812/2812A $32 \times 8$-Bit ..... 6-3
Am2813/2813A $32 \times 9$-Bit ..... 6-3
Am3341/2841/2841A $64 \times 4$-Bit ..... 6-9

## SELECTION GUIDE

| Part <br> Number | Organization | Serial I/O | Fullness <br> Flag | Output <br> Enable | Package <br> Pins | Data Rate <br> MHz | Temp. <br> Range |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Am2812 | 32 Words $\times 8$-Bits | Yes | Yes | Yes | 28 | 0.5 | C, M |
| Am2812A | 32 Words $\times 8$-Bits | Yes | Yes | Yes | 28 | 1.0 | C |
| Am2813 | 32 Words $\times 9-$ Bits | No | Yes | Yes | 28 | 0.5 | C, M |
| Am2813A | 32 Words $\times 9-$ Bits | No | Yes | Yes | 28 | 1.0 | C, M |
| Am2841 | 64 Words $\times 4-$ Bits | No | No | No | 16 | 1.0 | C, M |
| Am2841A | 64 Words $\times 4-$ Bits | No | No | No | 16 | 1.2 | C |

## Am2812 / Am2812A•Am2813/Am2813A

## Distinctive Characteristics

- Completely independent read and write operations
- Am2812 has serial or parallel input and output
- "Half-full" flag
- Data rates up to 1 MHz


## FUNCTIONAL DESCRIPTION

The Am2812 and Am2813 are 32 word by 8 -bit and 9 -bit first-in first-out memories, respectively. Both devices have completely independent read and write controls and have threestate outputs controlled by an output enable pin (OE). Data on the data inputs $\left(\mathrm{D}_{\mathrm{i}}\right)$ are written into the memory by a pulse on load (PL). The data word automatically ripples through the memory until it reaches the output or another data word. Data is read from the memory by applying a shift out pulse on PD. This dumps the word on the outputs $\left(\mathrm{Q}_{\mathrm{i}}\right)$ and the next word in the buffer moves to the output. An output ready signal (OR) indicates that data is available at the output and also provides a memory empty signal. An input ready (IR) signal indicates that the device is ready to accept data and also provides a memory full signal. Both the Am2812 and Am2813 have master reset inputs which clear all data from the device (reset to all LOWs), and a FLAG signal which goes HIGH when the memory contains more than 15 words.
The Am2812 can perform input and output data transfer on a bit-serial basis as well as on 8 -bit parallel words. The input buffer is in reality an 8 -bit shift register which can be loaded in parallel by the PL command or can be loaded serially through the $\mathrm{D}_{0}$ input by using the SL clock. When 8 bits have been shifted into the input buffer serially, the 8 -bit word automatically moves in parallel through the memory. The output includes a built-in parallel-to-serial converter, so that data can be shifted out of the $\mathrm{Q}_{7}$ output by using the SD clock. After 8 clock pulses a new 8 -bit word appears at the outputs.
The timing and function of the four control signals, PL, IR, PD, and OR, are designed so that two FIFOs can be placed end to end, with OR of the first driving PL of the second and IR of the second driving PD of the first. With this simple interconnection, strings of FIFOs can control each other reliably to make a FIFO array any number of words deep.

ORDERING INFORMATION

| Package <br> Type | Frequency | Temperature <br> Range | Am2812 <br> Order <br> Number | Am2813 <br> Order <br> Number |
| :---: | :---: | :---: | :---: | :---: |
| Hermetic DIP | 500 KHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2812DC | AM2813DC |
| Hermetic DIP | 500 KHz | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2812DM | AM2813DM |
| Hermetic DIP | 1 MHz | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM2812ADC | AM2813ADC |
| Hermetic DIP | 1 MHz | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM2812ADM | AM2813ADM |

$V_{S S}=P$ in 24
$V_{D D}=P$ in 16



$$
V_{S S}=\operatorname{Pin} 24
$$

$$
V_{D D}=\operatorname{Pin} 16
$$

$$
V_{G G}=\operatorname{Pin} 2
$$

CONNECTION DIAGRAMS Top Views
Am2812


Am2813


Note: Pin 1 is marked for orientation.

Am2812/12A/13/13A
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-7 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

OPERATING RANGE

| Part Number | Ambient Temperature | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{GG}}$ |
| :---: | :---: | :---: | :---: | :---: |
| Am2812DC, Am2812ADC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | OV | $-12 \mathrm{~V} \pm 5 \%$ |
| Am2813DC, Am2813ADC |  |  |  |  |
| Am2812DM, Am2812ADM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ | OV | $-12 \mathrm{~V} \pm 5 \%$ |
| Am2813DM, Am2813ADM |  |  |  |  |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  | Min. | $\begin{aligned} & \text { Typ. } \\ & \text { (Note 1) } \\ & \hline \end{aligned}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{IOH}^{\text {a }}$. 30 |  | $\mathrm{V}_{\text {SS }}-1.0$ |  |  | v |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{l}^{\mathrm{OL}}=1.6$ |  |  |  | 0.4 | v |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level |  |  | $\mathrm{V}_{\text {SS }}-1.0$ |  |  | v |
| $\mathrm{V}_{\text {IL }}$ | Input LoW Level |  |  |  |  | 0.8 | V |
| IIL | Input Leakage Current | $V_{\text {IN }}=0 \mathrm{~V}$ | (Note 2) |  |  | 1.0 | $\mu \mathrm{A}$ |
| $1_{\text {IH }}($ Note 2) | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {S }}$ | . 0 V (Note 2) |  |  | 250 | $\mu \mathrm{A}$ |
| $V_{\text {PUP }}$ | Input Pull-up Initiation Voltage | ( Note 2) | $\mathrm{V}_{\text {SS }}=$ MIN . |  |  | 2.0 | V |
|  |  |  | $\mathrm{V}_{S S}=$ MAX . |  |  | 2.2 | V |
| $\mathrm{V}_{\text {BAR }}$ | Voltage at Peak Input Current | (Note 2) |  |  |  | $\mathrm{V}_{\text {SS }}-1.5$ | V |
| IBAR | Maximum Input Current | (Note 2) |  |  |  | 1.6 | mA |
| ${ }^{\prime} \mathrm{GG}$ | $\mathrm{V}_{\mathrm{GG}}$ Current | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |  | 14 | 22 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55$ | $+125^{\circ} \mathrm{C}$ |  |  | 27 |  |
| IDD | $V_{\text {DD }}$ Current | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |  | 30 | 45 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55$ | + $125^{\circ} \mathrm{C}$ |  |  | 55 |  |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
2. Pull up circuit on Am2813 only. See graph of input V-I characteristics.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Am2812
Am2813

Am2812A
Am2813A

| Parameters | Conditions/Note | Test Conditions | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{p}}$ | Maximum Parallel Load or Dump Frequency |  | 0.5 |  |  | 1.0 |  |  | MHz |
| $\mathrm{t}_{\mathrm{IR}}$ + | Delay, PL or SL HIGH to IR In-Active |  | 100 | 300 | 1100 | 80 | 300 | 450 | ns |
| $\mathrm{t}_{1} \mathrm{R}$ - | Delay, PL or SL LOW to IR Active |  | 100 | 250 | 800 | 80 | 250 | 400 | ns |
| $t_{p w} H(P)$ | Minimum PL or PD HIGH Time |  |  |  | 100 |  |  | 80 | ns |
| ${ }_{\text {t }}{ }_{w} \mathrm{~L}(\mathrm{P})$ | Minimum PL or PD LOW Time |  |  |  | 100 |  |  | 80 | ns |
| ${ }_{\mathrm{t}_{\mathrm{p}}{ }^{\text {H }} \mathrm{H}(\mathrm{S})}$ | Minimum SL or SD HIGH Time | Am2812 only |  |  | 350 |  |  | 300 | ns |
| $t_{p w} \mathrm{~L}(\mathrm{~S})$ | Minimum SL or SD LOW Time | Am2812 only |  |  | 350 |  |  | 300 | ns |
| $t_{h}$ (D) | Data Hold Time |  |  | 190 | 250 |  | 170 | 200 | ns |
| $t_{s}(\mathrm{D})$ | Data Set-Up Time | to PL |  |  | 0 |  |  | 0 | ns |
|  |  | to SL |  |  | 100 |  |  | 90 |  |
| ${ }^{\text {tor }+}$ | Delay, PD or SD HIGH to OR LOW | OE HIGH | 100 | 450 | 1100 | 100 | 350 | 520 | ns |
| ${ }^{\text {tor }}$ - | Delay, PD or SD LOW to OR HIGH | OE HIGH | 100 | 400 | 850 | 100 | 300 | 470 | ns |
| ${ }_{\text {tPT }}$ | Ripple through Time | FIFO Empty |  |  | 10 |  |  | 8 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ DH | Delay, OR LOW to Data Out Changing | $P D=$ LOW | 50 | 200 |  | 50 | 200 |  | ns |
| t ${ }^{\text {d }}$ | Delay, Data Out to OR HIGH | $\mathrm{PD}=\mathrm{HIGH}$ | 0 | 100 |  | 0 | 100 |  | ns |
| ${ }_{\text {t MRW }}$ | Minimum Reset Pulse Width |  |  |  | 600 |  |  | 500 | ns |
| ${ }^{\text {t }} \mathrm{DO}$ | Delay, OE LOW to Output OFF |  |  |  | 600 |  |  | 500 | ns |
| tEO | Delay, OE HIGH to Output Active |  |  |  | 600 |  |  | 500 | ns |
| ${ }^{\text {t }}$ DF | Delay from PL or SL HIGH to Flag HIGH or PD or SD HIGH to Flag LOW |  |  | 0.5 | 1.0 |  | 0.5 | 1.0 | $\mu \mathrm{s}$ |
| Cl | Input Capacitance |  |  |  | 7 |  |  | 7 | pF |

Notes: 3. IR is active HIGH on Am2813 and active LOW on Am2812.
4. Minimum and maximum delays generally occur at opposite temperature extremes. Devices at approximately the same temperature will have compatible switching characteristics and will drive each other.


## USER NOTES

1. When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on PD, the OR signal always goes LOW before there is any change in output data and always stays LOW until after the new data has appeared on the outputs, so anytime OR is HIGH, there is good, stable data on the outputs.
3. If PD is held HIGH while the memory is empty and a word is written into the input, then that word will fall through the memory to the output. OR will go HIGH for one internal cycle (at least tor+) and then will go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until PD has been brought LOW.
4. When the master reset is brought LOW, the control register and the outputs are cleared. $\overline{\mathrm{IR}}$ goes HIGH and OR goes LOW. If PL is HIGH when the master reset goes HIGH then the data on the inputs will be written into the memory and $\overline{\mathrm{R}}$ will return to the LOW state until PL is brought LOW. If PL is LOW when the master reset is ended, then $\overline{\mathrm{R}}$ will go HIGH but the data on the inputs will not enter the memory until PLgoes HIGH.
5. The output enable pin inhibits dump commands while it is LOW and forces the Q outputs to a high impedance state.
6. The serial load and dump lines should not be used for interconnecting two FIFOs. Use the parallel interconnection instead.
7. If less than eight bits have been shifted in using the serial load command, a parallel load pulse will destroy the data in the partially filled input register.

KEY TO TIMING DIAGRAM


Pull-up Characteristic Input Current Versus Input Voltage


## LOGIC BLOCK DIAGRAM



## DESCRIPTION OF THE Am2812 and Am2813 FIFO OPERATION

The Am2812 and Am2813 FIFOs consist internally of 32 data registers and one 32-bit control register, as shown in the logic block diagram. $A$ " 1 " in a bit of the control register indicates that a data word is stored in the corresponding data register. A " 0 " in a bit of the control register indicates that the corresponding data register does not contain valid data. The control register directs the movement of data through the data registers. Whenever the $n$th bit of the control register contains a " 1 " and the $(n+1)$ th bit contains a " 0 ", then a strobe is generated causing the $(n+1)$ th data register to read the contents of the $n^{\text {th }}$ data register, simultaneously setting the ( $\mathrm{n}+1$ ) th control register bit and clearing the $n^{\text {th }}$ control register bit, so that the control flag moves with the data. In this fashion data in the data register moves down the stack of data registers toward the output as long as there are "empty" locations ahead of it. The fall through operation stops when the data reaches a register $n$ with a " 1 " in the ( $n+1$ )th control register bit, or the end of the register.
Data is initially loaded from the data inputs by applying a LOW-to-HIGH transition on the parallel load (PL) input. A " 1 " is placed in the first control register bit simultaneously. The first control register bit is returned buffered, to the input ready (IR) output, and this pin goes inactive indicating that data has been entered into the first data register and the input is now "busy", unable to accept more data. When PL next goes LOW, the fallthrough process begins (assuming that at least the second location is empty). The data in the first register is copied into the second, and the first control register bit is cleared. This causes IR to go active, indicating the inputs are available for another data word.
The data falling through the register stacks up at the output end. At the output the last control register bit is buffered and brought out as Output Ready (OR). A HIGH on OR indicates there is a " 1 " in the last control register bit and therefore there is valid data
on the data outputs. A parallel dump command is used to shift the data word out of the FIFO. A LOW-to-HIGH transition on PD clears the last register bit, causing OR to go LOW, indicating that the data on the outputs may no longer be valid. When PD goes LOW, the " 0 " which is now present at the last control register bit allows the data in the next to the last register to move into the last register position and on to the outputs. The " 0 " in the control register then "bubbles" back toward the input as the data shifts toward the output.
If the memory is emptied by reading out all the data, then when the last word is being read out and PD goes HIGH, OR will go LOW as before, but when PD next goes LOW, there is no data to move into the last location, so OR remains LOW until more data arrives at the output. Similarly, when the memory is full data written into the first location will not shift into the second when PL goes LOW, and IR will remain inactive instead of returning to an active state.
The pairs of input and output control signals are designed so that the PD input of one FIFO can be driven by the IR output of another, and the OR output of the first FIFO can drive the PL input of the second, allowing simple expansion of the FIFO to any depth. Wider buffers are formed by allowing parallel rows of FIFOs to operate together, as shown in the application on the last page.
Because the input ready signal is active LOW on the Am2812 a peculiarity occurs when several devices are placed end-to-end. When the second unit of two Am2812's fills up, the data out of the first is not dumped immediately. That is, no shift out command occurs, so that the data last written into the second device remains on the output of the first until an empty location bubbles up from the output. The net effect is that n Am2812s connected end-to-end store $31 \mathrm{n}+1$ words (instead of 32 n ). The Am2813 stores 32 n words in this configuration, because IR is active HIGH and does dump the last word written into the second device.

## Am2812 TIMING DIAGRAM



Am2812 INPUT TIMING
When data is steady PL is brought HIGH (1) causing internal data strobe to be generated (2). When data has been loaded, $\overline{I R}$ goes HIGH (3) and data may be changed (4). $\overline{\mathbb{R}}$ remains HIGH until PL is brought LOW (5); then $\overline{\bar{R}}$ goes LOW (6) indicating new data may be entered.


## Am2812 OUTPUT TIMING

When data out is steady (1), OR goes HIGH (2). When PD goes HIGH (3), OR goes LOW (4). When PD goes LOW again (5), the output data changes (6) and OR returns HIGH (7).

The input and output timing diagrams above illustrate the sequence of control on the Am2812. Note that PL matches OR and $\overline{\mathrm{IR}}$ matches PD in time, as though the signals were driving each other. The Am2813 pattern is similiar, but IR is active HIGH instead of active LOW (shown in timing diagram on next page).

## FLAG OUTPUT

A flag output is available on the Am2812 and Am2813 to indicate whether the FIFO is more or less than half full. The flag signal is generated by summing the " 1 s " in the control flipflops, and therefore is not affected by the movement of data through the register. The flag signal goes HIGH when the 13th, 14th, 15th, or 16 th word is loaded into the FIFO. It will remain HIGH until there are less than $15+1 /-2$ words in the memory. It is always HIGH if there are more than 16 words in the FIFO.

## RESET

An over-riding master reset ( $\overline{\mathrm{MR}}$ ) is used to clear all control register bits and set all the outputs LOW.

## SERIAL INPUT AND OUTPUT (Am2812 ONLY)

The Am2812 also has the ability to read or write serial bit streams, rather than 8 -bit words. The device then works like a 256 by 1 -bit FIFO. A serial data stream can be loaded into
the device by using the serial load input and applying data to $D_{0}$ input. Inputs $D_{1}-D_{7}$ must be grounded. The SL signal operates just like the PL input, causing IR to go HIGH and LOW as the bits are entered. The data is simply shifted across the 8 -bit input register until 8 bits have been entered; the 8 bits then fall through the register as though they had been loaded in parallel. Following the 8th SL pulse, IR will remain inactive if the FIFO is full.
A corresponding operation occurs on the output, with clock pulses on SD causing successive bits of data to appear on the $\mathrm{O}_{7}$ output. OR moves HIGH and LOW with SD exactly as it does with PD. When 8 bits have been shifted out, the next word appears at the output. If a PD command is applied after the 8 bits on the outputs have been partially shifted out, the remainder of the word is dumped and a new 8 -bit word is brought to the output. OR will stay LOW if the FIFO is empty.
When the serial input or output clock is used, the corresponding parallel control line should be grounded and when the PD or PL controls are used the corresponding serial clocks should be grounded.

## APPLICATIONS



| FULLNESS CODE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { GS }}$ | F $_{\mathbf{2}}$ | F $_{\mathbf{1}}$ | Fo $_{\mathbf{0}}$ | Words Stored |
| L | L | L | L | $0-15$ |
| L | L | L | H | $13-47$ |
| L | L | H | L | $45-78$ |
| L | L | H | H | $76-109$ |
| L | H | L | L | $107-140$ |
| L | H | L | H | $138-171$ |
| L | H | H | L | $169-202$ |
| L | H | H | H | $200-233$ |
| H | H | H | H | $231-249$ |
|  |  |  |  |  |

The Fullness Flags from Am2812 or Am2813 FIFOs can be encoded by an Am93L18 8-input priority encoder. The output code $\mathrm{F}_{0}-\mathrm{F}_{2}$ indicates the weight of the highest priority input which is LOW. GS is group signal; it is HIGH if all the inputs are HIGH.

## PHYSICAL DIMENSIONS <br> Dual-In-Line

28 -Pin Side Brazed


Metallization and Pad Layouts

Am2812



## Am2841/3341/2841A

## $64 \times 4$ First-In First-Out Memories

## Distinctive Characteristics

- Plug-In replacement for Fairchild 3341
- Asynchronous buffer for up to 64 four-bit words
- Easily expandable to larger buffers
- Am2841 has 1 MHz guaranteed data rate
- Am2841A has 1.2 MHz guaranteed data rate
- 100\% reliability assurance testing in compliance with MI L-STD-883
- Special input circuit provides true TTL compatibility


## FUNCTIONAL DESCRIPTION

The Am3341/Am2841/Am2841A is an asynchronous first-in firstout memory stack, organized as 64 four-bit words. The device accepts a four-bit parallel word $D_{0}-D_{3}$ under control of the shift in (SI) input. Data entered into the FIFO immediately ripples through the device to the outputs $\mathrm{Q}_{0}-\mathrm{Q}_{3}$. Up to 64 words may be entered before any words are read from the memory. The stored words line up at the output end in the order in which they were written. A read command on the shift out input (SO) causes the next to the last word of data to move to the output and all data shifts one place down the stack. Input ready (IR) and output ready (OR) signals act as memory full and memory empty flags and also provide the necessary pulses for interconnecting FIFOs to obtain deeper stacks.

Parallel expansion to wider words only requires that rows of FIFOs be placed side by side.

Reading and writing operations are completely independent, so the device can be used as a buffer between two digital machines operating asynchronously and at widely differing clock rates. Special input circuits are provided on all inputs to pull the input signals up to an MOS $\mathrm{V}_{1 H}$ when a TTL $\mathrm{V}_{\mathrm{OH}}$ is reached, providing true TTL compatibility without the inconvenience and extra power drain of external pull-up resistors. A detailed description of the operation is on pages 4 and 5 of this data sheet. The Am2841 and Am2841A are functionally identical to the Am3341, but are higher performance devices.

## LOGIC BLOCK DIAGRAM



## ORDERING INFORMATION

| Package | Temperature | Am3341 <br> Order <br> Range | Am2841 <br> Order | Am2841A <br> Order |
| :---: | :---: | :---: | :---: | :---: |
| Type | Number | Number | Number |  |
| Molded DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM3341PC | AM2841PC | AM2841APC |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | AM3341DC | AM2841DC | AM2841ADC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | AM2841DM |  |



Note: Pin 1 is marked for orientation.

Am2841
MAXIMUM RATING (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-7 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{GG}}$ Supply Voltage | $\mathrm{V}_{\mathrm{SS}}-20 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+\mathbf{0 . 3 \mathrm { V }}$ |
| DC Input Voltage | $\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ |

## OPERATING RANGE

| Part No. | Ambient Temperature | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD }}$ | $V_{G G}$ |
| :---: | :---: | :---: | :---: | :---: |
| Am3341PC, DC Am2841PC, DC Am2841APC, DC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | +5.0 $\pm 5 \%$ | GND | $-12.0 \pm 5 \%$ |
| Am2841DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | +5.0 $\pm 5 \%$ | GND | $-12.0 \pm 5 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Conditions |  | Min. | Typ. <br> (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=.300 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {SS }}-1.0$ |  |  | Volts |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | ${ }^{1} \mathrm{OL}=1.6 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  | $\mathrm{V}_{\text {SS }}-1.0$ |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level |  |  |  |  | 0.8 | Volts |
| 1 IL | Input Leakage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{IH}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}-1.0 \mathrm{~V}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
| $V_{\text {PUP }}$ | Input Pull-up Initiation Voltage | (Note 2) | $\mathrm{V}_{\text {SS }}=\mathrm{MIN}$. |  |  | 2.0 | Volts |
|  |  |  | $\mathrm{V}_{\text {SS }}=$ MAX . |  |  | 2.2 | Volts |
| $V_{\text {BAR }}$ | Voltage at Peak Input Current | (Note 2) |  |  |  | $\mathrm{V}_{\text {SS }}-1.5$ | Volts |
| ${ }^{\prime}$ BAR | Maximum Input Current | (Note 2) |  |  |  | 1.6 | mA |
| ${ }^{\prime} \mathrm{GG}$ | $\mathrm{V}_{\mathrm{GG}}$ Current | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | 7 | 12 | mA |
|  |  | $\mathrm{T}_{\text {A }}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  | 16 |  |
| ${ }^{\prime}$ DD | $V_{\text {DD }}$ Current | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | 30 | 45 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  | 60 |  |

Notes: 1. Typical limits are at $V_{S S}=5.0 \mathrm{~V}, V_{G G}=-12.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$
2. See graph of input $V$ - $I$ characteristics.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) Am3341

Am2841
Am2841A
Parameters Definition Test Conditions Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit

| $f_{\text {max }}$ | Maximum SI or SO Frequency |  | 0.75 |  |  | 1.0 |  |  | 1.2 |  |  | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t/R+ | Delay, SI HIGH to IR LOW |  | 90 | 250 | 550 | 80 |  | 400 | 80 |  | 350 | ns |
| tIR- | Delay, SI LOW to IR HIGH |  | 138 | 275 | 550 | 100 |  | 550 | 100 |  | 450 | ns |
| ${ }^{\text {t }} \mathrm{OV}+$ | Minimum Time SI and IR both HIGH |  | 100 |  |  |  |  | 80 |  |  | 80 | ns |
| tov- | Minimum Time SI and IR both LOW |  | 100 |  |  |  |  | 80 |  |  | 80 | ns |
| ${ }^{\text {t }}$ DSI | Data Release Time |  | 400 |  |  |  |  | 200 |  |  | 200 | ns |
| ${ }^{\text {t D }}$ | Data Set-up Time |  | 25 |  |  | 0 |  |  | 0 |  |  | ns |
| ${ }^{\text {toR }+}$ | Delay, SO HIGH to OR LOW |  | 90 | 250 | 500 | 70 | 200 | 450 | 80 | 200 | 370 | ns |
| ${ }^{\text {tor }}$ - | Delay, SO LOW to OR HIGH |  | 170 | 350 | 850 | 70 | 200 | 550 | 70 | 200 | 450 | ns |
| tPT | Ripple through Time | FIFO Empty |  | 10 | 32 |  | 8 | 16 |  | 8 | 16 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ H | Delay, OR LOW to Data Out | SO = LOW | 75 |  |  | 75 |  |  | 75 |  |  | ns |
| ${ }_{\text {t MRW }}$ | Minimum Reset Pulse Width |  |  |  | 400 |  |  | 400 |  |  | 400 | ns |
| ${ }^{\text {t }}$ A | Delay, Data Out to OR HIGH | SO $=\mathrm{HIGH}$ | 0 | 30 |  | 0 | 20 |  | 0 | 20 |  | ns |
| Cl | Input Capacitance (Except $\overline{\mathrm{MR}}$ ) |  |  |  | 7 |  |  | 7 |  |  | 7 | pF |
| $\mathrm{C}_{\text {MR }}$ | Input Capacitance $\overline{\mathrm{MR}}$ |  |  |  | 15 |  |  | 7 |  |  | 7 | pF |

[^6]
## TIMING DIAGRAM



## USER NOTES

1. When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and always stays LOW until after the new data has appeared on the outputs, so anytime OR is HIGH, there is good, stable data on the outputs.
3. If SO is held HIGH while the memory is empty and a word is written into the input, then that word will fall through the memory to the output. OR will go HIGH for one internal cycle (at least $t_{O R}+$ ) and then will go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
4. When the master reset is brought LOW, the control register and the outputs are cleared. IR goes HIGH and OR goes LOW. If SI is HIGH when the master reset goes HIGH then the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the master reset is ended, then IR will go HIGH, but the data on the inputs will not enter the memory until SI goes HIGH.


## DESCRIPTION OF THE Am3341 FIFO OPERATION

The Am3341 FIFO consists internally of 64 four-bit data registers and one 64-bit control register, as shown in the logic block diagram. A " 1 " in a bit of the control register indicates that a four-bit data word is stored in the corresponding data register. A " 0 " in a bit of the control register indicates that the corresponding data register does not contain valid data. The control register directs the movement of data through the data registers. Whenever the $n^{\text {th }}$ bit of the control register contains a " 1 " and the $(n+1)$ th bit contains a " 0 ", then a strobe is generated causing the $(n+1)$ th data register to read the contents of the $n$th data register, simultaneously setting the $(n+1)$ th control register bit and clearing the $n^{\text {th }}$ control register bit, so that the control flag moves with the data. In this fashion data in the data register moves down the stack of data registers toward the output as long as there are "empty" locations ahead of it. The fall through operation stops when the data reaches a register $n$ with a " 1 " in the $(n+1)$ th control register bit, or the end of the register.

Data is initially loaded from the four data inputs $D_{0}-D_{3}$ by applying a LOW-to-HIGH transition on the shift in (SI) input. A " 1 " is placed in the first control register bit simultaneously. The first control register bit is returned, buffered, to the input ready (IR) output, and this pin goes LOW indicating that data has been entered into the first data register and the input is now "busy", unable to accept more data. When SI next goes LOW, the fall-through process begins (assuming that at least the second location is empty). The data in the first register is copied into the second, and the first control register bit is cleared. This causes IR to go HIGH, indicating the inputs are available for another data word.

The data falling through the register stacks up at the output end. At the output the last control register bit is buffered and brought out as Output Ready (OR). A HIGH on OR indicates there is a " 1 " in the last control register bit and therefore there is valid data on the four data outputs $\mathrm{Q}_{0}-\mathrm{Q}_{3}$. An input signal, shift out (SO), is used to shift the data out of the FIFO. A LOW-to-HIGH transition on SO clears the last register bit, causing OR to go LOW, indicating that the data on the outputs may no longer be valid. When SO goes LOW, the " 0 " which is now present at the last control register bit allows the data in the next to the last register to move into the last register position and on to the outputs. The " 0 "' in the control register then "bubbles" back toward the input as the data shifts toward the output.

If the memory is emptied by reading out all the data, then when the last word is being read out and SO goes HIGH, OR will go LOW as before, but when SO next goes LOW, there is no data to move into the last location, so OR remains LOW until more data arrives at the output. Similarly, when the memory is full data written into the first location will not shift into the second when SI goes LOW, and IR will remain LOW instead of returning to a HIGH state.
The pairs of input and output control signals are designed so that the SO input of one FIFO can be driven by the IR output of another, and the OR output of the first FIFO can drive the SI input of the second, allowing simple expansion of the FIFO to any depth. Wider buffers are formed by allowing parallel rows of FIFOs to operate together, as shown in the application on the last page.
An over-riding master reset ( $\overline{\mathrm{MR}})$ is used to reset all control register bits and remove the data from the output (i. e. reset the outputs to all LOW).


INITIAL CONDITION
FIFO empty, SI LOW IR HIGH, word "A" on inputs.
2


Write input into first stage by raising SI. ( $\Delta=$ delay) IR goes LOW indicating data has been entered.

3


Release data into FIFO by lowering SI. After delay, data moves to second location, and IR goes HIGH indicating input available for new data word.

4


Data spontaneously ripple through registers to end of FIFO, causing OR to go HIGH. The time required for data to fall completely through the FIFO is the "Ripple-through Time".

5


6


7


Word " C " written in same manner, and so on. When buffer is full, all control bits are 1's and IR stays LOW.

8


FIRST READ OPERATION
SO goes HIGH, indicating "Ready to Read". OR then goes LOW indicating "Data Read".

9


When SO goes LOW, the " 0 " in the last control bit bubbles toward the memory input. OR goes HIGH as the new word arrives at the output. IR goes HIGH when " 0 " reaches input.

10


Read word " $B$ " out, word " $C$ " moves to output, and so on.

11


Read word " H ". OR stays LOW because FIFO is empty. Word " $H$ " remains in output until new word falls through.

## APPLICATION



The composite input ready indicates both devices are ready to receive data. The shift in pulse must be wide enough for all devices to load data under worst case conditions.

8 X 192 FIFO Buffer Using Am3341/Am2841

## PHYSICAL DIMENSIONS <br> Dual-In-Line

16-Pin Side Brazed


16-Pin Molded



Metallization and Pad Layout


## Application Notes

# Am9130/Am9140 <br> DESIGNING WITH SELF-CLOCKING, ADAPTIVE 4K STATIC R/W RANDOM ACCESS MEMORIES 



## TABLE OF CONTENTS

GENERAL CHARACTERISTICS
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-4
Design Philosophy . . . . . . . . . . . . . . . . . . . . . . . . . 7-5
Interface Considerations . . . . . . . . . . . . . . . . . . 7-5
Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-5
INTERFACE SIGNALS
Signal Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-6
Chip Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-6
Address and Chip Select . . . . . . . . . . . . . . . . . . . 7-7
Write Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $7-8$
Data In and Data Out . . . . . . . . . . . . . . . . . . . . $7-8$
Output Enable and Output Disable . . . . . . . . . . . . 7-9
Memory Status . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-9
INTERNAL CIRCUITRY
Address Register ..... 7-9
Address Decoding ..... $7-10$
Memory Cell ..... 7-10
Bit and Data Lines ..... 7-10
Sense Amplifier ..... 7-11
Data I/O Stages ..... 7-12
Memory Status Circuit ..... 7-12
SYSTEM DESIGNS
Interface Timing ..... 7-13
Small Memory Arrays ..... 7-14
Memory Status Timing ..... $7-15$
Memory Status Coordination ..... 7-16
Handshaking Control ..... 7-17
Interleaved Operation ..... $7-17$

## GENERAL CHARACTERISTICS

## Introduction

The Am9130 and Am9140 products from Advanced Micro Devices are 4 K -bit, static, self-clocking, adaptive, read/write random access memories. Both types of devices use only a single +5 volt power supply, yet offer high speed performance and low power dissipations. Figure 1 lists the appropriate part numbers for the combinations of variables available at press time. As product enhancement proceeds, it is anticipated that higher speed parts and wider ranges of low-power and military temperature parts will be available. Plastic DIP packages will also become an option. The latest factory data sheets show all available variations of parts.

The Am9130 is organized as 1024 words by 4 bits per word; the Am9140 is organized as 4096 words by 1 bit per word. Parts are available in both commercial and military temperature ranges. Although the standard power parts offer quite low per-bit power dissipation, there is also a family of low-power
parts available. As usual at AMD, all parts are $100 \%$ reliability assurance tested to the requirements of MIL-STD-883.
Figure 2 shows the pin assignments for the two memories. The package for both parts is a standard 22-pin dual in-line. Both memory configurations are manufactured from the same basic chip and use only specialized metal interconnect layers to define the structural differences. This approach allows several manufacturing efficiencies to be realized and permits each part to benefit from the combined volume of both parts.
The Am9130 and Am9140 memories are implemented with AMD's LINOX N-channel silicon gate MOS technology. The processing and design rules are exactly the same as those used for some time to produce the popular Am9102 line of 1 K static R/W memories. LINOX features physically flat structures, triple ion-implantation, and low capacitance, high-speed devices. The new 4 K memories are very dense with more than 27,500 active transistors in an area of less than $37,800 \mathrm{mil}^{2}$. The chip measures $192 \times 197$ mils with $58 \%$ of the area devoted to the 4096 storage cells.

| ORGANIZATION | AMBIENT TEMPERATURE | POWER | ACCESS TIME |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 500ns | 400ns | 300ns | 200ns |
| $1024 \times 4$ | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | STANDARD | AM9130ADC | AM9130BDC | AM9130CDC | AM9130EDC |
|  |  | LOW | AM91L30ADC | AM91L30BDC | AM91L30CDC |  |
|  | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 125^{\circ} \mathrm{C}$ | STANDARD | AM9130ADM | AM9130BDM | AM9130CDM |  |
|  |  | LOW | AM91L30ADM | AM91L30BDM |  |  |
| $4096 \times 1$ | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | STANDARD | AM9140ADC | AM9140BDC | AM9140CDC | AM9140EDC |
|  |  | LOW | AM91L40ADC | AM91L40BDC | AM91L40CDC |  |
|  | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | STANDARD | AM9140ADM | AM9140BDM | AM9140CDM |  |
|  |  | LOW | AM91L40ADM | AM91L40BDM |  |  |

Figure 1. Part Number Matrix.


Figure 2. Pin Assignments.

## Design Philosophy

Read/write random access memories are customarily divided into two categories based on the storage mechanism used in the memory cells. Dynamic memories use dynamic cells that store information in the form of charge on small capacitors. Static memories use static cells that store information in the form of latched currents flowing through transistors. Dynamic memories must be periodically refreshed in order to maintain the stored information. Static memories maintain the stored data without refreshing as long as power is applied. (Both types are volatile - that is, stored information is lost when power is removed.)
The basic storage mechanisms of the cells contribute significantly to the characteristics of the overall memory, but an important contribution is also made by the access method used with a particular cell. Dynamic storage has conventionally been used with dynamic decoding and control circuitry. Similarly, static storage has traditionally used static support circuitry. But those associations are not necessary. Other combinations are possible and provide different overall specifications. One example is provided by Advanced Micro Devices' 4 K dynamic memories, the Am9050 and Am9060. They use static circuitry on some input signals in order to significantly improve several timing characteristics. There also exist several types of read-only memories that use dynamic decoding for improved performance.

The Am9130 and Am9140 memories take advantage of a new combination that provides static storage together with a novel type of clocked access method. The storage cells use a conventional, fully static design. The decoding and sensing circuits use a clocked static approach that has no dynamic nodes. The clocked circuitry allows the addition of several new features, increases speed and decreases power dissipation relative to an analogous non-clocked design. At the same time, the usual disadvantages of a clock have been either eliminated or minimized in these new memories.

This philosophy, combined with Advanced N-channel MOS technology, has produced these new combinations of features, including:

- Fully static storage
- Fast access and cycle times
- Low operating power dissipation
- Self-clocking mode of operation
- Single phase, low voltage, low capacitance clock
- Static clock that may be stopped in either state
- Address register on-chip
- Output data register on-chip
- Single +5 volt power supply requirement
- Interface logic levels identical to TTL
- High output drive capability
- Nearly constant power drain; no large current surges
- DC standby mode for reduced power consumption
- Operation over full military temperature range


## Interface Considerations

In common with other AMD static R/W RAM's, all of the input and output signals for the Am9130 and Am9140 memories are specified with logic levels identical to those of standard TTL circuits. The worst-case input high and low levels are 2.0 V and 0.8 V , respectively; the worst-case output high and low levels are 2.4 V and 0.4 V , respectively. Thus, with TTL interfacing, the normal worst-case noise immunity of at least 400 mV is maintained.

All inputs include protection networks designed to prevent damaging accumulations of static charge. During normal operation, the protection circuitry is inactive and may be modeled as a simple series RC. See Figure 3. The first functionally active connection for every input is the gate of an MOS transistor. No active sources or drains are connected to the inputs so that no transient or steady-state currents are impressed on the driving signals other than the simple charging or discharging of the input capacitance, plus the accumulated leakage associated with the protection network and the input gate. Input capacitances are usually around 5 pF and leakage currents are usually less than $1 \mu \mathrm{~A}$.


Figure 3. Equivalent Input Circuit.

The output buffers can source at least $200 \mu \mathrm{~A}$ worst-case and can sink at least 3.2 mA worst-case, while still maintaining TTL output logic levels. Thus, the memories can drive two standard TTL loads or nine standard Low-Power Schottky TTL loads. This unusually high output drive capability allows not only improved fan-out, but also better capacitive drive and noise immunity.

Delays in the output circuits show little variation with changes in the DC loads being driven. Changes with capacitive loading are shown by the curve in Figure 4. Access times are specified for a total load of one TTL gate plus 50 pF of capacitance.


Figure 4. Access Change Versus Load.

## Power Supply

The Am9140 and Am9130 memories require only a single supply voltage. They perform their normal operations at a $\mathrm{V}_{\mathrm{CC}}$ of +5 volts. The commercial temperature range parts have a voltage tolerance of $\pm 5 \%$; the military temperature range tolerance is $\pm 10 \%$. The worst-case current drains are specified in the data sheets at the high side of the voltage tolerance and the low end of the temperature range. In addition, the current
specifications take into account the worst-case distribution of processing parameters that may be encountered during the manufacturing life of the product.
The current drain for these parts is relatively quite constant over their various operating cycles. Since the basic storage mechanism involves latched currents in each cell, there is a necessary cumulative current flowing at all times, even when the memory is not being actively accessed. The average currents specified are largely independent of the CE input state, or the condition of any of the input signals. At the falling edge of the CE clock, there is a brief current surge of an additional 4 to 8 mA that occurs as the decoders are being preset.
Dynamic memories usually have quite different current characteristics. Their average power dissipation is proportional to their operating frequency, so that average current drain decreases significantly when they are cycling slowly or doing refresh operations only. There are very large peak currents associated with every cycle in a dynamic memory, no matter how frequently or infrequently the cycles occur. Power supplies and power distribution systems must be capable of handling these peak demands.

Power vs. speed characteristics for the Am9130 and Am9140 4 K statics are flat horizontal lines. See Figure 5. A representative 4 K dynamic has a rising line as shown. The dynamic dissipation becomes higher than the regular-power static parts out near the high end of the speed range. The cross-over occurs much earlier for the low-power statics.

The power-down mode is entered by simply bringing both CE and $O E$ low and then ramping $\mathrm{V}_{\mathrm{CC}}$ down as low as 1.5 V . Power dissipation will fall by more than $80 \%$. Normal cycles may resume when $V_{C C}$ has been returned to its operating range. See specification sheets for further details.


Figure 5. Power Versus Speed Comparisons.

## INTERFACE SIGNALS

## Signal Flow

Figure 6 is the block diagram for the Am9130 version and shows the interface connections along with the general signal flow. There are ten address lines (A0 through A9) that are used to specify one of 1024 locations, with each location containing four bits. The Chip Select signal acts as a high order address for multiple chip memory configurations. The Chip Enable clock latches the addresses into the address registers and controls the sequences of internal activities.

The row address signals ( A 0 through A 5 ) and their inversions are distributed to the 64 row address decoders where one of the rows is selected. The 64 cells on the selected row are then connected to their respective bit line columns. Meanwhile, the column address signals (A6 through A9) have been decoded and used to select one of 16 columns for each of the four sense amplifiers. The end result is that one cell is connected to one sense amplifier.
During read operations, the sensed data is latched into the output register and is available for the balance of the operating cycle. During write operations, the write amplifier is turned on and drives the input data onto the sense lines, up the column bit lines and into the selected cells. Input and output data signals share common interface pins.
The output buffers use a three-state design that simplifies external interfacing. Unselected chips have the outputs turned off so that several chips may be wire-ored together easily. The Output Enable and Output Disable signals provide fully asynchronous controls for turning off the output buffers when desired.
Within the storage matrix, there is an extra row of simulated cells. This reference row is selected on every operating cycle in addition to the addressed row and provides internal timing signals that help control the data flow through the part. The Memory Status output signal is derived from the reference row and uses the same designs for its sense and buffer circuits as used by the data bits. Memory Status specifies when output data is available and simplifies generation of Chip Enable.
Figure 7 is the block diagram for the Am9140 version. The basic operation and signal flows are similar to the Am9130. There are two additional address lines (A10, A11), allowing selection of one of 4096 locations. Each location contains one bit so only one set of data I/O circuits are needed. Input and output data signals use separate interface pins.

## Chip Enable

The Chip Enable input is a control clock that coordinates all internal activities. All active memory functions are initiated when CE goes high. At the completion of the active operation, CE goes low to preset the memory for the next cycle. There are no restrictions on the maximum times that CE may remain in either state so the clock may be extended or stopped whenever convenient. After power-up and before beginning a valid operation, the clock should be brought low to initially preset the memory.
Figure 8 illustrates a basic operating cycle for either of the memories. The rising edge of CE begins each cycle and strobes the Address and Chip Select signals into the on-chip register. Internal timing signals are derived from CE and from transitions of the address latches and the reference cells. Various control functions are activated by these timing signals as the addresses and data flow through the memory.
When the actual access time of the part has been reached (or a write operation is complete), CE may be switched low if desired. The worst-case time as specified in the data sheet may be used to determine the access. Alternatively, the access, or write complete time indicated by the rising edge of the Memory Status output signal may be used. (See the Memory Status section of this Note.) It is perfectly acceptable to leave the CE clock high following the access time; some system operating modes will find it convenient to do so. A Read/ Modify/Write cycle, for example, will keep CE high after the access until the modify and write portions of the cycle are finished.


Figure 6. Am9130 Block Diagram.


Figure 7. Am9140 Block Diagram.

When CE does go low, the internal preset operation begins. The memory is ready for a new cycle only after the preset is complete. The worst-case CE low time specified in the data sheet may be used to determine the preset interval. Alternatively, the actual preset time is indicated as complete as soon as Memory Status goes low. CE may remain low as long as desired.

## Address and Chip Select

The Address inputs are binary coded lines that specify the word location to be accessed within the memory. The Am9130 has 1024 word locations, any one of which may be selected by a ten-bit binary address ( $2^{10}=1024$ ). The Am9140 has 4096 locations and so uses a 12 -bit address ( $2^{12}=4096$ ).


Figure 8. Basic Operating Cycle.

The Address input signals are latched into an on-chip address register by the rising edge of CE. They are allowed to become stable at the same time that the clock goes high: The address set-up time is zero. They must be held stable for the specified minimum time following the CE rising edge in order to be properly loaded into the register. Once the address hold time has been observed, the address inputs are ignored by the memory until the next cycle is initiated.
The Chip Select input acts as a high order address for use when the memory system word capacity is larger than the word capacity of an individual chip. When multiple chips are stacked up, the Address lines may be wired in parallel to all chips and the CS lines used to individually select one active chip, or row of chips, at a time. Chip Select controls the operation of both the output buffers and the write amplifiers. Unselected chips have their output buffers off so that selected chips wired to the same data lines can dominate the output bus. Only selected chips can perform write operations so the Write Enable control signal and the input data lines may be wired in parallel to several chips.
CS is latched into the on-chip register in the same way that Addresses are. This means that once a memory is selected or deselected, it will remain that way until a new cycle with new select information begins. The OE , and OD lines provide asynchronous control over the output buffer when that function is necessary on a selected chip.
Chip Select is an active low function - that is, the input signal must be low at the rising edge of CE in order to select the chip. Most CS signals are derived from high order addresses. In small systems, a simple NAND gate can provide the necessary logic. In larger systems, a binary decoder (such as the Am25LS138) works well. In either case, the outputs are active low and thus directly match the input polarity of the Chip Select.

## Write Enable

The Write Enable line controls the read or write status of the devices. When the CE clock is low, the WE signal may be any value without affecting the memory. This allows the line to be indeterminant while the using system is deciding what the next cycle will be. WE does not affect the status of the output buffer.

To execute a read cycle, WE is held high while CE is high. To perform a write operation, the WE line is switched low during the cycle. The data sheet for the memories shows the minimum write pulse width required to successfully complete the writing of information into a cell. In many cases, however, it will be convenient to leave the WE line low during the whole cycle so that no intra-cycle timing is necessary for a write operation. The memories are designed so that WE may remain low continuously as long as successive write cycles are being executed.
A write cycle can take place only when three conditions are met: The chip is selected, CE is high, and WE is low. This means that if either CE goes low or WE goes high, the writing is terminated. Thus, the full minimum write pulse width must appear within the CE high time to perform a successful write.
If WE is low when CE goes high to initiate a new cycle, the write amplifier is enabled and the write data propagates onto the data lines internally. However, no columns or rows are selected until after the address for the new cycle is decoded, so actual writing into the cell is delayed by the decoding time following CE. This delay means that the minimum write pulse width cannot apply when WE goes low very early in the cycle.

## Data In and Data Out

The specification sheet requirements for incoming data during a write operation show a minimum set-up time with respect to the termination of the write. Termination occurs when either WE goes high or CE goes low. Input data may arrive earlier than the set-up time, where convenient. If incoming data changes during a write operation, the information finally written in the cell will be that stable data preceeding the termination by the set-up time. The data input hold time with respect to the termination of write is zero. If the Am9140 is used with the Data In and Data Out lines remaining separate, the input data may occupy the bus at all times, if desired. The valid written data is then determined by the timing of WE.
If the Am9140 is used with the Data In and Data Out tied together, or if the Am9130 is used, care should be taken to avoid conflict between incoming and outgoing data on the shared lines. It is important to note that when WE is low, it does not turn off the output buffers; the potential conflict must be resolved in other ways. One convenient method is
to tie the Output Enable line to the WE line. Then, whenever WE goes low to write, it also turns off the output buffer. After a delay long enough for the output to reach its high impedance state, the input data can be introduced without conflict. The time that WE is low should be long enough to cover the output turn-off delay as well as the input data set-up time.
Since the data being written during a write cycle is impressed on the sense amplifier inputs, the output data will be the same as the input once the write is established. The conflicts occur with old output data that remains from a previous cycle or with new data that may be accessed before the write is established. If the write (and the associated input data) can be initiated while the output buffers are turned off, the conflict is eliminated; even if the outputs turn on, the output data will match the input data.

During a read cycle, once all of the addressing is complete and the cell information has propagated through the sense amplifier, it enters an output data register. The read information can also flow through to the output if the buffer is enabled. As long as CE is high, the addressing remains valid and the output data will be stable. When CE goes low to begin the internal preset operation, the output information is latched into the data register. It will remain latched and stable as long as CE is low.
At the start of every cycle when CE goes high, the output data latch is cleared in preparation for new information to come from the sense amplifier, and the output buffer is turned off. This is done so that in multiple chip systems with the outputs bussed together, old data from one chip will not interfere with new data being accessed on another.

## Output Enable and Output Disable

The OE and OD control lines perform the same internal function except that one is inverted from the other. If either $O E$ is low or OD is high, the output buffer will turn off. If the CS input is latched low and $O E$ is high and $O D$ is low, then the output buffer can turn on when data is available.
OE and OD are designed to provide asynchronous control of the output buffer independent of the Chip Select control. This capability makes it easy to tie together the Data In and Data Out lines on the Am9140 where bussed operation is desired, and simplifies operation of the Am9130 which has the Data I/O signals internally tied.
OD and OE will often be used to resolve contention on data busses, but there are other convenient uses as well. The nature of these memories is such that it is easy to individually clock each row in a memory system and to achieve an interleaved mode of operation that effectively shortens the average cycle time. In such designs, the output buffers must be controlled to prevent overlap of read information from two rows that are tied together but clocked at different times.

## Memory Status

Memory Status is a new, unique output signal that offers several important features for the memory system designer. It indicates when data is valid at the outputs, when CE may be brought low, and when preset is complete so that a new cycle may begin. The Memory Status signal may be completely ignored without affecting the operation of the memory. On the other hand, it has several implications that make it a potentially interesting and useful signal.
A major function of the MS concept is to indicate actual performance of the memory rather than worst-case perfor-
mance. Thus, the access time indicated by Memory Status will always be better than the worst-case specification as long as the conditions and assumptions on which the worst-case numbers are predicated are better. Further, real operating results change with changing conditions and Memory Status follows those changes. Thus, for example, as temperature decreases, access time also decreases and MS tracks the change in access exactly.
There are many different ways to use the Memory Status signal and several are illustrated in this Note. Basically it offers improved performance and self-timed operation, along with other related implications.

## INTERNAL CIRCUITRY

## Address Register

The circuitry for the address register is shown in Figure 9. Inverters $K$ and $L$ isolate the register from the input pin and convert the TTL input levels to the wider logic swings used internally. $M$ inverts the address so that both $A$ and $\bar{A}$ propagate to the inputs of the register.
Transistors 1, 35, and 7 are depletion devices. Transistor pairs 1, 2 and 3, 4 form two inverters that are cross-coupled to provide the basic latch. Transistor pairs 5, 6 and 7, 8 are used to enter information into the latch. If point A goes high, then 5 and 6 turn on and 7 and 8 turn off, forcing the latch to one polarity. Notice that the circuit would work without transistors 5 or 7 . They are added to minimize the propagation delay through the register.
When transistors 9 and 10 are turned on, 5, 6, 7 and 8 are turned off and the latch is isolated from the input signal. When transistors 11 and 12 are turned on, the outputs from the register are held low and the following address decoders are in their preset state.
The timing for the address register operation is shown in Figure 10. $\phi \mathrm{B}$ and $\phi \mathrm{C}$ are simply delayed inversions of CE. $\phi A$ is derived from the outputs of the slowest bit position in the address register. During the preset state of the memory when the CE clock is low, both $\phi \mathrm{B}$ and $\phi \mathrm{C}$ are high and $\phi \mathrm{A}$ is low. In that condition, transistors $9,10,11$ and 12 are all turned on and no signals can travel into or out of the register.
When CE goes high to start a cycle, $\phi \mathrm{B}$ goes low after a brief delay. This turns off 9 and 10 and opens a window that allows the address information at the input to proceed into the latch. The path that generates $\phi \mathrm{B}$ is slightly longer than the path that the address follows to the register. This is done so that the address setup time relative to CE can be specified as zero.
Next, $\phi C$ also goes low, permitting the latch to set and the register outputs to travel on to the decoders. The delay from $\phi \mathrm{B}$ to $\phi \mathrm{C}$ prevents any address spiking from disturbing the decoding circuits.
During the preset time, both $X 5$ and $\overline{X 5}$ are held low, keeping $\phi \mathrm{A}$ low. After the active cycle starts, either X 5 or $\overline{X 5}$ will make a transition high, depending on the state of the Address 5 input. Thus, $\phi \mathrm{A}$ will go high in every memory cycle. When it does, transistors 9 and 10 will turn on again, closing the window into the latch. This prevents any changes in external address information from affecting the stored address. Notice that $\phi \mathrm{A}$ is dependent on the presence of address information and only occurs after the address has reached the register outputs.


Figure 9. Input Latch Circuit.


Figure 10. Input Latch Timing.

## Address Decoding

There are 64 of the row decoder circuits shown in Figure 11. The decoding is done by a simple six-input gate that is selectively wired to the outputs from the six low order bits of the address register. Each has a unique combination of $X$ and $\bar{X}$ signals on its inputs $\left(2^{6}=64\right)$. Only one decoder will have all of its inputs low during the decoding. The other 63 gates have at least one input high, thus keeping the decoder output low and the row driver, T , off. The single selected gate allows its row driver to turn on.
$\phi \mathrm{A}$, which is derived from the transitions of the X 5 signals, is buffered and used as $\phi D E C$, the decoder clock. When $\phi D E C$ goes high, it passes through the selected row driver and brings the associated row select line high. All the other row select lines remain low. During the preset time when CE is low, all of the decoders have all of their inputs held low by $\phi \mathrm{C}$, thus
enabling all of the row drivers. To keep all the rows unselected, $\phi D E C$ is low during the preset time and keeps all the select lines low.
There is a simple latch connected to each of the 64 select lines. It holds its select line low and prevents it from floating when the row driver is turned off. An active (high) row select line flips and holds the latch in addition to driving the 64 cells in the row.

## Memory Cell

The storage cells that are the heart of the memories use a conventional static design with six transistors. See Figure 12. Transistor pairs 1,5 and 2, 6 are connected as simple inverters that are cross-coupled to form a bistable latch. Either transistor 1 or 2 is turned on and defines the data state of the cell. Transistors 5 and 6 are depletion-mode devices that act as pullups and maintain the state of the latch as long as power is applied.
The access devices permit the cell to be attached to its bit lines. When the cell's row select line is low, 3 and 4 are off and the cell is isolated from all other circuitry. When the select line is high, 3 and 4 are on and the cell is connected to the bit lines. If a read operation is in progress, the cell then pulls one of the bit lines low. If a write operation is being performed, the bit lines are driven by the data to be written and the cell is forced into the desired state.

## Bit and Data Lines

Figure 13 shows the bit line column and data line organization. A total of 64 cells - one from each row - are connected to one bit line pair to form a column of cells. Columns are connected in parallel through the column select transistors to form the data lines. The data lines feed into a sense amplifier or are fed from the write amplifier. For the Am9140, all 64 columns are connected to one pair of data lines and one set


Figure 11. Row Decoder Circuit.


Figure 12. Cell Circuit.
of I/O circuits. For the Am9130, there are four pairs of data lines with four sets of $1 / O$ circuits and 16 columns are connected to each pair of data lines.

In addition to the storage cells, each column contains the reference row transistors and two other circuits labeled in the figure as EO and BLL. The EO circuit is active only during the preset time when CE is low. It is used to balance and equalize the bit lines and bring them to a voltage level somewhat below $\mathrm{V}_{\mathrm{CC}}$. The same EO circuit is also used with the data lines.

The BLL circuit is a Bit Line Latch that is inactive during preset and is used during the active portion of the cycle to help the selected cell discharge the capacitive load presented by the bit and data lines. It is controlled by $\phi \mathrm{L}$, a timing signal derived from the reference row.
The row driver, T , for the reference row is always enabled and the reference row is therefore selected by $\phi \mathrm{DEC}$ on every cycle. The two reference transistors in each column are the same as the access devices in each cell that are driven by the other row select lines. When the reference row select signal has propagated all the way to the end of the row, it is buffered and used to generate $\phi \mathrm{L}$. When $\phi \mathrm{L}$ is true, the BLL is enabled and follows the state of the bit lines as set by the selected cell in that column.
The column decoders work much the same way as the row decoders, except that they are not turned on and off by a decode clock. During an active cycle, only one column is connected to one pair of data lines.

## Sense Amplifier

A unique feedback amplifier detects the state of the data lines to provide read data for the output. The circuit in Figure 14 shows a simple differential amplifier (transistors 2, 3, 4, 5) with a pedestal voltage established by transistor 1 . The output from the differential stage is fed back to influence the pedestal via transistors 6, 7 and 8. Notice that differential signals are balanced out and eliminated from the feedback loop. But supply voltage, temperature and process variations cause common mode shifts that are compensated for.
The output of the differential stage also goes to a latch circuit that squares and buffers the amplified signal. The latch simply follows the data that flows into it and feeds information to the output data register.


Figure 13. Bit and Data Line Organization.

## Data I/O Stages

The output stage shown in Figure 15 includes the output data register plus the output control logic plus the output buffer. Information from the sense amplifier can flow into and through the register and on to the output pin at the access time. As long as the CE clock is high, the cell addressing will be valid and the sense amplifier and output can remain stable. When CE goes low, the register inputs are isolated from the sensed data and the output can stay valid until CE next goes high.
There are several signals that can turn off the output buffer. Only when they are all simultaneously in the necessary state will the output turn on. When CE goes high, the output will turn off until the access time arrives as indicated by $\phi \mathrm{L}$. When $\overline{\mathrm{CS}}$ is latched high, the output will be off. When OE is low the outputs will be off. When OD is high the outputs will be off.
The write amplifier control logic only allows a write to take place on a selected chip with the CE high and the Write Enable low. Note that the WE line does not affect the output buffer. On the Am9130, the data input and output signals are tied together and share common interface pins.

## Memory Status Circuit

The Memory Status output is derived from the internal $\phi \mathrm{L}$ timing signal that is in turn derived from the true performance of the reference row. MS uses the same output buffer, control logic, register and sense amplifier circuitry as used in the data path. Even where a control gating function is absent, the circuitry is included but disabled. At the input to the MS sense circuit, a pseudo data line pair is created that is directly analogous to the storage cell data lines, including the EO and column select devices. The result is that Memory Status tracks the output data very closely under all operating conditions.

Since the final output circuits are the same for both MS and Data, they respond identically to variations in loading. If the data output is heavily loaded, then similar equivalent loading should be used on the Memory Status output in order to maintain their responses relative to each other.

The MS output is always enabled and never enters a threestate off mode. Even on an unselected chip, the MS signal continues to reflect the status of the memory.


Figure 14. Sense Amplifier Circuit.


Figure 15. Data I/O Stages.


Figure 16. $1 \mathrm{k} \times 8 \mathrm{R} / \mathrm{W}$ Memory for Am9080A.

## SYSTEM DESIGNS

## Interface Timing

The specification sheets for the Am9130 and Am9140 show the various input requirements and output responses for the memories. In each case, the parameters shown are worst-case in order to fully describe the operational limits of the parts. But many system situations allow the timings to be greatly simplified. For example, in small memories that are only one chip deep, the Chip Select signal may not be required and $\overline{\mathrm{CS}}$ may be tied low: Similarly, in many instances OD may be tied low or OE may be tied high or both.

In some circumstances, it may be quite convenient to leave the addresses stable longer than the parts require. The falling edge of CE might be used by the associated system to initiate the derivation of a new address and the decision about reading or writing the next cycle. Those signals can then stay stable until the following decision time.

It will quite often be easy to leave the Write Enable line low during all of the CE high time of a write cycle. This eliminates some intra-cycle timing of the write pulse. The WE line may be any value as long as CE is low. Similarly, it will also be easy to have the Data In information available during the time that WE is low - indeed, WE will often be useful as the control line for gating the incoming data on and off.

Many times CE can be easily and directly derived from other signals in the using system. Figure 16 shows an example of a small memory for a microprocessor. Two Am9130 parts form a $1 \mathrm{~K} \times 8$ memory for an Am9080A. The processor supplies the Addresses and the chip select signals. The Am8228 System Controller associated with the processor supplies the MEMR and MEMW control lines as well as a buffered data bus. A10 is inverted and used for the Chip Select signal, placing the addressing range in the second 1 K of system memory. For larger systems or different configurations, other select logic may be required.

The Controller can request a Memory Read or a Memory Write operation. The NAND gate shown generates a CE when either request is made. When $\overline{M E M R}$ is high, the output buffers are turned off via the OD control. When MEMR is true the memory output will be connected to the data bus. When MEMW is low, a write operation is performed at the specified address. There is always sufficient time between operation requests for the memory to be fully preset.


Figure 17. $2 k \times 12$ Memory System.

## Small Memory Arrays

As an illustration of a conventional approach for operating multiple chips, Figure 17 shows a convenient way to connect six Am9130 chips to make a $2 \mathrm{~K} \times 12$ memory. The Chip Enable clock is wired in parallel to all six chips, as are the ten Address lines and the R/W control line. Output Disable is tied to ground, allowing Output Enable to provide asynchronous external control of the output buffer status. OE is tied to Write Enable so that the R/W line turns off the output buffers when it goes low during a write cycle.

Address 10 and its inversion are used to select one of the two rows of chips for each operating cycle. As long as A10 is low, the upper row will respond to the clock and will communicate on the data bus while the lower row is deselected and can neither read nor write. When A10 is high the row roles are reversed.
The Data I/O lines have corresponding bits tied together in vertical columns. The control logic is arranged so that only one of the output buffers at a time will drive an I/O line, and only one chip at a time will write from an I/O line.
The type of memory illustrated is easily expanded to many different capacities. An $8 \mathrm{~K} \times 16$, for example, could be implemented with 32 Am9140 chips ( 16 in each row), using the same control line configuration, plus two more address lines.

Driving and buffering limitations for both the inputs and the outputs will be dictated by a) accumulated leakage currents and b) accumulated capacitance. On an address line, for example, many chips may be driven in parallel from a standard TTL output. As the number of chips goes up, the leakage currents in the MOS memory gradually become a significant load for the TTL output especially in the high logic level state. Similarly, many parallel inputs will present a capacitive load that will degrade the rise and fall characteristics of the signal.

Added buffering will usually only be necessary when the transition times begin to cause the overall system delays to be excessive.

As the capacity of systems like the one in Figure 17 grows, decoding of the Chip Select information gradually involves a little more logic. If the memory was $3 K \times 12$, for example, it might be implemented with three rows of Am9130 chips. Select information is then needed to assure that only one of the rows at most is active at a time. A one-of-three decoder is easy to implement from two address lines with simple gates as shown in Figure 18. As the number of rows to be selected grows, however, both the wiring and the gate count tend to get much more complex.


Figure 18. Chip Select Decoding.

Another approach (also shown in the Figure 18) takes advantage of MSI binary decoders like the Am25LS138 or Am25LS139. Both offer package count advantages, especially as the system gets bigger, and control logic is included that permits deselection of all rows. This can be handy for powerdown situations and some other circumstances. Notice that the output polarity is such that the decoders interface directly with the memory chips.

The Am9140 can be converted to a common I/O instead of a separate I/O device simply by wiring together the Data In and the Data Out lines. When that is done, the same precautions suggested for the Am9130 concerning bus contention should be observed. Conversion of the Am9130 from common to - separate $1 / O$ is only slightly more complex. The Am2915 (or Am2905) is a quad three-state bus transceiver. When connected as illustrated in Figure 19, it serves to create the bus needed by the Am9130 from separate input and output data. It even includes convenient registers on both sides. For a circuit without the registers and other control features of the Am2915, try the Am8T26. Both are four bits wide and so match up nicely with a column of Am9130 chips operating in parallel.


Figure 19.

## Memory Status Timing

Figure 20 shows the timing information conveyed by the MS output. The rising edge indicates that output data is valid and makes a convenient strobe for output to the rest of the system. See Figure 20a. When several chips are being used in parallel, the Memory Status signal from the slowest chip should be the strobe in order to assure that all the data bits are available and valid. There is a brief nominal delay from the worst-case output data to the rising edge of MS. That time is always greater then zero under similar loading conditions for the two signals.


Figure 20. Memory Status Information.

The front edge of MS also specifies the end of the time that CE must be held high for that operation. See Figure 20b. Though CE may be high as long as desired, it may safely go low any time after MS goes high. MS will stay high until the internal preset operation is complete. Thus, it will not go low until some time after CE goes low and the total time that MS is high depends not only on the actual operating conditions of the memory, but also the delay from MS high to CE low.

The falling edge of MS specifies that the memory is ready for a new operation to be initiated. See Figure 20c. When several chips are operated in parallel, the latest falling edge will indicate the earliest time that their CE should go high. The chip with the longest access time will also be the chip with the longest preset time. The picture in Figure 21 shows an MS waveform during a simple read cycle.


Figure 21. Read Cycle Waveforms.

Memory Status is derived from the selection of the row of reference cells and the reference row is always doing a read operation. Thus, the MS output will appear in every operating cycle, whether a read or a write is being performed. If the Write Enable line is low at the start of the cycle, and if the input data are present at the same time, MS may be considered a valid indication that the write is complete and CE may be switched low. However, if WE is not low or input data are not present until sometime later in the cycle, then the worst-case write timing requirements as shown in the specification sheet must be observed, independent of indications from the rising edge of MS. The falling edge of MS will be fully valid in any type of cycle.
Since the requirements for the two transitions of the Chip Enable clock can be fully specified by the transitions of the Memory Status output, these memories can be effectively selfclocking. The MS output may be inverted and then used as the CE input as shown in Figure 22. Not only will the memory run properly, but it will run at its best frequency for any given set of operating conditions and it will change that frequency as the conditions change. There are many potential capabilities implied by the Memory Status concept, including: adaptive self-timed memories, true asynchronous operations, elimination of support circuit skews, temperature compensation, new memory architectures, improved speed/power ratio, etc.


Figure 22. The Self-Clocking Memory.

## Memory Status Coordination

Figure 23 shows logic for combining multiple Memory Status signals. Gate $A$ is used to detect when both MS outputs are high indicating that output data is available. Similarly, gate B detects that both MS outputs are low, indicating that the preset period is complete for both chips. The system associated with the memory can use this information to coordinate the flow and the generation of the CE clock. Essentially, this logic allows the slowest chip to govern the overall memory speed. The inputs to the coordinating logic can of course be expanded to handle as many chips as desired.
To combine these two pieces of status information, a simple cross-coupled latch can be added as shown in Figure 24. Since there are times when neither condition is true, the latch serves to maintain the previous status indication until a new state is valid. The result is a System Status signal that specifies for the system the same information that each MS signal specifies for an individual chip.
The clock may be derived independently for synchronization with the using system. Alternatively, the System Status signal may be inverted and used for the CE clock as indicated by the
dotted line. The timing for this arrangement is shown in Figure 25. The memory will free-run at its best speed and the System Status will provide a synchronizing signal for use by the rest of the system.


Figure 23. Status Coordination Logic.


Figure 24. Clock Generation Logic.


Figure 25. Status Timing.

## Handshaking Control

For systems that cannot be memory-driven, some means of controlling the clocking is needed. To permit the memory to single-step, a gate can be inserted in the dotted line of Figure 24 with a control line to turn the clock on or off. A more versatile and more asynchronous approach is illustrated in Figure 26. An additional latch is added to generate the clock so that the status information is derived independent of the clock control.

When the Cycle Request input is low, the memory will preset and prepare for an active cycle. When all is ready, Status Acknowledge will go low. When CR goes high, the memory will execute a cycle and will acknowledge conditions of access by bringing SA high. CR and SA then form a simple asynchronous handshaking pair for memory control. Notice that CR may go high at any time to start a cycle. If the chips are ready (SA low), the clock will proceed, but if preset is not complete (SA high) the memory will wait before initiating the requested cycle.

The timing for $C R$ is quite simple. It should be held high until SA goes low. If SA is already low, a narrow CR pulse will suffice. Thus, a brief Cycle Request will cause the memory to execute one complete cycle and stop. If CR is held high, the memory will access (SA goes high) and then will leave the clock high until CR goes low. This allows Read/Modify/Write operations to be performed quite easily.
Advanced Micro Devices has designed a Low-Power Schottky support circuit for use with these memories. It integrates all of the logic for coordinating several Memory Status signals and for controlling the CE clock. It uses the same basic approach as shown here. Please contact the factory for details.

## Interleaved Operation

With the clock derived locally within the memory from the MS signals, and with the clocking logic integrated on a single chip, it becomes convenient to individually clock each row of
a memory system. An example configuration is shown in Figure 27, with each support logic block being similar to the circuitry previously discussed. Each row is clocked only when it is addressed by the Chip Select signal ( AO or $\overline{\mathrm{AO}}$ ). Unselected rows wait in their preset state until they are selected and clocked. The Cycle Request input is steered to the selected row by added logic. The Status Acknowledge outputs are three-state and only the SA for the selected row is turned on. The selected row will proceed when its preset is complete. When the data from the requested operation is available, the Status Acknowledge output goes high. The using system can then request another operation immediately once a new address is ready.

Independent clocking of each row adds little support circuit complexity while providing increased overall performance in two ways. First, the speed of each access is limited only by the slowest device in the selected row rather than the slowest device in the whole array. Secondly, successive operations in different rows will be faster because the wait for preset is eliminated; one row will preset while another is being accessed. Notice that the low order bit is used as the Chip Select address. In many systems, this will improve the distribution of alternate accesses for sequential information by mapping even addresses in one row and odd addresses in the other.

In any event, no matter where the operation is addressed or when it is requested, the memory will respond in the best possible time. The Cycle Request and Status Acknowledge signals form a true asynchronous handshaking pair. All of the variations in performance caused by the timing of the request, the row addressing patterns, the speeds of the individual chips and the memory operating conditions are automatically reflected in the response of the Acknowledge signal. An interesting challenge will be to design using systems that can take advantage of this unusual capability.


Figure 26. Handshaking Control.


Figure 27. 2k x 16 Interleaved Memory System.

# APPLICATIONS OF DYNAMIC SHIFT REGISTERS 

By John Springer, Digital Applications

## INTRODUCTION

MOS technology has several characteristics that make it ideal for data storage. Because MOS structures are small, relative to bipolar devices, a large number of bits can be stored on a small chip. Additionally, MOS devices exhibit high impedances that make it possible to store data on small parasitic capacitors rather than in normal cross-coupled transistor pairs. Using capacitive storage techniques has the effect of further increasing the number of bits that can be stored in a given area, because the number of MOS devices needed per bit is reduced. Circuits that store data on capacitive nodes are called "dynamic" because they depend on continual refreshing of the stored charge to maintain its integrity. In random access memories this refreshing is usually accomplished by reading and re-writing the data back into the same storage nodes through some internal refresh circuitry. In dynamic shift registers refreshing is accomplished by simply shifting the register, so that the stored data is "read" from one bit and written into the next one. Dynamic storage introduces a new constraint on operation of a shift register in that there is not
only a maximum operating frequency due to normal propagation delays, but also a minimum operating frequency defined by the maximum time that can elapse between refresh operations. This application note deals with the series of dynamic MOS shift registers in Table $I$.

Table 1

| Device | Length | Maximum Data Rate |
| :--- | :---: | :---: |
| Am1402A | $4 \times 256$ | 5 MHz |
| Am1403A | $2 \times 512$ | 5 MHz |
| Am1404A | 1024 | 5 MHz |
| Am1405A | 512 | 3 MHz |
| Am2802 | $4 \times 256$ | 10 MHz |
| Am2803 | $2 \times 512$ | 10 MHz |
| Am2804 | 1024 | 10 MHz |
| Am2805 | 512 | 4 MHz |
| Am2806 | 1024 | 4 MHz |
| Am2807 | 512 | 4 MHz |
| Am2808 | 1024 | 4 MHz |



Figure 1. Advanced Micro Devices Dynamic Shift Registers

## DYNAMIC SHIFT REGISTER CIRCUIT

In dynamic shift registers data storage occurs entirely on capacitive nodes. The circuit used for each bit of the registers is shown in Figure 2. Each cell consists of two storage nodes, which may be designated the master and the slave. There are two clock lines fed to each cell; one clock causes data on the input to be fed into the master storage node and the other causes data stored on the master node to be shifted into the slave. The output of the slave feeds the master input to the next cell. The two storage nodes, alternately activated, provide the escapement mechanism used in all types of dual rank flip-flops to prevent data from feeding straight through from the input to the output.


Figure 2. Dynamic Two-Phase Storage Cell

The master and the slave in the cell each consist of three transistors, which may be designated as the input transistor $\left(\mathrm{Q}_{\mathrm{I} 1}, \mathrm{Q}_{\mathrm{I} 2}\right)$, the load transistor $\left(\mathrm{QL}_{1}, \mathrm{Q}_{\mathrm{L} 2}\right)$ and the transfer gate ( $\mathrm{Q}_{\mathrm{T} 1,} \mathrm{QT}_{2}$ ). Each of these transistors behaves like an open circuit when its gate is at a HIGH logic level and like a closed switch or resistor (the impedance depends on the geometry of the device) when its gate is at a LOW logic level. The gate input impedance is very high, on the order of $10^{18}$ ohms, so virtually no current flows into the gate.

The dynamic operation of the circuits is illustrated in Figure 3. When both clocks are HIGH the load and transfer gates are off, and no current flows in the circuit. The data on the input turns the input transistor on or off. When the master clock goes LOW, the load transistor turns on and serves as a load resistor of about 200 k ohms for the input device, establishing a level near $V_{C C}$ or near $V_{D D}$ (depending on the state of the input transistor) at point JM. At the same time the transfer gate, $\mathrm{Q}_{\mathrm{T} 1}$, turns on, allowing current to travel onto or off of the parasitic storage capacitor, so that the voltage on the capacitor is the same as the voltage at point JM. When the master clock goes HIGH, the transfer gate shuts off and the stored level is trapped on the capacitor. The load transistor also shuts off so that power is no longer dissipated through the input transistor. At some time later the slave clock goes LOW and the identical process occurs in the slave half of the cell. When the charge is stored at the output of the slave it is also at the input to the master of the next cell, so a shift of one bit in the register is accomplished by applying a master clock and then a slave clock. Note that power in the register is consumed only when one of the two clocks is LOW.

The mode of operation described above is typical for all dynamic two-phase shift registers. A disadvantage of the twophase operation is that two clock pulses are needed for each shift of the register. The demanding requirements on the


Figure 3. Voltages in Cell of Fig. 2 During Shift of a HIGH and a LOW


Figure 4. Functional Equivalent of Am1402/3/4A and Am2802/3/4
clock signals (pulse width, voltage levels and speed) limit the data rate through the register to about 2 to 3 MHz generally. It is possible, however, to alter the register configuration slightly to double the data rate through it.

In the Am1402/3/4A and Am2802/3/4 a data shift occurs on every clock pulse rather than on every pair of clock pulses. This is accomplished by multiplexing two registers onto the same input and output lines, as shown in Figure 4. The "odd" numbered bits are stored in one register and the "even" bits in the other. The master clock of one is tied to the slave clock of the other and vice-versa. Clock $\phi 1$ acts as a master clock to the odd register, shifting data on the data input into the master of flip-flop 1. The same clock acts as the slave to the even register, shifting data into the output of the last flip-flop. From the last flip-flop it is fed to a dynamic output multiplexer modeled in Fig. 4 as a pair of ORed latches so that it will appear on the output pin when $\phi 2$ occurs. The output multiplexer acts like an extra $1 / 2$ bit of register, so that the data entering the odd register during $\phi 1$ will leave the multiplexer N pulses later, also during $\phi 1$. Similarly data entering the register during $\phi 2$ will appear on the output during $\phi 2$.

The data rate through the dynamic multiplexed register is twice the frequency of either of the clock inputs $\phi 1$ or $\phi 2$, so for a given clock frequency and using basically the same cell, the data rate is doubled over the normal two-phase register.

## CLOCK TIMING IN THE REGISTERS

There are two constraints on clock timing imposed by the dynamic storage medium. First, the clock must be LOW long enough to fully charge or discharge the storage capacitor. The capacitor is approximately 0.1 pf and it is charged through the series resistance of the transfer gate (about $40 \mathrm{k} \Omega$ ) and either the load transistor or the input transistor. Figure 5 shows the charge on the capacitor as a function of clock LOW time, assuming charging begins when the clock reaches about -10 V . The LOW-to-HIGH charging occurs more rapidly because the impedance of the input gate is much less than the impedance of the load transistor. These are nominal curves
and a guardband must be allowed for tolerances on the resistors and capacitor.
In between clocks the charge stored on the capacitor will slowly leak away due to PN junction leakage. If too much time elapses between clocks a stored negative level may decay so much that it cannot turn on the next input gate completely, so that during the next clock the stored level will appear to be a HIGH instead of a LOW, resulting in inversion of the data. The maximum time that the clocks can be stopped, or remain in the HIGH state, is a complex function of several parameters. It is principally affected by the temperature of the die inside the package, becoming shorter as the die gets hotter. The three curves in figures 6A, 6B and 6C can be used to determine the nominal maximum clock HIGH time. When the devices are operated in a "burst" mode, then the die temperature is governed by the greater of the two duty cycles. Again a guardband must be added as these curves assume typical device parameters. The calculations used for the curves are shown in the box.


Figure 5. Charge on Storage Capacitor Versus Clock LOW Time ( $\mathrm{V}_{\phi \mathrm{L}}=<-10 \mathrm{~V}$ )


Figure 6A.


Figure 6B.

Maximum Clock HIGH Time
Versus Clock Duty Cycle
(Am1403A, 2803, 1404A, 2804, 2805, 2806)


Figure 6C.

Note: These are theoretical typical curves and should not be used as guaranteed limits.

## CALCULATION OF MAXIMUM CLOCK HIGH TIME

The maximum clock HIGH time is the time required for the charge on the capacitor to decay from its full value of -10 V to a level at which it will be incorrectly read by the next stage input. This level is about 0 V so a loss of 5 V on the capacitor can be tolerated. The charge on the capacitor escapes through junction leakage, which, for these registers, is about 0.1 pA at $25^{\circ} \mathrm{C}$. The leakage current doubles for every $10^{\circ}$ rise in junction temperature. The capacitor is about 0.1 pF in value.
$\Delta V=5 V=\frac{i t}{C}$, where $i$ is leakage current and $C$ is 0.1 pF
$t_{\emptyset H}=\frac{0.5}{i_{\text {leak in } \mathrm{pA}}}$ where $\mathrm{t}_{\phi H}=$ maximum clock HIGH time
$\mathrm{i}_{\text {leak }}=0.1 \times 2^{\mathrm{k}}$
where $\mathrm{k}=\frac{\mathrm{T}_{\text {junc }}-25^{\circ} \mathrm{C}}{10}$ because leakage doubles every $10^{\circ}$
$\mathrm{T}_{\mathrm{junc}}=\mathrm{T}_{\mathrm{a}}+\theta_{\mathrm{ja}} \times$ power diss.,
where $\theta_{\mathbf{j a}}$ is junction to ambient temperature
$\theta_{\mathrm{ja}}=\left\{\begin{array}{l}180^{\circ} \mathrm{C} / \text { Watt for Metal can } \\ 105^{\circ} \mathrm{C} / \text { Watt for } 16 \text { lead DIP (1402A/2802) }\end{array}\right\}$
power dissipation is directly porportional to clock duty cycle (clock LOW time divided by total clock period).
power $=1.2 \times$ duty cycle $\left(V_{D D}=-5 \mathrm{~V}, V_{S S}=+5 \mathrm{~V}\right)$
$i_{\text {leak }}=0.1 \times 2^{k}$ where $k=\frac{T_{a}+\theta_{\text {ja }}(1.2 \times D C)-25}{10}$
$t_{ø H} \max =\frac{5}{2^{k}}$
For TO-5 can (Am1403A and 1404A):

$$
\log \left(t_{\emptyset H}\right)=1.45-0.03 \mathrm{~T}_{\mathrm{a}}-6.45 \mathrm{DC}
$$

## For DIP package

$$
\log \left(t_{\emptyset H}\right)=1.45-0.03 T_{a}-3.78 D C
$$

Note that for small duty cycles the clock high time depends only on ambient temperature.

## APPLICATIONS OF THE REGISTERS

## 1. Clock Driving

Numerous circuits are available for clock drivers for these registers. The clock HIGH level is 5 volts and the LOW level is -12 volts. The sophistication required in the clock driver depends on how rapidly the registers are to be driven. At low data rates the clock can be generated by simply driving a TTL clock signal into a PNP transistor with a pull down resistor (Figure 7). Of course this is not suitable for driving very large loads, or small loads at high speed, because of the slow fall time on the clock. Most often a monolithic driver such as the MH0026 is adequate. For very high speed operation, up to 10 MHz with the Am2802/3/4, a good hybrid
driver or a discrete push-pull driver should be used. The rise and fall times of the clock signal can be controlled with a series resistor in the clock line.
A very important consideration in the clock driver is that the clock signal to the register MUST NEVER EXCEED $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ ! If the clock voltage rises higher than this, undesired PNP transistors are formed on the MOS chip, discharging the storage capacitors and possibly permanently damaging the register. To guard against overshoot on the clock lines, a germanium (not silicon) switching diode should be used to clamp the clocks to $\mathrm{V}_{\mathrm{SS}}$. For long clock traces on PC boards, it may be necessary to consider transmission line effects also, and backmatch the clock lines with a series resistor at the driver.


Figure 7. Simple Clock Driver

## 2. TTL Interfacing

The inputs and outputs of these registers are, except for the clock lines, compatible with TTL logic levels, although it is necessary to add some resistors. The input threshold is 2 volts below $\mathrm{V}_{\mathrm{CC}}$, higher than a normal TTL $\mathrm{V}_{\mathrm{OH}}$, so a pull-up resistor must be used on the TTL output to establish the higher logic level. DTL, which has an internal resistor pull-up, does not require the extra resistor.

The output of the registers are open drain transistors whose sources are connected to $\mathrm{V}_{\mathrm{CC}}$. This output transistor has an impedance of about 1,000 ohms, and will establish the HIGH level on the output, but an external pull-down resistor must be connected between the output and $\mathrm{V}_{\mathrm{DD}}$ to establish the LOW level. This is true whether the output is driving TTL or another MOS input. The pull-down resistor must be small enough to sink 1.6 mA (one TTL load) and maintain 0.4 V at the TTL input and large enough that the MOS output can supply current to the resistor and still hold the output at 2.4 V . A 3 k ohm resistor to -5 volts will suit most applications as shown in Figure 8.

## 3. Register Output to Register Input Interfacing

A frequent application of the Am1402/3/4 and Am2802/3/4 is for serial storage of data which is updated from time to time. In this application several registers are connected end-to-end to provide the required storage capacity and the output of the last register is tied back to the input of the first register through a two-input multiplexer so that either the data output or some new data can be written into the first location. Such a system is illustrated in Figure 9.

When the registers are used in this fashion, some timing constraints must be observed. The output of the register switches state following the falling edge of the clock (either $\phi 1$ or $\phi 2$ ). The data remains stable until the falling edge of the next clock. The input accepts data just prior to the rising edge of the clock. When the output of one register is connected to the input of another register (or to its own input via a multiplexer) the data appearing on the output is written into the input during the same clock LOW time. This is different from TTL, in which the output of one register is written into the input of the next on the next clock edge. Because the data is transferred during the clock LOW time, the LOW time must be at least equal to the propagation delay (clock-to-output) plus the set-up time at the input. The sum of these times is substantially longer than the minimum clock pulse width so that when register output is tied to a register input the minimum clock pulse width must be lengthened.
If the registers must be operated at very high speed, then the clock LOW time must be as short as possible, and the requirement that data transfer occur during the LOW time may not be acceptable. In this case a TTL flip-flop can be used between registers to act as a single bit fast interface. The TTL flip-flop is clocked on the falling edge of both $\phi 1$ and $\phi 2$ so that in each case it stores the data brought to the MOS output on the previous clock. The same falling edge that clocks the TTL flip-flop is the start of the clock LOW period during which the data in the TTL flip-flop is written into the first bit of the next MOS register. While this scheme solves the speed problem, it introduces an extra bit of delay in the register string. See Figure 10.


|  | $\begin{gathered} \mathrm{V}_{C C}=5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DD}}=-5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} V_{C C}=5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DD}}=-9 \mathrm{~V} \end{gathered}$ |
| :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{LI}}$ | 3.0 k | 4.7 k |
| $\mathrm{R}_{\mathrm{L} 2}$ | 4.7 k | 6.2 k |
| $\mathrm{R}_{\mathrm{L} 3}$ | Not required | 3.9 k |

Figure 8. DTL/TTL to MOS to DTL/TTL Interface

## Dynamic Shift Registers



Figure 9. Recirculating Register. Data-out Changes Following Clock HIGH-to-LOW Transition and is Written Into Input During the Same Clock LOW Time.


Figure 10. TTL Flip-Flop Acts as High Speed Interface Between Registers, Allowing Use of Short Clock Pulses, But Also Introduces an Extra Bit of Delay


Figure 11. Functional Diagram of Am2805/6/7/8

## 4. Register Systems Using the Am2805/6/7/8

The Am2805/6/7/8 512 and 1024-bit registers are not internally multiplexed, but require a pair of clock pulses to product a shift of one bit. These registers also have recirculation logic built-in under control of a write input (W). When the write input is HIGH, data on the input enters the register during $\phi 2$, the master clock. When the write input is LOW, the data at the output of the last bit is written into the first bit instead. The functional diagram is shown in Figure 11. A read control, R, gates the output through an open drain AND gate, so that the outputs of several registers can be ORed together and one register selected. The Am2805 and Am2806 also have a two-input chip select gate; both inputs must be HIGH in order to write into or read from the register. If either chip select input is LOW, the register recirculates.

Note that the write and read gating is activated by the appropriate clock phase. This is done not for dynamic storage purposes but rather to conserve power; no power is dissipated in the input if $\phi 2$ is HIGH and no power is dissipated in the output if $\phi 1$ is HIGH. Dynamic storage does occur in the
output gating, with the transfer gate activated when $\phi 1$ is LOW and the read control is HIGH. Data will appear on the output 100 ns after $\phi 1$ goes LOW and read goes HIGH. Data will be stored dynamically in the output stage until the next $\phi 1$ provided that read remains HIGH until the end of the clock LOW time. If read goes LOW before $\phi 1$ goes HIGH the output will turn off.

In large register systems, many Am2805/6/7/8 registers can be connected in parallel and the desired register addressed through the chip select and/or the read and write controls. When many register outputs are connected together the capacitance on the output is increased and care must be taken to insure that the 1,000 ohm output device can fully charge the line.

For higher speed operation, pairs of these registers can be connected in parallel in a multiplexed mode, like the internal configuration in the Am1402/3/4. The inputs and outputs are tied together and the clocks are reversed between the two devices. A flip-flop toggled on each clock pulse can be used to alternate control between the two MOS registers as shown in Figure 12.


Figure 12. Multiplexed Am2048 Bit Recirculating Register $\mathrm{f}_{\text {max }}=\mathbf{6 M H z}$


# APPLICATION OF FIRST-IN FIRST-OUT MEMORIES 

By John Springer, Digital Applications

The Am3341/2841, Am2812 and Am2813 are asynchronous first-in first-out memories using P-channel silicon gate MOS technology. All use the same fundamental storage mechanism, but are organized differently. The Am3341/2841 contains up to 64 four-bit words; the Am2812 holds up to 32 eight-bit words; the Am2813 holds up to 32 nine-bit words. All devices can easily be expanded to hold either more words or wider words. The Am2841 is functionally identical to the Am3341, but is faster. The logic symbols for these devices are shown in Figure 1.


Figure 1. Logic Symbols

## THE FUNCTION OF A <br> FIRST-IN FIRST-OUT MEMORY

A first-in first-out memory (FIFO) is a read/write data storage unit that automatically keeps track of the order in which data was entered into the memory, and reads the data out in the same order. It behaves like a shift register whose length is always exactly equal to the number of words stored. The most common application of a FIFO is as a buffer memory between
two pieces of digital equipment operating at different speeds. Such an application is illustrated in Figure 2, where machine 1 might be a relatively slow electromechanical input device and machine 2 might be a digital computer (or vice-versa). Data is frequently handled in a configuration like this by having machine 1 generate an interrupt requesting service from machine 2 every time a data word is available. If machine 1 transmits only a single word infrequently then the interruptoriented approach is reasonable, but if machine 1 is going to transmit 20 or 30 words, then the interrupt approach is inefficient. As each of the words becomes available, an interrupt must be generated, machine 2 must react, cleaning up its active processing, locate the interrupt, store the new data word, and return to its active processing only to receive another interrupt milliseconds later.


Figure 2. Asynchronous Interface between Two Digital Machines

An alternative processing method is cycle stealing on a direct memory access (DMA) channel. In this configuration the system is designed so that machine 1 has direct access to the memory of machine 2. As data becomes available from machine 1, it is inserted into machine two's memory during time periods when machine 2 is not using the memory. This method is fairly efficient, especially for transfer of large blocks of data from a disc or tape, but it also can result in interference with the active processing of machine 2 due to contention for the memory channel.

The most efficient way to handle the interface between these two machines is by using a special memory between the machines to temporarily store the data from machine 1 until machine 2 is ready to accept it. The memory must be large enough to store all the data that machine 1 might generate in-between services by machine 2, and should be able to write the data at the speed of, and under control of, machine 1,

## FIFO Memories

while reading the data at the speed of machine 2 . An extremely useful feature in such a memory is the ability to perform read and write operations at the two different rates simultaneously and completely independently. This allows machine 1 to write new data into the memory at the same time that machine 2 is reading data from the memory without requiring any kind of synchronization between the two.

## METHODS OF CONSTRUCTING FIFO BUFFERS

There are a number of ways in which FIFO memories can be built. The design becomes trivial if there is no requirement for independent reading and writing. The data can be written into a shift register, for example, which is clocked by machine 1. When a block of data has been written, the register can be shifted until the first data word is available at the output, and then shift control can be handed to machine 2, which shifts the data out as required. This method requires that data transfer occur in blocks only, since once the data has been shifted to the output, a new word cannot be written until the last block has been completely read.

A somewhat more flexible FIFO can be built using a random access memory with counters used to generate the read and write addresses. A multiplexer is used to select the appropriate address counter for a read or write, and the counter is incremented at the end of the cycle, so that the next read or write will occur at the next counter address. Since the location of the next read and write are held in independent counters, reading and writing can be randomly intermixed. However, using an ordinary RAM, only one operation can be performed during a given cycle, since only one address can be selected at a time.

If the RAM is very fast relative to the machines using it, then the control logic can be designed to receive read and write requests independently and to execute them so quickly that the FIFO buffers appear to operate completely asynchronously. In the general case, this means the RAM cycle time must be less than half the cycle time of machines 1 or 2 . This is
necessary so that the buffer can perform alternate read and write operations at the maximum speed of both machines. The control logic to do this is fairly complex and requires an independent clock running at more than twice the frequency of machine 1 or 2.
The problem of handling read and write operations simultaneously is alleviated if a 2-port RAM is used. Such a device (e.g., the Am9338) has two independent sets of address inputs, one for reading and one for writing, so no synchronizing of read and write requests need occur. Unfortunately, two port RAMs are limited to small numbers of bits, and, therefore, are fairly expensive to use in a FIFO of reasonable size.
The Am3341/2841, Am2812 and Am2813 are totally integrated solutions to the problem of asynchronous FIFOs. A special unique control system is integrated into the device to make possible completely independent reading and writing. Because the control and data storage are intimately mixed on one LSI chip, a very efficient, cost-effective FIFO can be constructed. The three devices, all of which use the same basic control scheme, are organized into three different configurations to provide optimum flexibility for all applications.

## STORAGE AND CONTROL IN THE

## Am3341/2841, Am2812 AND Am2813

The Am3341/2841, $64 \times 4$ FIFO will be used to explain the storage technique. A similar scheme is used in the Am2812 $32 \times 8$ FIFO and Am2813 $32 \times 9$ FIFO. A logic block diagram of the Am3341 is shown in Figure 3. Data words are stored in 64 four-bit registers, connected so the output of one feeds the input of the next. Note that if all 64 registers were clocked together, the device would look like a quad 64-bit shift register. FIFO operation is performed by clocking each register independently so that data can be selectively shifted through the registers. To shift or not to shift: that is the decision which must be made independently by each of the 64 registers. The decision is made by examining a control flip-flop associated with each register to determine if that register contains valid data or not.


Figure 3

Initially, the FIFO is reset and there is no data anywhere in it. The control flip-flops are all reset to " 0 ." A write command causes a 4-bit data word to be entered into the first register and sets the control flip-flop for that register, indicating valid data is present. The control flip-flop for the second register is a " 0 " and this causes it to continually examine the control flip-flop for the first register, looking for a "1." When the data is written into the first register, the second register sees the " 1 ," and a clock is generated to it, copying the data from the first register into the second, setting the control flip-flop for the second register, and clearing the control flip-flop for the first register. In exactly the same fashion, the third register copies the data from the second, and the fourth from the third until finally the data ends up in the last location. At this point all 64 registers contain the same data, but only the last control flip-flop contains a " 1 ," the others all having been reset as the data was copied into the next register

As soon as the data moves from the first register to the second, the control flip-flop for the first register is cleared. A new data word can then be written into the first register. The first control bit is brought out as "input ready" (IR), and data can be entered anytime it is HIGH. When the data has been accepted, IR goes LOW (a " 1 " in the control bit) and when the data moves to the second register, IR goes HIGH again. The new data falls through the registers as long as there are " Os " in the corresponding control flip-flops. Eventually it reaches the register immediately behind a register already containing data. Since the control bit for that register is already a "1," the data is not moved any further and remains stacked up behind the existing data. A read command on the output causes the last control flip-flop to be cleared, creating a new empty location. The next to the last word is copied into the last word and the hole in the control register moves back toward the input as the data words move down one place. This process can continue until all data has been shifted out of the memory. When the last word has been read the external signal output ready (OR) remains LOW, indicating no more data is available.

This scheme allows the reading and writing of data to occur completely independently and even simultaneously. Data can be written into the device as rapidly as the device is capable of moving it away from the first register; it can be read at the same rate. The only constraint imposed by this scheme is that a certain amount of time is required for the first data word to propagate to the end of the register. This time is referred to as the "ripple-through" time and is the internal shift time multiplied by the number of bits from input to output.

## CONTROL SIGNALS TO THE Am3341/2841 AND Am2813

There are four signals used with the Am3341/2841 and Am2813 to control the reading and writing of data. These are parallel load (PL, or SI on 3341), input ready (IR), parallel dump (PD or SO on 3341) and output ready (OR).

The two outputs, IR and OR, are derived from the state of the first and last control flip-flops, respectively, and are used to indicate the presence or absence of data at the input and output of the FIFO. When IR is LOW (that is, input not ready) then there is data residing in the first data register. New data
may not be entered until this data has moved to the second register, indicated by IR going HIGH. The OR signal goes HIGH whenever valid data is present on the FIFO output. Whenever a shift-out command is received, OR goes LOW while the data is being changed. If there is no more data, OR stays LOW, indicating the memory is empty. Otherwise OR returns HIGH as soon as the new data is on the outputs. Data is entered into the FIFO by a LOW-to-HIGH transition on shift-in (PL), while IR is HIGH. The fact that both these signals are HIGH causes a strobe to the first data register to be generated, loading the data on the data inputs into register and setting the first control flip-flop. When the control flip-flop is set, IR goes LOW, indicating the data has been accepted. The input data can be changed after IR has gone LOW. When SI is then brought LOW, the data is transferred to the next register (unless there is already data there) and IR goes back HIGH, indicating that the input is ready to receive more data. If the memory is full, then the data in the first register will not move to the second, and IR will stay LOW. Once data moves into the second register, it falls spontaneously through the FIFO until it stacks up behind data already present.

Data in the last FIFO location is presented on the data outputs. While data is there, OR is HIGH. The next data word is obtained by applying a LOW-to-HIGH transition on shift-out (SO). This results in OR going LOW. The data does not actually change until SO is brought LOW again. The new data, if any, will be brought to the output and, after the data is stable, OR will go HIGH again. If the memory is empty, OR will remain LOW until a new word falls through from the input. Note that anytime OR is HIGH, there is good, stable data on the outputs.

## MASTER-RESET

The master reset $\mathrm{pin}(\overline{\mathrm{M} R})$ is used to clear all data from the FIFO. When it goes LOW, all the control flip-flops are cleared and the output buffer is cleared. IR will be forced HIGH during this time. When the $\overline{M R}$ signal is removed the FIFO is ready to accept new data. Note that if SI. is held HIGH as the master reset ends, then both SI and IR will be HIGH, resulting in immediate entry of the data on the data inputs into the FIFO. If this is not desired, then SI should be held LOW during the master reset and until new data is ready to be entered.

## EXPANSION METHODS USING THE Am3341/2841

The four control signals on the Am3341 have been designed so that devices can be directly connected end-to-end, as in Fig. 6, and can thereby control each other. When data appears at the output of the first device OR goes HIGH. This causes an SI command to the second device which in turn causes IR to go LOW. Since IR is connected to SO, this causes a shift-out at the first device, driving OR LOW until new data is available, and the process repeats. Lengthening of the FIFO stack requires only this simple interconnection.

To make a wider FIFO devices are simply operated in parallel. Since each device is autonomous there need be no interconnection between paralleled devices, except that all the shift-ins at the front are connected together and all the shift outs at the end are connected together. Data then ripples independently through each row of FIFOs.

|  | FIFO empty, SI LOW IR HIGH, word " $A$ " on inputs. |  | Word " C " written in same manner, and so on. When buffer is full, all control bits are 1's and IR stays LOW. |
| :---: | :---: | :---: | :---: |
|  | Write input into first stage by raising SI. ( $\Delta=$ delay) IR goes LOW indicating data has been entered. |  | SO goes HIGH, indicating "Ready to Read". OR then goes LOW indicating "Data Read". |
|  | Release data into FIFO by lowering SI. After delay, data moves to second location, and IR goes HIGH indicating input available for new data word. |  | When SO goes LOW, the " 0 " in the last control bit bubbles toward the memory input. OR goes HIGH as the new word arrives at the output. IR goes HIGH when " O " reaches input. |
|  | Data spontaneously ripple through registers to end of FIFO, causing OR to go HIGH. The time required for data to fall completely through the FIFO is the "Ripple-through Time". |  | Read word " B " out, word " C " moves to output, and so on. |
| 5 |  |  | Read word " H ". OR stays LOW because FIFO is empty. Word " H " remains in output until new word falls through. |
| 6 | SI goes LOW allowing word " $B$ " to fall through. |  |  |



SI is brought HIGH (1) causing internal strobe (2) which loads data. When data has been loaded, IR goes LOW (3) indicating data can be changed (4). SI may then be brought LOW (5) causing IR to return HIGH (6).


OUTPUT TIMING SEQUENCE, Am3341/2841 AND Am2813
Data out changes (1); then OR goes HIGH (2). When SO goes HIGH (3), OR goes LOW (4) indicating data is about to change. After SO goes LOW (5) the data actually changes (6) and after it is stable, OR goes HIGH again (7).

Figure 5


The composite input ready indicates both devices are ready to receive data. The shift in pulse must be wide enough for all devices to load data under worst case conditions.

Figure 6. $8 \times 192$ FIFO Buffer Using Am3341/2841

The Am2812 is controlled exactly like the Am3341 and Am2813, except that the input ready signal is inverted.

Internally operation is like the Am3341/2841. The control signals are slightly different, however, and there are some additional features. There is a parallel load (PL) input, used to
load an 8 -bit word onto the first stage of the FIFO, and an input ready output ( $\overline{\mathrm{R}}$ ) which indicates that the FIFO is ready to receive a new data word. At the output, there is a dump command (PD), used to bring the next data word to the outputs, and an output ready signal (OR) which indicates that good data is available on the data outputs.

Data is loaded into the first FIFO location by a LOW-to-HIGH word is present at the output, OR (output ready) will be HIGH.

The next data word is shifted onto the outputs by a pulse on parallel dump (PD). When PD goes HIGH, the OR signal goes LOW, indicating that output data is about to be changed. When PD then goes LOW, the output data changes with the word behind the outputs moving onto the outputs. When the new output data has stabilized, OR will go HIGH indicating that good data is once again available on the FIFO outputs. If the PD pulse emptied the FIFO, then the OR signal will remain LOW and the last word read will remain on the outputs until a new data word falls through from the front of the FIFO.


When data is steady, PL or SL is brought HIGH (1) causing internal data strobe to be generated (2). When data has been loaded, $\overline{\mathrm{R}}$ goes HIGH (3) and data may be changed (4). $\overline{\mathrm{I}}$ remains HIGH until PL is brought LOW (5); then $\overline{\mathrm{I}}$ goes LOW (6) indicating new data may be entered.


## Am2812 OUTPUT TIMING

When data out is steady (1), OR goes HIGH (2). When PD or SD goes HIGH (3), OR goes LOW (4). When PD or SD goes LOW again (5), the output data changes (6) and OR returns HIGH (7).

Figure 7.
transition on PL when $\overline{\mathrm{IR}}$ is LOW. (It is the coincidence of PL HIGH and IR LOW which results in the internal load strobe.) When the data has been entered the first control flip-flop sets, causing $\overline{\mathrm{I}}$ to go HIGH. When PL goes LOW again, the data in the front of the FIFO begins falling through the stack toward the output, and $\overline{\mathrm{I}}$ goes LOW as soon as it has moved to the second register. If the FIFO was filled to capacity when the data was loaded, then $\overline{\mathrm{R}}$ will stay HIGH; new data cannot be entered, and any additional shift in command will be ignored until $\overline{\mathrm{R}}$ goes LOW after some data has been removed from the FIFO.
Data entered into the FIFO falls through the registers until it reaches either the output or another data word. When a data

## MASTER RESET

A direct clear signal can be applied to the FIFO by a LOW logic level on the $\overline{M R}$ input. This will clear all the internal control register bits and will clear the data from the outputs. $\overline{\mathrm{R}}$ will go LOW indicating the FIFO is ready to receive new data. If the PL input is held HIGH when the $\overline{M R}$ returns to a HIGH state, then an internal input strobe will be generated, and whatever data is on the inputs will be loaded into the FIFO. If this is not desired then PL should be held LOW at the end of the master reset. The master reset will cause OR to go LOW and remain LOW until new data falls through from the input.

## FLAG

A flag output is available on the Am2812 and Am2813 to indicate whether the FIFO is more or less than half full. The flag signal is generated by summing the " 1 s " in the control flipflops, and therefore is not affected by the movement of data through the register. The flag signal goes HIGH when the 15th $\pm 1$ (i.e., the 14 th, 15 th, or 16 th) word is loaded into the FIFO. It will remain HIGH until there are less than $15 \pm 1$ words in the memory. It is always HIGH if there are more than 16 words in the FIFO.

## OUTPUT ENABLE

The Am2812 and Am2813 data outputs are 3-state signals. When OE is HIGH, they will be in either a HIGH or LOW state; if OE is LOW, they will go to a high-impedance OFF state. Outputs of several FIFO buffers can then be tied together onto a bus, and one of the buffers can be selected to drive the bus. When OE is LOW, the dump function (both SD and PD) is disabled.

## SERIAL INPUT AND OUTPUT (Am2812 ONLY)

The Am2812 also has the ability to read or write serial bit streams, rather than 8 -bit words. The device then works like a 256 by 1 -bit FIFO. A serial data stream can be loaded into the device by using the SL clock input and applying data to $D_{0}$ input. Inputs $D_{1}-D_{7}$ must be grounded. The $S L$ signal operates just like the PL input, causing $\overline{\mathrm{R}}$ to go HIGH and LOW as the bits are entered. The data is simply shifted across the 8 -bit input register until 8 bits have been entered; the 8 bits then fall through the register as though they had been loaded in parallel.

A corresponding operation occurs on the output, with clock pulses on SD causing successive bits of data to appear on the $\mathrm{O}_{7}$ output. OR moves HIGH and LOW with SD exactly as it does with PD. When 8 bits have been shifted out, the next word appears at the output. If a PD command is applied after the 8 bits on the outputs have been partially shifted out, the remainder of the word is dumped and a new 8 -bit word is brought to the output.
When one of the serial clocks is used, the corresponding parallel signal (PL or PD) should be grounded.

## EXPANSION OF THE Am2812 AND Am2813

The input and output shift and ready signals have been designed so FIFOs can be directly connected end-to-end to make a longer (i.e., more words) buffer memory, as shown in the applications in Figures 10 and 11. Wider words can be stored by using independent FIFO stacks, side by side, like the Am3341s in Figure 6. When FIFOs are connected end to end, the total number of words that can be stored is $(31 n+1)$ not 32 n . This is due to the fact that when an SI command loads the 32nd word into a FIFO, the $\overline{I R}$ output stays HIGH, and no PD pulse is applied to the adjacent up-stream FIFO. As a result the word just written into the FIFO is duplicated at the output of the previous FIFO. When at least one word is removed from the downstream FIFO, the $\overline{\mathrm{IR}}$ signal goes LOW, causing the duplicated word to be dumped from the up-stream device.

## SYSTEM INTERFACING

Normally the input and output of a stack of FIFOs are interfaced with TTL logic. A special interface circuit is used internally on the inputs of the AMD family of FIFOs to provide complete electrical compatibility with TTL outputs; no external components need be used. The circuit works by using an MOS transistor inside the chip as a pull-up resistor in the HIGH state. When the voltage applied to the input is LOW, the internal resistor is disabled and presents no loading to the TTL output. THE V-I characteristic of the input is shown in Figure 8.


Figure 8. Input Voltage Current Characteristics

The logical interface between the FIFO inputs and the rest of the system must detect that all device inputs are ready, and then supply a shift in command when new data is available. Normally this is rather simple, since most data transfer interfaces contain a data strobe control and a not ready signal. Some caution must be exercised when a composite Input Ready signal for a parallel stack of FIFOs is formed. The inputs to the stack are ready to receive data only when PL is LOW and all input ready signals are HIGH (LOW on the Am2812. Data can be removed from the inputs to the stack only when all input ready signals have gone LOW (HIGH on the Am2812). The easiest way to handle this situation is to detect only that all inputs are ready to receive data, and then insure that data remains as long as is required by the worst case specification, rather than actually detecting that the data has been loaded into all devices.

The data on the data inputs must be held steady for about a 400ns period following the SI or PL LOW-to-HIGH transition. The internally generated data strobe will occur sometime during this period. The strobe will not occur, however, until at least 25 ns after the SI transition. The rising SI signal may therefore also be a clock to a TTL register feeding the data inputs, as there is sufficient time available for the $t_{p d}$ of the register. However, it is preferable to change the input data on the falling edge of SI for additional timing margin in the system.
At the output of the FIFO, the logic must detect that all outputs are ready, and then supply the dump command when the data has been received by the system. Again, these two kinds of signals are normally available in systems.


## CHARACTER BUFFER FOR TERMINAL

RS-232 data from the data set is converted to parallel 8-bit ASCII characters by an asynchronous receiver chip. When each character is received it is placed in the FIFO buffer. The characters (up to 64) are stored until a carriage return character is detected. An interrupt is then generated to the processor, informing it that a data line is ready.

Figure 9. Character Buffer for Terminal.


The Fullness Flags from Am2812 or Am2813 FIFOs can be encoded by an Am93L18 8-input priority encoder. The output code $\mathrm{F}_{0}-\mathrm{F}_{2}$ indicates the weight of the highest priority input which is LOW. GS is group signal; it is HIGH if all the inputs are HIGH. For the Am2813, the words stored starting with 47 will be one more than is indicated in the table.


The serial I/O of the Am2812 is used, with data clocked into the $D_{0}$ input by CPIN and clocked out of the $\mathrm{Q}_{7}$ output by $\mathrm{CP}_{\text {OUT }}$. Since data stacks up at the output end, the shift register appears to have a length corresponding to the number of words stored. For a 327 -bit shift register, for example, it should be initialized with 327 O's. Data may then be entered or recirculated and the MOD 327 counter can be used to indicate the "address" of the current bit. A parallel transfer between devices is used.

Figure 11. N-Bit Shift Register, $\mathbf{N}=8$ to 512.


The combination of the counters and multiplexers act as a key encoder on the key matrix. A closure will produce a HIGH on the multiplexer output $\bar{Z}$ when the appropriate switch is scanned. The HIGH is stored in a flip-flop to provide a shift-in command to the FIFO one clock period wide. The flip-flop is clocked on the falling clock edge to insure the count is stable during the shift-in pulse.

Figure 12. Storage of Switch or Key Closures.

# HOW TO USE 1702A MOS PROMs RELIABLY 

This paper describes the methods used by Pro-Log Corporation to screen, program and erase 1702A MOS PROMs. It also describes the theoretical basis for these methods. Pro-Log has shipped over 3,000 programmed 1702A PROMs in its operating equipment during the last three years and has had only two PROMs fail in the field during that time.

The 1702A MOS PROM is a 2048 bit read only memory device, which can repeatedly be erased under ultra-violet light and reprogrammed. It was first developed by Intel Corporation several years ago and is now the industry standard for this class of device. The 1702A now has several sources and other MOS PROMs (notably National's 5204) use the same technology.

## THEORY OF THE MOS PROM MEMORY CELL

To make clear the basis of Pro-Log's method for handling the PROM, it is necessary to describe how the PROM functions. The explanation is partially derived from Reference 1.
Each of the 2048 memory cells in the 1702A PROM is a field effect transistor in which the gate is isolated in a silicon dioxide substrate. There is no lead to the gate (Fig. 1). When the cell is unprogrammed or erased (Fig. 1a) there is no charge on the gate and the source to drain resistance, $R_{S D}$, is extremely high. After a cell is programmed (Fig. 1b) there is a charge, Q , on the gate which produces a P -channel between source and drain. The source to drain resistance $R_{S D}$ is relatively low, its value being inversely proportional to the value of O .

To program a cell, a source to drain voltage in excess of about 30 volts is applied for a period of time. This voltage causes an avalanche breakdown in the back biased junction between the drain and the substrate material. Electrons are swept across the avalanched junction and some receive enough energy to penetrate the $\mathrm{SiO}_{2}$ insulation and collect on the buried gate.

A negative charge, Q , builds up on the gate. The rate the charge builds up and the maximum charge which can be accumulated increases with avalanche voltage. The higher the avalanche voltage, the higher the initial energy of the electrons penetrating the insulation. Figure 2 shows the typical charging curves for three such memory cells in a 1702A PROM. Cell A has a relatively high avalanche voltage so that it charges rapidly and ultimately reaches the highest level of gate charge. Cell $A$ has to have fairly efficient addressing circuitry since the avalanche current is also limited by the characteristics of the selection circuitry in series with the cell. Cell C on the other hand, is typical for a cell with both a low avalanche voltage and selection circuitry with relatively high impedance. What is important to the user is that he has no control over the avalanche voltage and the charging curve for any given cell. He simply applies a programming voltage of around 47 volts external to the PROM. The characteristics of the PROM control how a particular bit charges.

## THE MEMORY CELL IN THE SYSTEM

The 1702A has 2048 memory cells organized as 256 words, each word having eight bits. When the PROM is addressed in the READ mode, eight cells are selected and readout together as an eight-bit word.

A simplified equivalent circuit for a typical cell within the PROM is shown in Figure 3. The memory cell is the resistance $R_{S D}$, and its address selection circuitry is represented by $R_{X Y}$ (addressing is actually a series/shunt arrangement). Bit sensing involves a preamp whose input is connected to the bit in question, along with 15 other bits. The output of that preamp and 15 other preamps are connected to an output amplifier. This arrangement connects 256 bits to a single output amplifier. A particular cell is selected for readout by lowering the impedance $R_{X Y}$ to a few ohms. Then the output voltage, $\mathrm{V}_{\text {OUT }}$, becomes a function of $\mathrm{R}_{\text {SD }}$. Each preamplifier has an

a) Cell in the unprogrammed or erased state. Gate has no charge and source to cirain resistance. $\mathrm{R}_{\mathrm{SD}}$ is extremely high.

b) Cell in the programmed state. A negative charge, $Q$, on the gate induces a P channel between source and drain. $R_{S D}$ is low.

Figure 1. The memory cell used in the 1702A PROM. The cell is an FET whose gate has no lead. Source to drain resistance is a function of gate charge.


Figure 2. Gate charge $\mathbf{Q}$ as a function of programming time for different cells in a 1702A PROM.


Figure 3. Simplified equivalent circuit for a selected cell in the read mode.
effective threshold voltage, $\mathrm{V}_{\mathrm{T}}$. When $\mathrm{V}_{\text {IN }}$ is more negative than $\mathrm{V}_{\mathrm{T}}$ the output voltage $\mathrm{V}_{\text {OUT }}$ is negative and the bits read out as unprogrammed. When $V_{I N}$ is more positive than $\mathrm{V}_{\mathrm{T}}$ the output voltage goes positive and the bit reads out as programmed.
The user has a problem determining if the bit is reliably programmed or erased because he can only observe VOUT. The value of $\mathrm{R}_{\mathrm{SD}}$ may be such that slight system changes can cause $V_{I N}$ to go back and forth across the threshold voltage $\mathrm{V}_{\mathrm{T}}$ and cause $\mathrm{V}_{\text {OUT }}$ to change. Reliable programming and erasing require indirect measuring techniques based on the theoretical characteristics of the device to insure that $R_{S D}$ is safely above or below its threshold voltage.

Let us call $R_{T}$ the value of $R_{S D}$, which causes $V_{I N}=V_{T}$. The bit gate charge required to produce $R_{T}$ is $Q_{T}$, the threshold charge. It is a function of $\mathrm{V}_{\mathrm{T}}$ for the particular preamp, power supply voltages, gain characteristics of the preamplifier, and $R_{X Y}$. These variables in turn are functions of temperature, power supply voltage, incident light and other factors. Thus it is that the value of $Q_{\top}$ varies from bit to bit within a PROM and for the same bit position from PROM to PROM.

## PROGRAMMING THE PROM RELIABILITY

Figure 4 shows the programming curves for the hypothetical cells $A$ and $C$ in a PROM, along with their nominal threshold charges $\mathrm{Q}_{\mathrm{TA}}$ and $\mathrm{O}_{\mathrm{TC}}$ at $25^{\circ} \mathrm{C}$ ambient and minimum power supply voltage. For Cell $A$ to program from the erased state to the threshold requires the programming time ${ }^{t} A$, which is about 0.35 milliseconds. For Cell C to reach its threshold charge requires ${ }^{\mathrm{t}} \mathrm{C}$, about 50 milliseconds. A PROM Programmer can determine this time for each bit by simply applying a series of short programming pulses of known duration and reading the state of the bit after each of the pulses. The number of such pulses required to reach the threshold charge is a measure of that time.
The key to reliable data retention, however, is to produce an adequate overcharge so that all of the variables which affect proper readout can be accounted for. The variables which determine the required overcharge and their approximate effects are as follows:

## Power Supply Voltage

Minimum supply voltage is the worst case condition for successfully reading out a programmed bit. Its effect is highly nonlinear so that a PROM operated with a supply voltage 0.5 below minimum specification may not work reliably under


Figure 4. The programming characteristics of two cells in a 1702A PROM. The relative overcharge effects of the fixed and variable programming techniques are shown.
any circumstances. This variable is best accounted for by reading the PROM with minimum specified supply voltages during the programming operation. We recommend that all PROMs later be operated in systems with supply voltages between the nominal and the high end of the PROMs' specified voltage range. This not only improves data retention, it reduces access time.

## Charge Neutralization

The degree of possible charge "neutralization" (effective loss of charge due to minority carrier migration in the substrate) is temperature dependent. Frohman-Bentchkowsky, in Ref. 1, indicates the maximum possible change at $125^{\circ} \mathrm{C}$ as $10 \%$ of initial charge. Charge neutralization occurs primarily within the first 48 hours after the PROM is programmed.

## Leakage Current

Some electrons do bleed off the buried gate over an extended period of time. The rate of loss is temperature dependent. Total charge loss at $125^{\circ} \mathrm{C}$ over 10 years may be as much as $10 \%$ of initial charge (Ref. 1). Leakage current tends to half for each $10^{\circ} \mathrm{C}$ drop in temperature. Occasionally defects in the $\mathrm{SiO}_{2}$ iesuit in leaking bits. No reasonable safety factor can handle this. Vendor screening and customer screening can eliminate PROMs with leaking bits (see the suggested screening tests in this paper).

## Temperature

As chip temperature increases, $\mathrm{R}_{\mathrm{SD}}$ increases, as does the effective value of $\mathrm{V}_{\mathrm{T}}$. The total effect is that a chip operated at $70^{\circ} \mathrm{C}$ ambient requires about $15 \%$ more charge than it does at $25^{\circ} \mathrm{C}$. Higher operating temperatures require greater safety factors.

Based on the factors cited above, Pro-Log recommends that each programmed bit be initially charged to have at least a charge equal to $1.4 \mathrm{O}_{\mathrm{T}}$, that is a minimum initial safety factor of $40 \%$ when programmed at $25^{\circ} \mathrm{C}$.
The recommended charge safety factor is achieved in Pro-Log's Series 90 Programmer as follows: The PROM is programmed a character ( 8 bits) at a time. The selected character is hit with a three millisecond, 47 volt programming pulse, as specified by the vendor. After the programming pulse is removed, the character is read out and compared to the desired character. This operation is repeated (at a $20 \%$ duty cycle) until the
readout matches the desired pattern. A record is kept of the number of pulses, $N$, required to produce the correct readout. This is the length of time the slowest bit in the character requires to reach its $\mathrm{Q}_{\mathrm{T}}$. The character is then programmed 4 N more times. If, for example, the slowest bit in the character were like Cell C in Figure 4, it would take about 16 programming pulses to get it to read correctly. That character would be programmed with an additional 64 programming pulses (a total of 80) and the charge for the worst case bit would reach $1.4 \mathrm{Q}_{\mathrm{TC}}$ as shown on the curve. All other bits would have an even greater overcharge.

The vendor's fixed programming technique calls for 32 of the 47 volt three millisecond programming pulses at a $20 \%$ duty cycle for all bits. A PROM takes two minutes to program with this technique and cells like Cell C have only a $20 \%$ charge safety factor and a high probability that the bit will drop out. In fact, some cells in some PROMs have slower charging curves than the one shown for Cell C, so that they receive little or no overcharge. However, over $98 \%$ of the bits in most PROMs have charging curves like the one for Cell A. With Pro-Log's techniques, the Cell A type bits receive a total of five programming pulses and the typical PROM takes only 22 seconds to fully program. Cell C type bits automatically receive many more programming pulses than the vendor's specified limit, and the Programmer automatically rejects a PROM with any cell that doesn't reach its $Q_{T}$ within 16 pulses. The 16 pulse limit is used because the charge asymptote for a slower bit may be so close to its $\mathrm{Q}_{\mathrm{T}}$ that the required safety factor could never be assured.

## ERASING THE PROM

Complete erasure of the PROM prior to reprogramming is absolutely essential for reliable operation. There is no direct way to tell when a bit has been adequately erased. Figure 5 shows typical erasing curves for Cell $A$ and Cell $C$ after each cell has been programmed. In this figure, the initial charge for each cell has been normalized to its threshold charge $\mathrm{O}_{\mathrm{T}}$.

Under an erase light, Cell C crosses the threshold and appears to erase sooner than Cell $A$. This relative dropout time under calibrated light conditions is in fact the measurement tool which was used to experimentally verify the overcharge characteristics described in the preceding section.
Through experimentation, I determined a method for calibrating an erase light system for a PROM. The technique is as


Figure 5. Erasing characteristics for Cell A and Cell C under an ultra-violet light of nominal intensity.
 requires continued exposure so as to reach $0.2 \mathrm{O}_{\mathrm{T}}$ or less.
follows: 1) Fully program all bits in a PROM. 2) Put the PROM under an erase light at a specific distance and determine how long it takes (through repeated readout of the PROM) to appear to erase all bits. 3) Make the total erasing time at least five times the apparent erasing time. A three times factor is just adequate, the five times factor is to allow for loss of light intensity with age and slight variations from chip to chip. This calibration need only be done once for 1702A PROMs. The erasure time is extremely consistent from PROM to PROM with a couple of exceptions. The first exception is a shadow cast on a few cells by dirt (or silicon chips) on the surface of the PROM. The shadow reduces the light induced photocurrent and thus increases erase time for those cells. The second exception is a shadow created by material which is opaque to U.V. light. This could be visible contaminants on the outer surface of the quartz lid or it could be contaminants or materials which are transparent to visible light but opaque to U.V. (such as the plastic carriers which many PROMs come in, or gum from a label previously on the quartz lid). Awareness of the problem and careful cleaning can eliminate the second exception. Screening of erase times on a sample basis can reduce the first exception to a negligible level.

We strongly urge the user to avoid any erasing set-up in which the PROM appears to erase in less than one minute. Such a set-up exposes the PROM to U.V. light with too high an intensity. We believe that light intensity during erasing which is too high accelerates irreversible chemical reactions within the chip and thus reduces the number of times the PROM can be reprogrammed and erased. We set-up our erasing systems so that a 1702A appears to erase in three minutes and is left under the erase light for 15 minutes.

## SOME FAILURE MODES IN 1702As

## Light Sensitive Sense Amplifiers

Some preamplifiers are photosensitive. Their effective gain drops dramatically under normal room light or in daylight. Previously programmed bits are read out marginally or cannot be read out at all, so long as the light is on - cover the quartz lid and the device works perfectly! Actually, data is not erased by room or daylight, it's simply inaccessible so long as the light is on. We've observed this photosensitivity in various production batches of 1702 As , when programming on our Series 90 Programmer. Sometimes it has appeared in over $10 \%$ of the devices. There has been some vendor screening for this problem.

To avoid problems with photosensitivity, simply cover the quartz lid with a label during and after programming. Pro-Log does this as a matter of practice. The label contains the drawing number for the program contained in the device and prevents accidental erasure under U.V. light. Photosensitive devices are perfectly reliable for field use so long as they are kept in the dark.

## Time-Sensitive Sensitive Amplifiers

A programmed bit may readout validly within the prescribed access time and for hundreds of microseconds thereafter. But after a few hundred microseconds or a few milliseconds of static readout the bit drops out. Readdressing the character restores the readout, but only for the same period of time. This phenomenon is caused by a sense amplifier whose effective threshold increases with time. It is relatively rare, occurring in less than $1 \%$ of the devices but is production lot oriented.

This phenomenon presents no problem to the user when the PROM is used in microprocessor systems or in lookup tables where it is read within a few microseconds of addressing. It does present a problem where a given address is to be read for an extended period of time. The binary data display in the Series 90 reads data for extended periods of time.

## Static Discharge

In Pro-Log's first year of using 1702As, a few devices failed mysteriously while being programmed or handled. The general culprit blamed for this problem was static discharge. Although this occasionally may be a problem, we found several other causes (covered below) for these mysterious random events. After taking proper precautions, we seldom see a PROM failure.
Static discharge is not a significant problem when the PROM leads are partially protected by internal diodes and series impedances. However, to be safe, parts should be stored and transported in their carrying packages on a conductive foam or on an equivalent material.
Static discharge is not critical when the room in which they're handled has a concrete or similar type floor. If the operator is on a surface where he might build-up static charge (e.g., carpeting), he should touch a grounded surface before handling the part, then pick the part up in such a way that he does not touch any leads.

## 1702A PROM Totally Fails . . . Reads All Bits as Programmed Bits

There are several possible causes for this. We found the primary cause to have been an accidental momentary insertion of the PROM into a live socket with the device offset by one pin. This caused the chip select line and the $V_{B B}$ line to be connected between two power supplies in such a way that the chip select line was fused open inside the device by a current surge in excess of 250 ma . The problem is due to the pin configuration of the 1702A and lack of external current limiting in the set-up in question. External current limiting on the $V_{B B}, C S$ and $V_{\text {prog }}$ pins has eliminated the problem.
Other sources of PROM failure include exceeding programming voltage or duty cycle specifications during programming (see below).

## Two or More Words Get Programmed at the Same Time or Some Bits Don't Erase After Being Programmed

## Sources

a) Excessive proyramming voltages. The vendor has specified very precise limits to programminy voltages. To exceed the maximum specified program voltage even by as little as half a volt and for as little as a few microseconds, can cause permanent bit or PROM failure in a significant number of parts.
b) Excessively fast rise and fall times (less than 0.5 microseconds) in the programming voltages for address lines, data lines or power supply lines. It is our opinion that this is a source of failures because of capacitive coupling within the devices.

## Programming Fatigue

Repeatedly programming and erasing the PROMs does produce chemical changes in the device. Devices tend to require more time to program after going through 30 or more cycles of program and erase. We have cycled devices well over 100 times
and still found them usable. The longevity is affected by the erase light set-up and the programming technique.

## SUPPORTING TESTS

In early 1973, we first ran tests on 32 randomly selected 1720 As from a particular production lot. The test set-up was as follows: a) All bits in each PROM were programmed to vendor's specification: 32 pulses of $3 \pm 0.1$ milliseconds duration and $47 \pm 0.2$ volts amplitude and $18 \pm 2 \%$ duty cycle. b) Each PROM was then placed in a test fixture at a specific distance from an ultra-violet light source. c) The light source was turned on and the PROM scanned every second searching for a bit to read as unprogrammed. The time required for the first bit in each of the 32 PROMs to "dropout" varied from an extreme of two seconds in one PROM to thirty seconds in another PROM. The bulk of the PROMs took over 15 seconds to drop their first bit. One PROM with a two-second and another with a five-second first-bit dropout time were reprogrammed to the vendor's specification and left overnight. Next morning, the two-second bit had dropped out by itself and the five-second bit was maryinal.
Using the identical PROMs, PROM Programmer and light source set-up, the test was rerun using Pro-Log's variable programming technique. The first bit dropout among all PROMs was a steady $15 \pm 2$ seconds. Experimental repeatability was about $\pm 2$ seconds. After erasure and reprogramming using the variable programming method, the PROMs were baked at over $100^{\circ} \mathrm{C}$ for eight hours and left at $25^{\circ} \mathrm{C}$ for several days. All bits remained firmly programmed.

## SUGGESTED INCOMING INSPECTION SCREENING

Pro-Log has recently adopted the following incoming inspection procedure for the 1702A PROMs. These tests are performed on a lot sampling basis as our experience has shown that PROM problems are production lot oriented and vendor oriented. The tests do not check access time, but so far we've found this unnecessary.

## Suggested Equipment

- Series 90 PROM Programmer with a special version of the PM9001 personality module modified to program with 1 ms (rather than 3 ms ) programming pulses and programming each location with a 1 N overcharge rather than a 4 N
overcharge and limiting the maximum N tries for each address to 100. This personality module is the PM9001-QA and is available from Pro-Log.
- 9103 Erase Light or equivalent calibrated erase light.
- An oven.


## Procedure

1. Randomly select a sample of 50 PROMs from each batch received and having the same batch I.D. number.
2. Check all PROMs on the programmer for the erased condition. Parts are supposed to be fully erased as received.
3. Program all bits in all PROMs on the modified PM9001 personality module. In worst case bits, this programming produces only half the safety factor that regular programming yields.
4. Bake all PROMs in the oven at $125^{\circ} \mathrm{C}$ for 24 hours.
5. Remove the devices from the oven, cool and check for bit dropout on the programmer.
6. Erase all PROMs under calibrated erasing conditions.
7. Check all parts for successful erasure.

## Acceptance

The most critical screening is at Step 5. If one or two devices exhibit bit dropout the entire production lot must be screened for bit dropout prior to use. If three or more devices fail, the lot should be rejected. An acceptable vendor should have at least $80 \%$ of all lots shipped pass the test at Step 5, with no failures.

If the combined failed PROMs for all tests exceed five, the lot should be rejected.

## CONCLUSIONS

The 1702A has proven to be extremely reliable when properly handled. Pro-Log has programmed most devices right out of the box, as received from the vendor. Those devices which have programmed on the Series 90 Programmer and passed in-house system tests have functioned at reliability levels in excess of those for simple TTL chips.

## REFERENCES

1. FAMOS READ-ONLY MEMORY, Frohman-Bentchkowsky, IEEE Journal of Solid-State Circuits, Vol. SC-6, No. 5, October 1971.

## Packages

## Metal Can Packages



TO-99


TO-100


DIMENSIONS (inches)

| Parameters | TO-8 |  | TO-100 |  | TO-99 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | . 160 | . 180 | . 165 | . 181 | . 165 | . 180 |
| e | . 390 | . 410 | . 220 | . 240 | . 190 | . 210 |
| $\mathrm{e}_{1}$ | . 090 | . 110 | . 105 | . 125 | . 090 | . 110 |
| F | . 020 | . 030 | . 013 | . 030 | . 013 | . 030 |
| k | . 024 | . 034 | . 027 | . 034 | . 027 | . 034 |
| $\mathrm{k}_{1}$ | . 024 | . 038 | . 027 | . 042 | . 032 | . 042 |
| L | . 500 | . 600 | . 500 | . 600 | . 500 | . 560 |
| $\mathrm{L}_{1}$ |  |  |  | . 050 |  | . 050 |
| $\mathrm{L}_{2}$ |  |  | . 250 |  | . 250 |  |
| $\alpha$ | $45^{\circ}$ |  | $36^{\circ} \mathrm{BSC}$ |  | $45^{\circ} \mathrm{BSC}$ |  |
| $\phi$ b |  |  | . 016 | . 019 | . 016 | . 019 |
| $\phi \mathbf{b}_{1}$ | . 015 | . 021 | . 015 | . 021 | . 015 | . 021 |
| $\phi$ D | . 595 | . 630 | . 355 | . 370 | . 355 | . 370 |
| $\phi \mathrm{D}_{1}$ | . 540 | . 560 | . 310 | . 330 | . 310 | . 330 |
| $\phi \mathrm{D}_{2}$ | . 390 | . 410 | . 120 | . 160 | . 120 | . 160 |

## PACKAGE GUIDE (Cont'd)

## Molded Packages



DIMENSIONS (inches)

|  | PL-8 |  | PL-10 |  | PL-14 |  | PL-16 |  | PL-18 |  | PL-20 |  | PL-22 |  | PL-24 |  | PL-28 |  | PL-40 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 164 | . 170 | . 164 | . 170 | . 158 | . 164 | . 164 | . 170 | . 164 | . 170 | . 164 | . 170 | . 164 | . 170 | . 165 | . 200 | . 165 | . 200 | . 165 | . 200 |
| b | . 016 | . 020 | . 016 | . 020 | . 016 | . 020 | . 016 | . 020 | . 016 | . 020 | . 018 | . 022 | . 018 | . 022 | . 018 | . 022 | . 018 | . 022 | . 018 | . 022 |
| $\mathrm{b}_{1}$ | . 058 | . 062 | . 058 | . 062 | . 058 | . 062 | . 058 | . 062 | . 058 | . 062 | . 058 | . 062 | . 058 | . 062 | . 058 | . 062 | . 058 | . 062 | . 058 | . 062 |
| c | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 |
| D | . 380 | . 382 | . 515 | . 525 | . 745 | . 755 | . 745 | . 755 | . 895 | . 905 | 1.015 | 1.025 | 1.005 | 1.105 | 1.245 | 1.255 | 1.445 | 1.455 | 2.045 | 2.055 |
| E | . 245 | . 255 | . 245 | . 255 | . 245 | . 255 | . 245 | . 255 | . 245 | . 255 | . 255 | . 265 | . 345 | . 355 | . 535 | . 545 | . 535 | . 545 | . 535 | . 545 |
| $E_{2}$ | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 400 | . 470 | . 585 | . 690 | . 585 | . 690 | . 585 | . 690 |
| e | . 098 | . 102 | . 098 | . 102 | . 098 | . 102 | . 098 | . 102 | . 098 | . 102 | . . 098 | . 102 | . 098 | . 102 | . 098 | . 102 | . 098 | . 102 | . 098 | . 102 |
| L | . 125 | . 130 | . 125 | . 130 | . 125 | . 130 | . 125 | . 130 | . 125 | . 130 | . 125 | . 130 | . 125 | . 130 | . 125 | . 130 | . 125 | . 130 | . 125 | . 130 |
| Q | . 017 | . 023 | . 017 | . 023 | . 017 | . 023 | . 017 | . 023 | . 017 | . 023 | . 017 | . 023 | . 017 | . 023 | . 017 | . 023 | . 017 | . 023 | . 017 | . 023 |
| S | . 010 | . 018 | . 010 | . 018 | . 040 | . 050 | . 010 | . 018 | . 018 | . 022 | . 028 | . 032 | . 018 | . 022 | . 040 | . 050 | . 040 | . 050 | . 040 | . 050 |

## PACKAGE GUIDE (Cont'd)

## Hermetic Dual-In-Line Packages



SB-16


SB-20


CD- 24


CD-8


CD-16


SB-22


SB-28



CD-14


SB-18



SB-24


SB-40


## DIMENSIONS (inches)

| Parameters | SB-8 |  | CD-8 |  | CD-14 |  | SB-16 |  | CD-16 |  | SB-18 |  | SB-20 |  | SB-22 |  | SB-24 |  | CD-24 |  | SB-28 |  | SB-40 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 105 | . 169 | . 130 | . 185 | . 130 | . 185 | . 105 | . 169 | . 130 | . 185 | . 100 | . 175 | . 100 | . 175 | . 100 | . 175 | . 100 | . 182 | . 130 | . 185 | . 100 | . 182 | . 100 | . 182 |
| b | . 015 | . 022 | . 017 | . 020 | . 017 | . 020 | . 015 | . 022 | . 017 | . 020 | . 015 | . 022 | . 015 | . 022 | . 015 | . 022 | . 015 | . 022 | . 017 | . 020 | . 015 | . 022 | . 015 | . 022 |
| $\mathrm{b}_{1}$ | . 045 | . 060 | . 055 | . 065 | . 055 | . 065 | . 040 | . 060 | . 055 | . 065 | . 040 | . 060 | . 040 | . 060 | . 030 | . 060 | . 030 | . 060 | . 050 | . 060 | . 030 | . 060 | . 030 | . 060 |
| c | . 008 | . 012 | . 009 | . 011 | . 009 | . 011 | . 008 | . 012 | . 009 | . 011 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 009 | . 011 | . 008 | . 012 | . 008 | . 012 |
| D | . 510 | . 528 | . 370 | . 400 | . 750 | . 785 | . 770 | . 808 | . 750 | . 785 | . 870 | . 910 | . 950 | 1:00 | 1.068 | 1.092 | 1.188 | 1.212 | 1.235 | 1.285 | 1.386 | 1.414 | 1.98 | 2.02 |
| E | . 278 | . 298 | . 245 | . 285 | . 245 | . 285 | . 278 | . 298 | . 244 | . 285 | . 278 | . 298 | . 278 | . 298 | . 378 | . 398 | . 568 | . 598 | . 510 | . 545 | . 568 | . 598 | . 568 | . 598 |
| $E_{1}$ | 295 | . 310 | . 300 | . 314 | . 290 | . 320 | . 300 | . 314 | . 290 | . 320 | 290 | . 320 | . 290 | . 320 | . 390 | . 420 | . 590 | . 620 | . 600 | . 618 | . 590 | . 610 | . 590 | . 610 |
| e | . 093 | . 107 | . 095 | . 105 | . 095 | . 105 | . 093 | . 107 | . 095 | . 105 | . 093 | . 107 | . 095 | . 107 | . 093 | . 107 | . 092 | . 108 | . 095 | . 105 | . 092 | . 108 | . 092 | :108 |
| L | . 130 | . 145 | . 130 | . 145 | . 130 | . 145 | . 130 | . 145 | . 130 | . 145 | . 130 | . 145 | . 130 | . 145 | . 130 | . 145 | . 130 | . 145 | . 130 | . 145 | . 130 | . 145 | . 130 | . 145 |
| Q | . 020 | . 045 | . 015 | . 045 | . 015 | . 045 | . 020 | . 045 | . 015 | . 045 | . 020 | . 045 | . 020 | . 060 | . 020 | . 060 | . 020 | . 060 | . 020 | . 060 | . 020 | . 060 | . 020 | . 060 |
| S* | . 025 |  | . 004 |  | . 020 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 010 |  | . 005 |  | . 005 |  |
| $\alpha$ |  | 0 | $3^{\circ}$ | $13^{\circ}$ |  | 0 | $3^{\circ}$ | $13^{\circ}$ |  | 0 | $3^{6}$ | $13^{\circ}$ |  | 0 | $3^{\circ}$ | $13^{\circ}$ |  | 0 | $3^{\circ}$ | $13^{\circ}$ |  | 0 | $3^{\circ}$ | $13^{\circ}$ |

[^7]
## PACKAGE GUIDE (Cont'd)

## Flat Packages

FP-10


FP-20


FP-14


FP-24


FP-16


FP-24L


FP-28


FP-42


DIMENSIONS (inches)

| Parameters | FP-10 |  | FP-14 |  | FP-16 |  | FP-20 |  | FP-24 |  | FP.24L |  | FP-28 |  | FP-42 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 040 | . 070 | . 040 | . 070 | . 040 | . 080 | . 050 | . 090 | . 040 | . 080 | . 050 | . 090 | . 045 | . 080 | . 080 | . 105 |
| b | . 013 | . 019 | . 013 | . 019 | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 | . 016 | . 018 | . 015 | . 019 | . 018 | . 022 |
| c | . 003 | . 006 | . 003 | . 006 | . 003 | . 006 | . 004 | . 006 | . 003 | . 006 | . 004 | . 006 | . 003 | . 006 | . 007 | . 010 |
| D | . 245 | . 275 | . 245 | . 275 | . 370 | . 410 | . 490 | . 540 | . 370 | . 410 | . 575 | . 640 | . 370 | . 410 | 1.05 | 1.07 |
| $\mathrm{D}_{1}$ |  | . 275 |  | . 275 |  | . 410 |  |  |  | . 410 |  | . 640 |  | . 410 |  |  |
| E | . 245 | . 275 | . 245 | . 275 | . 245 | . 290 | . 360 | . 410 | . 260 | . 295 | . 360 | . 410 | . 370 | . 410 | . 634 | . 646 |
| $E_{1}$ |  | . 275 |  | . 275 |  | . 290 |  |  |  | . 295 |  | . 410 |  | . 410 |  |  |
| L | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 |
| $L_{1}$ | . 335 | . 370 | . 335 | . 370 | . 325 | . 380 | . 270 | . 315 | . 300 | . 370 | . 270 | . 315 | . 250 | . 300 | . 295 | . 340 |
| 0 | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 955 | . 975 | . 920 | . 980 | . 955 | . 975 | . 945 | . 985 | 1.26 | 1.30 |
| S* | . 010 | . 040 | . 010 | . 040 | . 010 | . 040 | . 020 | . 040 | . 010 | . 040 | . 020 | . 040 | . 010 | . 040 | . 030 | . 050 |

*From center of lead.

SALES OFFICES AND REPRESENTATIVES
vice president of marketing - Terry Jones
DIRECTOR OF SALES, NATIONAL ACCOUNTS - Jim Miller
director of international sales - Taki Oshima
DIRECTOR OF DISTRIBUTOR OPERATIONS - Steve Zelencik
NATIONAL HEADQUARTERS SALES MANAGER - Jerry Lynch



## U.S. AND CANADIAN STOCKING DISTRIBUTORS

lamiton/Avnet Electronics 805 Oster Dr. N.W Tel: (205), 533 labama 3580

## ARIZONA

Cramer/Arizona
2643 E. University Driv
Phoenix, Arizona 85034
TWX: 910-951-138
Hamilton/Avnet Electronics
2615 S. 21st Street Phoenix, Arizona 85034
Tel: (602) 275-7851

## CALIFORNIA

Avnet Electronics
350 McCormick Avenue

Tel: (714) 754-6050
WX: 910-595-1
Bell Industries
161 N. Fairoaks Avenue
Sunnyvale, California 94086
TWX: 910 (434-8570
ramer/
Cramer/Los Angeles
rvine, California 92705
Tel: (714) 979-3000
WX:910-595-1900
Cramer/San Diego
8913 Complex Drive
San Diego, California 92123
Tel: (714) 565-1881
WX: 910-335-1195
Cramer/San Francisco
720 Palomar Avenue
Sunnyvale, California 94086 TWX:910-339-9371
Hamilton Electro Sales
Culver City California Blvd.
: (213) 558-2100 90230
el: (714) 522-8220
TWX: 910-340-6364
910-340-7073
ELEX: 67-36-92
Hamilton/ Avnet Electronics
575 East Middlefield Road
Mountain View, California 94040
TWX: (415) 961-7000
WX: 910-379-6486
Hamilton/Avnet Electronics
8917 Complex Dr.
San Diego, California 92123
TELEX: 69-54-15
Schweber Electronics
3000 Redhill Avenue
Costa Mesa, California 92626
Tel: (714) 556-3880
TWX: 910-595-1720

## CANADA

Hamilton/Avnet Electronics
2670 Paulus
St. Laurent, Quebec, Canada H4S1G2 Tel: (514) 331-6443

Hamilton/Avnet Electronics
6291-16 Dorman Road
Mississauga, Ontario, Canada L4V1H2 Tel: (416) 677-7432

Hamilton/Avnet Electronic
1735 Courtwood Crescent
Ottawa, Ontario, Canada K2C3J2
Tel: (613) 226-1700
TWX:610-562-1906
RAE Electronics
Vancouver, British Columbia, Canada V6A2W5 Tel: (604) 687-2621
TELEX: 0454550
Schweber Electronics
2724 Rena Road
Tel: (416) 678-9050

## COLORADO

Cramer/Denver
5465 E. Evans Pl. at Hudson
Tel: (303) 758-2100
TWX: 910-931-0440
Hamilton/Avnet Electronics
5921 N. Broadway
Denver, Colorado 80216
el: (303) 534-1212
CONNECTICUT
Cramer/Connecticut
35 Dodge Avenue
North Haven, Connecticut 06473
Tel: (203) 239-5641
Hamilton/Avnet Electronics 643 Danbury Road
Georgetown, Connecticut 06829
el: (203) 762-0361
Schweber Electronics
Finance Drive
Commerce Industrial Park Tel: (203) 792-3500

## LORIDA

Arrow Electronics
1001 N.W. 62nd St., Suite 402 t. Lauderdale, Florida 33300
el: (305) 776-7790
Hamilton/Avnet Electronics
4020 North 29th Avenue
ollywood, Florida 33021
TWX:510-954-9808
Schweber Electronic
Schweber Electronics
2830 North 28 Terrace
Hollywood, Florida 33020
Tel: (305) 927-0511
TWX: 510-954-0304

## GEORGIA

Cramer/EW Atlanta
3923 Oakcliff Industrial Center
Atlanta, Georgia 30340
Tel: (404) 448-9050
TWX: 810-766-4513
Hamilton/Avnet Electronics
6700 1-85
Suite 2B
Norcross, Georgia 30071
Tel: (404)
Tel: (404) 448-0800
Schweber Electronics
4126 Pleasantdale Road
Atlanta, Georgia 30340
Tel: (404) 449-9170

## ILLINOIS

Cramer/Chicago
1911 South Busse Road Mt. Prospect, illinois 60056 Tel: (312) 593-8230
TWX: $910-222-1807$
TWX: 910-222-1807
Hamilton/Avnet Electronics 3901 North 25 th Avenue Schiller Park, Illinois 60176 TWX:910-227-0060
Schweber Electronic
Schweber Electronics
Elk Grove Village,
EIk Grove Village, Illinois 60007
Tel: (312) $593-2740$
TWX: 910-222-3453

## KANSAS

Hamilton/Avnet Electronics 37 Lenexa Industrial Center 9900 Pflumm Road Tel: (913) 888-8900

## MARYLAND

Arrow Electronics
4801 Benson Avenue
Baltimore, Maryland 21227
Tel: (301) 247-5200
Cramer/EW Washington
Gaithersburg, Maryland 20760 Tel: (301) 948-0110 TWX: 710-828-008
TELEX: 89-2357 Hamilton/Avnet Electronics 7235 Standard Drive Hanover, Maryland 21076 Tel: (301) 796-5000 TELEX: 8-79-68

MARYLAND
Schweber Electronics
5640 Fisher Lane
Rockville, Maryland 20852
Tel: (301) 881-3300

## MASSACHUSETTS

Arrow Electronics
Woburn, Massachusetts 01801
Tel: (617) 933-8130
Cramer Electronics, Inc.
Newton, Massachusetts 02159
Tel: (617) 969-7700
TELEX: 92-24-86
WX: 710-335-7848
Hamilton/Avnet Electronics
100 East Commerce Way
Woburn, Massachusetts 01801
TWX: 710-332-1201
Schweber Electronics
Waltham Avenue
02154

## MICHIGAN

Hamilton/Avnet Electronics
2870 Farmington Road
Livonia, Michigan 4815
TWX: 810-242-8775
Schweber Electronics
86 Executive Drive -
Troy Michigan 480 Hoover Bldg
Tel: (313) 583-9242

## minNESOTA

Arrow Electronic
9700 Newton Avenue South
Bloomington, Minnesota 55431
Hamiton/Avnet El
Hamilton/Avnet Electronics
7683 Washington Avenue South
Tel: (612) 941-3801
Schweber Electronic
7402 Washington Avenue South
Eden Prairie, Minnesota 55343
Tel: (612) 941-5280

## MISSOURI

Hamilton/Avnet Electronics
364 Brookes Lane
Hazelwood, Missouri 63042
Tel: (314) 731-1144
TELEX: 44-23-48
NEW JERSEY
Arrow Electronics
Pleasant Valley Road
Morristown, New Jersey 08057
Tel: (609) 235-1900
Cramer/New Jersey
1 Barrett Ave
Moonachie, New
Tel: (201) 935-5600
TWX: 710-989-0218
Cramer/Pennsylvania, Inc.
12 Springdale Road
Cherry Hill Ind. Site
Cherry Hill, New Jersey 08034
Tel: (609) 424-5993
TWX:710-896-090
Hamilton/Avnet Electronics
218 Little Falls Road
Cedar Grove, New Jersey 07009
TWX: 710-994-5787
Hamilton/Avnet Electronics
113 Gaither Drive
East Gate Industrial Park
Mt. Laurel, New Jersey 08057
Tel: (609) 234-2133
Schweber Electronics
43 Belmont Drive
Somerset, New Jersey 08873
Tel: (201) 469-6008

NEW MEXICO
121 Elizabeth N.E.
Aubuquerque, New Mexico 87123
Tel: (505) 292-2700
TWX: 910-989-0625
Cramer/Albuquerque
137 Vermont N.E.
Albuquerque, New Mexico 87108
Tel: (505) 265-5767
TWX:910-989-1679
Hamilton/Avnet Electronics
2450 Baylor Drive S.E.
Albuquerque, New Mexico 87119
Tel: (505) 765-1500

## NEW YORK

Arrow Electronics
Farmingdale, New York 1173
Tel: (516) 694-6800
Cramer/Long Island
29 Oser Avenue
Hauppauge, L. I., New York 11787
Tel:(516) 231-5600
TELEX: 96-1393
Cramer/Rochester
3000 South Winton Road
Rochester, New York 14623
TWX:510-253-5641
Cramer/Syracuse
6716 Joy Road
E. Syracuse, New York 13057

Tel: (315) 437-6671
TWX: 710-541-0420
Hamilton/Avnet Electronics
167 Clay Road
Rochester, New York 14623
Tel: (716) 442-7820
Tel: (716) 442-7820
Hamilton/Avnet Electronics
70 State Street
Westbury, L. I., New York 11590
TWX:510-222-8237
Hamilton Avnet
Hamilton/Avnet Electronics
E. Syracuse N
E. Syracuse, New York 13057

TWX: 710-541-0959
Schweber Electronics
2 Town Line Circle
Rochester, New York 14623
Tel: (716) 461-4000
Schweber Electronics
Jericho Turnplke
Westbury, New York 11590
Tel: (516) 334-7474
TWX: $510-222-9470$
TWX: 510-222-9470
NORTH CAROLINA
Cramer/EW Winston-Salem
938 Burke Street
Winston-Salem
North Carolina 27102
Tel: (919) 725-8711
OHIO
Hamilton/Avnet Electronics
118 Westpark Road
Dayton, Ohio 45459
Tel: (513) 433-0610
TWX: 810-450-2531
Hamilton/Avnet
761 Beta Drive, Suite E
Cleveland, Ohio 44143
Tel: (216) 461-1400
Schweber Electronics
23880 Commerce Park Road
Tel: (216) 464-2970

TEXAS
Cramer/Texas
Dallas, Texas 75240
Tel: (214) $661-9300$
TX. WATTS: (800) 492-6940
TWX: 910-860-5495
Hamilton/Avnet Electronics
4445 Sigma Road
Dallas, Texas 75240
Tel: (214) 661-866
Hamilton/Avnet Electronics
1216 West Clay
Houston, Texas 77019
Tel: (713) 526-4661
TELEX: 76-25-89
Schweber Electronics
2628 Longhorn Boulevard
Austin, Texas 78758
Tel: (512) 837-2890
Schweber Electronic
Schweber Electronic
14177 Proton Road
14177 Proton Road
Dallas, Texas 75240
Tel: (214) 661-5010
TWX:910-860-5493
Schweber Electronics
7420 Harwin Drive
Tel: (713) 784-3600

## UTAH

Century Electronics
2150 S. 300 West, Suite 1 J
Salt Lake City, Utah 84115
TWX: 910-925-5686
Hamilton/Avnet Electronics
647 W. Billinis Road
Salt: (801) 262-8451
WASHINGTON
1059 Andover Park East
Tukwila, Washington 98188
Tukwila, Washington 98188
TWX: 910-444-2017
Hamilton/Avnet Electronics
13407 Northrup Way
Bellevue, Washington 98005
Tel: (206) 746-8750
TWX: $910-443-2449$

## WISCONSIN

Arrow Electronics
2925 South 160th Street
Tel: (414) 782-2801
$\qquad$


[^0]:    Advanced Micro Devices cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices' product.

[^1]:    *Bipolar Support Circuit for the MOS Microprocessor

[^2]:    * 

    Bipolar Support Circuit for the MOS Microprocessor

[^3]:    Note: Pin 1 is marked for orientation.

[^4]:    Note: 2. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.

[^5]:    Notes: 2. This parameter is periodically sampled but not $100 \%$ tested. It is guaranteed by design.

[^6]:    Note: Switching times over the entire temperature range are such that two devices at approximately the same ambient temperature can drive each other.

[^7]:    *From edge of end lead.

