



~~~~~~~~~~~~~~~~~~~~~~~~ алалалалалалалалалалалалал ~~~~~~~~~~~ 

# **Advanced Micro Devices**

# Linear and Interface Data Book

Copyright © 1979 by Advanced Micro Devices, Inc.

Advanced Micro Devices cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices' product.



ALPHA NUMERIC INDEX FUNCTIONAL INDEX SELECTION GUIDES INDUSTRY CROSS REFERENCE DICE POLICY ORDERING INFORMATION MIL-M-38510/MIL-STD-883







LINE DRIVERS/RECEIVERS

MOS MEMORY AND MICROPROCESSOR INTERFACE



**OPERATIONAL AMPLIFIERS** 



SPECIAL FUNCTIONS



VOLTAGE REGULATORS



2

3

5

5



PACKAGE OUTLINES GLOSSARY AMD FIELD SALES OFFICES, SALES REPRESENTATIVES, DISTRIBUTOR LOCATIONS

# Section I

| Numeric Index            |      |
|--------------------------|------|
| Functional Index         | 1-6  |
| Selection Guides         | 1-10 |
| Industry Cross-Reference | 1-14 |
| Dice Policy              | 1-22 |
| Ordering Information     | 1-23 |
| MIL-M-38510/MIL-STD-883  | 1-26 |

# NUMERIC INDEX

1

| Product  | Description                                        | Page |
|----------|----------------------------------------------------|------|
| Am0026   | 5MHz Two-Phase MOS Clock Driver                    | 5-1  |
| Am0056   | 5MHz Two-Phase MOS Clock Driver                    |      |
| AmDAC-08 | 8-Bit High-Speed Multiplying D/A Converter         | 3-1  |
| Am101    | Operational Amplifier                              | 6-1  |
| Am101A   | Operational Amplifier                              |      |
| Am102    | Voltage Follower                                   |      |
| Am105    | Voltage Regulator                                  | 8-1  |
| Am106    | Voltage Comparator/Buffer                          |      |
| Am107    | Frequency Compensated Operational Amplifier        |      |
| Am108    | Operational Amplifier                              |      |
| Am108A   | Operational Amplifier                              |      |
| Am110    | Voltage Follower                                   |      |
| Am111    | Precision Voltage Comparator                       |      |
| Am112    | Compensated High-Performance Operational Amplifier |      |
| Am118    | High-Speed Operational Amplifier                   |      |
| Am119    | Dual Voltage Comparator                            |      |
| Am124    | Quad Operational Amplifier                         |      |
| Am124A   | Quad Operational Amplifier                         |      |
| Am139    | Low Offset Voltage Quad Comparator                 |      |
| Am139A   | Low Offset Voltage Quad Comparator                 |      |
| Am1408   | 8-Bit Multiplying D/A Converter                    |      |
| SSS1408A | 8-Bit Multiplying D/A Converter                    |      |
| Am1458   | Dual Frequency Compensated Operational Amplifier   |      |
| Am148    | Quad 741 Operational Amplifier                     |      |
| Am1488   | Quad RS-232C Line Driver                           |      |
| Am1489   | Quad RS-232C Line Receiver                         |      |
| Am1489A  | Quad RS-232C Line Receiver                         | 4-4  |
| Am149    | Quad 741 Operational Amplifier                     |      |
| Am1500   | Dual Precision Voltage Comparator                  |      |
| Am1501   | Dual Operational Amplifier                         |      |
| Am1508   | 8-Bit Multiplying D/A Converter                    |      |
| SSS1508A | 8-Bit Multiplying D/A Converter                    |      |
| LF155    | JFET Input Operational Amplifier                   |      |
| LF155A   | JFET Input Operational Amplifier                   |      |
| Am1558   | Dual Frequency Compensated Operational Amplifier   |      |
| LF156    | JFET Input Operational Amplifier                   | 6-43 |
| LF156A   | JFET Input Operational Amplifier                   | 6-43 |
| LF157    | JFET Input Operational Amplifier                   | 6-43 |
| LF157A   | JFET Input Operational Amplifier                   |      |
| Am1692   | Three-State Differential Line Drivers              | 4-8  |
| LF198    | Monolithic Sample and Hold Circuits                | 3-7  |
| Am201    | Operational Amplifier                              | 6-1  |
| Am201A   | Operational Amplifier                              | 6-5  |
| Am202    | Voltage Follower                                   |      |
| Am205    | Voltage Regulator                                  | 8-1  |
| Am206    | Voltage Comparator/Buffer                          | 2-1  |
| Am207    | Frequency Compensated Operational Amplifier        | 6-14 |
| Am208    | Operational Amplifier                              |      |
| Am208A   | Operational Amplifier                              |      |
| Am210    | Voltage Follower                                   |      |
| LH2101A  | Dual Operational Amplifier                         |      |

| Product   | Description                                                 | Page   |
|-----------|-------------------------------------------------------------|--------|
| Am211     | Precision Voltage Comparator                                | 2-5    |
| LH2111    | Dual Precision Voltage Comparator                           | . 2-35 |
| Am212     | Compensated, High-Performance Operational Amplifier         | . 6-26 |
| Am216     | Compensated, High-Performance Operational Amplifier         | . 6-51 |
| Am216A    | Compensated, High Performance Operational Amplifier         | . 6-51 |
| Am218     | High-Speed Operational Amplifier                            | . 6-30 |
| Am219     | Dual Voltage Comparator                                     |        |
| LH2201A   | Dual Operational Amplifier                                  |        |
| LH2211    | Dual Precision Voltage Comparator                           |        |
| Am224     | Quad Operational Amplifier                                  |        |
| Am224A    | Quad Operational Amplifier                                  | . 6-36 |
| LH2301A   | Dual Operational Amplifier                                  |        |
| LH2311    | Dual Precision Voltage Comparator                           | 2-35   |
| Am239     | Low Offset Voltage Quad Comparator                          |        |
| Am239A    | Low Offset Voltage Quad Comparator                          | 2-13   |
| Am248     | Quad 741 Operational Amplifier                              |        |
| Am249     | Quad 741 Operational Amplifier                              |        |
| Am2502    | 8-Bit/12-Bit Successive Approximation Registers             | 3-18   |
| Am25L02   | Low-Power, 8-Bit/12-Bit Successive Approximation Registers  | 3-24   |
| Am2503    | 8-Bit/12-Bit Successive Approximation Registers             | 3-18   |
| Am25L03   | Low-Power, 8-Bit/12-Bit Successive Approximation Registers  | 3-24   |
| Am2504    | 8-Bit/12-Bit Successive Approximation Registers             | 3-18   |
| Am25L04   | Low-Power, 8-Bit/12-Bit Successive Approximation Registers  | 3-24   |
| Am25LS240 | Octal Buffer; Inverting, Three-State                        | . 4-13 |
| Am25LS241 | Octal Buffer; Non-Inverting, Three-State                    | 4-17   |
| Am25LS242 | Quad Three-State Transceiver                                |        |
| Am25LS243 | Quad Three-State Transceiver                                |        |
| Am25LS244 | Octal Buffer Non-Inverting, Three-State                     |        |
| LF255     | JFET Input Operational Amplifier                            |        |
| LF255A    | JFET Input Operational Amplifier                            |        |
| LF256     | JFET Input Operational Amplifier                            |        |
| LF256A    | JFET Input Operational Amplifier                            |        |
| LF257     | JFET Input Operational Amplifier                            |        |
| LF257A    | JFET Input Operational Amplifier                            |        |
| Am26S10   | Quad Bus Transceiver                                        |        |
| Am26S11   | Quad Bus Transceiver                                        |        |
| Am26S12   | Quad Bus Transceiver                                        |        |
| Am26S12A  | Quad Bus Transceiver                                        |        |
| Am2614    | Quad Single-Ended Line Driver                               |        |
| Am2615    | Dual Line Receiver                                          |        |
| Am2616    | Quad MIL-188C and RS-232C Line Driver                       |        |
| Am2617    | Quad RS-232C Line Receiver                                  |        |
| Am26LS29  | Quad Three-State Single Ended RS-423 Line Driver            | 4-26   |
| Am26LS30  | Dual Differential RS-422 Party Line/Quad Single Ended       |        |
|           | RS-423 Line Driver                                          |        |
| Am26LS31  | Quad RS-422 High Speed Differential Line Driver             |        |
| Am26LS32  | Quad RS-422 and RS-423 Differential Line Receiver           |        |
| Am26LS33  | Quad Differential Line Receiver                             |        |
| Am2905    | Quad Two-Input OC Bus Transceiver with Three-State Receiver |        |
| Am2906    | Quad Two-Input OC Bus Transceiver with Parity               | 4-92   |

| Product        | Description                                                     | Page  |
|----------------|-----------------------------------------------------------------|-------|
| Am2907         | Quad Bus Transceiver with Interface Logic                       | 4-98  |
| Am2908         | Quad Bus Transceiver with Interface Logic                       | 4-98  |
| Am2915A        | Quad Three-State Bus Transceiver with Interface Logic           | 4-107 |
| Am2916A        | Quad Three-State Bus Transceiver with Interface Logic           | 4-113 |
| Am2917A        | Quad Three-State Bus Transceiver with Interface Logic           | 4-119 |
| LF298          | Monolithic Sample and Hold Circuits                             |       |
| Am301          | Operational Amplifier                                           | 6-1   |
| Am301A         | Operational Amplifier                                           |       |
| Am302          | Voltage Follower                                                |       |
| Am305          | Voltage Regulator                                               | 8-1   |
| Am305A         | Voltage Regulator                                               | 8-1   |
| Am306          | Voltage Comparator/Buffer                                       |       |
| Am307          | Frequency Compensated Operational Amplifier                     |       |
| Am308          | Operational Amplifier                                           |       |
| Am308A         | Operational Amplifier                                           |       |
| Am310          | Voltage Follower                                                |       |
| Am311          | Precision Voltage Comparator                                    |       |
| Am312          | Compensated, High-Performance Operational Amplifier             |       |
| Am316          | Compensated, High-Performance Operational Amplifier             |       |
| Am316A         | Compensated, High-Performance Operational Amplifier             |       |
| Am318          | High-Speed Operational Amplifier                                |       |
| Am319          | Dual Voltage Comparator                                         |       |
| Am3212         | 8-Bit Input/Output Port                                         |       |
| Am3216         | 4-Bit Parallel Bidirectional Bus Driver                         |       |
| Am3226         | 4-Bit Parallel Bidirectional Bus Driver                         |       |
| Am324          | Quad Operational Amplifier                                      |       |
| Am324A         | Quad Operational Amplifier                                      |       |
| Am339          | Low Offset Voltage Quad Comparator                              |       |
| Am339A         | Low Offset Voltage Quad Comparator                              |       |
| Am3448A        | IEEE-488 Quad Bidirectional Transceiver                         |       |
| Am348          | Quad 741 Operational Amplifier                                  |       |
| Am349          | Quad 741 Operational Amplifier                                  |       |
| LF355          | JFET Input Operational Amplifier                                |       |
| LF355A         | JFET Input Operational Amplifier                                |       |
| LF356          | JFET Input Operational Amplifier                                |       |
| LF356A         | JFET Input Operational Amplifier                                |       |
| LF357          | JFET Input Operational Amplifier                                |       |
| LF357A         | JFET Input Operational Amplifier                                |       |
| Am3692         | Three-State Differential Line Drivers                           |       |
| L <b>F</b> 398 | Monolithic Sample and Hold Circuits                             |       |
| Am54LS240      | Octal Buffer; Inverting, Three-State                            |       |
| Am54S240       | Octal Buffer/Line Driver/Line Receiver with Three-State Outputs |       |
| Am54LS241      | Octal Buffer; Non-Inverting, Three-State                        |       |
| Am54S241       | Octal Buffer/Line Driver/Line Receiver with Three-State Outputs |       |
| Am54LS242      | Quad Three-State Bus Transceiver                                |       |
| Am54S242       | Octal Buffer/Line Driver/Line Receiver with Three-State Outputs |       |
| Am54LS243      | Quad Three-State Bus Transceiver                                |       |
| Am54S243       | Octal Buffer/Line Driver/Line Receiver with Three-State Outputs |       |
| Am54LS244      | Octal Buffer, Non-Inverting, Three-State                        |       |
| Am54S244       | Octal Buffer/Line Driver/Line Receiver with Three-State Outputs |       |
| Am55107B       | Dual Line Receiver                                              |       |

1

| Product   | Description                                                     | Page  |
|-----------|-----------------------------------------------------------------|-------|
| Am55108B  | Dual Line Receiver                                              | 4-147 |
| Am55109   | Dual Line Receiver                                              |       |
| Am55110   | Dual Line Driver                                                | 4-153 |
| Am592     | Differential Video Amplifier                                    | . 7-1 |
| Am6070    | Companding D-to-A Converter for Control Systems                 | 3-28  |
| Am6071    | Companding D-to-A Converter for Control Systems                 |       |
| Am6072    | Companding D-to-A Converter for PCM Communication Systems       |       |
| Am6073    | Companding D-to-A Converter for PCM Communication Systems       |       |
| Am6080    | Microprocessor System Compatible 8-Bit High-Speed               |       |
|           | Multiplying D/A Converter                                       | 3-76  |
| Am6081    | Microprocessor System Compatible 8-Bit High-Speed               |       |
|           | Multiplying D/A Converter                                       | 3-84  |
| Am685     | Voltage Comparator                                              |       |
| Am686     | Voltage Comparator                                              | 2-27  |
| Am687     | Dual Voltage Comparator                                         |       |
| Am715     | High-Speed Operational Amplifier                                | 6-55  |
| Am715C    | High-Speed Operational Amplifier                                |       |
| Am71LS95  | Three-State Octal Buffers                                       |       |
| Am71LS96  | Three-State Octal Buffers                                       | 4-159 |
| Am71LS97  | Three-State Octal Buffers                                       | 4-159 |
| Am71LS98  | Three-State Octal Buffers                                       | 4-159 |
| Am723     | Voltage Regulator                                               | 8-5   |
| Am723C    | Voltage Regulator                                               | 8-5   |
| Am725     | Instrumentation Operational Amplifier                           |       |
| SSS725    | High-Performance Operational Amplifier                          | 6-64  |
| Am725C    | Instrumentation Operational Amplifier                           | 6-59  |
| Am7303B   | Octal Three-State Inverting Bidirectional Transceiver           |       |
| Am7304B   | Octal Three-State Bidirectional Transceiver                     |       |
| Am733     | Differential Video Amplifier                                    | 7-4   |
| Am733C    | Differential Video Amplifier                                    | 7-4   |
| Am741     | Frequency-Compensated Operational Amplifier                     | 6-70  |
| SSS741    | Frequency-Compensated Operational Amplifier                     | 6-64  |
| Am741A    | Frequency-Compensated Operational Amplifier                     | 6-70  |
| Am74LS240 | Octal Buffer; Inverting, Three-State                            | 4-13  |
| Am74S240  | Octal Buffer/Line Driver/Line Receiver with Three-State Outputs | 4-142 |
| Am74LS241 | Octal Buffer; Non-Inverting, Three-State                        | 4-17  |
| Am74S241  | Octal Buffer/Line Driver/Line Receiver with Three-State Outputs | 4-142 |
| Am74LS242 | Quad Three-State Bus Transceiver                                | 4-21  |
| Am74S242  | Octal Buffer/Line Driver/Line Receiver with Three-State Outputs | 4-142 |
| Am74LS243 | Quad Three-State Bus Transceiver                                | 4-21  |
| Am74S243  | Octal Buffer/Line Driver/Line Receiver with Three-State Outputs | 4-142 |
| Am74LS244 | Octal Buffer, Non-Inverting, Three-State                        | 4-17  |
| Am74S244  | Octal Buffer/Line Driver/Line Receiver with Three-State Outputs |       |
| Am747     | Dual Frequency-Compensated Operational Amplifier                | 6-77  |
| SSS747    | Dual Frequency-Compensated Operational Amplifier                | 6-64  |
| Am747A    | Dual Frequency-Compensated Operational Amplifier                |       |
| Am748     | Operational Amplifier                                           | 6-84  |
| Am748C    | Operational Amplifier                                           | 6-84  |
| Am75107B  | Dual Line Receiver                                              | 4-147 |
| Am75108B  | Dual Line Receiver                                              | 4-147 |
| Am75109   | Dual Line Receiver                                              | 4-153 |

| Product  | Description                                           | Page  |
|----------|-------------------------------------------------------|-------|
| Am75110  | Dual Line Driver                                      | 4-153 |
| Am7820   | Dual Differential Line Receiver                       | 4-173 |
| Am7820A  | Dual Differential Line Receiver                       | 4-173 |
| Am7830   | Dual Differential Line Driver                         | 4-178 |
| Am7831   | Three-State Line Driver                               | 4-182 |
| Am7832   | Three-State Line Driver                               | 4-182 |
| Am7838   | Quad Unified Bus Transceiver                          | 4-188 |
| Am81LS95 | Three-State Octal Buffers                             | 4-159 |
| Am81LS96 | Three-State Octal Buffers                             | 4-159 |
| Am81LS97 | Three-State Octal Buffers                             | 4-159 |
| Am81LS98 | Three-State Octal Buffers                             | 4-159 |
| Am8212   | 8-Bit Input-Output Port                               | 4-125 |
| Am8216   | 4-Bit Parallel Bidirectional Bus Driver               | 4-132 |
| Am8224   | Clock Generator and Driver                            | 5-13  |
| Am8226   | 4-Bit Parallel Bidirectional Bus                      | 4-132 |
| Am8228   | System Controller and Bus Driver                      |       |
| Am8238   | System Controller and Bus Driver                      |       |
| Am8T26   | Schottky Three-State Quad Bus Driver/Receiver         | 4-190 |
| Am8T26A  | Schottky Three-State Quad Bus Driver/Receiver         | 4-195 |
| Am8T28   | Schottky Three-State Quad Bus Driver/Receiver         |       |
| Am8303B  | Octal Three-State Inverting Bidirectional Transceiver |       |
| Am8304B  | Octal Three-State Bidirectional Transceiver           | 4-168 |
| Am8820   | Dual Differential Line Receiver                       | 4-173 |
| Am8820A  | Dual Differential Line Receiver                       | 4-173 |
| Am8830   | Dual Differential Line Driver                         |       |
| Am8831   | Three-State Line Driver                               | 4-182 |
| Am8832   | Three-State Line Driver                               |       |
| Am8838   | Quad Unified Bus Transceiver                          | 4-188 |
| Am9614   | Differential Line Driver                              |       |
| Am9615   | Dual Differential Line Receiver                       |       |
| Am9616   | Triple EIA RS-232C/MIL-STD-188C Line Driver           | 4-205 |
| Am9617   | RS-232C Line Receiver                                 | 4-209 |

# FUNCTIONAL INDEX

# Section 1

| Numeric Index            |      |
|--------------------------|------|
| Functional Index         |      |
| Selection Guides         | 1-10 |
| Industry Cross-Reference | 1-14 |
| Dice Policy              | 1-22 |
| Ordering Information     | 1-23 |
| MIL-M-38510/MIL-STD-883  | 1-26 |

# Comparators – Section II

| Am106/206/306    | Voltage Comparator/Buffer          | 2-1  |
|------------------|------------------------------------|------|
| Am111/211/311    | Precision Voltage Comparator       |      |
| Am119/219/319    | Dual Voltage Comparator            | 2-9  |
| Am139/239/339    | Low Offset Voltage Quad Comparator | 2-13 |
| Am139A/239A/339A | Low Offset Voltage Quad Comparator | 2-13 |
| Am685            | Voltage Comparator                 | 2-19 |
| Am686            | Voltage Comparator                 | 2-27 |
| Am687/687A       | Dual Voltage Comparator            | 2-29 |
| Am1500           | Dual Precision Voltage Comparator  | 2-31 |
| LH2111/2211/2311 | Dual Precision Voltage Comparator  | 2-35 |

# **Application Notes**

| A New High-Speed Comparator – The Am685                   | 2-39 |
|-----------------------------------------------------------|------|
| Am685/Am686/Am687 – Designing with High-Speed Comparators | 2-48 |

# Data Conversion Products – Section III

| AmDAC-08              | 8-Bit High-Speed Multiplying D/A Converter                    | 3-1  |
|-----------------------|---------------------------------------------------------------|------|
| LF198                 | Monolithic Sample and Hold Circuits                           |      |
| LF298                 | Monolithic Sample and Hold Circuits                           | 3-7  |
| LF398                 | Monolithic Sample and Hold Circuits                           | 3-7  |
| Am1508/1408           | 8-Bit Multiplying D/A Converter                               | 3-14 |
| SSS1508A/1408A        | 8-Bit Multiplying D/A Converter                               |      |
| Am2502                | 8-Bit/12-Bit Successive Approximation Registers               | 3-18 |
| Am2503                | 8-Bit/12-Bit Successive Approximation Registers               | 3-18 |
| Am2504                | 8-Bit/12-Bit Successive Approximation Registers               | 3-18 |
| Am25L02               | Low Power, 8-Bit/12-Bit Successive Approximation Registers    | 3-24 |
| Am25L03               | Low Power, 8-Bit/12-Bit Successive Approximation Registers    | 3-24 |
| Am25L04               | Low Power, 8-Bit/12-Bit Successive Approximation Registers    | 3-24 |
| Am6070                | Companding D-to-A Converter for Control Systems               | 3-28 |
| Am6071                | Companding D-to-A Converter for Control Systems               | 3-40 |
| Am6072                | Companding D-to-A Converter for PCM Communication Systems     | 3-52 |
| Am6073                | Companding D-to-A Converter for PCM Communication Systems     | 3-64 |
| Am6080                | Microprocessor System Compatible 8-Bit High-Speed Multiplying |      |
|                       | D/A Converter                                                 | 3-76 |
| Am6081                | Microprocessor System Compatible 8-Bit High-Speed Multiplying |      |
|                       | D/A Converter                                                 | 3-84 |
| Application Notes     |                                                               |      |
| Companding DAC        | · · · · · · · · · · · · · · · · · · ·                         | 3-96 |
| Line Drivers/Receiver | rs – Section IV                                               |      |
| Am1488                | Quad RS-232C Line Driver                                      | 4-1  |
| Am1489                | Quad RS-232C Line Receiver                                    | 4-4  |
| Am1489A               | Quad RS-232C Line Receiver                                    | 4-4  |
| Am1692/3692           | Three-State Differential Line Drivers                         | 4-8  |

# **FUNCTIONAL INDEX (Cont.)**

# Line Drivers/Receivers – Section IV (Cont.)

| Am25LS240      | Octal Buffer; Inverting, Three-State                        | 4-13  |
|----------------|-------------------------------------------------------------|-------|
| Am25LS241      | Octal Buffer; Non-Inverting, Three-State                    | 4-17  |
| Am25LS242      | Quad Three-State Bus Transceiver                            | 4-21  |
| Am25LS243      | Quad Three-State Bus Transceiver                            | 4-21  |
| Am25LS244      | Octal Buffer, Non-Inverting, Three-State                    | 4-17  |
| Am26LS29       | Quad Three-State Single-Ended RS-423 Line Driver            |       |
| Am26LS30       | Dual Differential RS-422 Party Line/Quad Single-Ended       |       |
|                | RS-423 Line Driver                                          | 4-30  |
| Am26LS31       | Quad RS-422 High-Speed Differential Line Driver             |       |
| Am26LS32       | Quad RS-422 and RS-423 Differential Line Receiver           |       |
| Am26LS33       | Quad Differential Line Receiver                             |       |
| Am26S10        | Quad Bus Transceiver                                        |       |
| Am26S11        | Quad Bus Transceiver                                        |       |
| Am26S12        | Quad Bus Transceiver                                        | 4-62  |
| Am26S12A       | Quad Bus Transceiver                                        |       |
| Am2614         | Quad Single-Ended Line Driver                               |       |
| Am2615         | Dual Differential Line Receiver                             |       |
| Am2616         | Quad MIL-188C and RS-232C Line Driver                       |       |
| Am2617         | Quad RS-232C Line Receiver                                  |       |
| Am2905         | Quad Two-Input OC Bus Transceiver with Three-State Receiver |       |
| Am2906         | Quad Two-Input OC Bus Transceiver with Parity               |       |
| Am2907         | Quad Bus Transceiver with Interface Logic                   |       |
| Am2908         | Quad Bus Transceiver with Interface Logic                   |       |
| Am2915A        | Quad Three-State Bus Transceiver with Interface Logic       |       |
| Am2916A        | Quad Three-State Bus Transceiver with Interface Logic       |       |
| Am2917A        | Quad Three-State Bus Transceiver with Interface Logic       |       |
| Am3212         | 8-Bit Input/Output Port                                     |       |
| Am3216         | 4-Bit Parallel Bidirectional Bus Driver                     |       |
| Am3226         | 4-Bit Parallel Bidirectional Bus Driver                     |       |
| Am3448A        | IEEE-488 Quad Bidirectional Transceiver                     |       |
| Am54LS/74LS240 | Octal Buffer; Inverting, Three-State                        |       |
| Am54LS/74LS241 | Octal Buffer; Non-Inverting, Three-State                    |       |
| Am54LS/74LS242 | Quad Three-State Bus Transceiver                            |       |
|                | Quad Three-State Bus Transceiver                            |       |
| Am54LS/74LS244 | Octal Buffer; Non-Inverting, Three-State                    |       |
| Am54S/74S240   | Octal Buffer/Line Driver/Line Receiver                      |       |
|                | with Three-State Outputs                                    | 4-142 |
| Am54S/74S241   | Octal Buffer/Line Driver/Line Receiver                      |       |
|                | with Three-State Outputs                                    | 4-142 |
| Am54S/74S242   | Octal Buffer/Line Driver/Line Receiver                      |       |
|                |                                                             | 4-142 |
| Am54S/74S243   | Octal Buffer/Line Driver/Line Receiver                      | –     |
|                | with Three-State Outputs                                    | 4-142 |
| Am54S/74S244   | Octal Buffer/Line Driver/Line Receiver                      |       |
|                | with Three-State Outputs                                    | 4-142 |
| Am55/75107B    | Dual Line Receiver                                          |       |
| Am55/75108B    | Dual Line Receiver                                          | 4-147 |
| Am55/75109     | Dual Line Driver                                            | 4-153 |
| Am55/75110     | Dual Line Driver                                            |       |
| Am71LS/81LS95  | Three-State Octal Buffers                                   |       |
| Am71LS/81LS96  | Three-State Octal Buffers                                   | 4-159 |
| Am71LS/81LS97  | Three-State Octal Buffers                                   | 4-159 |
| Am71LS/81LS98  | Three-State Octal Buffers                                   |       |
| Am73/8303B     | Octal Three-State Inverting Bidirectional Transceiver       | 4-163 |

# **FUNCTIONAL INDEX (Cont.)**

# Line Drivers/Receivers - Section IV (Cont.)

| Am73/8304B | Octal Three-State Bidirectional Transceiver   |
|------------|-----------------------------------------------|
| Am78/8820  | Dual Differential Line Receiver               |
| Am78/8820A | Dual Differential Line Receiver               |
| Am78/8830  | Dual Differential Line Driver                 |
|            |                                               |
| Am78/8831  | Three-State Line Driver 4-182                 |
| Am78/8832  | Three-State Line Driver 4-182                 |
| Am78/8838  | Quad Unified Bus Transceiver 4-188            |
| Am8T26     | Schottky Three-State Quad Bus Driver/Receiver |
| Am8T26A    | Schottky Three-State Quad Bus Driver/Receiver |
| Am8T28     | Schottky Three-State Quad Bus Driver/Receiver |
| Am8212     | 8-Bit Input/Output Port 4-125                 |
| Am8216     | 4-Bit Parallel Bidirectional Bus Driver       |
| Am8226     | 4-Bit Parallel Bidirectional Bus Driver       |
| Am9614     | Differential Line Driver 4-200                |
| Am9615     | Dual Differential Line Receiver 4-72          |
| Am9616     | Triple EIA RS-232C/MIL-STD-188C Line Driver   |
| Am9617     | RS-232C Line Receiver 4-209                   |
|            |                                               |

# **Application Notes**

| Use of the Am26LS29, 30, 31 and 32 Quad Driver/Receiver |      |
|---------------------------------------------------------|------|
| Family in EIA-422 and 423 Applications                  | 4-45 |

# MOS Memory and Microprocessor Interface - Section V

| Am0026/0026C | 5MHz Two-Phase MOS Clock Driver  | 5-1  |
|--------------|----------------------------------|------|
| Am0056/0056C | 5MHz Two-Phase MOS Clock Driver  | 5-7  |
| Am8224       | Clock Generator and Driver       | 5-13 |
| Am8228       | System Controller and Bus Driver | 5-20 |
| Am8238       | System Controller and Bus Driver | 5-20 |

# **Operational Amplifiers – Section VI**

| Am101/201/301    | Operational Amplifier                               | 6-1  |
|------------------|-----------------------------------------------------|------|
| Am101A/201A/301A | Operational Amplifier                               | 6-5  |
| Am102/202/302    | Voltage Follower                                    | 6-10 |
| Am107/207/307    | Frequency Compensated Operational Amplifier         | 6-14 |
| Am108/208/308    | Operational Amplifier                               | 6-18 |
| Am108A/208A/308A | Operational Amplifier                               | 6-18 |
| Am110/210/310    | Voltage Follower                                    | 6-22 |
| Am112/212/312    | Compensated, High-Performance Operational Amplifier | 6-26 |
| Am118/218/318    | High-Speed Operational Amplifier                    | 6-30 |
| Am124/224/324    | Quad Operational Amplifier                          | 6-36 |
| Am124A/224A/324A | Quad Operational Amplifier                          | 6-36 |
| Am148/248/348    | Quad 741 Operational Amplifier                      | 6-41 |
| Am149/249/349    | Quad 741 Operational Amplifier                      | 6-41 |
| LF155/255/355    | Monolithic JFET Input Operational Amplifier         | 6-43 |
| LF155A/255A/355A | Monolithic JFET Input Operational Amplifier         | 6-43 |
| LF156/256/356    | Monolithic JFET Input Operational Amplifier         | 6-43 |
| LF156A/256A/356A | Monolithic JFET Input Operational Amplifier         | 6-43 |
| LF157/257/357    | Monolithic JFET Input Operational Amplifier         | 6-43 |
| LF157A/257A/357A | Monolithic JFET Input Operational Amplifier         | 6-43 |
| Am216/316        | Compensated, High-Performance Operational Amplifier | 6-51 |
| Am216A/316A      | Compensated, High-Performance Operational Amplifier | 6-51 |
| Am715/715C       | High-Speed Operational Amplifier                    | 6-55 |
| Am725/725C       | Instrumentation Operational Amplifier               | 6-59 |
| SSS725/725B/725E | High-Performance Operational Amplifier              | 6-64 |
|                  |                                                     |      |

# FUNCTIONAL INDEX (Cont.)

# **Operational Amplifiers – Section VI (Cont.)**

| Am741/741A/741C/741E<br>SSS741/741C<br>Am747/747A/747C/747E<br>SSS747/747C<br>Am748/748C<br>Am1501<br>Am1558/1458<br>LH2101A/LH2201A/<br>LH2301A | High-Performance Operational Amplifier         Dual Frequency-Compensated Operational Amplifier         Dual 741 Operational Amplifier | 6-70<br>6-64<br>6-77<br>6-64<br>6-84<br>6-90<br>6-95<br>6-99 |
|--------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------|
| Special Functions – S                                                                                                                            | Section VII                                                                                                                            |                                                              |
| Am592<br>Am733/733C                                                                                                                              | Differential Video Amplifier<br>Differential Video Amplifier                                                                           |                                                              |
| Voltage Regulators -                                                                                                                             | Section VIII                                                                                                                           |                                                              |
| Am105/205/305/305A<br>Am723/723C                                                                                                                 | Voltage Regulator                                                                                                                      |                                                              |
| Section IX                                                                                                                                       |                                                                                                                                        |                                                              |
| Package Outlines                                                                                                                                 | · · · · · · · · · · · · · · · · · · ·                                                                                                  | 9-1<br>9-5                                                   |

# SELECTION GUIDE

### **OPERATIONAL AMPLIFIERS**

|                                         | UNCOMPENSATED<br>Page No. |                                                                        |  |  |
|-----------------------------------------|---------------------------|------------------------------------------------------------------------|--|--|
| LM101                                   | 6-1                       | General Purpose, 500nA IB, 5mV Vos                                     |  |  |
| LM748                                   | 6-84                      | General Purpose, 500nA IB, 5mV Vos                                     |  |  |
| LM101A                                  | 6-5                       | Improved General Purpose, 75nA I <sub>B</sub> ,                        |  |  |
|                                         | 0-5                       | 2mV Vos                                                                |  |  |
| AM1501                                  | 0.00                      |                                                                        |  |  |
| ANTSOT                                  | 6-90                      | Dual Improved General Purpose, 75nA                                    |  |  |
|                                         |                           | IB, 2mV Vos                                                            |  |  |
| LH2101A                                 | 6-99                      | Dual Improved General Purpose, 75nA                                    |  |  |
|                                         | }                         | IB, 2mV Vos                                                            |  |  |
| 725                                     | 6-59                      | Instrumentation, 100nA IB, 1mV Vos,                                    |  |  |
|                                         |                           | 5.0V/°C TCVIO                                                          |  |  |
| SSS725                                  | 6-64                      | Improved Instrumentation, 80nA IB,                                     |  |  |
|                                         | 1.1                       | .5mV Vos, 1.0V/°C TCVIO                                                |  |  |
| LM108                                   | 6-18                      | Low Input Current Precision, 2nA IB,                                   |  |  |
|                                         | [ ·                       | 2mV Vos, 0.2nA IOS                                                     |  |  |
| LM108A                                  | 6-18                      | Low Input Current and Offset Voltage                                   |  |  |
|                                         | }                         | Precision, 2nA IB, 0.5mV Vos, 0.2nA                                    |  |  |
|                                         |                           | IOS, 5µV/°C TCVIO                                                      |  |  |
| 715                                     | 6-55                      | High Speed, 15V/µsec slew rate, 750nA                                  |  |  |
|                                         | { .                       | IB, 5mV Vos                                                            |  |  |
| INTERMA                                 |                           | OMPENSATED                                                             |  |  |
| 741                                     | 6-70                      | General Purpose, 500nA IB, 5mV Vos                                     |  |  |
| 741A,E                                  | 6-70                      | Improved General Purpose, 80nA I <sub>B</sub> ,                        |  |  |
| ( , , , , , , , , , , , , , , , , , , , | 0-70                      | $3mV$ Vos, $30nA$ $I_{OS}$ , $50\mu V/VPSRR$                           |  |  |
| SSS741                                  | 6.64                      |                                                                        |  |  |
| 747                                     | 6-64<br>6-77              | High Performance, 50nA IB, 2mV Vos                                     |  |  |
| /4/                                     | 6-77                      | Dual General Purpose, 500nA I <sub>B</sub> , 5mV                       |  |  |
| 747A,E                                  | 6-77                      | Vos                                                                    |  |  |
| 147A,E                                  | 6-77                      | Dual Improved General Purpose, 80nA                                    |  |  |
| 666747                                  | 0.04                      | I <sub>B</sub> , 3mV Vos, 30nA I <sub>OS</sub> , 50µV/VPSRR            |  |  |
| SSS747                                  | 6-64                      | Dual High Performance, 50nA IB, 2mV<br>Vos                             |  |  |
| AM1558                                  | C OF                      |                                                                        |  |  |
| AWI1556                                 | 6-95                      | Dual General Purpose, 500nA I <sub>B</sub> , 5mV                       |  |  |
| LM124                                   | 6-36                      | Vos                                                                    |  |  |
| LM124                                   |                           | Quad General Purpose, 150nA 1 <sub>B</sub> , 5mV                       |  |  |
| LIMI 24A                                | 6-36                      | Vos, Single or Dual Supply, 3 to 30V,                                  |  |  |
| LM148                                   | 6.41                      | 1mW/op amp at +5V                                                      |  |  |
| LM148                                   | 6-41                      | Quad 741, 500nA IB, 5mV Vos                                            |  |  |
| LW149                                   | 6-41                      | Quad Decompensated, 500nA I <sub>B</sub> , 5mV                         |  |  |
|                                         |                           | Vos AV(min.) = 5                                                       |  |  |
| LM107                                   | 6-14                      | Improved General Purpose, 75nA IB,                                     |  |  |
| 1 1 1 1 1 1 1 1                         | 0.00                      | 2mV Vos                                                                |  |  |
| LM112                                   | 6-26                      | Low Input Current Precision, 2nA IB,                                   |  |  |
| 1                                       | 0.51                      | 2mV Vos                                                                |  |  |
| LM216                                   | 6-51                      | Very Low Input Current Precision,                                      |  |  |
|                                         |                           | 150pA I <sub>B</sub> , 10mV Vos                                        |  |  |
| LM216A                                  | 6-51                      | Very Low Input Current Precision, 50pA                                 |  |  |
|                                         |                           | IB, 3mV Vos                                                            |  |  |
| LM118                                   | 6-30                      | High Speed, 50V/µsec slew rate, 4mV                                    |  |  |
|                                         | 1                         | Vos, 250nA I <sub>B</sub>                                              |  |  |
| LF155                                   | 6-43                      | FET Input General Purpose, 5mV Vos,                                    |  |  |
|                                         |                           | 20pA I <sub>OS</sub> , 100pA I <sub>B</sub>                            |  |  |
| LF155A                                  | 6-43                      | FET Input General Purpose, 2mV Vos,                                    |  |  |
| 1                                       | ł                         | 5μV/°C TC V <sub>10</sub> , 10pA I <sub>OS</sub> , 50pA I <sub>B</sub> |  |  |
| LF156                                   | 6-43                      | FET Input Wideband, 5mV Vos, 20pA                                      |  |  |
|                                         | {                         | I <sub>OS</sub> , 100pA I <sub>B</sub> , 7.5V/µsec SR                  |  |  |
| LF156A                                  | 6-43                      | FET Input Wideband, $2mV Vos$ , $5\mu V/^{\circ}C$                     |  |  |
| 1                                       | ł                         | TC V <sub>10</sub> , 10pA I <sub>OS</sub> , 50pA I <sub>B</sub> , 10V/ |  |  |
|                                         |                           | μsec SR                                                                |  |  |
| LF157                                   | 6-43                      | FET Input Wideband Decompensated,                                      |  |  |
|                                         |                           | 5mV Vos, 20pA I <sub>OS</sub> , 100pA I <sub>B</sub> , 30V/            |  |  |
| 1                                       | 1                         | $\mu$ sec SR (A <sub>V</sub> = 5)                                      |  |  |
| LF157A                                  | 6-43                      | FET Input Wideband Decompensated,                                      |  |  |
| 1                                       | 1                         | 2mV Vos, 5µV/°C TC V10, 10pA 105,                                      |  |  |
|                                         | 1                         | $50pA I_B, 40V/\mu sec SR (A_V = 5)$                                   |  |  |
| L                                       | L                         | L                                                                      |  |  |

### VOLTAGE FOLLOWERS Page No.

| LM102 | 6-10 | Low Input Current, High Speed, 10nA IB, 5mV Vos, 20V/ $\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$ |
|-------|------|----------------------------------------------------------------------------------------------------------------------------------|
| LM110 | 6-22 | Improved Low Input Current, High Speed, 3nA IB, 4mV Vos, 20V/µsec slew rate, $10^{10}\Omega$ Rin                                 |

# **VOLTAGE COMPARATORS**

Page No.

|   | LM111  | 2-5  | General Purpose, 100nA IB, 3mV Vos,              |
|---|--------|------|--------------------------------------------------|
|   |        |      | 250ns Response Time, 50V and 50mA                |
|   | i .    |      | Output                                           |
|   | LH2111 | 2-35 | Dual General Purpose, 100nA IB, 3mV              |
|   |        |      | Vos, 250ns Response Time, 50V and                |
|   |        |      | 50mA Output                                      |
|   | AM1500 | 2-31 | Dual General Purpose, 100nA 1 <sub>B</sub> , 3mV |
|   |        |      | Vos, 250ns Response Time, 50V and                |
|   |        |      | 50mA Output                                      |
|   | LM106  | 2-1  | High Speed, 20µA I <sub>B</sub> , 2mV Vos, 40ns  |
|   |        |      | Response Time, 24V and 100mA Output              |
|   | LM119  | 2-9  | Dual General Purpose, 500nA IB, 4mV              |
|   |        |      | Vos, 80ns Response Time, 35V and 25mA            |
|   |        |      | Output, +5 or +15V Supply                        |
|   | LM139  | 2-13 | Quad General Purpose, 100nA IB, 2mV              |
|   | LM139A | 2-13 | Vos, Single or Dual Supply 2 to 36V,             |
|   |        |      | 1mW/comp. at +5V                                 |
|   | AM685  | 2-19 | Very Fast ECL Output, 10µA I <sub>B</sub> , 2mV  |
|   |        |      | Vos, 6.5ns Response Time                         |
| Ì | AM686  | 2-27 | Very Fast TTL Output, 10µA I <sub>B</sub> , 2mV  |
|   |        |      | Vos, 12ns Response Time                          |
|   | AM687  | 2-29 | Dual Very Fast ECL Output, 10µA I <sub>B</sub> , |
|   |        |      | 2mV Vos, 6.5ns Response Time                     |

# VOLTAGE REGULATORS

Page No.

| 723   | 8-5 | General Purpose, 2-37V Output, 0.15%   |
|-------|-----|----------------------------------------|
|       |     | load reg., 50V input, 150mA Output     |
| LM105 | 8-1 | General Purpose, 4.5-40V Output, 0.05% |
|       |     | load reg., 50V input, 12mA Output      |

### DATA CONVERSION PRODUCTS Page No.

| AM1508   | 3-14 | 8-Bit Multiplying D-to-A Converter, Ac-<br>curacy 0.19%, Settling Time 300nsec typ. |
|----------|------|-------------------------------------------------------------------------------------|
| SSS1508A | 3-14 | 8-Bit Multiplying D-to-A Converter, Ac-                                             |
|          |      | curacy 0.1%, Settling Time 135nsec                                                  |
| DAC-08   | 3-1  | 8-Bit High-Speed Multiplying D/A Converter                                          |
| AM6070   | 3-28 | Companding D-to-A Converter for Control                                             |
|          | 1    | Systems                                                                             |
| AM6071   | 3-40 | Companding D-to-A Converter for Control                                             |
|          | ļ    | Systems                                                                             |
| AM6072   | 3-52 | Companding D-to-A Converter for PCM                                                 |
| 1        |      | Communication Systems                                                               |
| AM6073   | 3-64 | Companding D-to-A Converter for PCM                                                 |
|          | ļ    | Communication Systems                                                               |
| AM6080   | 3-76 | Microprocessor System Compatible 8-Bit                                              |
| · ·      |      | High-Speed Multiplying D/A Converter                                                |
| AM6081   | 3-84 | Microprocessor System Compatible 8-Bit                                              |
|          |      | High-Speed Multiplying D/A Converter                                                |
| LF198,   | 3-7  | Monolithic Sample and Hold Circuits                                                 |
| 298, 398 |      |                                                                                     |
| AM2502,  | 3-18 | 8-Bit/12-Bit Successive Approximation                                               |
| 03, 04   |      | Registers                                                                           |
| 1        |      |                                                                                     |

# **SELECTION GUIDE (Cont.)**

# LINE DRIVERS

| DUAL DIF                                   | ERENTIAL                                                                                                 | Use With            |  |
|--------------------------------------------|----------------------------------------------------------------------------------------------------------|---------------------|--|
| 75109                                      | Open collector differential outputs<br>typical current 6mA, inhibit controls                             | 75107B<br>75108B    |  |
| 75110                                      | 12mA output current version of<br>Am75109                                                                | 75107B<br>75108B    |  |
| 8830                                       | Designed for single 5.0V supply<br>operation                                                             | 7820 or<br>7820A    |  |
| 8831                                       | Dual differential device which may also<br>be used as a quad single-ended driver.<br>Three-state output. | 9615 or<br>2615     |  |
| 8832                                       | Similar to 8831 but no V <sub>CC</sub> clamp<br>diodes                                                   | 9615 or<br>2615     |  |
| 9614                                       | 5 volt supply driver with complementary<br>outputs                                                       | 9615                |  |
| 9621                                       | 200mA transient capability with $130\Omega$ back matching resistor                                       | 9620                |  |
| DIFFEREN<br>FEDERAL                        | TIAL EIA RS-422,<br>STD 1020                                                                             |                     |  |
| 26LS31                                     | Quad, high-speed, low output skew                                                                        | 26LS32 or           |  |
| 26LS30                                     | Dual, high output CMR                                                                                    | 26LS33              |  |
| SINGLE EN                                  | NDED                                                                                                     |                     |  |
| 2614                                       | High-speed quad driver for multi-channel,<br>common ground operation.                                    | 2615                |  |
| SINGLE EN                                  | IDED, EIA RS-232-C                                                                                       |                     |  |
| 1488                                       | Quad EIA RS-232C driver (14 pins)                                                                        | 1489/<br>1489A      |  |
| 2616                                       | Quad 16-pin driver for EIA RS-232C,<br>CCITT V.24 and MIL-188C interface                                 | 2617                |  |
| 9616                                       | Triple EIA RS-232C driver (14 pins)                                                                      | 9617                |  |
| SINGLE ENDED, EIA RS-423, FEDERAL STD 1030 |                                                                                                          |                     |  |
| 26LS29<br>26LS30                           | Quad, three-state<br>Quad, mode control                                                                  | 26LS32 or<br>26LS33 |  |

# **BUS BUFFERS/DRIVERS**

|         |                                                                                     | t <sub>pd</sub><br>(TYP) | I <sub>OL</sub><br>(MAX) |
|---------|-------------------------------------------------------------------------------------|--------------------------|--------------------------|
| 25LS240 | Inverting octal buffer/driver with three-                                           | 10                       | 48                       |
| 74LS240 | state output                                                                        | 10                       | 24                       |
| 74S240  |                                                                                     | 4.5                      | 68                       |
| 81LS96  |                                                                                     | 9.0                      | 16                       |
| 25LS241 | Non-inverting octal buffer/driver with                                              | 12                       | 48                       |
| 74LS241 | three-state output                                                                  | 12                       | 24                       |
| 74S241  |                                                                                     | 6.0                      | 68                       |
| 81LS95  |                                                                                     | 12                       | 16                       |
| 25LS242 | Inverting buffer/driver with two quad                                               | 10                       | 48                       |
| 74LS242 | data paths connected input-to-output                                                | 10                       | 24                       |
| †74S242 |                                                                                     | 4.5                      | 68                       |
| 25LS243 | Non-inverting buffer/driver with two                                                | 12                       | 48                       |
| 74LS243 | quad data paths connected input-to-                                                 | 12                       | 24                       |
| †74S243 | output                                                                              | 6.0                      | 68                       |
| 25LS244 | Non-inverting octal buffer/driver with                                              | 12                       | 48                       |
| 74LS244 | three-state output and two inverting                                                | 12                       | 24                       |
| 74S244  | enables                                                                             | 6.0                      | 68                       |
| 81LS97  |                                                                                     | 12                       | 16                       |
| 81LS98  | Inverting octal buffer/driver with three-<br>state output and two inverting enables | 9.0                      | 16                       |

Ē

----

-

†In development

# LINE RECEIVERS

| DUAL DIF                                      | Use With                                                                                             |                   |  |
|-----------------------------------------------|------------------------------------------------------------------------------------------------------|-------------------|--|
| 3603                                          | Receiver with differential input to detect signals > 25mV. Three-state outputs.                      | 75110             |  |
| 75107B                                        | Totem-pole TTL output version of<br>Am363                                                            | 75109 or<br>75110 |  |
| 75108B                                        | Open collector TTL output version of<br>Am363                                                        | 75109 or<br>75110 |  |
| 8820                                          | Designed for ±15V common mode<br>using 5.0V supply                                                   | 8830              |  |
| 8820A                                         | Higher speed, tighter spec 8820                                                                      | 8830              |  |
| 9615                                          | ±15 volt common mode, 5 volt supply receivers with uncommitted collector and active pull-up controls | 9614              |  |
| 9620                                          | ±15 volt common mode receiver with<br>direct and attenuated inputs                                   | 9621              |  |
| QUAD DIF                                      | FERENTIAL                                                                                            |                   |  |
| 26LS33                                        | ±15 volt common mode, 5 volt supply, three-state output                                              | 26LS31            |  |
| QUAD DIF                                      | FERENTIAL EIA RS-422,<br>STD 1020                                                                    |                   |  |
| 26LS32                                        | ±7 volt common mode, 5 volt supply, three-state output                                               | 26LS31            |  |
| SINGLE EN                                     | NDED                                                                                                 |                   |  |
| 2615                                          | Receiver for 3 volt single-ended TTL level data                                                      | 2614              |  |
| SINGLE EN                                     | NDED, EIA RS-232-C                                                                                   |                   |  |
| 1489                                          | Quad EIA RS-232C receiver with input<br>threshold hysteresis                                         | 1488              |  |
| 1489A                                         | Higher threshold version of Am1489                                                                   | 1488              |  |
| 2617                                          | Quad EIA RS-232 receiver specified<br>over military temperature range (same<br>pinout as Am1489A)    | 2616              |  |
| 9617                                          | Triple EIA RS-232 receiver with<br>adjustable hysteresis                                             | 9616              |  |
| SINGLE ENDED, EIA RS-423,<br>FEDERAL STD 1030 |                                                                                                      |                   |  |
| 26LS32                                        | ±7 volt common mode, 5 volt supply,<br>three-state output                                            | 26LS29<br>26LS30  |  |

# **SELECTION GUIDE (Cont.)**

# SPECIAL FUNCTIONS

| 1 | TIMERS |                                    |
|---|--------|------------------------------------|
| ļ | 555    | Single, Precision oscillator/timer |
|   | 556    | Dual version 555                   |

# MOS MEMORY

| DRIVERS   | DRIVERS                                                       |  |  |  |  |  |
|-----------|---------------------------------------------------------------|--|--|--|--|--|
| 0026      | Dual 5MHz Two-Phase MOS clock driver                          |  |  |  |  |  |
| 0056      | 0026 with added V <sub>BB</sub> terminal                      |  |  |  |  |  |
| SENSE AMP | LIFIERS                                                       |  |  |  |  |  |
| 3604      | Differential input for signals > 10mV, Three-state<br>outputs |  |  |  |  |  |
| 75207     | 75207 Totem-pole TTL output 3604                              |  |  |  |  |  |
| 75208     | Open-collector 3604                                           |  |  |  |  |  |

# **MOS-MICROPROCESSOR INTERFACE CIRCUITS**

| 8080A/9080A |                                                            |
|-------------|------------------------------------------------------------|
| 8212        | 8-Bit input/output port, with storage                      |
| 8216        | 4-Bit parallel bidirectional bus driver                    |
| 8224        | Clock generator and driver                                 |
| 8226        | Inverting version 8216                                     |
| 8228        | System controller and bus driver                           |
| 8238        | System controller and bus driver with extended<br>IOW/MEMW |
| 8303B       | Two 8226's in one 20 pin package                           |
| 8304B       | Two 8216's in one 20 pin package                           |

# **BUS TRANSCEIVERS**

| Device    | Output        | Function                                   | Hysteresis | Sp <del>ee</del> d<br>(Note 1) | Comments                                        |
|-----------|---------------|--------------------------------------------|------------|--------------------------------|-------------------------------------------------|
| QUAD      | <u> </u>      |                                            |            |                                |                                                 |
| Am26S10   | 100mA-O.C.    | Inverting                                  | No         | 20ns                           | SN55/75138 pin out                              |
| Am26S11   | 100mA-O.C.    | Non-Inverting to bus;<br>Inverting off bus | No         | 22ns                           | Same as Am26S10 except non-inverting to bus     |
| Am26S12   | 100mA-O.C.    | Inverting                                  | Yes-0.6V   | 32ns                           | Same pin out as DS78/8838 and 8T38              |
| Am26S12A  | 100mA-O.C.    | Inverting                                  | Yes-1.05V  | 32ns                           | Wider threshold Am26S12                         |
| Am2905    | 100mA-O.C.    | Inverting                                  | No         | 31ns<br>(Note 2)               | Has 2-input multiplexer                         |
| Am2906    | 100mA-O.C.    | Inverting                                  | No         | 31ns<br>(Note 2)               | Has 2-input multiplexer and parity              |
| Am2907    | 100mA-O.C.    | Inverting                                  | No         | 31ns<br>(Note 2)               | Includes parity, 2.0V receiver V <sub>TH</sub>  |
| Am2908    | 100mA-O.C.    | Inverting                                  | No         | 31ns<br>(Note 2)               | Includes parity, 1.5V receiver V <sub>TH</sub>  |
| Am2915A   | 48mA/3-St.    | Inverting                                  | No         | 31ns<br>(Note 2)               | Has 2-input multiplexer                         |
| Am2916A   | 48mA/3-St.    | Inverting                                  | No         | 31ns<br>(Note 2)               | Has 2-input multiplexer and parity              |
| Am2917A   | 48mA/3-St.    | Inverting                                  | No         | 31ns<br>(Note 2)               | Includes parity                                 |
| Am3216    | 50mA/3-St.    | Non-Inverting                              | No         | 34ns                           | Same as 8216 except different A.C. loading spec |
| Am3226    | 50mA/3-St.    | Inverting                                  | No         | 30ns                           | Same as 8216 except different A.C. loading spec |
| Am3448A   | 48mA/3-StO.C. | Non-Inverting                              | Yes        | 32ns                           | IEEE 488 compatible                             |
| Am78/8838 | 50mA-O.C.     | Inverting                                  | No         | 38ns                           | Same pin out and function as Am26S12A and 8T38  |
| Am8T26A   | 48mA/3-St.    | Inverting                                  | No         | 19ns                           | V <sub>OH</sub> MOS compatible                  |
| Am8T28    | 48mA/3-St.    | Non-Inverting                              | No         | 25ns                           | V <sub>OH</sub> MOS compatible                  |
| Am8216    | 50mA/3-St.    | Non-Inverting                              | No         | 34ns                           | Similar to 8T28                                 |
| Am8226    | 50mA/3-St.    | Non-Inverting                              | No         | 30ns                           | Similar to 8T26A                                |
| OCTAL     |               | ······                                     |            |                                |                                                 |
| Am8303B   | 48mA/3-St.    | Inverting                                  | No         | 14ns                           | Same as two 8226's in one 20 pin package        |
| Am8304B   | 48mA/3-St.    | Non-Inverting                              | No         | 24ns                           | Same as two 8216's in one 20 pin package        |

Notes: 1. Typical delay at 28°C for input to bus plus receiver to output.

2. Bus enable to bus plus bus to receiver output. All parts include register or driver plus receiver with latch.

# **SELECTION GUIDE (Cont.)**

### MONOSTABLES (ONE SHOTS)

| Device No. | Description                                                                                                                               | Dual | Retrig-<br>gerable | Reset<br>Table | Initial<br>Accuracy<br>% | Min.<br>Output<br>t <sub>pw</sub> (ns) | Variati | Width<br>on (%)<br>. V <sub>CC</sub> | Power<br>Dissipation<br>(mW typ.) | No.<br>Package<br>Leads |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------|------|--------------------|----------------|--------------------------|----------------------------------------|---------|--------------------------------------|-----------------------------------|-------------------------|
| Am2600     | $t_{pw} = 55$ ns to $\infty$ , with guaranteed $< 1\%$ change over temperature range                                                      | x    | ×                  | x              | ±10                      | 45                                     | ±0.5    | ±1.5                                 | 95                                | 14                      |
| Am2602     | $t_{pw} = 55ns$ to $\infty$ , with guaranteed < 1% change over temperature range                                                          | x    | x                  | х              | ±10                      | 45                                     | ±0.5    | ±1.5                                 | 175                               | 16                      |
| Am26L02    | Low-Power version 2602, $t_{pw} = 100$ ns to $\infty$                                                                                     | x    | ×                  | х              | ±10                      | 110                                    | ±0.3    | ±1.0                                 | 50                                | 16                      |
| Am26L123   | Low-Power version 26123, $t_{pw} = 120$ ns to $\infty$                                                                                    | x    | ×                  | х              | ±10                      | 120                                    | ±0.3    | ±1.0                                 | 60                                | 16                      |
| Am26S02    | High speed Schottky version 2602, $t_{pw} = 28ns$ to $\infty$                                                                             | x    | x                  | x              | ±5.0                     | 33                                     | ±0.4    | ±1.5                                 | 240                               | 16                      |
| Am26123    | $t_{pw} = 45ns$ to $\infty$ , with guaranteed $< 1\%$<br>change over temperature range. Output<br>stability latch improves noise immunity | x    | x                  | x              | ±10                      | 45                                     | ±0.5    | ±0.5                                 | 230                               | 16                      |
| Am54/74123 | Same as 26123, except no output latch, no $\Delta t_{pw}$ guarantee                                                                       | x    | ×                  | х              | ±10                      | 45                                     | ±2.7    | ±1.0                                 | 230                               | 16                      |
| Am54/74221 | Schmitt-trigger input                                                                                                                     | х    |                    | х              | ±7.0                     | 30                                     | ±0.3    | ±0.3                                 | 130                               | 16                      |
| Am9600     | Same as 2600, except no $\Delta t_{pw}$ guarantee                                                                                         |      | x                  | х              | ±10                      | 50                                     | ±1.5    | ±1.5                                 | 95                                | 14                      |
| Am9601     | Non-resettable version of 9600, $t_{pw} = 55$ ns to $\infty$                                                                              |      | x                  |                | ±10                      | 45                                     | ±2.7    | ±1.0                                 | 95                                | 14                      |
| Am9602     | Same as 2602, except $t_{pw} = 60ns$ to $\infty$ , no $\Delta t_{pw}$ guarantee                                                           | x    | ×                  | x              | ±10                      | 50                                     | ±1.5    | ±1.5                                 | 175                               | 16                      |
| Am96L02    | Same as 26L02, except $t_{pw}$ guaranteed <1.6% change over temperature range                                                             | x    | ×                  | x              | ±10                      | 110                                    | ±0.3    | ±0.5                                 | 50                                | 16                      |

# INDUSTRY CROSS REFERENCE

|                     | AMD*                                        | Fairchild   | Intel | Motorola       | National       | Signetics | Texas<br>Instruments |  |
|---------------------|---------------------------------------------|-------------|-------|----------------|----------------|-----------|----------------------|--|
| Manufacturer Identi | Ianufacturer Identification Cross Reference |             |       |                |                |           |                      |  |
|                     | AM                                          | μA, or None | None  | M,MC           | DM, DS, LM, MH | None      | SN                   |  |
| Temperature Range   | Cross Refe                                  | rence       |       |                |                |           |                      |  |
| Commercial          | С                                           | С           | -     | 14, 34, 86     | 3, 86, 88      | NE, N     | 72, 74, 75           |  |
| Military            | М                                           | м           | М     | 15, 35, 96     | 1, 96, 78      | SE, S     | 52, 54, 55           |  |
| Package Cross Refe  | erence                                      |             |       |                |                |           |                      |  |
| Hermetic DIP        | D                                           | D           | C, D  | L              | D              | F, I      | J                    |  |
| Molded DIP          | Р                                           | Р           | Р     | P <sub>2</sub> | N              | A, B      | N                    |  |
| Mini-Molded DIP     | т                                           | Т           | -     | P <sub>1</sub> | N              | V         | Р                    |  |
| Flat Pack           | F                                           | F           | -     | F              | F, W           | W, Q      | H, U, Z, W           |  |
| TO-5 Type Can       | н                                           | н           | -     | G, R           | н              | DB, K, T  | L                    |  |
| TO-8 Type Can       | G                                           | -           | -     | н              | G              | -         | -                    |  |

\*The original manufacturers' part number and package code are used for second source devices.

|           | FAIRCHILD                    |                                  |            | FAIRCHILD (Cont.             | )                                |
|-----------|------------------------------|----------------------------------|------------|------------------------------|----------------------------------|
| 9         | 614 D                        | М                                | μΑ         | 556 D                        | М                                |
|           |                              | L                                |            |                              |                                  |
| Device    | Package                      | Temperature                      | Mfg.'s Dev | vice Package                 | e Temperature                    |
| Туре      | Туре                         | Range                            | Ident. Ty  | уре Туре                     | Range                            |
| Fairchild | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement | Fairchild  | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement |
| μA101D    | LM101D                       |                                  | μA311P     | LM311N                       |                                  |
| μA101H    | LM101H                       |                                  | μA339D     | LM339D                       |                                  |
| μA101AD   | LM101AD                      |                                  | μA339P     | LM339N                       |                                  |
| μA101AF   | LM101AF                      |                                  | μA715DC    | 715DC                        |                                  |
| μA101AH   | LM101AH                      |                                  | μA715DM    | 715DM                        |                                  |
| μA102H    | LM102H                       |                                  | μA715HC    | 715HC                        |                                  |
| μA105H    | LM105H                       |                                  | μA715HM    | 715HM                        | 1                                |
| μA107H    | LM107H                       |                                  | μA723DC    | 723DC                        |                                  |
| μA108AH   | LM108AH                      |                                  | μA723DM    | 723DM                        |                                  |
| μ108H     | LM108H                       |                                  | μA723HC    | 723HC                        |                                  |
| μA110H    | LM110H                       |                                  | μA723HM    | 723HM                        |                                  |
| μA111H    | LM111H                       |                                  | μA725HC    | 725HC                        |                                  |
| μA139D    | LM139D                       |                                  | μA725HM    | 725HM                        |                                  |
| μA1458H   | AM1458H                      |                                  | μA725PC    | 725CN                        |                                  |
| μA1558H   | AM1558H                      |                                  | μA733DC    | 733DC                        |                                  |
| μA201D    | LM201D                       |                                  | μA733DM    | 733DM                        | 1                                |
| μA201Η    | LM201H                       |                                  | μA733FM    | 733FM                        |                                  |
| μA201AD   | LM201AD                      |                                  | μA733HC    | 733HC                        |                                  |
| μA201AF   | LM201AF                      |                                  | μA733HM    | 733HM                        | · ·                              |
| μA201AH   | LM201AH                      |                                  | μA741DC    | 741DC                        |                                  |
| μA207H    | LM207H                       |                                  | μA741DM    | 741DM                        | 1                                |
| μA208Η    | LM208H                       |                                  | μA741FM    | 741FM                        |                                  |
| μA208AH   | LM208AH                      |                                  | μA741HC    | 741HC                        |                                  |
| μA301AD   | LM301AD                      |                                  | μA741HM    | 741HM                        |                                  |
| μA301AH   | LM301AH                      | 1                                | μA741ADM   | 741ADM                       |                                  |
| μA301AN   | LM301AN                      |                                  | μA741AFM   | 741AFM                       |                                  |
| μA302H    | LM302H                       | 1                                | μA741AHM   | 741AHM                       |                                  |
| μA305H    | LM305H                       |                                  | μA741EDC   | 741EDC                       |                                  |
| μA305AH   | LM305AH                      | 1                                | μA741EHC   | 741EHC                       |                                  |
| μA307H    | LM307H                       |                                  | μA747DC    | 747DC                        |                                  |
| μA308H    | LM308H                       |                                  | μA747DM    | 747DM                        |                                  |
| μA308AH   | LM308AH                      |                                  | μA747HC    | 747HC                        | 1                                |
| μA310H    | LM310H                       |                                  | μA747HM    | 747HM                        | }                                |
| μA311H    | LM311H                       | <u> </u>                         | μA747PC    | 747PC                        |                                  |

FAIRCHILD (Cont.)

| FAIRCHILD | (Cont.) |
|-----------|---------|
| FAILOULD  | Cont.   |

|                      | FAIRCHILD (Cont.)            |                                  |                    | FAIRCHILD (Cont.)            | an an an Araba an Araba          |
|----------------------|------------------------------|----------------------------------|--------------------|------------------------------|----------------------------------|
| Fairchild            | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement | Fairchild          | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement |
| μA747ADM             | 747ADM                       |                                  | 9600DC             | 9600DC                       |                                  |
| μA747AHM             | 747AHM                       |                                  | 9600DM             | 9600DM                       | (                                |
| μA747EDC             | 747EDC                       |                                  | 9600FM             | 9600FM                       |                                  |
| μΑ747EHC             | 747EHC                       |                                  | 9600PC             | 9600PC                       |                                  |
| μΑ748DC              | 748DC                        |                                  | 9601DC             | 9601DC                       |                                  |
| μΑ748DC<br>μΑ748DM   | 748DM                        |                                  | 9601D0             | 9601DM                       |                                  |
| μΑ748DM<br>μΑ748FM   | 748FM                        |                                  | 9601FM             | 9601FM                       |                                  |
| μA748HC              | 748HC                        |                                  | 9601PC             | 9601PC                       |                                  |
| μA748HM              | 748HM                        |                                  | 9602DC             | 9602DC                       |                                  |
| μΑ748PC              | 748PC                        |                                  | 9602DM             | 9602DM                       |                                  |
| μΑ760DC              | 74010                        | AM686DC                          | 9602FM             | 9602FM                       |                                  |
| μΑ760DC<br>μΑ760DM   |                              | AM686DM                          | 9602PC             | 9602PC                       |                                  |
| μA760HC              |                              | AM686HC                          | 96L02DC            | 96L02DC                      |                                  |
| μA760HM              |                              | AM686HM                          | 96L02DM            | 96L02DM                      |                                  |
| μA775DM              | LM139D                       |                                  | 96L02FM            | 96L02FM                      |                                  |
| μA775DC              | LM339D                       |                                  | 96L02PC            | 96L02PC                      |                                  |
| •                    | LM339N                       |                                  | 96S02DC            | 302021 0                     | AM26S02DC                        |
| μΑ775PC<br>54123DM   | SN54123J                     |                                  | 96S02DC<br>96S02PC |                              | AM26S02DC                        |
| 54123DM              | SN541235<br>SN54123W         |                                  | 9614DC             | 9614DC                       |                                  |
|                      | SN55107BJ                    |                                  | 9614D0             | 9614DM                       |                                  |
| 55107ADM             | SN55107BJ                    |                                  | 9614DM             | 9614FM                       |                                  |
| 55107BDM             |                              |                                  | 9614PC             | 9614PC                       |                                  |
| 55107AFM             | SN55107BW                    |                                  | 9615DC             | 9615DC                       |                                  |
| 55107BFM<br>55108ADM | SN55107BW<br>SN55108BJ       |                                  | 9615DC             | 9615DM                       |                                  |
| 55108ADM             | SN55108BJ                    |                                  | 9615FM             | 9615FM                       |                                  |
| 55108APM             | SN55108BJ                    |                                  | 9615PC             | 9615PC                       |                                  |
| 55108BFM             | SN55108BU                    |                                  | 9616DC             | 9616DC                       | A 1                              |
| 55108DFM             | SN551085W                    |                                  | 9616DM             | 9616DM                       |                                  |
| 55109FM              | SN551095                     |                                  | 9616EDC            | 9616EDC                      |                                  |
| 55110DM              | SN55110J                     |                                  | 9616EPC            | 9616EPC                      |                                  |
| 55110FM              | SN551100                     |                                  | 9616FM             | 9616FM                       |                                  |
| 5520DM               | SN5520J                      |                                  | 9616PC             | 9616PC                       | [                                |
| 5521DM               | SN5521J                      |                                  | 9617DC             | 9617DC                       |                                  |
| 55234DM              | SN55234J                     |                                  | 9617PC             | 9617PC                       |                                  |
| 55234FM              | SN55234W                     |                                  | 9634PC             |                              | AM26LS31PC                       |
| 55235DM              | SN55235J                     |                                  | 9634DC             |                              | AM26LS31DC                       |
| 55235FM              | SN55235W                     |                                  | 9634DC             |                              | AM26LS31DM                       |
| 55238DM              | SN55238J                     |                                  | 9635PC             |                              | AM26LS33PC                       |
| 55238FM              | SN55238W                     |                                  | 9635DC             |                              | AM26LS33DC                       |
| 55239DM              | SN55239J                     |                                  | 9635DM             |                              | AM26LS33DM                       |
| 55239FM              | SN55239W                     |                                  | 9636PC             |                              | AM26LS30PC                       |
| 5524DM               | SN5524J                      |                                  | 9636DC             |                              | AM26LS30DC                       |
| 5525DM               | SN5525J                      |                                  | 9636DM             |                              | AM26LS30DM                       |
| 55325DM              | SN55325J                     |                                  | 9637PC             |                              | AM26LS32PC                       |
| 55325FM              | SN55325W                     |                                  | 9637DC             |                              | AM26LS32DC                       |
| 74123DC              | SN74123J                     |                                  | 9637DM             |                              | AM26LS32DM                       |
| 74123DC              | SN741235<br>SN74123N         |                                  | 9638PC             | 1                            | AM26LS32PC                       |
| 75107ADC             | SN75107BJ                    |                                  | 9638DC             | · · ·                        | AM26LS32DC                       |
| 75107ADC             | SN75107BS                    |                                  | 9638DM             | 1                            | AM26LS32DO<br>AM26LS32DM         |
| 75107BDC             | SN75107BJ                    |                                  | 9640DC             | AM26S10DC                    |                                  |
| 75107BPC             | SN75107BN                    |                                  | 9640DM             | AM26S10D0                    |                                  |
| 75108ADC             | SN75108BJ                    |                                  | 9640PC             | AM26S10PC                    |                                  |
| 75108APC             | SN75108BN                    |                                  | 9641DC             | AM26S11DC                    |                                  |
| 75108APC             | SN75108BN                    |                                  | 9641DC             | AM26S11DO                    |                                  |
| 75108BDC             | SN75108BJ<br>SN75108BN       |                                  | 9641PC             | AM26S11PC                    |                                  |
| 75108DFC             | SN751085N                    |                                  | 9642PC             |                              | AM26S12APC                       |
| 75109DC              | SN751095                     |                                  | 9642PC<br>9642DC   |                              | AM26S12ADC                       |
| 75110DC              | SN75110J                     |                                  | 9642DC             |                              | AM26S12ADO                       |
| 75110PC              | SN751105                     |                                  | 3042 DIVI          |                              |                                  |
| /0110/0              |                              |                                  |                    | 1                            | 1                                |

М

### INTEL D8228

|             | 1                            | 1                                |
|-------------|------------------------------|----------------------------------|
| Temperature | Package                      | Device                           |
| Range       | Туре                         | Туре                             |
| Intel       | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement |
| D3212       | D3212                        |                                  |
| MD3212      | MD3212                       |                                  |
| P3212       | P3212                        |                                  |
| D3216       | D3216                        | N8T28F                           |
| MD3216      | MD3216                       | S8T28F                           |
| P3216       | P3216                        | N8T28B                           |
| D3226       | D3226                        | N8T26F                           |
| MD3226      | MD3226                       | S8T26F                           |
| P3226       | P3226                        | N8T26B                           |
| D8212       | D8212                        |                                  |
| MD8212      | AM8212DM                     |                                  |
| P8212       | AM8212PC                     |                                  |
| D8216       | D8216                        | N8T28F                           |
| MD8216      | MD8216                       | S8T28F                           |
| P8216       | P8216                        | N8T28B                           |
| D8224       | D8224                        |                                  |
| MD8224      | AM8224DM                     |                                  |
| P8224       | AM8224PC                     |                                  |
| D8226       | D8226                        | N8T26F                           |
|             | MD8226                       | MD8226                           |
| S8T26F      | P8226                        | P8226                            |
| N8T26B      | D8228                        | D8228                            |
| MD8228      | AM8228DM                     |                                  |
| P8228       | AM8228PC                     |                                  |
| D8238       | D8238                        |                                  |
| MD8238      | AM8238DM                     |                                  |
| P8238       | AM8238PC                     |                                  |
| D8286       | DP8304BJ                     |                                  |
| P3287       | DP8304BN                     |                                  |
| D8287       | DP8303BJ                     |                                  |
| P8287       | DP8303BN                     |                                  |

### MOTOROLA

00

.

MO

4.4

|             | 88                                                                                                                                                              | L                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| Temperature | Device                                                                                                                                                          | Package                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Range       | Туре                                                                                                                                                            | Туре                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| AMD         |                                                                                                                                                                 | AMD                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|             |                                                                                                                                                                 | octional                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Replaceme   | ent Repl                                                                                                                                                        | acement                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| AM1408L6    |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| AM1408L7    |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| AM1408L8    |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| AM1458H     |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| MC1488L     |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| AM1488PC    | ; (                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| MC1489L     |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| AM1489PC    | ; ]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| MC1489AL    |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| AM1489AP    | C                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| AM1508L8    |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| AM1558H     |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 723HC       |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 723DC       |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 723HM       | 1                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 723DM       |                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 733HC       | 1                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 733DC       | {                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|             | RangeAMDDirectReplacemeAM1408L6AM1408L7AM1408L7AM1408L8AM1488HMC1488LAM1489PCMC1489LAM1489PCMC1489LAM1489APAM1508L8AM1508L8AM1508L8AM1508L7723DC723DM723DM733HC | Temperature<br>Range         Device<br>Type           AMD         //           Direct         Fun<br>Replacement           AM1408L6         //           AM1408L7         //           AM1408L8         //           AM1488L         //           AM1488H         //           MC1488L         //           AM1489PC         //           MC1489A         //           AM1508L8         // |

#### AMD AMD Motorola Direct Functional Replacement Replacement MC1733F 733FM MC1733G 733HM MC1733L 733DM MC1741CG 741HC MC1741CL 741DC MC1741F 741FM 741HM MC1741G MC1741L 741DM MC1747CG 747HC MC1747CL 747DC MC1747G 747HM 747DM MC1747L MC1748CG 748HC MC1748G 748HM MC26S10L AM26S10DC MC26S10P AM26S10PC MC3438L AM26S12ADC MC3438P AM26S12APC AM26S10DC MC3443L AM26S10PC MC3443P MC3448AL MC3448AL MC3448AP MC3448AP MC3456L NE556F MC3456P NE556A MC3486L AM26LS31DC AM26LS31PC MC3486P MC3487L AM26LS32DC MC3487P AM26LS32PC MC3556L SE556F MC55107L SN55107BJ MC55108L SN55108BJ MC55109L SN55109J MC55110L SN55110J MC5524L SN5524J MC5525L SN5525J MC55325L SN55325J SN75107BJ MC75107L MC75107P SN75107BN MC75108L SN75108BJ MC75108P SN75108BN MC75109L SN75109J MC75109P SN75109N MC75110L SN75110J MC75110P SN75110N MC8T26L N8T26F MC8T26P N8T26B MC8601L 9601DC MC8601P 9601PC MC8602L 9602DC AM2602DC MC8602P 9602PC AM2602PC 9601DM MC9601L MC9602L 9602DM AM2602DM MLM101AG LM101AH MLM105G LM105H MLM107G LM107H MLM110G LM110H MLM111F LM111F MLM111G LM111H LM111D MLM111L MLM201AG LM210AH MLM205G LM205H MLM207G LM207H MLM210G LM210H MLM211G LM211H

**MOTOROLA** (Cont.)

### **MOTOROLA** (Cont.)

| Motorola   | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement |
|------------|------------------------------|----------------------------------|
| MLM211L    | LM211D                       |                                  |
| MLM301AG   | LM301AH                      |                                  |
| MLM301API  | LM301AN                      |                                  |
| MLM305G    | LM305H .                     |                                  |
| MLM307G    | LM307H                       |                                  |
| MLM310G    | LM310H                       |                                  |
| MLM311G    | LM311H                       |                                  |
| MLM211PI   | LM311N                       |                                  |
| MLM311L    | LM311D                       | [                                |
| MMH0026CG  | MH0026CH                     | (                                |
| MMH0026CL  | MMH0026CL                    |                                  |
| MMH0026CPI | MH0026CN                     |                                  |
| MMH0026G   | MH0026H                      | )                                |
| MMH0026L   | MMH0026L                     |                                  |

NATIONAL

|           | NATION      | (AL          |         |
|-----------|-------------|--------------|---------|
|           | '8<br>      | 20           | J       |
| Mfg.'s    | Temperature | Device       | Package |
| Ident.    | Range       | Туре         | Туре    |
|           | AMD         | A (          | MD      |
| National  | Functio     | onal Di      | rect    |
|           | Replace     | ment Repla   | cement  |
| DM54123J  | SN5412      | 3J           |         |
| DM54123W  | SN5412      | 3W           | (       |
| DM54L123J |             | AM26L        | .123DM  |
| DM54L123V | v           | AM26L        | .123FM  |
| DM71LS95J | DM71LS      | 95J SN54L    | S241J   |
| DM71LS96J | DM71LS      | 96J SN54L    | S240J   |
| DM71LS97J | DM71LS      | 97J SN54L    | S244J   |
| DM71LS98J | DM71LS      | 98J SN54L    | S240J   |
| DM74L123J |             | AM26L        | .123DC  |
| DM74L123N | 1           | AM26L        | .123PC  |
| DM74123J  | SN7412      | 3J 🛛 🗍 AM261 | 23DC (  |
| DM74123N  | SN7412      | 3N AM261     | 23PC    |
| DM81LS95J | DM81LS      | 95J SN74L    | S240J   |
| DM81LS95N | DM81LS      | 95N SN74L    | S240N   |
| DM81LS96J |             |              | S241J   |
| DM81LS96N | DM81LS      | 96N SN74L    | S241N   |
| DM81LS97J | DM81LS      | 97J SN74L    | S241J   |
| DM81LS97N | DM81LS      | 97N SN74L    | S241N   |
| DM81LS98J | DM81LS      | 98J SN74L    | S240J   |
| DM81LS98N | I DM81LS    | 98N SN74L    | S240N   |
| DM8601J   | 9601DC      |              |         |
| DM8601N   | 9601PC      |              | 1       |
| DM8602J   | 9602DC      | AM260        |         |
| DM8602N   | 9602PC      | AM260        | 02PC    |
| DM9601J   | 9601DM      |              | Í       |
| DM9601W   | 9601FM      |              |         |
| DM9602J   | 9602DM      |              |         |
| DM9602W   | 9602FM      | AM260        | )2FM [  |
| DP7303BJ  | DP7304I     |              | 1       |
| DP8303BJ  | DP8303I     |              |         |
| DP8304BJ  | DP8304      |              |         |
| DS0026CG  | MH0026      |              | 1       |
| DS0026CH  | MH0026      |              |         |
| DS0026CJ  | MMH002      |              |         |
| DS0026CN  | MH0026      |              | 1       |
| DS0026F   | DS0026      |              |         |
| DS0026G   | MH0026      | -            |         |
| DS0026H   | MH0026      |              |         |
| DS0026J   | MMH002      | 26L          | 1       |

### NATIONAL (Cont.)

|                      | AMD                    | AMD                  |  |  |  |  |
|----------------------|------------------------|----------------------|--|--|--|--|
| National             | Direct                 | Functional           |  |  |  |  |
|                      | Replacement            | Replacement          |  |  |  |  |
| DS0056CG             | DS0056CG               |                      |  |  |  |  |
| DS0056CH             | DS0056CH               |                      |  |  |  |  |
| DS0056CJ             | DS0056CJ               | {                    |  |  |  |  |
| DS0056CN<br>DS0056G  | DS0056CN<br>DS0056G    | (                    |  |  |  |  |
| DS0056H              | DS0056H                | { }                  |  |  |  |  |
| DS0056J              | DS0056J                |                      |  |  |  |  |
| DS1488J              | MC1488L                |                      |  |  |  |  |
| DS1488N              | AM1488PC               |                      |  |  |  |  |
| DS1489J              | MC1489L                |                      |  |  |  |  |
| DS1489N              | AM1489L                | {                    |  |  |  |  |
| DS1489AJ             | MC1489AL               | ļ                    |  |  |  |  |
| DS1489AN             | AM1489APC              | Į į                  |  |  |  |  |
| DS1691J              | AM26LS30DM<br>DS1692J  |                      |  |  |  |  |
| DS1692J<br>DS3691J   | AM26LS30DC             | }                    |  |  |  |  |
| DS3691N              | AM26LS30PC             |                      |  |  |  |  |
| DS3692J              | DS3692J                |                      |  |  |  |  |
| DS3692N              | DS3692J                |                      |  |  |  |  |
| DS3692N              | DS3692N                | ļ                    |  |  |  |  |
| DS7820J              | DM7820J                |                      |  |  |  |  |
| DS7820AJ             | DM7820AJ               |                      |  |  |  |  |
| DS7830J              | DM7830J                |                      |  |  |  |  |
| DS7831J              | DM7831J                |                      |  |  |  |  |
| DS7832J              | DM7832J                | COTOCE               |  |  |  |  |
| DS7835J<br>DS7838J   | DS7838J                | S8T26F<br>AM26S12ADM |  |  |  |  |
| DS8820J              | DM8820J                | AWI20012ADIW         |  |  |  |  |
| DS8820N              | DM8820N                |                      |  |  |  |  |
| DS8820AJ             | DM8820AJ               |                      |  |  |  |  |
| DS8820AN             | DM8820AN               |                      |  |  |  |  |
| DS8830J              | DM8830J                |                      |  |  |  |  |
| DS8830N              | DM8830N                |                      |  |  |  |  |
| DS8831J              | DM8831J                |                      |  |  |  |  |
| DS8831N              | DM8831N                |                      |  |  |  |  |
| DS8832J              | DM8832J<br>DM8832N     |                      |  |  |  |  |
| DS8832N<br>DS8835J   | DIVIOOSZIN             | N8T26F               |  |  |  |  |
| DS8835N              |                        | N8T26B               |  |  |  |  |
| DS8838J              | DS8838J                | AM26S12ADC           |  |  |  |  |
| DS8838N              | DS8838N                | AM26S12APC           |  |  |  |  |
| DS55107J             | SN55107BJ              |                      |  |  |  |  |
| DS55108J             | SN55108BJ              |                      |  |  |  |  |
| DS55109J             | SN55109J               |                      |  |  |  |  |
| DS55110J             | SN55110J               |                      |  |  |  |  |
| DS75107J             | SN75107BJ              |                      |  |  |  |  |
| DS75107N<br>DS75108J | SN75107BN<br>SN75108BJ |                      |  |  |  |  |
| DS75108J<br>DS75108N | SN75108BJ<br>SN75108BN |                      |  |  |  |  |
| DS75108N<br>DS75109J | SN75109J               |                      |  |  |  |  |
| DS751030             | SN75109N               |                      |  |  |  |  |
| DS75110J             | SN75110J               | l l                  |  |  |  |  |
| DS75110N             | SN75110N               |                      |  |  |  |  |
| LF155H               | LF155H                 |                      |  |  |  |  |
| LF155AH              | LF155AH                |                      |  |  |  |  |
| LF156H               | LF156H                 |                      |  |  |  |  |
| LF156AH              | LF156AH                |                      |  |  |  |  |
| LF157H               | LF157H                 |                      |  |  |  |  |
| LF157AH<br>LF198H    | LF157AH                |                      |  |  |  |  |
| LF255H               | LF255H                 |                      |  |  |  |  |
| LF256H               | LF256H                 |                      |  |  |  |  |
| LF257H               | LF257H                 |                      |  |  |  |  |
| LF298H               | LF298H                 |                      |  |  |  |  |
|                      | L                      | L/                   |  |  |  |  |

NATIONAL (Cont.)

NATIONAL (Cont.)

| National          | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement | National             | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement |
|-------------------|------------------------------|----------------------------------|----------------------|------------------------------|----------------------------------|
|                   | ·                            |                                  |                      | ·                            |                                  |
| LF355H            | LF355H                       |                                  | LM149D               | LM149D                       |                                  |
| LF355N            | LF355N                       |                                  | LM201H<br>LM201AD, J | LM201H                       | ]                                |
| LF355AH           | LF355AH                      |                                  |                      | LM201AD                      |                                  |
| LF356H            | LF356H                       |                                  | LM201AF              | LM201AF                      |                                  |
| LF356N            | LF356N                       |                                  | LM201AH              | LM201AH                      |                                  |
| LF356AH           | LF356AH                      |                                  | LM202H<br>LM205H     | LM202H<br>LM205H             |                                  |
| LF357H            | LF357H<br>LF357N             |                                  | LM206H               | LM206H                       |                                  |
| LF357N<br>LF357AH | LF357AH                      |                                  | LM200H               | LM207D                       | (                                |
| LF398H            | LF398H                       |                                  | LM207D, J            | LM2075                       |                                  |
| LH2101AD, J       | LH2101AD                     |                                  | LM207H               | LM207H                       |                                  |
| LF2101AF          | LH2101AF                     |                                  | LM208AD, J           | LM208AD                      | )                                |
| LF2111D, J        | LH2111D                      |                                  | LM208AF              | LM208AF                      |                                  |
| LH2111F           | LH2111F                      |                                  | LM208AH              | LM208AH                      | (                                |
| LH2201AD, J       | LH2201AD                     |                                  | LM208D, J            | LM208D                       |                                  |
| LH2201AF          | LH2201AF                     |                                  | LM208F               | LM208F                       |                                  |
| LH2211D, J        | LH2211D                      |                                  | LM208H               | LM208H                       |                                  |
| LH2211F           | LH2211F                      | 1                                | LM20011              | LM210D                       | (                                |
| LH2301AD, J       | LH2301AD                     |                                  | LM210H               | LM210H                       | 1                                |
| LH2311D, J        | LH2311D                      |                                  | LM211D, J            | LM211D                       | )                                |
| LM101D, J         | LM101D                       |                                  | LM211F               | LM211F                       |                                  |
| LM101F            | LM101F                       |                                  | LM211H               | LM211H                       |                                  |
| LM101H            | LM101H                       |                                  | LM212D, J            | LM212D                       |                                  |
| LM101AD, J        | LM101AD                      |                                  | LM212E, 0            | LM212F                       |                                  |
| LM101AF           | LM101AF                      |                                  | LM212H               | LM212H                       |                                  |
| LM101AH           | LM101AH                      |                                  | LM216D, J            | LM216AD                      |                                  |
| LM102D, J         | LM102D                       |                                  | LM216AF              | LM216AF                      | (                                |
| LM102F            | LM102F                       |                                  | LM216AH              | LM216AH                      |                                  |
| LM102H            | LM102H                       |                                  | LM216D, J            | LM216D                       |                                  |
| LM105F            | LM105F                       |                                  | LM216F               | LM216F                       |                                  |
| LM105H            | LM105H                       |                                  | LM216H               | LM216H                       |                                  |
| LM106F            | LM106F                       |                                  | LM218D, J            | LM218D                       |                                  |
| LM106H            | LM106H                       |                                  | LM218F               | LM218F                       |                                  |
| LM107D, J         | LM107D                       | 5                                | LM218H               | LM218H                       |                                  |
| LM107F            | LM107F                       |                                  | LM219D, J            | LM219D                       |                                  |
| LM107H            | LM107H                       |                                  | LM219F               | LM219F                       | [                                |
| LM108D, J         | LM108D                       |                                  | LM219H               | LM219H                       |                                  |
| LM108F            | LM108F                       |                                  | LM224D, J            | LM224D                       | · · · ·                          |
| LM108H            | LM108H                       |                                  | LM239D, J            | LM239D                       |                                  |
| LM108AD, J        | LM108AD                      |                                  | LM239AD, J           | LM239D                       |                                  |
| LM108AF           | LM108AF                      |                                  | LM248D               | LM248D                       |                                  |
| LM108AH           | LM108AH                      |                                  | LM249D               | LM249D                       |                                  |
| LM110D, J         | LM110D                       |                                  | LM301AD, J           | LM301AD                      |                                  |
| LM110F            | LM110F                       |                                  | LM301AF              | LM301AF                      |                                  |
| LM110H            | LM110H                       |                                  | LM301AH              | LM301AH                      | (                                |
| LM111D, J         | LM111D                       | 11                               | LM301AN              | LM301AN                      | {                                |
| LM111F            | LM111F                       |                                  | LM302F               | LM302F                       |                                  |
| LM111H            | LM111H                       |                                  | LM302H               | LM302H                       |                                  |
| LM112D, J         | LM112D                       |                                  | LM305F               | LM305F                       |                                  |
| LM112F            | LM112F                       |                                  | LM305H               | LM305H                       |                                  |
| LM112H            | LM112H                       |                                  | LM305AH              | LM305AH                      | ł                                |
| LM118D, J         | LM118D                       |                                  | LM306F               | LM306F                       |                                  |
| LM118F            | LM118F                       |                                  | LM306H               | LM306H                       |                                  |
| LM118H            | LM118H                       | 1. <sup>1</sup> .                | LM307D, J            | LM307D                       |                                  |
| LM119D, J         | LM119D                       |                                  | LM307F               | LM307F                       |                                  |
| LM119F            | LM119F                       |                                  | LM307H               | LM307H                       | 1                                |
| LM119H            | LM119H                       |                                  | LM308AD, J           | LM308AD                      | }                                |
| LM124D, J         | LM124D                       |                                  | LM308AF              | LM308AF                      |                                  |
| LM124F            | LM124F                       | ,                                | LM308AH              | LM308AH                      | 1                                |
| LM139D, J         | LM139D                       |                                  | LM308AN              | LM308AN                      |                                  |
| LM139AD, J        | LM139AD                      | 5. A .                           | LM308D, J            | LM308D                       |                                  |
| LM139F            | LM139F                       | 11.16                            | LM308F               | LM308F                       |                                  |
| LM139AF           | LM139AF                      | and the second second            | LM308H               | LM308H                       | [                                |
| LM148D            | LM148D                       |                                  | LM308N               | LM308N                       | 1                                |

NATIONAL (Cont.)

|                         | AMD                   | AMD                       | NE                 |
|-------------------------|-----------------------|---------------------------|--------------------|
| National                | Direct<br>Replacement | Functional<br>Replacement | Temperature        |
| LM310D, J               | LM310D                |                           | Range              |
| LM310F                  | LM310F                |                           | Signetics          |
| LM310H<br>LM310N        | LM310H<br>LM310N      |                           | e.g.iotice         |
| LM311D, J               | LM311D                |                           | LM101F             |
| LM311F                  | LM311F                |                           | LM101T             |
| LM311N                  | LM311N                |                           | LM101AF            |
| LM312D, J               | LM312D                |                           | LM101AT            |
| LM312F                  | LM312F                |                           | LM107F             |
| LM312H                  | LM312H                |                           | LM107T             |
| LM316AD, J              | LM316AD               |                           | LM108F             |
| LM316AF<br>LM316AH      | LM316AF<br>LM316AH    |                           | LM108T<br>LM108AF  |
| LM316D, J               | LM316D                |                           | LM108AT            |
| LM316F                  | LM316F                |                           | LM111F             |
| LM316H                  | LM316H                |                           | LM111T             |
| LM318D, J               | LM318D                |                           | LM119H             |
| LM318F                  | LM318F                |                           | LM119D             |
| LM318H                  | LM318H                |                           | LM124F             |
| LM318N<br>LM319H        | LM318N<br>LM319H      |                           | LM139F<br>LM201T   |
| LM319D, J               | LM319D                |                           | LM201AF            |
| LM319N                  | LM319N                |                           | LM201AT            |
| LM324D, J               | LM324D                |                           | LM201AV            |
| LM324N                  | LM324N                |                           | LM207F             |
| LM339D, J               | LM339D                |                           | LM207T             |
| LM339AD, J<br>LM339N    | LM339AD<br>LM339N     |                           | LM208F<br>LM208T   |
| LM339AN                 | LM339AN               |                           | LM208AF            |
| LM348D                  | LM348D                |                           | LM208AT            |
| LM348N                  | LM348N                |                           | LM211F             |
| LM349D                  | LM349D                |                           | LM211T             |
| LM349N                  | LM349N                |                           | LM219H<br>LM219D   |
| LM723D, J<br>LM723H     | 723DM<br>723HM        |                           | LM219D             |
| LM723CD, J              | 723DC                 |                           | LM239F             |
| LM723CH                 | 723HC                 |                           | LM301AT            |
| LM725H                  | 725HM                 |                           | LM301AV            |
| LM725CH                 | 725HC                 |                           | LM307F             |
| LM725CN                 | 725CN                 |                           | LM307T<br>LM308F   |
| LM725D, J<br>LM725CD, J | 725DM<br>725DC        |                           | LM308T             |
| LM733D, J               | 733DM                 |                           | LM308V             |
| LM733H                  | 733HM                 |                           | LM308AF            |
| LM733CD, J              | 733DC                 |                           | LM308AT            |
| LM733CH                 | 733HC                 |                           | LM311F             |
| LM741D, J<br>LM741F     | 741DM<br>741FM        | i<br>I                    | LM3111<br>LM311V   |
| LM741F<br>LM741H        | 741FM<br>741HM        |                           | LM319H             |
| LM741CD, J              | 741DC                 |                           | LM319D             |
| LM741CF                 | 741FC                 |                           | LM319A             |
| LM741CH                 | 741HC                 |                           | LM324A             |
| LM747D, J               | 747DM                 |                           | LM324F             |
| LM747H                  | 747HM                 |                           | LM339A<br>LM339F   |
| LM747F<br>LM747CD, J    | 747FM<br>747DC        |                           | MC1488F            |
| LM747CP                 | 747PC                 |                           | MC1489F            |
| LM747CH                 | 747HC                 |                           | MC1489AF           |
| LM747CN                 | 747PC                 |                           | NE529K             |
| LM478H                  | 748HM                 |                           | NE592K             |
| LM748CH<br>LM748CN      | 748HC<br>748PC        |                           | N74123B<br>N74123F |
| LM1458H                 | AM1458H               |                           | N74221B            |
| LM1558H                 | AM1558H               |                           | N74221F            |
|                         | L                     |                           | ۱ <b>ا</b>         |

SIGNETICS

Device

Туре

AMD

Direct

Replacement

LM101D LM101H LM101AD LM101AH LM107D LM107H LM108D LM108H LM108AD LM108AH LM111D LM111H LM119H LM119D LM124D LM139D LM301H LM201AD LM201AH LM201AN LM207D LM207H LM208D LM208H LM208AD LM208AH LM211D LM211H LM219H LM219D LM224D LM239D LM301AH LM301AN LM307D LM307H LM308D LM308H LM308N LM308AD LM308AH LM311D LM311H LM311N LM319H LM319D LM319N LM324N LM324D LM339N LM339D MC1488L MC1489L MC1489AL

555

ν

Package

Туре

AMD

Functional

Replacement

AM686HC

AM592HC SN74123N SN74123J SN74221N SN74221J

### SIGNETICS (Cont.)

### **TEXAS INSTRUMENTS (Cont.)**

| Signetics | AMD<br>Direct | AMD<br>Functional |
|-----------|---------------|-------------------|
|           | Replacement   | Replacement       |
| N8T22A    | 9601PC        |                   |
| N8T22F    | 9601DC        |                   |
| N8T26B    | N8T26B        |                   |
| N8T26F    | N8T26F        |                   |
| N8T26AB   | N8T26AB       |                   |
| N8T26AF   | N8T26AF       |                   |
| N8T28B    | N8T28B        |                   |
| N8T28F    | N8T28F        |                   |
| N8T38B    |               | DS8838N           |
| N8T38F    |               | DS8838J           |
| N9602B    | 9602PC        |                   |
| N9602F    | 9602DC        |                   |
| SE529K    |               | AM686HM           |
| SE555T    | SE555T        |                   |
| SE556F    | SE556F        |                   |
| SE592A    | AM592PC       |                   |
| SE592K    | AM592HM       |                   |
| S54123F   | SN54123J      |                   |
| S54221F   | SN54221J      |                   |
| S9602F    | 9602DM        |                   |
| S8T26F    | S8T26F        |                   |
| S8T26AF   | S8T26AF       |                   |
| S8T28F    | S8T28F        |                   |
| S8T38F    |               | DS7838J           |
| μA723CF   | 723DC         |                   |
| μA723CL   | 723HC         |                   |
| μ723F     | 723DM         |                   |
| μA723L    | 723HM         |                   |
| μA733CA   | 733PC         |                   |
| μA733CF   | 733DC         |                   |
| μΑ733CK   | 733HC         |                   |
| μA733F    | 733DM         |                   |
| μΑ733Κ    | 733HM         |                   |
| μA741CF   | 741DC         |                   |
| μA741CT   | 741HC         |                   |
| μA741F    | 741DM         |                   |
| μΑ741Τ    | 741HM         |                   |
| μA747CA   | 747PC         |                   |
| μA747CF   | 747DC         |                   |
| μA747CK   | 747HC         |                   |
| μA747F    | 747DM         |                   |
| μΑ747Κ    | 747HM         |                   |
| μA748CT   | 748HC         |                   |
| μA748F    | 748DM         |                   |
| μA748T    | 748HM         |                   |

### **TEXAS INSTRUMENTS**

|                                                                                                  | I EXAO INO INO INO INCINEN                                                      | 10                                 |
|--------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|------------------------------------|
| SN 75<br>Mfg.'s<br>Ident.                                                                        | Temperature D                                                                   | 110 N<br>evice Package<br>ype Type |
| Texas<br>Instruments                                                                             | AMD<br>Direct<br>Replacement                                                    | AMD<br>Functional<br>Replacement   |
| SN52101AJ<br>SN52101AL<br>SN52101AZ<br>SN52105L<br>SN52106FA<br>SN52106L<br>SN52107J<br>SN52107L | LM101AD<br>LM101AH<br>LM101AF<br>LM105H<br>LM106F<br>LM106H<br>LM107D<br>LM107H |                                    |

| Texas<br>Instruments   | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement |
|------------------------|------------------------------|----------------------------------|
| SN52107Z               | LM107F                       |                                  |
| SN52108AFA             | LM108AF                      |                                  |
| SN52108AJA             | LM108AD                      |                                  |
| SN52108AL              | LM108AH                      |                                  |
| SN52108FA              | LM108F                       |                                  |
| SN52108JA              | LM108D                       |                                  |
| SN52108L               | LM108H                       |                                  |
| SN52111FA              | LM111F                       |                                  |
| SN52111J               | LM111D                       |                                  |
| SN52111L               | LM111H                       |                                  |
| SN52118FA              | LM118F                       |                                  |
| SN52118JA              | LM118D                       |                                  |
| SN52118L<br>SN52723J   | LM118H<br>723DM              |                                  |
| SN52723L               | 723HM                        |                                  |
| SN52733FA              | 733FM                        |                                  |
| SN52733J               | 733DM                        |                                  |
| SN52733L               | 733HM                        |                                  |
| SN52741FA              | 741FM                        |                                  |
| SN52741JA              | 741DM                        |                                  |
| SN52741L               | 741HM                        |                                  |
| SN52747FA              | 747FM                        |                                  |
| SN52747JA              | 747DM                        |                                  |
| SN52747L               | 747HM                        |                                  |
| SN52748FA              | 748FM                        |                                  |
| SN52748JA              | 748DM                        |                                  |
| SN52748L<br>SN54L123J  | 748HM                        | AM26L123DM                       |
| SN54L123J<br>SN54L123W |                              | AM26L123DM<br>AM26L123FM         |
| SN54LS123J             | SN54LS123L                   | AM25LS123AM                      |
| SN54LS123W             | SN54LS123W                   | AM25LS123FM                      |
| SN54LS240J             | SN54LS240J                   | AM25LS240DM                      |
| SN54LS241J             | SN54LS241J                   | AM25LS241DM                      |
| SN54LS242J             | SN54LS242J                   | AM25LS242DM                      |
| SN54LS243J             | SN54LS243J                   | AM25LS243DM                      |
| SN54LS244J             | SN54LS244J                   | AM25LS244DM                      |
| SN54S240J              | SN54S240J                    |                                  |
| SN54S241J              | SN54S241J                    |                                  |
| SN54123J               | SN54123J                     | AM26123DM                        |
| SN54123W<br>SN54221J   | SN54123W<br>SN54221J         | AM26123DM                        |
| SN542213               | SN542215                     |                                  |
| SN55107AJ              | SN55107BJ                    |                                  |
| SN55107BJ              | SN55107BJ                    |                                  |
| SN55108AJ              | SN55108BJ                    |                                  |
| SN55108BJ              | SN55108BJ                    |                                  |
| SN55109J               | SN55109J                     |                                  |
| SN55110J               | SN55110J                     |                                  |
| SN55114J               | 9614DM                       |                                  |
| SN55114W               | 9614FM                       |                                  |
| SN55115J               | 9615DM                       |                                  |
| SN55115W               | 9615DM                       |                                  |
| SN55182J               | DM7820AJ                     |                                  |
| SN55182W               | DM7820AW<br>DM7830J          |                                  |
| SN55183J<br>SN55183W   | DM78303                      |                                  |
| SN55369J               | MMH0026L                     |                                  |
| SN72301AJ              | LM301AD                      |                                  |
| SN72301AL              | LM301AH                      |                                  |
| SN72305L               | LM305H                       |                                  |
| SN72306L               | LM306H                       |                                  |
| SN72307J               | LM307D                       |                                  |
| SN72307L               | LM307H                       |                                  |
| SN72308AJA             | LM308AD                      |                                  |

### **TEXAS INSTRUMENTS (Cont.)**

| TEYAS | INSTRUMENTS  | (Cont)   |
|-------|--------------|----------|
| IEAAQ | INSTRUMENTS. | (00111.) |

| Texas<br>Instruments | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement |   | Texas<br>Instruments | AMD<br>Direct<br>Replacement | AMD<br>Functional<br>Replacement |   |
|----------------------|------------------------------|----------------------------------|---|----------------------|------------------------------|----------------------------------|---|
| SN72308AL            | LM308AH                      |                                  | Ī | SN74S241N            | SN74S241N                    |                                  |   |
| SN72308JA            | LM308D                       |                                  |   | SN74S412J            | D8212                        |                                  | 5 |
| SN72308L             | LM308H                       |                                  |   | SN74S412             | P8212                        |                                  |   |
| SN72311J             | LM311D                       |                                  |   | SN74123J             | SN74123J                     | AM26123DC                        |   |
| SN72311L             | LM311H                       |                                  |   | SN74123N             | SN74123N                     | AM26123PC                        |   |
| SN72318JA            | LM318D                       | !                                |   | SN74221J             | SN74221J                     |                                  |   |
| SN72318L             | LM318H                       |                                  |   | SN74221N             | SN74221N                     |                                  |   |
| SN72723J             | 723DC                        |                                  |   | SN75107AJ            | SN74107BJ                    |                                  |   |
| SN72723L             | 723HC                        |                                  |   | SN75107AN            | SN75107BN                    |                                  |   |
| SN72733J             | 733DC                        | } }                              |   | SN75107BJ            | SN75107BJ                    |                                  |   |
| SN72733L             | 733HC                        |                                  |   | SN75107BN            | SN75107BN                    |                                  |   |
| SN72741JA            | 741DC                        | {                                |   | SN75108AJ            | SN75108BJ                    |                                  |   |
| SN72741L             | 741HC                        | i i                              |   | SN75108AN            | SN75108BN                    |                                  |   |
| SN72747JA            | 747DC                        |                                  |   | SN752108BJ           | SN75108BJ                    |                                  |   |
| SN72747L             | 747HC                        |                                  |   | SN75108BN            | SN75108BN                    | }                                |   |
| SN72748JA            | 748DC                        |                                  |   | SN75109J             | SN75109J                     |                                  |   |
| SN72748L             | 748HC                        |                                  |   | SN75109N             | SN75109N                     |                                  |   |
| SN74L123J            |                              | AM26L123DC                       |   | SN75110J             | SN75110J                     |                                  |   |
| SN74L123N            | }                            | AM26L123PC                       |   | SN75110N             | SN75110N                     |                                  |   |
| SN74LS123J           | SN74LS123J                   | AM25LS123DC                      |   | SN75114J             | 9614DC                       |                                  |   |
| SN74LS123N           | SN74LS123N                   | AM25LS123PC                      |   | SN75114N             | 9614PC                       |                                  |   |
| SN74LS240J           | SN74LS240J                   | AM25LS240DC                      |   | SN75115J             | 9615DC                       |                                  |   |
| SN74LS240N           | SN74LS240N                   | AM25LS240PC                      | 1 | SN75115              | 9615PC                       |                                  |   |
| SN74LS241J           | SN74LS241J                   | AM25LS241DC                      |   | SN75182J             | DM8820AJ                     |                                  |   |
| SN74LS241N           | SN74LS241N                   | AM25LS241PC                      |   | SN75182N             | DM8820AN                     | 1                                |   |
| SN74LS242J           | SN74LS242J                   | AM25LS242DC                      |   | SN75183J             | DM8830J                      |                                  |   |
| SN74LS242N           | SN74LS242N                   | AM25LS242PC                      |   | SN75183N             | DM8830N                      |                                  |   |
| SN74LS243J           | SN74LS243J                   | AM25LS243DC                      |   | SN75188J             | MC1488L                      |                                  |   |
| SN74LS243N           | SN74LS243N                   | AM25LS243PC                      |   | SN75188N             | AM1488PC                     |                                  |   |
| SN74LS244J           | SN74LS244J                   | AM25LS244DC                      |   | SN75189J             | MC1489L                      |                                  |   |
| SN74LS244N           | SN74LS244N                   | AM25LS244PC                      | { | SN75189N             | AM1489PC                     |                                  |   |
| SN74LS424J           | D8224                        |                                  |   | SN75189AJ            | MC1489AL                     |                                  |   |
| SN74LS424N           | P8224                        |                                  |   | SN75189AN            | AM1489APC                    |                                  |   |
| SN74S240J            | SN74S240J                    |                                  |   | SN75369J             | MMH0026CL                    |                                  |   |
| SN74S240N            | SN74S240N                    | 1                                |   | SN75369P             | MH0026CN                     |                                  |   |
| SN74S241J            | SN74S241J                    | 1                                |   |                      |                              |                                  |   |

### DICE POLICY

Advanced Micro Devices, interface and linear products are all available in dice form.

### ELECTRICAL CHARACTERISTICS

Each die is electrically tested to the commercial or military grade DC parameters to guardbanded limits at  $25^{\circ}$ C to guarantee operation over the temperature range.

### QUALITY ASSURANCE

All dice are 100% visually inspected to the requirements of MIL-STD-883A, Method 2010.2, condition B.

All dice are glass passivated with only the bonding pads exposed to provide scratch protection. All dice are provided without gold backing.

### SHIPPING PACKAGES/ORDER INFORMATION

All dice are packaged in containers with individual compartments which prevent damage to the die during shipping.

Minimum order for AMD dice is 10 pcs.

### SPECIAL CHIP PROCESSING

If there is a need for additional testing or processing, contact AMD for detailed information.

See following pages on ordering information for detail ordering number.

# **ORDERING INFORMATION**

| DEVICE                                                                                                                                                   | 1                             | ORDER NUMBER<br>0°C to +70°C                                                                                                                                                     |                                                                                                                                                                 |                                                                                                                                                        | ORDER NUMBER<br>- 55°C to +125°C |                                                                                                                                                                 |                                                                                                                                                                  |                                                                                                                                                    |
|----------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| NUMBER                                                                                                                                                   | Metai<br>Can                  | Hermetic<br>DIP                                                                                                                                                                  | Molded<br>DIP                                                                                                                                                   | Dice                                                                                                                                                   | Metal<br>Can                     | Hermetic<br>DIP                                                                                                                                                 | Flat Pak                                                                                                                                                         | Dice                                                                                                                                               |
| Am592<br>Am685*<br>Am686<br>Am687*<br>Am1500<br>Am1508                                                                                                   | АМ592НС<br>Ам685НL<br>Ам686НС | AM592DC<br>AM685DL<br>AM686DC<br>AM687DL<br>AM1500DC<br>AM1501DC<br>AM1408L8<br>AM1408L7<br>AM1408L6                                                                             | AM592PC                                                                                                                                                         | AM592XC<br>AM685XL<br>AM686XC<br>AM687XL                                                                                                               | Ам592нм<br>Ам685нм<br>Ам686нм    | AM592DM<br>AM685DM-<br>AM686DM<br>AM680DM<br>AM1500DM<br>AM1500DL<br>AM1501DL<br>AM1501DL<br>AM1508L8                                                           | AM1500FM<br>AM1500FL<br>AM1501FM<br>AM15091FL                                                                                                                    | Ам592ХМ<br>Ам685ХМ<br>Ам686ХМ<br>Ам687ХМ                                                                                                           |
| Am1558                                                                                                                                                   | AM1458H                       |                                                                                                                                                                                  |                                                                                                                                                                 |                                                                                                                                                        | AM1558H                          |                                                                                                                                                                 |                                                                                                                                                                  |                                                                                                                                                    |
| Am25 Series<br>Am2502<br>Am2503<br>Am2504<br>Am25L02<br>Am25L03<br>Am25L03<br>Am25LS240<br>Am25LS241<br>Am25LS241<br>Am25LS243<br>Am25LS243<br>Am25LS244 |                               | AM2502DC<br>AM2503DC<br>AM2504DC<br>AM25L02DC<br>AM25L03DC<br>AM25L04DC<br>AM25LS240DC<br>AM25LS241DC<br>AM25LS242DC<br>AM25LS242DC<br>AM25LS244DC                               | AM2502PC<br>AM2503PC<br>AM2504PC<br>AM25L03PC<br>AM25L03PC<br>AM25L03PC<br>AM25L5240PC<br>AM25L5241PC<br>AM25L5241PC<br>AM25L5242PC<br>AM25L5244PC              | AM2502XC<br>AM2503XC<br>AM2504XC<br>AM25L03XC<br>AM25L03XC<br>AM25L03XC<br>AM25L524XC<br>AM25L5241XC<br>AM25L5241XC<br>AM25L5243XC<br>AM25L5244XC      |                                  | AM2502DM<br>AM2503DM<br>AM2504DM<br>AM25L02DM<br>AM25L03DM<br>AM25L03DM<br>AM25L5240DM<br>AM25L5241DM<br>AM25L5242DM<br>AM25L5242DM                             | AM2502FM<br>AM2503FM<br>AM2504FM<br>AM25L03FM<br>AM25L03FM<br>AM25L03FM<br>AM25LS240FM<br>AM25LS241FM<br>AM25LS243FM<br>AM25LS243FM                              | AM2502XM<br>AM2503XM<br>AM2504XM<br>AM25L03XM<br>AM25L03XM<br>AM25L03XM<br>AM25LS240XM<br>AM25LS241XM<br>AM25LS242XM<br>AM25LS243XM<br>AM25LS243XM |
| Am25LS244<br>Am26 Series                                                                                                                                 |                               | AM25LS244DC                                                                                                                                                                      | AM25LS244PC                                                                                                                                                     | AM25LS244XC                                                                                                                                            |                                  | AM25LS244DM                                                                                                                                                     | AM25LS244FM                                                                                                                                                      | AM25LS244XM                                                                                                                                        |
| Am2600<br>Am2602<br>Am2614<br>Am2615<br>Am2616<br>Am2617<br>Am26123<br>Am26LS29<br>Am26LS30<br>Am26LS31                                                  |                               | AM2600DC<br>AM2602DC<br>AM2614DC<br>AM2615DC<br>AM2616DC<br>AM2617DC<br>AM26123DC<br>AM26LS3DC<br>AM26LS3DC<br>AM26LS31DC                                                        | AM2600PC<br>AM2602PC<br>AM2614PC<br>AM2615PC<br>AM2615PC<br>AM2617PC<br>AM26123PC<br>AM26LS29PC<br>AM26LS30PC<br>AM26LS31PC                                     | AM2600XC<br>AM2602XC<br>AM2614XC<br>AM2615XC<br>AM2615XC<br>AM2617XC<br>AM2617XC<br>AM26123XC<br>AM26LS29XC<br>AM26LS30XC<br>AM26LS31XC                |                                  | AM2600DM<br>AM2602DM<br>AM2614DM<br>AM2615DM<br>AM2615DM<br>AM2617DM<br>AM26123DM<br>AM26LS29DM<br>AM26LS30DM<br>AM26LS31DM                                     | AM2600FM<br>AM2602FM<br>AM2614FM<br>AM2615FM<br>AM2615FM<br>AM2617FM<br>AM26123FM<br>AM26LS29FM<br>AM26LS30FM<br>AM26LS31FM                                      | AM2600XM<br>AM2602XM<br>AM2614XM<br>AM2615XM<br>AM2615XM<br>AM2617XM<br>AM26123XM<br>AM26123XM<br>AM26LS29XM<br>AM26LS30XM<br>AM26LS30XM           |
| Am26LS32<br>Am26LS33<br>Am26L02<br>Am26L123<br>Am26S02<br>Am26S10<br>Am26S11                                                                             |                               | AM26LS32DC<br>AM26LS33DC<br>AM26L02DC<br>AM26L123DC<br>AM26S02DC<br>AM26S10DC<br>AM26S11DC                                                                                       | AM26LS32PC<br>AM26LS33PC<br>AM26L02PC<br>AM26L123PC<br>AM26S02PC<br>AM26S10PC<br>AM26S10PC                                                                      | AM26LS32XC<br>AM26LS33XC<br>AM26L02XC<br>AM26L123XC<br>AM26S02XC<br>AM26S10XC<br>AM26S10XC                                                             |                                  | AM26LS32DM<br>AM26LS33DM<br>AM26L02DM<br>AM26L123DM<br>AM26S02DM<br>AM26S10DM<br>AM26S11DM                                                                      | AM26LS32FM<br>AM26LS33FM<br>AM26L02FM<br>AM26L123FM<br>AM26S02FM<br>AM26S10FM<br>AM26S10FM<br>AM26S11FM                                                          | AM26LS32XM<br>AM26LS33XM<br>AM26L02XM<br>AM26L123XM<br>AM26S02XM<br>AM26S10XM<br>AM26S10XM                                                         |
| Am26S12<br>Am26S12A                                                                                                                                      |                               | AM26S12DC<br>AM26S12ADC                                                                                                                                                          | AM26S12PC<br>AM26S12APC                                                                                                                                         | AM26S12XC<br>AM26S12AXC                                                                                                                                | 1                                | AM26S12DM<br>AM26S12ADM                                                                                                                                         | AM26S12FM<br>AM26S12AFM                                                                                                                                          | AM26S12XM<br>AM26S12AXM                                                                                                                            |
| Am290124           Am2905           Am2905           Am2906           Am2907           Am2908           Am2915A           Am2916A           Am2917A      |                               | AM290512ABC<br>AM2905DC<br>AM2906DC<br>AM2907DC<br>AM2915ADC<br>AM2915ADC<br>AM2915ADC<br>AM2917ADC                                                                              | AM2905PC<br>AM2906PC<br>AM2906PC<br>AM2907PC<br>AM2915APC<br>AM2916APC<br>AM2916APC<br>AM2917APC                                                                | AM2905XC<br>AM2906XC<br>AM2906XC<br>AM2907XC<br>AM2915AXC<br>AM2915AXC<br>AM2915AXC<br>AM2917AXC                                                       |                                  | AM2905DM<br>AM2906DM<br>AM2907DM<br>AM2908DM<br>AM2915ADM<br>AM2915ADM<br>AM2917ADM                                                                             | AM2905FM<br>AM2906FM<br>AM2907FM<br>AM2908FM<br>AM2915AFM<br>AM2916AFM<br>AM2917AFM                                                                              | AM2905XM<br>AM2905XM<br>AM2907XM<br>AM2907XM<br>AM2907XM<br>AM2915AXM<br>AM2915AXM<br>AM2917AXM                                                    |
| Am32XX Series<br>Am3212<br>Am3216<br>Am3226                                                                                                              | 1                             | D3212<br>D3126<br>D3226                                                                                                                                                          | P3212<br>P3216<br>P3226                                                                                                                                         | AM8212XC<br>AM8212XC<br>AM8226XC                                                                                                                       |                                  | MD3212<br>MD3216<br>MD3226                                                                                                                                      |                                                                                                                                                                  | <u></u>                                                                                                                                            |
| Am6070<br>Am6072<br>Am6073<br>Am6080<br>Am6081                                                                                                           |                               | AM6070DC<br>AM6080DC<br>AM6081DC                                                                                                                                                 | AM6070PC<br>AM6080PC<br>6081PC                                                                                                                                  | 6070XC<br>6080XC<br>6081XC                                                                                                                             |                                  | AM6070DM<br>AM6080DM<br>AM6081DM                                                                                                                                | Am6071                                                                                                                                                           |                                                                                                                                                    |
| DAC-08                                                                                                                                                   | ļ                             | AMDAC-08EQ<br>AMDAC-08CQ                                                                                                                                                         |                                                                                                                                                                 |                                                                                                                                                        |                                  | AMDAC-08AQ<br>AMDAC-08Q                                                                                                                                         |                                                                                                                                                                  |                                                                                                                                                    |
| DN:0101000000000000000000000000000000000                                                                                                                 | DS0056CH<br>DS0056CG          | DS0056J<br>DS3692J<br>DM81LS95N<br>DM81LS96N<br>DM81LS97N<br>DM81LS97N<br>DM820J<br>DM830J<br>DM830J<br>DM830J<br>DM830J<br>DM833J<br>DM833J<br>DP8304BJ<br>DP8304BJ<br>DP8304BJ | DS0056CN<br>DS3692N<br>DM81LS95J<br>DM81LS96J<br>DM81LS97J<br>DM8820N<br>DM8820N<br>DM8830N<br>DM8831N<br>DM8832N<br>DM8832N<br>DP8303BN<br>DP8303BN<br>DS8838N | AM0056CX<br>AM81LS95X<br>AM81LS96X<br>AM81LS97X<br>AM81LS98X<br>AM8820X<br>AM8820X<br>AM8820X<br>AM8831X<br>AM8831X<br>AM8831X<br>AM8303BX<br>AM8304BX | DS0056H<br>DS0056G               | DS0056J<br>DS1692J<br>DM71LS95J<br>DM71LS96J<br>DM71LS98J<br>DM7820J<br>DM7820AJ<br>DM7830J<br>DM7830J<br>DM7832J<br>DM7832J<br>DP7303BJ<br>DP7304BJ<br>DS7838J | DS1692W<br>DM71LS95W<br>DM71LS95W<br>DM71LS97W<br>DM71LS97W<br>DM7820W<br>DM7820W<br>DM7830W<br>DM7830W<br>DM7831W<br>DM7832W<br>DP7303BW<br>DP7304BW<br>DS7838W | AM0056X<br>AM71LS95X<br>AM71LS96X<br>AM71LS98X<br>AM7820X<br>AM7820X<br>AM7820X<br>AM7830X<br>AM7831X<br>AM7332X<br>AM7303BX<br>AM7304BX           |

# **ORDERING INFORMATION (Cont.)**

| DEVICE                             | ORDER NUMBER<br>0°C to +70°C |                      |                        | ORDER NUMBER<br>- 55°C to + 125°C |                    |                    |                    |         |
|------------------------------------|------------------------------|----------------------|------------------------|-----------------------------------|--------------------|--------------------|--------------------|---------|
| NUMBER                             | Metal<br>Can                 | Hermetic<br>DIP      | Molded<br>DIP          | Dice                              | Metal<br>Can       | Hermetic<br>DIP    | Flat Pak           | Dice    |
| LH2101A                            |                              | LH2301AD             |                        |                                   | LH2101AD           | LH2101AF           |                    |         |
| LM101                              | LM301H                       | LM301D               | LM301N<br>LM201N       | LD301                             | LM101H<br>LM201H   | LM101D<br>LM201D   | LM101F<br>LM201F   | LD101   |
| LM101A<br>•                        | LM301AH                      | LM301AD              | LM301AN<br>LM201AN     | LD301A                            | LM101AH<br>LM201AH | LM101AD<br>LM201AD | LM101AF<br>LM201AF | LD101A  |
| LM102                              | LM302H                       | LM302D               |                        | LD302                             | LM102H<br>LM202H   | LM102D<br>LM202D   | LM102F<br>LM202F   | LD102   |
| LM105                              | LM305H<br>LM305AH            |                      |                        | LD305                             | LM105H<br>LM205H   | ····               |                    | LD105   |
| LM106                              | LM306H                       | LM306D               |                        | LD306                             | LM106H<br>LM206H   |                    | LM106F<br>LM206F   | LD106   |
| LM107                              | LM307H                       | LM307D               |                        | LD307                             | LM107H<br>LM207H   | LM107D<br>LM207D   | LM107F<br>LM207F   | LD107   |
| LM108                              | LM308H                       | LM308D               | LM308N                 | LD308                             | LM108H             | LM108D             | LM108F             | LD108   |
| •<br>LM108A                        | LM308AH                      | LM308AD              | LM308AN                | LD308A                            | LM208H<br>LM108AH  | LM208D<br>LM108AD  | LM208F<br>LM108AF  | LD108A  |
| •                                  |                              |                      |                        |                                   | LM208AH            | LM208AD            | LM208AF            | 10110   |
| LM110<br>*                         | LM310H                       | LM310D               | LM310N                 | LD310                             | LM110H<br>LM210H   | LM110D<br>LM210D   | LM110F<br>LM210F   | LD110   |
| LM111                              | LM311H                       | LM311D               | LM311N                 | LD311                             | LM111H             | LM111D             | LM111F             | LD111   |
| LM112                              | LM312H                       | M312D                |                        | LD312                             | LM211H<br>LM112H   | LM211D<br>LM112D   | LM211F<br>LM112F   | LD112   |
| *                                  |                              |                      |                        |                                   | LM212H             | LM212D             | LM212F             |         |
| LM118                              | LM318H                       | LM318D               | LM318N                 | LD318                             | LM118H             | LM118D             | LM118F             | LD118   |
| LM119                              | LM319H                       | LM319D               | LM319N                 | LD319                             | LM218H<br>LM119H   | LM218D<br>LM119D   | LM218F<br>LM119F   | LD119   |
| *                                  |                              | 1100.10              | 1100.00                | 1.0004                            | LM219H             | LM219D             | LM219F             | 1.5494  |
| LM124<br>*                         |                              | LM324D               | LM324N                 | LD324                             |                    | LM124D<br>LM224D   | LM124F<br>LM224F   | LD124   |
| LM124A                             | Ì                            | LM324AD              | LM324AN                | LD324A                            | LM224AD            | LM124AD<br>LM224AF | LM124AF            | LD124A  |
| LM139                              |                              | LM339D               | LM339N                 | LD339                             | CINEETAD           | LM139D             | LM139F             | LD139   |
| •                                  |                              | LMORAD               | 1 11000 111            | 1 00004                           | ļ                  | LM239D             | LM239F             | 104204  |
| LM139A<br>*                        |                              | LM339AD              | LM339AN                | LD339A                            |                    | LM139AD<br>LM239AD | LM139AF<br>LM239AF | LD139A  |
| LM148                              |                              | LM348D               | LM34BN                 | LD348                             | LM248D             | LM148D             |                    | LD148   |
| LM149                              |                              | LM349D               | LM349N                 | LD349                             | LINEROD            | LM149D             |                    | LD149   |
| LF155                              | LF355H                       |                      | LF355N                 | LD355                             | LF155H             | LM249D             |                    | LD155   |
| •<br>LF155A                        | LEDEEAL                      |                      |                        | L DOCEA                           | LF225H             |                    |                    | LD155A  |
| •                                  | LF355AH                      |                      |                        | LD355A                            | LF155AH            |                    |                    |         |
| LF156<br>•                         | LF356H                       |                      | LF356N                 | LD356                             | LF156H<br>LF256H   |                    |                    | LD156   |
| LF16A                              | LF356AH                      |                      |                        | LD356A                            | LF156AH            |                    |                    | LD156A  |
| LF157                              | LF357H                       |                      | LF357N                 | LD357                             | LF157H             |                    |                    | LD157   |
| LF157A                             | LF357AH                      |                      |                        | LD357A                            | LF257H<br>LF157AH  |                    |                    | LD157A  |
| *<br>LF198                         | LF398H                       |                      |                        | LD398                             | LF198H             |                    |                    | LD198   |
| +<br>LM216                         | LM316H                       | LM316D               |                        | LD316                             | LF298H             |                    |                    |         |
| •<br>LM216A                        | LM316AH                      | LM316AD              |                        | LD316A                            | LM216H             | LM216D             | LM216F             | LD216   |
| •                                  |                              |                      |                        |                                   | LM216AH            | LM216AD            | LM216AF            | LD216A  |
| MC1488<br>MC1489                   |                              | MC1488L<br>MC1489L   | AM1488PC<br>AM1489PC   | AM1488XC<br>AM1489XC              |                    |                    |                    |         |
| MC1489A<br>MC3448A                 |                              | MC1489AL<br>MC3448AL | AM1489APC<br>MC3448APC | AM1489AXC<br>AM3448X              |                    |                    |                    |         |
| MH0026 (8 pin)                     | MH0026CH                     | MOG44DAL             | MH0026CN               | AM3448X<br>AM0026CX               | MH0026H            |                    |                    | AM0026X |
| MH0026 (12 pin)<br>MH0026 (14 pin) | MH0026CG                     | MMH0026CL            |                        |                                   | MH0026G            | MMH0026L           | DS0026F            |         |

# **ORDERING INFORMATION (Cont.)**

| DEVICE<br>NUMBER              | ORDER NUMBER<br>0°C to +70°C |                     |                      |                      | ORDER NUMBER<br>-55°C to +125°C |                      |            |            |
|-------------------------------|------------------------------|---------------------|----------------------|----------------------|---------------------------------|----------------------|------------|------------|
|                               | Metal<br>Can                 | Hermetic<br>DIP     | Molded<br>DIP        | Dice                 | Metal<br>Can                    | Hermetic<br>DIP      | Flat Pak   | Dice       |
| SN54/74 Series                |                              |                     |                      |                      |                                 |                      |            |            |
| SN54/74123                    |                              | SN74123J            | SN74123N             | AM74123X             |                                 | SN54123J             | SN54123W   | AM54123X   |
| SN54/74221                    |                              | SN74221J            | SN74221N             | Am74221X             |                                 | SN54221J             | SN54221W   | AM54221X   |
| SN54/74LS240                  |                              | SN74LS240J          | SN74LS240N           | AM74LS240X           | 1                               | SN54LS240J           | SN54LS240W | AM54LS240X |
| SN54/74LS241                  |                              | SN74LS241J          | SN74LS241N           | AM74LS241X           | 1                               | SN54LS241J           | SN54LS241W | AM54LS241X |
| SN54/74LS242                  | (                            | SN74LS242J          | SN74LS242N           | AM74LS242X           |                                 | SN54LS242J           | SN54LS242W | AM54LS242X |
| SN54/74LS243                  |                              | SN74LS243J          | SN74LS243N           | AM74LS243X           | 1                               | SN54LS243J           | SN54LS243W | AM54LS243X |
| SN54/74LS244                  |                              | SN74LS244J          | SN74LS244N           | AM74LS244X           |                                 | SN54LS244J           | SN54LS244W | AM54LS244X |
| SN54/74S240                   |                              | SN74S240J           | SN74S240N            | AM74S240X            |                                 | SN54S240J            |            | AM54S240X  |
| SN54/74S241                   |                              | SN74S241J           | SN74S241N            | AM74S241X            |                                 | SN54S241J            |            | AM54S241X  |
| †SN54/74S242                  |                              | SN74S242J           | SN74S242N            | AM74S242X            |                                 | SN54S242J            |            | AM54S242X  |
| SN54/74S243                   |                              | SN74S243J           | SN74S243N            | AM74S243X            |                                 | SN54S243J            |            | AM54S243X  |
| SN54/74S244                   |                              | SN74S244J           | SN74S244N            | AM74S244X            | [                               | SN54S244J            |            | AM54S244X  |
| SN55/75 Series<br>SN55/75107B | 1                            | SN75107BJ           | SN75107BN            | AM75107BX            | 1                               | SN55107BJ            |            | AM55107BX  |
| SN55/75108B                   |                              | SN75108BJ           | SN75108BN            | AM751078X            |                                 | SN55108BJ            |            | AM55107BX  |
| SN55/75109                    |                              | SN75109J            | SN75108BN            | AM75108BA            |                                 | SN5510855            |            | AM551085A  |
| SN55/75110                    | j                            | SN75110J            | SN75110N             | AM751103X            | ļ                               | SN55110J             |            | AM55110X   |
| 715                           | 715HC                        | 715DC               |                      | 715XC                | 715HM                           | 715DM                |            | 715XM      |
| 723                           | 723HC                        | 723DC               | 723PC                | 723XC                | 723HM                           | 723DM                |            | 723XM      |
| SSS725                        | SSS725CJ                     | SSS725CP            |                      |                      | SSS725J                         | SSS725P              |            |            |
| 733                           | 733HC                        | 733DC               |                      | 733XC                | 733HM                           | 733DM                | 733FM      | 733XM      |
| 741                           | 741HC                        | 741DC               | 741XC                | 741HM                | 741DM                           | 741FM                | 741XM      |            |
| 741A                          | 741EHC                       | 741EDC              | ~                    |                      | 741AHM                          | 741ADM               | 741AFM     |            |
| SSS741                        | SSS741CJ                     |                     |                      |                      | SSS741J                         |                      |            |            |
| 747                           | 747HC                        | 747DC               | 747PC                | 747XC                | 747HM                           | 747DM                | 747FM      | 747XM      |
| 747A                          | 747EHC                       | 747EDC              |                      |                      | 747AHM                          | 747ADM               | 747AFM     |            |
| SSS747                        | SSS747CK                     | SSS747CP            |                      |                      | SSS747K                         | SSS747P              | SSS747M    |            |
| 748                           | 748HC                        | 748DC               | 748PC                | 748XC                | 748HM                           | 748DM                | 748FM      | 748XM      |
| 8XXX Series                   |                              |                     |                      |                      |                                 |                      |            |            |
| 8T26                          | 1                            | N8T26F              | N8T26B               | AM8T26X              | ļ                               | S8T26F               |            | AM8T26X    |
| 8T26A                         | 1                            | N8T26AF             | N8T26AB              | AM8T26AX             |                                 | S8T26AF              |            | AM8T26AX   |
| 8T28                          |                              | N8T28F              | N8T28B               | AM8T28X              | ł                               | S8T28F               |            | AM8T28X    |
| 8212<br>8216                  | }                            | D8212<br>D8216      | P8212<br>P8216       | AM8212XC<br>AM8216XC |                                 | AM8212DM<br>AM8216DM |            |            |
| 8224                          |                              | D8216<br>D8224      | AM8224PC             | AM8216XC             | 1                               |                      |            |            |
| 8224<br>Am8224-4              | 1                            | AM8224-4DC          | AN10224FU            | AM8224X0             | 1                               | AM8224DM             |            |            |
|                               |                              | AM8224-4DC<br>D8226 | AMPOOEDC             | AMADDEVC             |                                 | AMROOFDM             |            |            |
| 8226<br>8228                  | 1                            | D8226<br>D8228      | AM8226PC             | AM8226XC<br>AM8228XC | }                               | AM8226DM             |            |            |
| 8228                          | 1                            | D8228<br>D8238      | AM8228PC<br>AM8238PC | AM8228XC<br>AM8238XC | 1                               | AM8228DM<br>AM8238DM |            |            |
| Am8238-4                      | 1                            | AM8238-4DC          | AM8238-4PC           | AM0230AC             |                                 | AM0230DM             |            |            |
| 96 Series                     |                              |                     |                      |                      |                                 |                      |            |            |
| 9600                          | ļ                            | 9600DC              | 9600PC               | AM9600XC             | }                               | 9600DM               | 9600FM     | AM9600XM   |
| 9601                          |                              | 9601DC              | 9601PC               | AM9601XC             | 1                               | 9601DM               | 9601FM     | AM9601XM   |
| 9602                          |                              | 9602DC              | 9602PC               | AM9602XC             | 1                               | 9602DM               | 9602FM     | AM9602XM   |
| 9614                          | l                            | 9614DC              | 9614PC               | AM9614XC             | }                               | 9614DM               | 9614FM     | AM9614XM   |
| 9615                          |                              | 9615DC              | 9615PC               | AM9615XC             | Į                               | 9615DM               | 9615FM     | AM9615XM   |
| 9616                          | 1                            | 9616DC              | 9616PC               | AM9616XC             |                                 | 9616DM               |            |            |
| 9617                          |                              | 9617DC              | 9617PC               | AM9617XC             | ł                               | 9617DM               |            | AM9617XM   |
| 96L02                         | 1                            | 96L02DC             | 96L02PC              | AM96L02XC            | 1                               | 96L02DM              | 96L02FM    | AM96L02XM  |

# PRODUCT ASSURANCE MIL-M-38510 • MIL-STD-883

The product assurance program at Advanced Micro Devices defines manufacturing flow, establishes standards and controls, and confirms the product quality at critical points. Standardization under this program assures that all products meet military and government agency specifications for reliable ground applications. Further screening for users desiring flight hardware and other higher reliability classes is simplified because starting product meets all initial requirements for high-reliability parts.

The quality standards and screening methods of this program are equally valuable for commercial parts where equipment must perform reliably with minimum field service.

Two military documents provide the foundation for this program. They are:

### MIL-M-38510 – General Specification for Microcircuits MIL-STD-883 – Test Methods and Procedures for Microelectronics

**MIL-M-38510** describes design, processing and assembly workmanship guidelines for military and space-grade integrated circuits. All circuits manufactured by Advanced Micro Devices for full temperature range ( $-55^{\circ}$ C to  $+125^{\circ}$ C) operation meet these quality requirements of MIL-M-38510.

MIL-STD-883 defines detail testing and inspection methods for integrated circuits. Three of the methods are quality and processing standards directly related to product assurance:

**Test Method 2010** defines the visual inspection of integrated circuits before sealing. By confirming fabrication and assembly quality, inspection to this standard assures the user of reliable circuits in long-term field applications. Standard inspection at Advanced Micro Devices includes all the requirements of the latest revision of Method 2010, condition B.

Test Method 5004 defines three reliability classes of parts. All must receive certain basic inspection, preconditioning and screening stresses. The classes are:

**Class C** – Used where replacement can be readily accomplished. Screening steps are given in the AMD processing flow chart.

**Class B** – Used where maintenance is difficult or expensive and where reliability is vital. Devices are upgraded from Class C to Class B by 160-hour burn-in at 125°C followed by more extensive electrical measurements. All other screening requirements are the same.

**Class S** – Used where replacement is extremely difficult and reliability is imperative. Class S screening selects extra reliability parts by expanded visual and X-ray inspection, further burn-in, and tighter sampling inspection.

All hermetically sealed integrated circuits (military and commercial) manufactured by Advanced Micro Devices are screened to MIL-STD-883, Class C. Molded integrated circuits receive Class C screening except that centrifuge and hermeticity steps are omitted.

Optional extended processing to MIL-STD-883, Class B is available for all AMD integrated circuits. Parts procured to this screening are marked with a "-B" following the standard part number, except that linear 100, 200 or 300 series are suffixed "/883B".


Test Method 5005 defines qualification and quality conformance procedures. Subgroups, tests and quality levels are given for Group A (electrical), Group B (mechanical quality related to the user's assembly environment), Group C (die related tests) and Group D (package related tests). Group A tests are always performed; Group B, C and D may be specified by the user.


### MANUFACTURING, SCREENING AND INSPECTION FOR INTEGRATED CIRCUITS

All integrated circuits are screened to MIL-STD-883, Method 5004, Class C; quality conformance inspection where required is performed to Class B quality levels on either Class B or Class C product.

All full-temperature-range ( $-55^{\circ}$ C to  $+125^{\circ}$ C) circuits are manufactured to the workmanship requirements of MIL-M-38510.

The flow chart identifies processing steps as they relate to MIL-STD-883 and MIL-M-38510.





### QUALITY INSPECTION

Strength of die attachment, position of die and visual quality of eutectic wetting are confirmed periodically by inspecting random samples and push-testing the attached dice.

### WIRE BOND

Hermetic: Aluminum wires, ultrasonic bonding. Molded: Gold wires, thermocompression bonding.

### QUALITY INSPECTION

Weld strength, bond size and position, wire dress and general workmanship are confirmed periodically by comparing random samples with assembly instructions and quality standards. Bond strength is plotted on statistical control charts, providing early warning of process drifts.

### INTERNAL VISUAL INSPECTION

Assembled but unsealed units are individually inspected at low and high power.

### QUALITY STANDARDS:

All devices -- MIL-STD-883, Method 2010, Condition B (latest revision). Full temperature devices -- MIL-M-38510, Para. 3.7 for workmanship (rebonding limits).

### QUALITY INSPECTION

Decisions at the 100% inspection are reviewed through periodic random sampling, providing confirmation of product quality and revealing any need for operator retraining.

### FINAL SEAL

(Hermetic devices)

### ENCAPSULATE

(Molded Devices)

### HIGH TEMPERATURE STORAGE

MIL-STD-883, Method 1008, Cond. C: 150°C, 24 hr

### TEMPERATURE CYCLE

MIL-STD-883, Method 1010, Cond. C: -65°C, +150°C, 10 cycles

### CENTRIFUGE


MIL-STD-883, Method 2001, Cond. E: 30,000 G

### SEAL (HERMETICITY) TEST

MIL-STD-883, Method 1014, Cond. A or B: Fine Leak MIL-STD-883, Method 1014, Cond. C2: Gross Leak

### ELECTRICAL TEST

MIL-STD-883, Method 5004, Para. 3.1.12: Static, dynamic, functional tests at  $25^{\circ}$ C or in certain products at the most critical extreme temperature to assure accuracy of device selection.



### GROUP A ELECTRICAL TESTS From MIL-STD-883, Method 5005, Table I


| Subgroups                                                                                       | LTPD<br>(Note 1) | Initial<br>Sample Size |
|-------------------------------------------------------------------------------------------------|------------------|------------------------|
| Subgroup 1 – Static tests at 25°C                                                               | 5                | 45                     |
| Subgroup 2 – Static tests at maximum rated operating temperature                                | 7                | 32                     |
| Subgroup 3 – Static tests at minimum rated operating temperature                                | 7                | 32                     |
| Subgroup 4 – Dynamic tests at 25°C – Linear devices                                             | 5                | 45                     |
| Subgroup 5 – Dynamic tests at maximum rated operating temperature – Linear devices              | 7                | 32                     |
| Subgroup 6 - Dynamic tests at minimum rated operating temperature - Linear devices              | 7                | 32                     |
| Subgroup 7 – Functional tests at 25°C                                                           | 5                | 45                     |
| Subgroup 8 – Functional tests at maximum and minimum rated operating temperatures               | 10               | 22                     |
| Subgroup 9 - Switching tests at 25°C - Digital devices                                          | 7                | 32                     |
| Subgroup 10 - Switching tests at maximum rated operating temperature - Digital devices (Note 2) | 10               | 10                     |
| Subgroup 11 – Switching tests at minimum rated operating temperature – Digital devices (Note 2) | 10               | 10                     |

1. Sampling plans are based on LTPD tables of MIL-M-38510. The smaller initial sample size, based on zero rejects allowed, has been chosen unless otherwise indicated. If necessary, the sample size will be increased once to the quantity corresponding to an acceptance number of 2. The minimum reject number in all cases is 3.

2. These subgroups are usually performed during initial device characterization only.

### OPTIONAL EXTENDED PROCESSING CLASS B Steps 101 Through 110

Advanced Micro Devices offers several extended processing options to meet customer high-reliability requirements. These are defined in AMD document 00-003. The flow chart below outlines Option B, a 160-hr burn in. Military temperature range devices processed to this flow (in the left column) meet the screening requirements of MIL-STD-883, Class B.




# **OTHER OPTIONS**

Document 00-003, "Extended Processing Options", further defines Option B as well as other screening or sampling options available or special order. Available options are listed here for reference.

| Option | Description                                                                          | Effect                                                                                                                                                                                                            |  |  |
|--------|--------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| A      | Modified Class A screen<br>(Similar to Class S screening)                            | Provides space-grade product, fol-<br>lowing most Class S requirements<br>of MIL-STD-883, Method 5004.                                                                                                            |  |  |
| В      | 160-hr operating burn in                                                             | Upgrades a part from Class C to Class B.                                                                                                                                                                          |  |  |
| ×      | Radiographic inspection (X-ray)                                                      | Related to Option A. Provides<br>limited internal inspection of<br>sealed parts.                                                                                                                                  |  |  |
| S      | Scanning Electron Microscope<br>(SEM) metal inspection                               | Sample inspection of metal<br>coverage of die.                                                                                                                                                                    |  |  |
| V      | Preseal visual inspection to<br>MIL-STD-883, Method 2010,<br>Cond. A                 | More stringent visual inspection<br>of assemblies and die surfaces<br>prior to seal.                                                                                                                              |  |  |
| P      | Particle impact noise (PIN) screen with ultrasonic detection.                        | Detects loose particles of<br>approximately 0.5 mil size or larger,<br>which could affect reliability in<br>zero-G or high vibration applications.                                                                |  |  |
| Q      | Quality conformance inspection<br>(Group B, C and D life and<br>environmental tests) | Samples from the lot are stressed<br>and tested per Method 5005.<br>The customer's order must state<br>which groups are required.<br>Group B destroys 16 devices;<br>Group C, 92 devices; Group D,<br>60 devices. |  |  |

### Document 15-010 Rev. E, Jan. 1, 1978



## Comparators – Section II

| Am106/206/306     | Voltage Comparator/Buffer          | 2-1  |
|-------------------|------------------------------------|------|
| Am111/211/311     | Precision Voltage Comparator       |      |
| Am119/219/319     | Dual Voltage Comparator            |      |
| Am139/239/339     | Low Offset Voltage Quad Comparator | 2-13 |
| Am139A/239A/339A  | Low Offset Voltage Quad Comparator | 2-13 |
| Am685             | Voltage Comparator                 |      |
| Am686             | Voltage Comparator                 |      |
| Am687/687A        | Dual Voltage Comparator            |      |
| Am1500            | Dual Precision Voltage Comparator  | 2-31 |
| LH2111/2211/2311  | Dual Precision Voltage Comparator  |      |
| Application Notes |                                    |      |

| A New High-Speed Comparator – The Am685                   | 2-39 |
|-----------------------------------------------------------|------|
| Am685/Am686/Am687 - Designing with High-Speed Comparators | 2-48 |


# Am106/206/306

Voltage Comparator/Buffer

#### **Distinctive Characteristics**

- Functionally, electrically, and pin-for-pin equivalent to the National LM 106/206/306
- Drives RTL, DTL or TTL directly
- Output can switch voltages up to 24 V @ 100 mA
- Fan-out of 10 with DTL or TTL

- 100% reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Available in metal can and hermetic flat package.



## Am106/206/306

## **MAXIMUM RATINGS**

| Positive Supply Voltage                                | 15 V                                              |
|--------------------------------------------------------|---------------------------------------------------|
| Negative Supply Voltage                                | —15 V                                             |
| Output Voltage                                         | 24 V                                              |
| Output to Negative Supply Voltage                      | 30 V                                              |
| Differential Input Voltage                             | ±5 V                                              |
| Input Voltage                                          | ±7 V                                              |
| Power Dissipation (Note 1)                             | 600 mW                                            |
| Output Short Circuit Duration                          | 10 sec                                            |
| Operating Temperature Range<br>Am106<br>Am206<br>Am306 | -55°C to +125°C<br>-25°C to +85°C<br>0°C to +70°C |
| Storage Temperature Range                              | -65°C to +150°C                                   |
| Lead Temperature (soldering, 60 sec)                   | 300°C                                             |

## ELECTRICAL CHARACTERISTICS (T\_A = 25 °C unless otherwise specified) (Note 2)

| Parameter (see definitions)                                | Conditions                                                                                                      | Min   | Am306<br><sub>Typ</sub> | Max        | Min  | Am106<br>Am206<br><sub>Typ</sub> | Max        | Units          |
|------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|-------|-------------------------|------------|------|----------------------------------|------------|----------------|
| Input Offset Voltage                                       | Note 3                                                                                                          |       | 1.6                     | 5.0        |      | 0.5                              | 2.0        | mV             |
| Input Offset Current                                       | Note 3                                                                                                          |       | 1.8                     | 5.0        |      | 0.7                              | 3.0        | μA             |
| Input Bias Current                                         |                                                                                                                 |       | 16                      | 25         |      | 10                               | 20         | μA             |
| Voltage Gain                                               |                                                                                                                 |       | 40                      |            |      | 40                               |            | V/mV           |
| Response Time                                              | Note 4                                                                                                          | -     | 30                      | 40         |      | 30                               | 40         | ns             |
| Saturation Voltage                                         | $V_{IN} \leq -5 \text{ mV}, I_{sink} = 100 \text{ mA}$                                                          |       | 0.8                     | 2.0        |      | 1.0                              | 1.5        | V              |
| Output Leakage Current                                     | $V_{\rm IN} \geq 5 \text{ mV}, \ 8 \text{ V} \leq V_{\rm OUT} \leq 24 \text{ V}$                                |       | 0.02                    | 2.0        |      | 0.02                             | 1.0        | μΑ             |
| The Following Specifications Appl                          | y Over The Operating Temperature Ra                                                                             | inges |                         |            |      |                                  |            |                |
| Input Offset Voltage                                       | Note 3                                                                                                          |       |                         | 6.5        |      |                                  | 3.0        | mV             |
| Average Temperature Coefficient<br>of Input Offset Voltage | $T_{A(min)} \leq T_A \leq T_{A(max)}$                                                                           |       | 5.0                     | 20         |      | 3.0                              | 10         | μV/°C          |
| Input Offset Current                                       | $T_{A} = T_{A(max)}$<br>Note 3, $T_{A} = T_{A(min)}$                                                            |       | 0.6<br>2.4              | 5.0<br>7.5 |      | 0.25<br>1.8                      | 3.0<br>7.0 | μΑ<br>μΑ       |
| Average Temperature Coefficient<br>of Input Offset Current | $\begin{array}{l} 25^{\circ}C \leq T_{A} \leq T_{A(max)} \\ T_{A(min)} \leq T_{A} \leq 25^{\circ}C \end{array}$ |       | 15<br>24                | 50<br>100  |      | 5.0<br>15                        | 25<br>75   | nA/°C<br>nA/°C |
| Input Bias Current                                         |                                                                                                                 |       |                         | 40         |      |                                  | 45         | μA             |
| Input Voltage Range                                        | $-7 V \ge V^- \ge -12 V$                                                                                        | ±5.0  |                         |            | ±5.0 |                                  |            | V              |
| Differential Input Voltage Range                           |                                                                                                                 | ±5.0  |                         |            | ±5.0 |                                  |            | V              |
| Saturation Voltage                                         | $V_{IN} \leq -5 \text{ mV}, I_{sink} = 50 \text{ mA}$                                                           |       |                         | 1.0        |      |                                  | 1.0        | V              |
| Saturation Voltage                                         | $V_{\rm IN} \leq -5  {\rm mV}, \ {\rm I}_{\rm sink} \leq 16  {\rm mA}$                                          |       |                         | 0.4        |      |                                  | 0.4        | V              |
| Positive Output Level                                      | $V_{\rm IN} \ge 5  {\rm mV}$ , $I_{\rm OUT} = 400  \mu {\rm A}$                                                 | 2.5   |                         | 5.5        | 2.5  |                                  | 5.5        | V              |
| Output Leakage Current                                     | $V_{1N} \ge 5 \text{ mV}, 8 \text{ V} \le V_{OUT} \le 24 \text{ V}$                                             |       |                         | 100        |      |                                  | 100        | μA             |
| Strobe Current                                             | V <sub>strobe</sub> = 0.4 V                                                                                     |       | 1.7                     | 3.3        |      | 1.7                              | 3.3        | mA             |
| Strobe ON Voltage                                          |                                                                                                                 | 0.9   | 1.4                     |            | 0.9  | 1.4                              |            | V              |
| Strobe OFF Voltage                                         | $I_{sink} \leq 16 \text{ mA}$                                                                                   |       | 1.4                     | 2.5        |      | 1.4                              | 2.5        | V              |
| Positive Supply Current                                    | $V_{IN} = -5 \text{ mV}$                                                                                        |       | 5.5                     | 10         |      | 5.5                              | 10         | mA             |
| Negative Supply Current                                    |                                                                                                                 |       | 1.5                     | 3.6        |      | 1.5                              | 3.6        | mA             |

Note 1: Derate metal can package at 6.8 mW/°C for operation at ambient temperatures above 60°C; derate flat package at 5.4 mW/°C for operation at ambient temperatures above 40°C.
 Note 2: These specifications apply for -3 V ≥ V<sup>-</sup> ≥ -12 V, V<sup>+</sup> = 12 V and T<sub>A</sub> = 25°C unless otherwise specified.


Note 3: The offset voltages, offset currents, and bias currents given are the maximum values required to drive the output from the minimum output level up to the maxi-mum output level. Thus, these parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance. Note 4: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.


#### PERFORMANCE CURVES

**Response Time For** Various Input Overdrives INPUT VOLTAGE - mV OUTPUT VOLTAGE - V V<sup>+</sup> = +12V 5 20 v = -6V 4 = +25°C ТΔ 10mV 3 2 20 1 0

-50

-100






Voltage Gain

TIME - ns


40 60 80 100 120

20


0









**Positive Output Level** 




Input Current







Saturation Voltage



Short Circuit Output Current

V<sup>+</sup> = +12V V<sup>-</sup> = -6V<sup>-</sup>

V<sub>IN</sub> = -5 mV

100 125

0.4

0.3


0.2

0.


0

OUTPUT CURRENT - A










LIC-076

-50 -25 0 25 50 75

JUNCTION TEMPERATURE - °C


## **ADDITIONAL APPLICATIONS**

## Level Detector and Lamp Driver




LIC-077






LIC-079

Fast Response Peak Detector




LIC-078


Adjustable Threshold Line Receiver



LIC-080

\*Optional for response time control






# Am111/211/311

**Precision Voltage Comparator** 



- The Am111/211/311 are functionally, electrically, and pin-for-pin equivalent to the National LM 111/211/311
- Output Drive 50V and 50mA
- Input Bias Current 150nA max.
- Input Offset Voltage 4mV max.
- Differential Input Voltage Range ±30V
- 100% reliability assurance testing in compliance with MIL-STD-883
   Electrically tested and ontically increased dia for as
- Electrically tested and optically inspected die for assemblers of hybrid products
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in Metal Can, Hermetic Dual-In-Line or hermetic Flat Packages



## Am111/211/311 MAXIMUM RATINGS

| Voltage from V <sup>+</sup> to V <sup>-</sup>   | 36V             |
|-------------------------------------------------|-----------------|
| Voltage from Collector Output to V <sup>-</sup> |                 |
| Am111/211                                       | 50V             |
| Am311                                           | 40V             |
| Voltage from Emitter Output to V <sup>-</sup>   | 30V             |
| Voltage between Inputs                          | ±30V            |
| Voltage from Inputs to V <sup></sup>            | +30V, –0V       |
| Voltage from Inputs to V <sup>+</sup>           | -30V            |
| Power Dissipation (Note 1)                      | 500mW           |
| Output Short Circuit Duration                   | 10 sec          |
| Operating Temperature Range                     |                 |
| Am111                                           | –55°C to +125°C |
| Am211                                           | 25°C to +85°C   |
| Am311                                           | 0°C to +70°C    |
| Storage Temperature Range                       | -65°C to +150°C |
| Lead Temperature (soldering, 10 sec)            | 300°C           |

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 2)

|                                        |                                                                       | Am111      |               |      |      |               |      |       |
|----------------------------------------|-----------------------------------------------------------------------|------------|---------------|------|------|---------------|------|-------|
| rameters (see definitions)             | Test Conditions                                                       | Min.       | Am311<br>Typ. | Max. | Min. | Am211<br>Typ. | Max. | Units |
| Input Offset Voltage (Note 3)          | ······································                                |            | 2.0           | 7.5  | [    | 0.7           | 3.0  | mV    |
| Input Offset Current (Note 3)          |                                                                       |            | 6.0           | 50,0 |      | 4.0           | 10.0 | nA    |
| Input Bias Current (Note 3)            |                                                                       |            | 100           | 250  |      | 60            | 100  | nA    |
| Response Time (Note 4)                 | $R_L = 500 \Omega$ to +5 V, $V_E = 0$                                 |            | 200           |      |      | 200           |      | ns    |
| Supply Current                         |                                                                       |            |               |      |      |               |      |       |
| Positive (Note 5)                      |                                                                       |            | 3.9           | 7.5  |      | 3.9           | 6.0  | mA    |
| Negative (Note 5)                      |                                                                       |            | 2.6           | 5.0  |      | 2.6           | 4.5  | mA    |
| Voltage Gain                           |                                                                       |            | 200           |      |      | 200           |      | V/mV  |
| Saturation Voltage                     | VIN ≤ -5 mV, IC = 50 mA                                               |            |               |      |      | 0.75          | 1.5  | Voits |
| Saturation voltage                     | V <sub>IN</sub> ≤ −10 mV, I <sub>C</sub> = 50 mA                      |            | 0.75          | 1.5  |      |               |      | Volts |
| Output Leakage Current                 | $V_{IN} \ge +5 \text{ mV}, V_C \text{ to } V_E = 50 \text{ V}$        |            |               |      | _    | 0.2           | 10.0 | nA    |
|                                        | $V_{IN} \ge +10 \text{ mV}$ , V <sub>C</sub> to V <sub>E</sub> = 40 V |            | 0.2           | 50.0 |      |               |      | nA    |
| The Following Specification            | ns Apply Over The Operating Temp                                      | erature Ra | inges         |      |      |               |      | •     |
| Input Offset Voltage (Note 3)          |                                                                       |            |               | 10.0 |      |               | 4.0  | mV    |
| Input Offset Current (Note 3)          |                                                                       |            |               | 70.0 |      |               | 20.0 | nA    |
| Input Bias Current (Note 3)            |                                                                       |            |               | 300  |      |               | 150  | nA    |
| Saturation Voltage                     | V <sub>IN</sub> ≤ −6 mV, IC = 8 mA                                    |            |               |      |      | 0.23          | 0.40 | Volts |
| Saturation Voltage                     | $V_{IN} \le -10 \text{ mV}, I_C = 8 \text{ mA}$                       |            | 0.23          | 0.40 |      |               |      | Volts |
| Output Leakage Current                 | $V_{IN} \ge +6 \text{ mV}$ , $V_C$ to $V_E = 50 \text{ V}$            |            |               |      |      | 0.1           | 0.5  | μA    |
| Input Voltage Range                    |                                                                       | ±13        | ±14           |      | ±13  | ±14           |      | Volts |
| Supply Current                         |                                                                       |            |               |      |      |               |      |       |
| Positive (Note 5)                      | T 105% 0                                                              |            |               |      |      | 2.7           | 4.5  | mA    |
| Negative (Note 5) $T_A = 125^{\circ}C$ |                                                                       |            |               |      |      | 1.8           | 3.5  | mA    |


. . . .

Notes: 1. For the Am111/211/311, derate Metal Can package at 6.8mW/<sup>o</sup>C for operation at ambient temperatures above 75°C, the Dual In-Line at 9mW/<sup>o</sup>C for operation at ambient temperatures above 95°C, and the Flat Packages at 5.4mW/<sup>o</sup>C for operation at ambient temperatures above 57°C.
 Unless otherwise specified, these specifications apply for V<sup>+</sup> = +15V, V<sup>-</sup> = -15V, V<sup>-</sup> = -15V, and R<sup>-</sup> at collector output = 7.5kΩ to +15V.

3. The offset voltage, offset current and bias current given are the maximum values required to drive the collector output to within 1V of the supplies with a 7.5k Ω load. These parameters define an error band and take into account the worst case effects of voltage gain and input impedance.


4. The response time specified (see definitions) is for a 100mV input step with 5mV overdrive.

#### PERFORMANCE CURVES



2-7

## Am111/211/311



## Am119/219/319 **Dual Comparator**


## **Distinctive Characteristics**

- The Am119/219/319 are functionally, electrically, and pin-for-pin equivalent to the National LM119/ 219/319.
- Two independent comparators. ۲
- Operates from single 5V supply.
- Output drive 35V and 25mA.
- Input bias current  $1\mu A$  max. (1.2 $\mu A$  for Am319)
- Response time 80ns typical at ±15V.

## FUNCTIONAL DESCRIPTION

The Am119/219/319 are dual high-speed voltage comparators designed to operate over a wide range of voltage supplies down to a single 5V supply and ground. They have higher gain and lower input bias currents than devices such as the  $\mu$ A710. The uncommitted collector of the output stage facilitates RTL, DTL and TTL interfacing, and driving lamps and relays at currents up to 25mA. The device is specified for operation from power supplies up to ±15V and features faster response than the Am111 at the expense of higher power dissipation.


The Am119 performance is specified over the temperature range -55°C to 125°C, the Am219 performance is specified over the temperature range -25°C to 85°C and the Am319 performance is specified over the temperature range 0°C to 70°C.



Pin 6 connected to bottom of package,

|        | ORDERING                           | <b>GINFORMATION</b>                                                          |                                     |
|--------|------------------------------------|------------------------------------------------------------------------------|-------------------------------------|
| Part   | Package                            | Temperature                                                                  | Order                               |
| Number | Type                               | Range                                                                        | Number                              |
|        | Туре                               | nange                                                                        | Number                              |
| Am319  | TO-99<br>DIP<br>Molded DIP<br>Dice | 0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C | LM319H<br>LM319D<br>LM319N<br>LD319 |
| Am219  | TO-99                              | –25°C to +85°C                                                               | LM219H                              |
|        | DIP                                | –25°C to +85°C                                                               | LM219D                              |
|        | Flat Pak                           | –25°C to +85°C                                                               | LM219F                              |
| Am119  | TO-99                              | 55°C to +125°C                                                               | LM119H                              |
|        | DIP                                | 55°C to +125°C                                                               | LM119D                              |
|        | Flat Pak                           | 55°C to +125°C                                                               | LM119F                              |
|        | Dice                               | 55°C to +125°C                                                               | LD119                               |

- Minimum fan out of 2 each side.
- Inputs and outputs isolated from system ground.
- High common mode slew rate.
- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Available in Metal Can, Hermetic Dual-In-Line, Hermetic Flatpack or Molded DIP packages.



## Am119/219/319

| MAXIMUM RATINGS (Above which the useful life may be impaired) |                 |
|---------------------------------------------------------------|-----------------|
| Voltage from V <sup>+</sup> to V <sup>-</sup>                 | 36V             |
| Voltage from Collector Output to V-                           | 36V             |
| Voltage from Ground to V <sup>+</sup>                         | 18V             |
| Voltage from Ground to V-                                     | 25 V            |
| Differential Input Voltage                                    | ±5.0V           |
| Input Voltage (Note 1)                                        | ±15V            |
| Power Dissipation (Note 2)                                    | 500mW           |
| Output Short Circuit Duration                                 | 10s             |
| Operating Temperature Range                                   |                 |
| Am119                                                         | -55°C to +125°C |
| Am219                                                         | –25°C to +85°C  |
| Am319                                                         | 0°C to +70°C    |
| Storage Temperature Range                                     | -65°C to +150°C |
| Lead Temperature (soldering, 10 sec)                          | 300°C           |

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C, Unless Otherwise Noted) (Note 3)


| arameters          |                                                                                         |                                                     |                                               |         | Am319 |      | Α    | .m119/21 | 9    |       |  |
|--------------------|-----------------------------------------------------------------------------------------|-----------------------------------------------------|-----------------------------------------------|---------|-------|------|------|----------|------|-------|--|
| ee definitions)    |                                                                                         | Conditions                                          |                                               | Min.    | Тур.  | Max. | Min. | Typ.     | Max. | Units |  |
| Input Offset Volta | ge (Note 4)                                                                             | R <sub>S</sub> ≤5k                                  |                                               |         | 2.0   | 8.0  |      | 0.7      | 4.0  | mV    |  |
| Input Offset Curre | nt (Note 4)                                                                             |                                                     |                                               |         | 80    | 200  |      | 30       | 75   | nA    |  |
| Input Bias Current |                                                                                         |                                                     |                                               |         | 250   | 1000 |      | 150      | 500  | nA    |  |
| Response Time (N   | ote 5)                                                                                  |                                                     |                                               |         | 80    |      |      | 80       |      | ns    |  |
|                    | <b>D</b> 1.1                                                                            | V <sup>+</sup> = 5.0 V, V <sup></sup> = 0           |                                               |         | 4.3   |      |      | 4.3      |      |       |  |
| Supply Current     | Positive                                                                                | V <sub>S</sub> = ±15V                               |                                               |         | 8.0   | 12.5 |      | 8.0      | 11.5 | mA    |  |
|                    | Negative                                                                                | V <sub>S</sub> = ±15V                               |                                               |         | 3.0   | 5.0  |      | 3.0      | 4.5  |       |  |
| Voltage Gain       |                                                                                         |                                                     |                                               | 8.0     | 40    |      | 10   | 40       |      |       |  |
| <b>0</b>           |                                                                                         | V <sub>in</sub> ≤ -5.0mV, I <sub>C</sub> = 25mA     |                                               |         |       |      |      | 0.75     | 1.5  |       |  |
| Saturation Voltage |                                                                                         | V <sub>in</sub> ≤ −10mV, I <sub>C</sub> = 25mA      |                                               |         | 0.75  | 1.5  |      |          |      | Volts |  |
|                    |                                                                                         | $V_{in} \ge +5.0 \text{ mV}$ , $V_C$ to $V_E = 3$   | 5 V                                           |         |       |      |      | 0.2      | 2.0  |       |  |
| Output Leakage Cu  | urrent                                                                                  | $V_{in} \ge +10 \text{mV}$ , $V_C$ to $V_E = 35$    | 5V                                            |         | 0.2   | 10   |      |          |      | μA    |  |
| The Following S    | pecifications                                                                           | Apply Over The Operating                            | Temperatur                                    | e Range | 5     |      |      |          |      |       |  |
| Input Offset Volta | ge (Note 4)                                                                             | R <sub>S</sub> ≤5k                                  |                                               |         |       | 10   |      |          | 7.0  | mV    |  |
| Input Offset Curre | nt (Note 4)                                                                             |                                                     |                                               |         |       | 300  |      |          | 100  | nA    |  |
| Input Bias Current |                                                                                         |                                                     |                                               |         |       | 1200 |      |          | 1000 | nA    |  |
|                    |                                                                                         |                                                     | T <sub>A</sub> ≥ 0°C                          |         |       |      |      | 0.23     | 0.4  |       |  |
| Saturation Voltage |                                                                                         | $V_{in} \leq -8.0 \text{mV}, I_{C} = 3.2 \text{mA}$ | $T_{A} \ge 0^{\circ}C$ $T_{A} \le 0^{\circ}C$ |         |       |      |      |          | 0.6  | Volts |  |
|                    |                                                                                         | $V_{in} \le -12 \text{mV}, I_{C} = 3.2 \text{mA}$   |                                               |         | 0.3   | 0.4  |      |          |      | 1     |  |
| Output Leakage Cu  | Output Leakage Current $V_{in} \ge +8.0 \text{ mV}, V_C \text{ to } V_E = 35 \text{ V}$ |                                                     |                                               |         |       |      | 1.0  | 10       | μA   |       |  |
|                    |                                                                                         | V <sub>S</sub> = ±15V                               |                                               |         | ±13   |      |      | ±13      |      |       |  |
| Input Voltage Ran  | ge                                                                                      | V <sup>+</sup> = 5.0V, V <sup>-</sup> = 0           |                                               | 1.0     | 1     | 3.0  | 1.0  |          | 3.0  | Volts |  |


Notes: 1. For supply voltages less than ± 15V the absolute maximum rating is equal to the supply voltage.
 2. Derate Metal Can package at 6.8mW/°C for operation at ambient temperatures above 75°C, the Dual-In-Line at 9mW/°C for operation at temperatures above 95°C, and the Flat Package at 5.4mW/°C for operation at temperatures above 57°C.

3. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to  $\pm$  15V supplies.

4. The offset voltages and offset currents given are the maximum values required to drive the output within 1 volt of either supply with a 1mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance. 5. The response time specified is for a 100mV input step with 5mV overdrive.

## TYPICAL PERFORMANCE CURVES





57 x 78 Mils

# Am139/239/339 · Am139A/239A/339A

Low Offset Voltage Quad Comparators

## **Distinctive Characteristics**

- Four high precision comparators
- Reduced VOS drift over temperature •
- Eliminates need for dual supplies .
- Allows sensing near ground
- Wide single supply voltage range or dual supplies 2.0 V<sub>DC</sub> to 36 V<sub>DC</sub>
  - $\pm 1.0 V_{DC}$  to  $\pm 18 V_{DC}$
- Very low supply current drain (0.8mA)-independent of supply voltage (1.0mW/comparator) makes these comparators suitable for battery operation.
  - FUNCTIONAL DESCRIPTION


Part

and The Am139, Am239, Am339, Am339A, Am239A Am339A guad comparators are functionally, electrically and pin-for-pin equivalent to the National LM139, LM239, LM339, LM339A, LM239A and LM339A. This series of precision comparators consists of four independent voltage comparators which were specifically designed to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators have a unique characteristic

- Low input bias current 35nA
- Low input offset current 3.0nA and offset voltage - 2.0 mV
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage 1.0mV at 5.0µA 60mV at 1.0mA
- Output voltage compatible with TTL, DTL, ECL. MOS and CMOS logic systems

in that the input common-mode voltage range includes ground even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO: MOS clock timers: multivibrators and high voltage digital logic gates. The Am139/A series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the Am139/A will directly interface with MOS logic - where the lower power drain of the Am139/A is a distinct advantage over standard comparators,



OUTPUT

11C-097

LIC-098

#### Am139/239/339 • Am139A/239A/339A

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Supply Voltage, V+         | 36 V <sub>DC</sub> or ±18 V <sub>DC</sub>   |
|----------------------------|---------------------------------------------|
| Differential Input Voltage | 36 V <sub>DC</sub>                          |
| Input Voltage              | -0.3 V <sub>DC</sub> to +36 V <sub>DC</sub> |

| Power Dissipation (Note 1) |        |
|----------------------------|--------|
| Ceramic Dip                | 900 mW |
| Plastic Dip                | 570 mW |
| Flat Pack                  | 800 mW |

| Output Short Circuit to GND (Note 2)               | Continuous      |
|----------------------------------------------------|-----------------|
| Input Current (Vin -0.3 V <sub>DC</sub> ) (Note 3) | 50 mA           |
| Operating Temperature Range                        |                 |
| Am 339/A                                           | 0° C to +70° C  |
| Am 239/A                                           | -25°C to +85°C  |
| Am139/A                                            | -55°C to +125°C |
| Storage Temperature Range                          | -65°C to +150°C |
| Lead Temperature (Soldering, 10 seconds)           | 300°C           |

| ELECTRICAL CHARACTERISTICS<br>(V <sup>+</sup> = +5.0V <sub>DC</sub> ) (Note 4) |                                                                                                                                                                                                                                |      | Am23<br>Am33 |                     |      | Am13 | 9                   |      | .m239<br>.m339 |                     | А    | .m139 | A                   |       |
|--------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|--------------|---------------------|------|------|---------------------|------|----------------|---------------------|------|-------|---------------------|-------|
| Parameters                                                                     | Test Conditions                                                                                                                                                                                                                | Min. | Тур.         | Max.                | Min. | Тур. | Max.                | Min. | Тур.           | Max.                | Min. | Тур.  | Max.                | Units |
| Input Offset Voltage                                                           | T <sub>A</sub> = +25°C (Note 9)                                                                                                                                                                                                |      | ±2.0         | ±5.0                |      | ±2.0 | ±5.0                |      | +1.0           | ±2.0                |      | ±1.0  | ±2.0                | mVDC  |
| Input Bias Current (Note 5)                                                    | I <sub>IN(+)</sub> or I <sub>IN(-)</sub> with Output in<br>Linear Range, T <sub>A</sub> = +25°C                                                                                                                                |      | 25           | 250                 |      | 25   | 100                 |      | 25             | 250                 |      | 25    | 100                 | nADC  |
| Input Offset Current                                                           | IIN(+) - IIN(-), TA = +25°C                                                                                                                                                                                                    |      | ±5.0         | ±50                 |      | ±3.0 | ±25                 |      | ±5.0           | ±50                 |      | ±3.0  | ±25                 | nADC  |
| Input Common-Mode Voltage<br>Range (Note 6)                                    | T <sub>A</sub> = +25°C                                                                                                                                                                                                         | 0    |              | V <sup>+</sup> -1.5 | 0    |      | V <sup>+</sup> -1.5 | 0    |                | V <sup>+</sup> 1.5  | 0    |       | V <sup>+</sup> 1.5  | VDC   |
| Supply Current                                                                 | $R_L = \infty$ on all Comparators<br>$T_A = +25^{\circ}C$                                                                                                                                                                      |      | 0.8          | 2.0                 |      | 0.8  | 2.0                 |      | 0.8            | 2.0                 |      | 0.8   | 2.0                 | mADC  |
| Voltage Gain                                                                   | $R_L \ge 15k\Omega$ , $T_A = +25^{\circ}C$ ,<br>V <sup>+</sup> = I5 V <sub>DC</sub> (To Support<br>Large V <sub>0</sub> Swing)                                                                                                 |      | 200          | -                   |      | 200  |                     | 50   | 200            |                     | 50   | 200   |                     | V/mV  |
| Large Signal Response Time                                                     | $V_{IN}$ = TTL Logic Swing, $V_{REF}$ = +1.4 $V_{DC}$ , $V_{R_L}$ = 5.0 $V_{DC}$ , $R_L$ = 5.1 $k\Omega$ and $T_A$ = +25°C                                                                                                     |      | 300          |                     |      | 300  |                     |      | 300            |                     |      | 300   |                     | ns    |
| Response Time (Note 7)                                                         | $V_{R_L}$ = 5.0 V <sub>DC</sub> and R <sub>L</sub> = 5.1 k $\Omega$<br>T <sub>A</sub> = +25°C                                                                                                                                  |      | 1.3          |                     |      | 1.3  |                     |      | 1.3            |                     |      | 1.3   |                     | μs    |
| Output Sink Current                                                            | $ \begin{split} & V_{IN\{-\}} \geqslant +1.0 \; V_{DC}, V_{IN\{+\}} = 0, \\ & \text{and} \; V_{o} \leqslant +1.5 \; V_{DC}, \; T_{A} = +25^{\circ} C \end{split} $                                                             | 6.0  | 16           |                     | 6.0  | 16   |                     | 6.0  | 16             |                     | 6.0  | 16    |                     | mADC  |
| Saturation Voltage                                                             | $\label{eq:VIN(-)} \begin{array}{l} \mathbb{V}_{IN(-)} \geqslant +1.0 \ \mathbb{V}_{DC}, \mathbb{V}_{IN(+)} = 0, \\ \text{and } \mathbb{I}_{sink} \leqslant 4.0 \ \text{mA}, \mathbb{T}_{A} = +25^{\circ}\text{C} \end{array}$ |      | 250          | 400                 |      | 250  | 400                 |      | 250            | 400                 |      | 250   | 400                 | mVDC  |
| Output Leakage Current                                                         | $V_{IN\{+\}} \ge +1.0 V_{DC}, V_{IN\{-\}} = 0$<br>and $V_0 = 5.0 V_{DC}, T_A = +25^{\circ}C$                                                                                                                                   |      | 0.1          |                     |      | 0.1  |                     |      | 0.1            |                     |      | 0.1   |                     | nADC  |
| Input Offset Voltage                                                           | (Note 9)                                                                                                                                                                                                                       |      |              | 9.0                 |      |      | 9.0                 |      |                | 4.0                 |      |       | 4.0                 | mVDC  |
| Input Offset Current                                                           | <sup>1</sup> IN(+) - <sup>1</sup> IN(-)                                                                                                                                                                                        |      |              | ±150                |      |      | ±100                |      |                | ±150                |      |       | ±100                | nADC  |
| Input Bias Current                                                             | I <sub>IN(+)</sub> or I <sub>IN()</sub> with Output in Linear Range                                                                                                                                                            |      |              | 400                 |      |      | 300                 |      |                | 400                 | ļ    |       | 300                 | nADC  |
| Input Common-Mode Voltage<br>Range                                             |                                                                                                                                                                                                                                | 0    |              | V <sup>+</sup> 2.0  | 0    |      | V <sup>+</sup> -2.0 | 0    |                | V <sup>+</sup> -2.0 | 0    |       | V <sup>+</sup> -2.0 | VDC   |
| Saturation Voltage                                                             | $\label{eq:VIN} \begin{split} V_{IN(-)} & \geqslant +1.0 \ V_{DC}, \ V_{IN(+)} = 0 \\ \text{and } I_{sink} & \leqslant 4.0 \ \text{mA} \end{split}$                                                                            |      |              | 700                 |      |      | 700                 |      |                | 700                 |      |       | 700                 | mVDC  |
| Output Leakage Current                                                         | $V_{IN}(+) \ge +1.0 V_{DC}, V_{IN}(-) = 0$<br>and $V_0 = 30 V_{DC}$                                                                                                                                                            |      |              | 1.0                 |      |      | 1.0                 |      |                | 1.0                 |      |       | 1.0                 | μADC  |
| Differential Input Voltage<br>(Note 8)                                         | Keep all V <sub>IN's</sub> ≥ 0 V <sub>DC</sub> (or V <sup>-</sup> if<br>used)                                                                                                                                                  |      |              | 36                  |      |      | 36                  |      |                | v+                  |      |       | v+                  | VDC   |

Note 1: For high temperature operation, the Am339/A must be derated based on a +125°C maximum junction temperature and a thermal resistance of +175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The Am239/A and Am139/A must be derated based on a +150°C maximum junction temperature. The low bias dissipation and the ON-OFF characteristic of the outputs keeps the chip dissipation very small (Pd  $\leq$  100 mW), provided the output transistors are allowed to saturate.

Short circuits from the output to V<sup>+</sup> can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA 2: independent of the magnitude of V<sup>+</sup>.

3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V<sup>+</sup> voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal outputs states will re-establish when the input voltage, which was negative, again returns to a value greater than  $-0.3~{
m V}_{
m DC}$ .

These specifications apply for V<sup>+</sup> = +5.0 V<sub>DC</sub> and  $-55^{\circ}C \le T_A \le +125^{\circ}C$ , unless otherwise stated. With the Am239/A all temperature specifications are limited to  $-25^{\circ}C \le T_A \le +85^{\circ}C$  and the Am339/A temperature specifications are limited to  $0^{\circ}C \le T_A \le +70^{\circ}C$ . 4:

The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of 5: the output so no loading change exists on the reference or input lines.


6:

The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is  $V^+$ -1.5V, but either or both inputs can go to +30 V<sub>DC</sub> without damage. The response time specified is for a 100mV input step with 5.0mV overdrive. 300ns can be achieved with larger overdrive signals, see typical 7: performance characteristics section,

8: If the voltage applied to any input exceeds V<sup>+</sup>, all four comparator outputs will go to the high voltage level. The low input voltage state must not be less than -0.3  $V_{DC}$  (or 0.3  $V_{DC}$  below the magnitude of the negative power supply, if used).

At output switch point,  $V_0 \cong 1.4V_{DC}$ ,  $R_S = 0\Omega$  with V<sup>+</sup> from 5.0 V<sub>DC</sub> and over the full input common mode range (0 V<sub>DC</sub> to V<sup>+</sup> -1.5V<sub>DC</sub>). 9:

#### Am139/239/339 • Am139A/239A/339A



#### APPLICATION HINTS

The Am139/A is a high gain, wide bandwidth device; which like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. The oscillation shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board-layout is helpful as it reduces stray input-output coupling. Lowering the input resistors to  $<10k\Omega$  reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the I/C card attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be grounded.


The bias network of the Am139/A establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from  $2V_{DC}$  to  $30 V_{DC}$ .


It is not normally necessary to use a bypass capacitor across the power supply line.


The differential input voltage may be larger than V<sup>+</sup> without damaging the device. Protection should be provided to prevent the input voltages from going negative more than  $-0.3V_{DC}$  (at 25°C). An input clamp diode and input resistor can be used as shown in the applications section.


The output of the Am139/A is the uncommitted collector of a arounded-emitter NPN output transistor. Several collectors can be tied together to provide an output OR'ing function. An output "pull-up" resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V<sup>+</sup> terminal of the Am139/A package. The output can also be used as a simple SPST switch to ground (when a "pull-up" resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V<sup>+</sup>) and the  $\beta$  of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately  $60\Omega r_{sat}$  of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp very nearly to ground level for small load currents.

## Am139/239/339 • Am139A/239A/339A









## Am685 Voltage Comparator


**Distinctive Characteristics:** 

- 6.5ns MAXIMUM PROPAGATION DELAY AT 5mV OVERDRIVE
- 3.0ns Latch setup time
- Complementary ECL outputs
- 50Ω line driving capability

## FUNCTIONAL DESCRIPTION

The Am685 is a fast voltage comparator manufactured with an advanced bipolar NPN, Schottky diode high-frequency process that makes possible very short propagation delays (6.5 ns) without sacrificing the excellent matching characteristics hitherto associated only with slow, high-performance linear IC's. The circuit has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated 500 transmission lines. The low input offset and high resolution make this comparator especially suitable for high-speed precision analog-to-digital processing.

A latch function is provided to allow the comparator to be used in a sample-hold mode. If the Latch Enable input is HIGH, the comparator functions normally. When the Latch Enable is driven LOW, the comparator outputs are locked in their existing logical states. If the latch function is not used, the Latch Enable must be connected to ground.



- 100% reliability assurance testing in compliance with MIL-STD-883
- Electrically and optically inspected dice for assemblers of hybrid products
- Available in metal can and hermetic dual-in-line packages

FUNCTIONAL DIAGRAM

LATCH ENABLE

The outputs are open emitters, therefore external pull-down resistors are required. These resistors may be in the range of  $50-200\Omega$  connected to -2.0 V, or 200-

Ο Ω ΟυΤΡυΤ

LIC-118

R.

NON-INVERTING

INVERTING

INPUT

2000 $\Omega$  connected to -5.2 V.

## Am685

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Positive Supply Voltage    | +7 V   |
|----------------------------|--------|
| Negative Supply Voltage    | -7 V   |
| Input Voltage              | ±4 V   |
| Differential Input Voltage | ±6 V   |
| Output Current             | 30 m A |
| Power Dissipation (Note 2) | 500mW  |

**Operating Temperature Range** Am685-L -30°C to +85°C Am685-M –55°C to +125°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 60 Sec.) 300°C Minimum Operating Voltage (V<sup>+</sup> to V<sup>-</sup>) 9.7 V

#### ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless Otherwise Specified) . . . . . . . . .

| OC Characte                | eristics                                                   |                                                    | Ame    | 685-L  | Ame    | 685-M  |       |
|----------------------------|------------------------------------------------------------|----------------------------------------------------|--------|--------|--------|--------|-------|
| ymbol                      | Parameter (see definitions)                                | Conditions (Note 3)                                | Min.   | Max.   | Min.   | Max.   | Units |
|                            |                                                            | R <sub>S</sub> ≤ 100 Ω, T <sub>A</sub> = 25°C      | -2.0   | +2.0   | -2.0   | +2.0   | mV    |
| v <sub>os</sub>            | Input Offset Voltage                                       | R <sub>S</sub> ≤ 100 Ω                             | -2.5   | +2.5   | -3.0   | +3.0   | mV    |
| ∆ <b>v<sub>os</sub>/∆t</b> | Average Temperature Coefficient<br>of Input Offset Voltage | R <sub>S</sub> < 100 Ω                             | -10    | +10    | -10    | +10    | μV/∘C |
| •                          |                                                            | T <sub>A</sub> = 25° C                             | -1.0   | +1.0   | -1.0   | +1.0   | μA    |
| IOS Input Offset Current   |                                                            | -1.3                                               | +1.3   | -1.6   | +1.6   | μA     |       |
|                            | $T_A = 25^{\circ}C$                                        |                                                    | 10     |        | 10     | μA     |       |
| ۱ <sub>B</sub>             | Input Bias Current                                         |                                                    |        | 13     | {      | 16     | μA    |
| RIN                        | Input Resistance                                           | $T_A = 25^{\circ}C$                                | 6.0    |        | 6.0    |        | kΩ    |
| CIN                        | Input Capacitance                                          | T <sub>A</sub> = 25°C                              |        | 3.0    |        | 3.0    | pF    |
| VCM                        | Input Voltage Range                                        |                                                    | -3.3   | +3.3   | -3.3   | +3.3   | V     |
| CMRR                       | Common Mode Rejection Ratio                                | $R_{S} \le 100 \Omega, -3.3 \le V_{CM} \le +3.3 V$ | 80     |        | 80     |        | dB    |
| SVRR                       | Supply Voltage Rejection Ratio                             | $R_S \le 100 \Omega, \Delta V_S = \pm 5\%$         | 70     |        | 70     |        | dB    |
|                            |                                                            | T <sub>A</sub> = 25°C                              | -0.960 | -0.810 | -0.960 | -0.810 | V     |
| v <sub>он</sub>            | Output HIGH Voltage                                        | $T_A = T_A(min.)$                                  | -1.060 | -0.890 | -1.100 | -0.920 | V     |
|                            |                                                            | $T_A = T_A(max.)$                                  | -0.890 | -0.700 | -0.850 | -0.620 | V     |
|                            |                                                            | $T_A = 25^{\circ}C$                                | -1.850 | -1.650 | -1.850 | -1.650 | V     |
| VOL                        | Output LOW Voltage                                         | $T_A = T_A(min.)$                                  | -1.890 | -1.675 | -1.910 | -1.690 | V     |
|                            |                                                            | $T_A = T_A(max_i)$                                 | -1.825 | -1.625 | -1.810 | -1.575 | V     |
| ۱+                         | Positive Supply Current                                    |                                                    |        | 22     |        | 22     | mA    |
| 1-                         | Negative Supply Current                                    |                                                    |        | 26     |        | 26     | mA    |
| PDISS                      | Power Dissipation                                          |                                                    | +      | 300    |        | 300    | mW    |


#### Switching Characteristics (Vin = 100 mV, Vod = 5 mV)

| t <sub>pd+</sub> Input to Output HIGH                        | $T_A(min.) \le T_A \le 25^{\circ}C$                                                                                                                                                                        | 4.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 6.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 4.5                                                     | 6.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                      |
|--------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|
|                                                              | $T_A = T_A(max.)$                                                                                                                                                                                          | 5.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 9.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 5.5                                                     | 12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | ns                                                      |
|                                                              | T <sub>A(min.)</sub> ≤ T <sub>A</sub> ≤ 25°C                                                                                                                                                               | 4.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 6.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 4.5                                                     | 6.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                      |
| tpd- Input to Output LOW                                     | $T_A = T_A(max.)$                                                                                                                                                                                          | 5.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 9.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 5.5                                                     | 12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | ns                                                      |
| t <sub>pd+</sub> (E) Latch Enable to Output HIGH<br>(Note 4) | $T_{A(min.)} \leq T_{A} \leq 25^{\circ}C$                                                                                                                                                                  | 4.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 6.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 4.5                                                     | 6.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                      |
|                                                              | $T_A = T_A(max.)$                                                                                                                                                                                          | 5.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 9.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 5.5                                                     | 12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | ns                                                      |
| pd_(E) Latch Enable to Output LOW                            | $T_{A(min.)} \leq T_A \leq 25^{\circ}C$                                                                                                                                                                    | 4.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 6.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 4.5                                                     | 6.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                      |
| (Note 4)                                                     | $T_A = T_A(max.)$                                                                                                                                                                                          | 5.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 9.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 5.5                                                     | 12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | ns                                                      |
| Minimum Sat un Time (Nate 4)                                 | T <sub>A(min.)</sub> ≤ T <sub>A</sub> ≤ 25°C                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 3.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                         | 3.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                      |
|                                                              | $T_A = T_A(max.)$                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 4.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                         | 6.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                      |
| Minimum Hold Time (Note 4)                                   | $T_A(min) \leq T_A \leq T_A(max.)$                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 1.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                         | 1.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                      |
| Minimum Latch Enable Pulse Width                             | $T_{A(min.)} \leq T_A \leq 25^{\circ}C$                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 3.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                         | 3.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                      |
| (Note 4)                                                     | $T_A = T_A(max.)$                                                                                                                                                                                          | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 4.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                         | 5.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                      |
|                                                              | Input to Output LOW<br>Latch Enable to Output HIGH<br>(Note 4)<br>Latch Enable to Output LOW<br>(Note 4)<br>Minimum Set-up Time (Note 4)<br>Minimum Hold Time (Note 4)<br>Minimum Latch Enable Pulse Width | Input to Output HIGH $T_A = T_A(max.)$ Input to Output LOW $T_A(min.) \leq T_A \leq 25^{\circ}C$ Latch Enable to Output HIGH $T_A(min.) \leq T_A \leq 25^{\circ}C$ (Note 4) $T_A(min.) \leq T_A \leq 25^{\circ}C$ Latch Enable to Output LOW $T_A(min.) \leq T_A \leq 25^{\circ}C$ (Note 4) $T_A = T_A(max.)$ Latch Enable to Output LOW $T_A(min.) \leq T_A \leq 25^{\circ}C$ (Note 4) $T_A = T_A(max.)$ Minimum Set-up Time (Note 4) $T_A(min.) \leq T_A \leq 25^{\circ}C$ 'Minimum Hold Time (Note 4) $T_A(min) \leq T_A \leq T_A(max.)$ Minimum Latch Enable Pulse Width $T_A(min.) \leq T_A \leq 25^{\circ}C$ | Input to Output HIGH $T_A = T_A(max.)$ 5.0Input to Output LOW $T_A(min.) \leq T_A \leq 25^\circ C$ 4.5Latch Enable to Output HIGH $T_A(min.) \leq T_A \leq 25^\circ C$ 4.5(Note 4) $T_A(min.) \leq T_A \leq 25^\circ C$ 4.5Latch Enable to Output LOW $T_A(min.) \leq T_A \leq 25^\circ C$ 4.5(Note 4) $T_A = T_A(max.)$ 5.0Latch Enable to Output LOW $T_A(min.) \leq T_A \leq 25^\circ C$ 4.5(Note 4) $T_A = T_A(max.)$ 5.0Minimum Set-up Time (Note 4) $T_A(min.) \leq T_A \leq 25^\circ C$ 5.0'Minimum Hold Time (Note 4) $T_A(min.) \leq T_A \leq 25^\circ C$ 1.4Minimum Latch Enable Pulse Width $T_A(min.) \leq T_A \leq 25^\circ C$ 1.4 | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | Input to Output HIGH $T_A = T_A(max.)$ 5.0         9.5         5.5           Input to Output LOW $T_A(min.) \leq T_A \leq 25^\circ C$ 4.5         6.5         4.5           Input to Output LOW $T_A(min.) \leq T_A \leq 25^\circ C$ 4.5         6.5         4.5           Latch Enable to Output HIGH $T_A(min.) \leq T_A \leq 25^\circ C$ 4.5         6.5         4.5           Latch Enable to Output LOW $T_A(min.) \leq T_A \leq 25^\circ C$ 4.5         6.5         4.5           Latch Enable to Output LOW $T_A(min.) \leq T_A \leq 25^\circ C$ 4.5         6.5         4.5           (Note 4) $T_A(min.) \leq T_A \leq 25^\circ C$ 3.0         9.5         5.5           Minimum Set-up Time (Note 4) $T_A(min.) \leq T_A \leq 25^\circ C$ 3.0         4.0           'Minimum Latch Enable Pulse Width $T_A(min.) \leq T_A \leq 25^\circ C$ 3.0         0 | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ |

NOTES: 2: For the metal can package, derate at 6.8 mW/°C for operation at ambient temperatures above +100°C; for the dual-in-line package, derate at

21. For the metal can package, derate at 0.8 mW/ C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for operation at ambient temperatures above  $\pm 100$  C; for the duarin-line package, derate at 9 mW/° C for the duarin-line package, derate at 9 mW/° C for the duarin-line package, derate at 9 mW/° C for the duarin-line package, derate at 9 mW/° C for the duarin-line package, derate at 9 mW/° C for the duarin-line package, derate at 9 mW/° C for the duarin-line package, derate at 9 mW/° C for the duarin-line package, derate at 9 mW/° C for the duarin-line package, derate at 9 mW/° C for the duarin-line package, derate at 9 mW/° C for the duarin-li air flow of 500 LFPM or greater.

4: Owing to the difficult and critical nature of switching measurements involving the latch, these parameters can not be tested in production. Engineering data indicates that at least 95% of the units will meet the specifications given.



## **DEFINITION OF TERMS**

- V<sub>OS</sub> INPUT OFFSET VOLTAGE That voltage which must be applied between the two input terminals through two equal resistances to obtain zero voltage between the two outputs.
- △V<sub>OS</sub>/△T AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFF-SET VOLTAGE — The ratio of the change in input offset voltage over the operating temperature range to the temperature range.
- IOS INPUT OFFSET CURRENT The difference between the currents into the two input terminals when there is zero voltage between the two outputs.
- IB INPUT BIAS CURRENT The average of the two input currents.
- R<sub>IN</sub> INPUT RESISTANCE The resistance looking into either input terminal with the other grounded.
- CIN INPUT CAPACITANCE The capacitance looking into either input terminal with the other grounded.
- VCM INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset and propagation delay specifications apply.
- CMRR COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
- SVRR SUPPLY VOLTAGE REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
- V<sub>OH</sub> OUTPUT HIGH VOLTAGE The logic HIGH output voltage with an external pull-down resistor returned to a negative supply.
- VOL OUTPUT LOW VOLTAGE The logic LOW output voltage with an external pull-down resistor returned to a negative supply.
- I<sup>+</sup> POSITIVE SUPPLY CURRENT The current required from the positive supply to operate the comparator.
- I- NEGATIVE SUPPLY CURRENT The current required from the negative supply to operate the comparator.

**P**<sub>DISS</sub> **POWER DISSIPATION** – The power dissipated by the comparator with both outputs terminated in 50 $\Omega$  to -2.0V.

#### SWITCHING TERMS (refer to Fig. 1)


- tpd+ INPUT TO OUTPUT HIGH DELAY The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output LOW to HIGH transition.
- tpd-INPUT TO OUTPUT LOW DELAY – The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output HIGH to LOW transition.
- tpd+(E) LATCH ENABLE TO OUTPUT HIGH DELAY The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output LOW to HIGH transition.
- tpd-(E) LATCH ENABLE TO OUTPUT LOW DELAY The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output HIGH to LOW transition.
- t<sub>s</sub> MINIMUM SET-UP TIME The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.
- th MINIMUM HOLD TIME The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.
- tpw(E) MINIMUM LATCH ENABLE PULSE WIDTH The minimum time that the Latch Enable signal must be HIGH in order to acquire and hold an input signal change.

#### **OTHER SYMBOLS**

- T<sub>A</sub> Ambient temperature
- R<sub>S</sub> Input source resistance V<sub>S</sub> Supply voltages
- V<sub>S</sub> Supply voltages V<sup>+</sup> Positive supply voltage
- V- Negative supply voltage
- V<sub>T</sub> Output load terminating voltage R<sub>L</sub> Output load resistance
- Vin Input pulse amplitude
- Vod Input overdrive f Frequency

#### MEASUREMENT OF PROPAGATION DELAY

A voltage comparator must be able to respond to input signal levels ranging from a few millivolts to several volts, ideally with little variation in propagation delay. The most difficult condition is where the comparator has been driven hard into one state by a large signal, and the next input signal is just barely enough to make it switch to the other state. This forces the input stage of the circuit to swing from a full off (or on) state to a point somewhere near the center of its linear range, thus exercising both its large- and small-signal responses. If the comparator is fast for this condition, it should be as fast or faster for almost any other condition. The unofficial industry standard input signal is a 100mV step with an overdrive of 5mV (the overdrive is the voltage in excess of that needed to bring the output to the center of its dynamic range). The 100mV is more than enough to fully turn on the input stage, but not so large to make measurement a problem. Large pulses would require exceptionally good control on waveform purity, since only a few tenths of a percent of overshoot or ripple would be enough to affect the value of the overdrive and, for sensitive comparators, result in false switching. The propagation delay is measured from the time the input signal crosses the input threshold voltage (i.e., the offset voltage) to the 50% point of either output. This definition ensures that each unit is measured under equal conditions, and also makes the measurement relatively independent of the input times.



The test circuit of Figure 2 provides a means of automatically nulling out the offset voltage and applying the overdrive. With S1 in the "NULL" position, the feedback loop around the Am685 via the two operational amplifiers corrects for the offset of the circuit including any dc shift in the ground level of the input signal. When switched to "TEST", the offset is held on the storage capacitor of the Am216A and the overdrive is added at the Am216A non-inverting input. The duty cycle of the signal is made low so that the presence of the input pulse during nulling will not disturb the offset. A solid ground plane is used for the test jig, and capacitors bypass the supply voltages. All power and signal leads are kept as short as possible. The Am685 input and output run directly into the 50 $\Omega$  inputs of the sampling scope via equal lengths of 50 $\Omega$  coaxial cable. For the conditions shown in the figure, tpd+ is measured at the  $\overline{\Omega}$  output. If it is desired to measure the opposite output polarities, the polarities of the input signal and overdrive must be reversed.


#### THERMAL CONSIDERATIONS

To achieve the high speed of the Am685, a certain amount of power must be dissipated as heat. This increases the temperature of the die relative to the ambient temperature. In order to be compatible with ECL III and ECL 10,000, which normally use air flow as a means of package cooling, the Am685 characteristics are specified when the device has an air flow across the package of 500 linear feet per minute or greater. Thus, even though different ECL circuits on a printed circuit board may have different power dissipations, all will have the same input and output levels, etc., provided each sees the same air flow and air temperature. This eases design, since the only change in characteristics between devices is due to the increase in ambient temperature of the air passing over the devices. If the Am685 is operated without air flow, the change in electrical characteristics due to the increased die temperature must be taken into account.


#### INTERCONNECTION TECHNIQUES


All high-speed ECL circuits require that special precautions be taken for optimum system performance. The Am685 is particularly critical because it features very high gain (60dB) at very high frequencies (100MHz). A ground plane must be provided for a good, low inductance, ground current return path. The impedance at the inputs should be as low as possible and lead lengths as short as practical. It is preferable to solder the device directly to the printed circuit board instead of using a socket. Open wiring on the outputs should be limited to less than one inch, since severe ringing occurs beyond this length. For longer lengths, the printed-circuit interconnections become microstrip transmission lines when backed up by a ground plane, with a characteristic impedance of 50 to  $150\Omega$ . Reflections will occur unless the line is terminated in its characteristic impedance. The termination resistors normally go to -2.0V, but a Thevenin equivalent to V<sup>-</sup> can be used at some increase in power. Best results are usually obtained with the terminating resistor at the end of the driven line. The lower impedance lines are more suitable for driving capacitive loads. The supply voltages should be well decoupled with RF capacitors connected to the ground plane as close to the device supply pins as possible.






## Am685





## Am685



## Am686 Voltage Comparator


**Distinctive Characteristics** 


- 12ns MAXIMUM PROPAGATION DELAY AT 5mV OVERDRIVE
- Complementary Schottky TTL outputs
- Fanout of 5
- 100% reliability assurance testing in compliance with MIL-STD-883

## FUNCTIONAL DESCRIPTION

The Am686 is a fast voltage comparator manufactured with an advanced bipolar NPN, Schottky diode high-frequency process that makes possible very short propagation delays without sacrificing the excellent matching characteristics hitherto associated only with slow, high-performance linear IC's. The circuit has differential analog inputs and complementary logic outputs compatible with Schottky TTL. The output current capability is adequate for driving 5 standard Schottky inputs. The low input offset and high resolution make this comparator especially suitable for high-speed precision analog-to-digital processing.

A latch function is provided to allow the comparator to be used in a sample-hold mode. If the Latch Enable input is LOW, the comparator functions normally. When the Latch Enable is driven HIGH, the comparator outputs are locked in their existing logical states. If the latch function is not used, the Latch Enable may be left open or connected to ground.





CONNECTION DIAGRAMS Top Views Metal Can Dual-In-Line NC [ -NC [ 14 v+ [] NON-INVERTIN INPU α ουτρυτ NON-INVERTING INPUT 13 Q OUTPUT INVERTING INPUT 12 GROUND O OUTPUT v- C GROUND NC LATCH NC [ LIC-131 NC F Note 1: On metal package, pin 5 is connected to case. LIC-132

On DIP, pin 6 is connected to case.

- Electrically and optically inspected dice for assemblers of hybrid products.
- Available in metal can and hermetic dual-in-line packages.

Metallization and Pad Layout

46 X 53 Mils

ō

o

GROUND

+IN

LATCH

## Am686

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Positive Supply Voltage               | +7V            | Operating Temperat  | ure Range                                          |
|---------------------------------------|----------------|---------------------|----------------------------------------------------|
| Negative Supply Voltage               | -7V            | Am686-C             | 0°C to +70°C                                       |
| Input Voltage                         | ±4 V           | Am686-M             | -55°C to +125°C                                    |
| Differential Input Voltage            | ±6V            | Operating Supply Vo | oltage Range                                       |
| Power Dissipation (Note 2)            | 600mW          | Am686-C             | $V^+ = +5.0V \pm 5\%, V^- = -6.0V \pm 5\%$         |
| Lead Temperature (Soldering, 60 sec.) | 300°C          | Am686-M             | $V^+ = +5.0V \pm 10\%, V^- = -6.0V \pm 10\%$       |
| Storage Temperature Range             | 65°C to +150°C | Minimum Operating   | Voltage (V <sup>+</sup> to V <sup>-</sup> ) $9.7V$ |

## ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless Otherwise Specified) DC Characteristics

| Symbol               | Parameter                                                  | Conditions (Note 3)                                     | Am686-C    | Am686-M    | Units     |
|----------------------|------------------------------------------------------------|---------------------------------------------------------|------------|------------|-----------|
| v <sub>os</sub>      | Input Offset Voltage                                       | R <sub>S</sub> ≤ 100Ω, T <sub>A</sub> = 25°C            | 3.0        | 2.0        | mV MAX.   |
|                      |                                                            | R <sub>S</sub> ≤ 100Ω                                   | 3.5        | 3.0        | mV MAX.   |
| ∆v <sub>os</sub> /∆t | Average Temperature Coefficient<br>of Input Offset Voltage | R <sub>S</sub> ≤ 100Ω                                   | 10         | 10         | μV/°C MAX |
|                      |                                                            | 25°C ≤ T <sub>A</sub> ≤ T <sub>A</sub> (max.)           | 1.0        | 1.0        | μΑ ΜΑΧ.   |
| 'OS                  | IOS Input Offset Current                                   | $T_A = T_A (min.)$                                      | 1.3        | 1.6        | μΑ ΜΑΧ.   |
|                      |                                                            | 25°C ≤ T <sub>A</sub> ≤ T <sub>A</sub> (max.)           | 10         | 10         | μΑ MAX.   |
| I <sub>B</sub>       | Input Bias Current                                         | $T_A = T_A (min.)$                                      | 13         | 16         | μΑ ΜΑΧ.   |
| V <sub>CM</sub>      | Input Voltage Range                                        |                                                         | +2.7, -3.3 | +2.7, -3.3 | V MIN.    |
| CMRR                 | Common Mode Rejection Ratio                                | $R_{S} \le 100 \Omega, -3.3 V \le V_{CM} \le +2.7 V$    | 80         | 80         | dB MIN.   |
| SVRR                 | Supply Voltage Rejection Ratio                             | R <sub>S</sub> ≤ 100Ω                                   | 70         | 70         | dB MIN.   |
| VOH                  | Output HIGH voltage                                        | $I_{L} = -1.0 \text{ mA}, V_{S} = V_{S} \text{ (min.)}$ | 2:7        | 2.5        | V MIN.    |
| VOL                  | Output LOW Voltage                                         | $I_{L} = 10 \text{ mA}, V_{S} = V_{S} \text{ (max.)}$   | 0.5        | 0.5        | V MAX.    |
| I <sup>+</sup>       | Positive Supply Current                                    |                                                         | 42         | 40         | mA MAX.   |
| 1-                   | Negative Supply Current                                    |                                                         | 34         | 32         | mA MAX.   |
| PDISS                | Power Dissipation                                          |                                                         | 415        | 400        | mW MAX.   |


## Switching Characteristics (V<sup>+</sup> = +5.0V, V<sup>-</sup> = -6.0V, V<sub>in</sub> = 100mV, V<sub>od</sub> = 5.0mV, C<sub>L</sub> = 15pF) (Note 4)

| tpd+             | Propagation Delay,                              | T <sub>A</sub> (min.) ≤ T <sub>A</sub> ≤ 25°C | 12  | 12  | ns MAX. |
|------------------|-------------------------------------------------|-----------------------------------------------|-----|-----|---------|
|                  | Input to Output HIGH                            | T <sub>A</sub> = T <sub>A</sub> (max.)        | 15  | 15  | ns MAX. |
| t <sub>pd-</sub> | Propagation Delay,                              | T <sub>A</sub> (min.) ≤ T <sub>A</sub> ≤ 25°C | 12  | 12  | ns MAX. |
|                  | Input to Output LOW                             | T <sub>A</sub> = T <sub>A</sub> (max.)        | 15  | 15  | ns MAX. |
| ∆t <sub>pd</sub> | Difference in Propagation Delay between Outputs | T <sub>A</sub> = 25°C                         | 2.0 | 2.0 | ns MAX. |

Notes: 2. For the metal can package, derate at 6.8mW/°C for operation at ambient temperatures above +95°C; for the dual-in-line package, derate at 9mW/°C for operation at ambient temperatures above 115°C.
 3. Unless otherwise specified, V<sup>+</sup> = +5.0V, V<sup>-</sup> = -6.0V and the Latch Enable input is at V<sub>OL</sub>. The switching characteristics are for a 100mV

B. Unless otherwise specified,  $V^{+} = +5.0V$ ,  $V^{-} = -6.0V$  and the Latch Enable input is at V<sub>OL</sub>. The switching characteristics are for a 100mV input step with 5.0mV overdrive.

4. The outputs of the Am686 are unstable when biased into their linear range. In order to prevent oscillation, the rate-of-change of the input signal as it passes through the threshold of the comparator must be at least 1V/μs. For slower input signals, a small amount of external positive feedback may be applied around the comparator to give a few millivolts of hysteresis.



# Am687.Am687A

**Dual Voltage Comparators** 

## **Distinctive Characteristics**

- 8.0ns MAXIMUM PROPAGATION DELAY AT 5mV OVERDRIVE
- Complementary ECL outputs
- 50Ω line driving capability


## FUNCTIONAL DESCRIPTION

The Am687 and Am687A are fast dual voltage comparators constructed on a single silicon chip with an advanced high-frequency process. The circuits feature very short propagation delays as well as excellent matching characteristics. Each comparator has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated 50 $\Omega$  transmission lines. The low input offsets and short delays make these comparators especially suitable for high-speed precision analog-to-digital processing.

The comparators are similar to the Am685 high-speed comparator but have been designed to operate from a 5V positive supply (instead of 6V), dissipating less power than two Am685's. Separate latch functions are provided to allow each comparator to be independently used in a sample-hold mode. The Latch Enable inputs are intended to be driven from the complementary outputs of a standard ECL gate. If LE is HIGH and  $\overline{LE}$  is LOW, the comparator functions normally. When LE is driven LOW and LE is driven HIGH, the comparator outputs are locked in their existing logical states. If the latch function is not used, LE must be connected to ground.

CIRCUIT DIAGRAM (Each Comparator) R<sub>2</sub> 360Ω R<sub>1</sub> 360Ω R<sub>20</sub> 1.5kΩ R<sub>21</sub> 100Ω R<sub>6</sub> 360Ω R5 360Ω 0<sub>13</sub> -R<sup>0</sup>2 020 031 <sup>₽</sup>3 Q3 0<sub>30</sub> ₽₫ 029 Q19 017 GND R18 R<sub>19</sub> 6.8kΩ 6.8k£ NON-INVERTING INPUT INVERTING R<sub>10</sub> 270Ω R9 270Ω . م 023 INPU' 021 R<sub>17</sub> 3.3kΩ I E C 216 224 R7 3.3kΩ 0<sub>15</sub> EE ( 0<sub>10</sub> 028 . 0<sub>22</sub> R3 3.3kΩ a OUTPUT 0<sub>25</sub> Q1. R<sub>14</sub> 560Ω R<sub>16</sub> 150Ω R<sub>11</sub> 430Ω R<sub>12</sub> 200Ω R<sub>13</sub> 3kΩ R<sub>4</sub> 3.3kΩ R<sub>15</sub> 150Ω R8 3.3kΩ LIC-135 ORDERING INFORMATION METALLIZATION AND CONNECTION DIAGRAM PAD LAYOUT Top View Part Package Temperature Order OUTPUT 0 OUTPUT Q OUTPUT . Number Range Number Type ō OUTPUT \_\_\_\_ GND 3000 - 000 GND -30°C to +85°C Am687A DIP AM687ADL GND LE DIP –55°C to +125°C LE Am687A AM687ADM Am687 DIP --30°C to +85°C AM687DL īĒΓ LE DIP –55°C to +125°C AM687DM Am687 V\* INV \_ v\* -30°C to +85°C Am687 Dice AM687XL INPUT INPUT INV INV. INPUT NON-INV NON INV Dice -55°C to +125°C Am687 AM687XM INPUT NON-INV. INPUT NON-INV. INPUT LIC-136 DIE SIZE 0.056" X 0.056" Note: Pin 1 is marked for orientation

- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically and optically inspected dice for assemblers of hybrid products.
- Available in the hermetic dual-in-line package.





The outputs are open emitters; therefore external pull-down resistors are required. These resistors may be in the range of 50-200 $\Omega$  connected to -2.0V, or 200-2000 $\Omega$  connected to -5.2V.

## Am687/687A

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Positive Supply Voltage    | +7 V   |
|----------------------------|--------|
| Negative Supply Voltage    |        |
| Input Voltage              | ±4 V   |
| Differential Input Voltage | ±6 V   |
| Output Current             | 30 mA  |
| Power Dissipation (Note 2) | 600 mW |

| Operating Temperature Range                                  |                 |
|--------------------------------------------------------------|-----------------|
| Am687-L, Am687A-L                                            | 30°C to +85°C   |
| Am687-M, Am687A-M                                            | -55°C to +125°C |
| Storage Temperature Range                                    | 65°C to +150°C  |
| Lead Temperature (Soldering, 60 Sec.)                        | 300°C           |
| Minimum Operating Voltage (V <sup>+</sup> to V <sup></sup> ) | 9.7 V           |

## ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless otherwise specified)


| C Characte               | ristics                                                    |                                                       | Am68<br>Am6 |        | Am68<br>Am68 |        |       |
|--------------------------|------------------------------------------------------------|-------------------------------------------------------|-------------|--------|--------------|--------|-------|
| ymbol                    | Parameter                                                  | Conditions (Note 3)                                   | Min.        | Max.   | Min.         | Max.   | Units |
| v <sub>os</sub>          | Input Offset Voltage                                       | R <sub>S</sub> ≤ 100 Ω, T <sub>A</sub> = 25°C         | -3.0        | +3.0   | -2.0         | +2.0   | mV    |
| •os                      | input Offset Voltage                                       | R <sub>S</sub> ≤ 100 Ω                                | -3.5        | +3.5   | -3.0         | +3.0   | mV    |
| ∆V <sub>OS</sub> /∆T     | Average Temperature Coefficient<br>of Input Offset Voltage | R <sub>S</sub> ≤ 100 Ω                                | -10         | +10    | -10          | +10    | μV/°C |
| 1                        | Input Offset Current                                       | $25^{\circ}C \leq T_A \leq T_A(max.)$                 | -1.0        | +1.0   | -1.0         | +1.0   | μA    |
| IOS Input Offset Current | input Onset Current                                        | $T_A = T_A(min.)$                                     | -1.3        | +1.3   | -1.6         | +1.6   | μA    |
| IB Input Bias Current    | Input Bias Current                                         | $25^{\circ}C \leq T_A \leq T_A(max.)$                 |             | 10     |              | 10     | μA    |
| •B                       |                                                            | $T_A = T_A(min.)$                                     |             | 13     |              | 16     | μA    |
| V <sub>CM</sub>          | Input Voltage Range                                        |                                                       | -3.3        | +2.7   | -3.3         | +2.7   | V     |
| CMRR                     | Common Mode Rejection Ratio                                | $R_{S} \le 100 \Omega$ , -3.3 $\le V_{CM} \le +2.7 V$ | 80          |        | 80           |        | dB    |
| SVRR                     | Supply Voltage Rejection Ratio                             | $R_S \le 100 \Omega, \Delta V_S = \pm 5\%$            | 70          |        | 70           |        | dB    |
|                          |                                                            | $T_A = 25^{\circ}C$                                   | -0.960      | -0.810 | -0.960       | -0.810 | v     |
| v <sub>он</sub>          | Output HIGH Voltage                                        | $T_A = T_A(min.)$                                     | -1.060      | -0.890 | -1.100       | -0.920 | V     |
|                          |                                                            | $T_A = T_A(max.)$                                     | -0.890      | -0.700 | -0.850       | -0.620 | v     |
|                          |                                                            | T <sub>A</sub> = 25°C                                 | -1.850      | -1.650 | -1.850       | -1.650 | V     |
| Vol                      | Output LOW Voltage                                         | $T_A = T_A(min.)$                                     | -1.890      | -1.675 | -1.910       | -1.690 | v     |
|                          |                                                            | $T_A = T_A(max.)$                                     | -1.825      | -1.625 | -1.810       | -1.575 | v     |
| I <sup>+</sup>           | Positive Supply Current                                    |                                                       |             | 35     |              | 32     | mA    |
| 1-                       | Negative Supply Current                                    |                                                       |             | 48     |              | 44     | mA    |
| PDISS                    | Power Dissipation                                          |                                                       |             | 485    |              | 450    | mW    |

## Switching Characteristics (Vin = 100 mV, Vod = 5 mV)

| t <sub>pd+</sub> , t <sub>pd-</sub>  | Propagation Delay, Am687A | $T_A(min.) \le T_A \le 25^\circ C$<br>$T_A = T_A(max.)$  | 8.0<br>10 | 8.0<br>12.5 | ns<br>ns |
|--------------------------------------|---------------------------|----------------------------------------------------------|-----------|-------------|----------|
| t <sub>pd+</sub> , t <sub>pd</sub> _ | Propagation Delay, Am687  | $T_A(min.) \le T_A \le 25^{\circ}C$<br>$T_A = T_A(max.)$ | 10<br>14  | 10<br>20    | ns<br>ns |
| t <sub>s</sub>                       | Minimum Latch Set-up Time | T <sub>A</sub> = 25°C                                    | 4.0       | 4.0         | ns       |

Notes: 2. Derate at  $9mW/^{\circ}C$  for operation at ambient temperatures above +115 $^{\circ}C$ .

2. Derive at show 0 to operation at another temperatures above 715 c. 3. Unless otherwise specified V<sup>+</sup> = +5.0V, V<sup>-</sup> = -5.2V, V<sub>T</sub> = -2.0V, and R<sub>L</sub> = 50 $\Omega$ ; all switching characteristics are for a 100mV input step with 5mV overdrive. The specifications given for V<sub>OS</sub>, I<sub>OS</sub>, I<sub>OS</sub>,




# Am1500 Dual Precision Voltage Comparator

## **Distinctive Characteristics**

- The Am1500 is functionally, electrically, and pin-forpin equivalent to the National LH2111
- The Am1500 is a dual 111, but requires 25% less power than two 111 comparators
- Output Drive 50V and 50mA
- Input Bias Current 150nA max.

- Input Offset Voltage 4.0mV max.
- Differential Input Voltage Range ±30V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in Hermetic Dual-In-Line or Hermetic Flat Packages



Flat Pak

-55°C to +125°C

AM1500FM

## Am1500

| MAXI | MUM | RAT | INGS |
|------|-----|-----|------|

| Voltage from $V^+$ to $V^-$                     | 36V                                      |
|-------------------------------------------------|------------------------------------------|
| Voltage from Collector Output to V <sup>-</sup> |                                          |
| Am1500M, L                                      | 50V                                      |
| Am1500C                                         | 40V                                      |
| Voltage from Emitter Output to V <sup>-</sup>   | 30V                                      |
| Voltage between Inputs                          | ±30V                                     |
| Voltage from Inputs to V <sup>-</sup>           | +30V, -0V                                |
| Voltage from Inputs to V <sup>+</sup>           | -30V                                     |
| Power Dissipation (Note 1)                      | 500mW                                    |
| Output Short Circuit Duration                   | 10 sec                                   |
| Operating Temperature Range                     |                                          |
| Am1500M                                         | 55°C to +125°C                           |
| Am1500L                                         | $-25^{\circ}C \text{ to } + 85^{\circ}C$ |
| Am1500C                                         | $0^{\circ}C$ to + $70^{\circ}C$          |
| Storage Temperature Range                       | –65°C to +150°C                          |
| Lead Temperature (soldering, 10 sec)            | 300°C                                    |

## **ELECTRICAL CHARACTERISTICS**

 $(T_A = 25^{\circ}C \text{ unless otherwise specified})$  (Note 2)

| Parameter (see definitions)                            | Conditions                                                                                                              | Am1500C |            |            | Am1500M<br>Am1500L |            |            |       |
|--------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|---------|------------|------------|--------------------|------------|------------|-------|
|                                                        |                                                                                                                         | Min.    | Тур.       | Max.       | Min.               | Тур.       | Max.       | Units |
| Input Offset Voltage (Note 3)                          |                                                                                                                         |         | 2.0        | 7.5        |                    | 0.7        | 3.0        | mV    |
| Input Offset Current (Note 3)                          |                                                                                                                         |         | 6.0        | 50.0       |                    | 4.0        | 10.0       | nA    |
| Input Bias Current (Note 3)                            |                                                                                                                         |         | 100        | 250        |                    | 60         | 100        | nA    |
| Response Time (Note 4)                                 | $R_{L} = 500\Omega$ to +5V, $V_{E} = 0$                                                                                 |         | 200        |            |                    | 200        |            | ns    |
| Supply Current–Positive (Note 5)<br>–Negative (Note 5) |                                                                                                                         |         | 3.9<br>2.6 | 7.5<br>5.0 |                    | 7.0<br>4.8 | 9.5<br>7.5 | mA    |
| Voltage Gain                                           |                                                                                                                         |         | 200        |            |                    | 200        |            | V/mV  |
| Saturation Voltage                                     | $V_{in} \le -5.0 \text{mV}$ , I <sub>C</sub> = 50mA<br>$V_{in} \le -10 \text{mV}$ , I <sub>C</sub> = 50mA               |         | 0.75       | 1,5        |                    | 0.75       | 1.5        | v     |
| Output Leakage Current                                 | $V_{in} \ge +5.0 \text{mV}$ , $V_C$ to $V_E = 50 \text{V}$<br>$V_{in} \ge +10 \text{mV}$ , $V_C$ to $V_E = 40 \text{V}$ |         | 0.2        | 50.0       |                    | 0.2        | 10.0       | nA    |

#### The Following Specifications Apply Over The Operating Temperature Range

| Input Offset Voltage (Note 3)                          |                                                                                                     |     |      | 10.0 |     |            | 4.0        | mV |
|--------------------------------------------------------|-----------------------------------------------------------------------------------------------------|-----|------|------|-----|------------|------------|----|
| Input Offset Current (Note 3)                          |                                                                                                     |     |      | 70.0 |     |            | 20.0       | nA |
| Input Bias Current (Note 3)                            |                                                                                                     |     |      | 300  |     |            | 150        | nA |
| Saturation Voltage                                     | V <sub>in</sub> ≤ -6.0mV, I <sub>C</sub> = 8.0mA<br>V <sub>in</sub> ≤ -10mV, I <sub>C</sub> = 8.0mA |     | 0.23 | 0.40 |     | 0.23       | 0.40       | v  |
| Output Leakage Current                                 | $V_{in} \ge +6.0 \text{mV}, V_C \text{ to } V_E = 50 \text{V}$                                      |     |      |      |     | 0.1        | 0.5        | μA |
| Input Voltage Range                                    |                                                                                                     | ±13 | ±14  |      | ±13 | ±14        |            | v  |
| Supply Current—Positive (Note 5)<br>—Negative (Note 5) | T <sub>A</sub> = +125°C                                                                             |     |      |      |     | 4.8<br>3.2 | 6.4<br>4.4 | mA |


Notes: 1. For the Flat Package derate at 6.5mW/°C for operation at ambient temperatures above 83°C, and the Dual-In-Line at 9mW/°C for operation at ambient temperatures above 95°C.

2. Unless otherwise specified, these specifications apply for V<sup>+</sup> = +15V, V<sup>-</sup> = -15V, V<sub>E</sub> = -15V, and R<sub>L</sub> at collector output = 7.5k $\Omega$  to +15V. 3. The offset voltage, offset current and bias current given are the maximum values required to drive the collector output to within 1V of the supplies

with a  $7.5 k\Omega$  load. These parameters define an error band and take into account the worst case effects of voltage gain and input impedance. 4. The response time specified (see definitions) is for a 100mV input step with 5.0mV overdrive. 5. The Am1500 supply current is the sum of the supply currents required by each side.


## PERFORMANCE CURVES

#### Input Bias Current




65 85 105 125 -55 -3 -55 -3


**Common Mode Limits** 



Response Time For Various Input Overdrives




**Supply Current** 




 $W_{1}^{\text{V}}$ 

Input Offset Current


#### Offset Error




Transfer Function




Response Time For Various Input Overdrives




Supply Current







Response Time For Various Input Overdrives

Response Time For Various Input Overdrives



Leakage Current





Increases input bias current and common-mode slew rate by a factor of 3.
 Typical input current = 50pA with inputs storbed OFF.


# LH2111/2211/2311

**Dual Precision Voltage Comparator** 

#### **Distinctive Characteristics**

- The LH2111/2211/2311 are functionally, electrically, and pin-for-pin equivalent to the National LH2111/ 2211/2311
- The LH2111 is a dual 111, but requires 25% less power than two 111 comparators
- Output Drive 50V and 50mA
- Input Bias Current 150nA max.

- Input Offset Voltage 4.0mV max.
- Differential Input Voltage ±30V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in Hermetic Dual-In-Line or Hermetic Flat Packages



### LH2111/2211/2311

#### MAXIMUM RATINGS

| Voltage from V <sup>+</sup> to V <sup>-</sup>                                  | 36V                                                     |
|--------------------------------------------------------------------------------|---------------------------------------------------------|
| Voltage from Collector Output to V <sup></sup><br>LH2111/LH2211<br>LH2311      | 50V<br>40V                                              |
| Voltage from Emitter Output to V <sup>-</sup>                                  | 30V                                                     |
| Voltage between Inputs                                                         | ±30V                                                    |
| Voltage from Inputs to V <sup>→</sup><br>Voltage from Inputs to V <sup>+</sup> | +30V, –0V<br>–30V                                       |
| Power Dissipation (Note 1)                                                     | 500mW                                                   |
| Output Short Circuit Duration                                                  | 10 sec                                                  |
| Operating Temperature Range<br>LH2111<br>LH2211<br>LH2211<br>LH2311            | -55° C to +125° C<br>−25° C to +85° C<br>0° C to +70° C |
| Storage Temperature Range                                                      | -65°C to +150°C                                         |
| Lead Temperature (soldering, 10 sec)                                           | 300°C                                                   |

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 2)

|                                  | <b>ISTICS</b> ( $I_A = 25$ C unless other                 |          | LH2311 |      |      | LH2111<br>LH2211 |      |       |
|----------------------------------|-----------------------------------------------------------|----------|--------|------|------|------------------|------|-------|
| arameter (see definitions)       | Conditions                                                | Min.     | Typ.   | Max. | Min. | Тур.             | Max. | Units |
| Input Offset Voltage (Note 3)    |                                                           |          | 2.     | 7.5  |      | 0.7              | 3.0  | mV    |
| Input Offset Current (Note 3)    |                                                           |          | 6.0    | 50.0 |      | 4.0              | 10.0 | nA    |
| Input Bias Current (Note 3)      |                                                           |          | 100    | 250  |      | 60               | 100  | nA    |
| Response Time (Note 4)           | $R_{L} = 500\Omega$ to +5V, $V_{E} = 0$                   |          | 200    |      |      | 200              |      | ns    |
| Supply Current-Positive (Note 5) |                                                           |          | 3.9    | 7.5  |      | 7.0              | 9.5  | mA    |
| —Negative (Note 5)               |                                                           |          | 2.6    | 5.0  |      | 4.8              | 7.5  |       |
| Voltage Gain                     |                                                           |          | 200    |      |      | 200              |      | V/mV  |
|                                  | V <sub>IN</sub> ≤ –5mV, I <sub>C</sub> = 50mA             |          |        |      |      | 0.75             | 1.5  | - v   |
| Saturation Voltage               | V <sub>IN</sub> ≤ −10mV, I <sub>C</sub> = 50mA            |          | 0.75   | 1.5  |      |                  |      |       |
|                                  | $V_{IN} \ge +5mV$ , $V_C$ to $V_E = 50V$                  |          |        |      |      | 0.2              | 10.0 | nA    |
| Output Leakage Current           | $V_{IN} \ge +10 \text{mV}$ , $V_C$ to $V_E = 40 \text{V}$ |          | 0.2    | 50.0 |      |                  |      |       |
| The Following Specifications Ap  | ply Over The Operating Temperat                           | ure Rang | es     |      |      |                  |      |       |
| Input Offset Voltage (Note 3)    |                                                           |          |        | 10.0 |      |                  | 4.0  | mV    |
| Input Offset Current (Note 3)    |                                                           |          |        | 70.0 |      |                  | 20.0 | nA    |
| Input Bias Current (Note 3)      |                                                           |          |        | 300  |      |                  | 150  | nA    |
|                                  | V <sub>IN</sub> ≤ –6mV, I <sub>C</sub> = 8mA              |          |        |      |      | 0.23             | 0.40 |       |
| Saturation Voltage               | $V_{IN} \leq -10 \text{mV}, I_C = 8 \text{mA}$            |          | 0.23   | 0.40 |      | 1                |      | l v   |
| Output Leakage Current           | $V_{IN} \ge +6mV$ , $V_C$ to $V_E = 50V$                  |          |        |      |      | 0.1              | 0.5  | μA    |
| Input Voltage Range              |                                                           | ±13      | ±14    |      | ±13  | ±14              | 1    | V     |
| Supply Current–Positive (Note 5) |                                                           |          |        |      |      | 4.8              | 6.4  |       |
| -Negative (Note 5)               | T <sub>A</sub> = 125°C                                    |          |        |      | 1    | 3.2              | 4.4  | j mA  |


Notes: 1. For the Flat Package derate at 6.5 mW/°C for operation at ambient temperatures above 83°C, and the Dual-In-Line at 9 mW/°C for operation at

For the Flat Package defate at 6.5 mW/ C for operation at ambient temperatures above 63 C, and the Dual in Line at 5 mW/ C for operation at ambient temperatures above 63 C.
 Unless otherwise specified, these specifications apply for V<sup>+</sup> = 15V, V<sup>-</sup> = -15V, VE = -15V, and R<sub>L</sub> at collector output = 7.5kΩ to +15V.
 The offset voltage, offset current and bias current given are the maximum values required to drive the collector output to within 1V of the supplies with a 7.5kΩ load. These parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
 The response time specified (see definitions) is for a 100mV input step with 5mV overdrive.
 The LH2111 supply current is the sum of the supply currents required by each side.


#### PERFORMANCE CURVES

,


#### Input Bias Current




**Common Mode Limits** 




Response Time For Various Input Overdrives




Supply Current







#### **Transfer Function**




#### Response Time For Various Input Overdrives




#### Supply Current







Response Time For Various Input Overdrives




Response Time For Various Input Overdrives



#### Leakage Current



#### **APPLICATIONS**



## A NEW HIGH-SPEED COMPARATOR THE Am685

**By Jim Giles and Alan Seales** 

#### INTRODUCTION

Modern electronic systems require more and more that operations be performed in a few nanoseconds so that the delay of the complete system, which may be very complex, be held to a minimum. There are abundant logic circuit elements available that meet this criterion: gold-doped TTL, Schottky TTL, and emitter-coupled logic (ECL), listed in descending order of propagation delay. Where it is necessary to interface from the analog world to the input of a logic system, or to detect very low-level logic signals in the presence of heavy noise, a high-speed precision comparator is needed. If such a comparator had a propagation delay less than 10ns, it could replace costly and complex circuitry that designers are now forced to use in very high-speed analog-to-digital converters, data acquisition systems, and optical isolators, as well as make possible many applications hitherto considered unfeasible. It could also be used as a sensitive line receiver or sense amplifier, in 100MHz sample and hold circuits, and in very highfrequency voltage-controlled oscillators,

The basic requirements for a high-speed precision comparator are few and well-defined: good resolution (high gain), high common-mode and differential voltage ranges, outputs compatible with standard logic levels, and, above all, very fast response to signal levels ranging from a few millivolts to several volts. The industry workhorse, the 710, has come close to meeting these requirements, and except for the most demanding applications, its 40ns propagation delay is adequate. A survey of presently available monolithic IC comparators (Table I) shows that there is really none that meets the requirements of very high-speed systems. The newer TTL-output circuits offer only marginal improvement over the 710 when measured under identical conditions of large input pulse and small overdrive, and the ECL-output comparator, although faster, has such poor resolution that it can be used only for large input signals. Advanced Micro Devices felt there was a need for a family of linear devices to fill the needs of very high-speed systems, with the first circuit being a precision comparator with less than 10ns delay.

| Туре<br>No. | Logic<br>Family | Propagation<br>Delay | Resolution |
|-------------|-----------------|----------------------|------------|
| Am111       | TTL             | 200ns                | 0.012mV    |
| μA710       | TTL             | 40ŋs                 | 1.4mV      |
| Am106       | TTL             | 40ns                 | 0.06mV     |
| μΑ760       | TTL             | 25ns                 | 0.5mV      |
| NE527/529   | TTL             | 25ns                 | 0.5mV      |
| MC1650      | ECL             | 12ns                 | 30mV       |

Table I: Propagation Delays of Available Monolithic IC Comparators (100mV Input Step, 5mV Overdrive)

#### DESIGN OBJECTIVES

In order to achieve the ultimate in speed, it is clear that the comparator outputs must be compatible with ECL, even

though at present the majority of systems use TTL. Designers striving for the highest possible speed will already be using ECL in the critical circuit areas of their systems to squeeze the last possible nanosecond out of the overall delay. Further, an ECL circuit requires only one-third the gain of an equivalent TTL circuit for the same resolution owing to its smaller output logic swing. This means that lower impedances can be used and consequently larger bandwidth realized for the same power dissipation. Also, there is no problem interfacing the linear input stages with the digital output gate since an ECL gate is basically a non-saturating overdriven differential amplifier. Properly driving a TTL gate from a linear amplifier is more difficult, however, because it requires a large voltage swing suitably biased to track the input logic threshold with temperature, plus a large peak negative current capability to turn off the gate with minimum delay.

The usefulness and versatility of a comparator can be enhanced by adding a strobe or latch function to the circuit. A strobe simply forces the output of the comparator to one fixed state, independent of input signal conditions, whereas a latch locks the output in the logical state it was in at the instant the latch was enabled. The latch can thus perform a sample and hold function, allowing short input signals to be detected and held for further processing. If the latch is designed to operate directly upon the input stage—so the signal does not suffer any additional delays through the comparator—signals only a few nanoseconds wide can be acquired and held. A latch, therefore, provides a more useful function than a strobe for very high-speed processing.

The most difficult input signal for a comparator to respond to is a large amplitude pulse that just barely exceeds the input threshold. This forces the input stage of the comparator to swing from a full off (or on) state to a point somewhere near the center of its linear range. This exercises both the large-and small-signal responses of the stage. If the comparator has less than 10ns delay under these stringent conditions, then it should be as fast or faster for any other circumstances (see Figure 1). The industry standard measurement is with a




Figure 1. Response to step input signals at output of a differential amplifier

100mV input pulse and an overdrive 5mV above input threshold (this was used for the delays given in Table 1). Pulses larger than 100mV might be used, but this would multiply measurement difficulties, since only a few tenths of a percent aberration or ripple in the pulse generator waveform would be enough to seriously affect the accuracy of the small overdrive, and thus would give misleading results for the propagation delay.

To obtain satisfactory speed for all input signals and particularly for the worst case measurement conditions, the input stage of the comparator must have: 1) wide small-signal bandwidth, 2) high slew rate for large signals, 3) minimum voltage swings, and 4) high gain. The first requirement can be realized by using low-value load resistors, by making every effort in circuit design, device geometry and processing to minimize parasitic capacitances, and by using transistors with the highest fT possible. The second item calls for high operating currents as well as minimum capacitance. The last two requirements are conflicting, since obtaining high gain normally requires a large voltage swing; therefore some means of clamping the swing must be used that does not degrade the propagation delay.

The overall gain of the complete comparator must also be high because, as illustrated in Figure 1, the propagation delay is less if each stage is well overdriven. To ensure that most of the input overdrive signal is actually used for overdriving, and not consumed in just moving the output from one state to the other, the gain error should be no more than about 10% of the input overdrive. Therefore, for a 5mV overdrive and an ECL output swing of 800mV, the minimum gain must be 1600. It is not practical to strive for much higher gain than this because the small-signal rise time begins to suffer as the stage gain increases. Addition of another stage is undesirable as this also adds delay and increases circuit complexity. It must be remembered that there is a maximum limit on power dissipation that a single integrated circuit package can handle adequately, and this consideration must influence the choice of operating currents and impedance levels throughout the design of the circuit.

With a figure for the total gain required, it is now possible to determine the number of stages and the gain per stage. Since the output stage must be ECL-compatible, its design is fixed, giving a differential-input to single-ended-output gain of about 6. This leaves a differential gain of 270 to be provided by the remainder of the comparator. This is most efficiently divided between two stages, each with a gain somewhat over 16. Both stages should be identical, since minimum overall delay time is obtained when identical stages are cascaded.

A factor not yet discussed that affects the accuracy of the comparator is its input offset voltage. Unless this is trimmed out initially, it must be added to the overdrive in determining the worse-case value of input signal for which the propagation delay specifications will be met. Even with trimming, the temperature drift of high-offset units is typically much greater than that of low-offset units. Therefore, it is desirable to have low initial offset so that trimming is not necessary, and so that the offset voltage and its drift at higher source resistances are the input currents. To keep this contribution to the total offset low requires high current gains in the input transistors. Therefore, obtaining offsets in the 1–2mV range requires close attention to circuit design, mask layout, and very tight process control (equivalent to that needed for the high-performance,

tow-frequency operational amplifiers), but with the added kicker of  $f_{\mbox{Ts}}$  well above 1GHz.

As was mentioned, large common-mode and differential voltage ranges are desirable features of a comparator. The limits of the common-mode range in a well-designed circuit should be close to the supply voltages. Since a high-speed comparator will, of necessity, operate at fairly high current levels, the supply voltages must be low to stay within the package power dissipation limits. As a minimum, the common-mode range should be equal to or exceed the differential voltage range to take full advantage of the voltage breakdown characteristics of the input transistors. The basic differential amplifier input stage has a differential voltage breakdown in the range of 5 to 6 volts; the design goal for the common mode range should thus be at least ±3 volts.

In summary, the design objectives for a high-speed precision comparator are as follows:

- propagation delay <10ns measured at 100mV input step, 5 mV overdrive
- 2) ECL-compatible outputs
- 3) latch capability
- 4) gain >1600
- 5) input offset voltage <±2mV
- 6) common -mode range >±3V

#### **CIRCUIT DESIGN**

The watchword in designing wideband circuits is simplicity – have the fewest possible active devices in the signal path, the lowest possible impedance levels, and the lowest possible capacitance. The simple, common-emitter differential amplifier can be designed to approach these ideals with one major exception: the deleterious shunting effect of the collector-tobase capacitance upon the driving source resistance is multiplied by the voltage gain of the stage (Miller effect). Even though the impedance levels will be only a few hundred ohms at most, this condition cannot be tolerated if maximum speed is to be achieved. The solution is to add an additional pair of common-base transistors to form a differential cascode amplifier (Figure 2). This circuit has all of the performance features of a common-emitter amplifier and no feedback capacitance.




Figure 2. Differential cascode amplifier

Further advantages of the cascode will become apparent later when the latch design is discussed. The only drawback is that there are more devices in the signal path, the positive common-mode range is reduced, and circuitry has to be provided to bias the cascode transistors.

It is now necessary to provide a means of shifting the signal at the output of the cascode (which is very near the positive supply voltage) down to a lower voltage to drive the inputs of the second stage. The use of PNPs is definitely out because of their poor frequency response. This leaves three possibilities: a chain of forward-biased diodes, a programmed voltage drop across a resistor, or a zener diode. The diode chain is useful for level shifts of only a few volts at most, above that, the number of diodes gets too large, with a consequent increase in shunt capacitance and temperature coefficient. The use of a currentsource/resistor combination is in the wrong direction for keeping impedance levels low. The resistors could be bypassed with capacitors, but this would offer only marginal improvement, since integrated capacitors have a large shunt component to the substrate. Besides, the addition of four capacitors (for both stages) would result in a large increase in chip area.

The zener diode is definitely superior for high-frequency applications because its shunt capacitance to ground is low, being equal to the collector-to-base capacitance of a transistor. It has no capacitance to the substrate, and its dynamic resistance is quite low. It does have the disadvantage that the level shift is limited to one voltage (6V), which restricts the range of power supply variation the circuit can tolerate. In addition it requires very tight control of the manufacturing process to maintain the matching required. For an input stage gain of 16 the zener voltages have to be matched to better than 0.25% to produce less than 1mV offset voltage at the input.

As shown in Figure 3, the zeners are buffered from the cascode collectors by emitter followers. The pulldown current through the zener-follower combination must be made large enough to discharge the node capacitance when the follower swings in the negative direction. The minimum value necessary is determined by the node capacitance, the signal swing, and the amount of delay that can be tolerated. The amount of signal swing can be reduced by adding clamping diodes across the collectors of the cascode. Regular diode-connected transistors could be used, but would add considerable collector-tosubstrate capacitance across the load resistors as well as base-to-emitter capacitance between them. Schottky diodes, on the other hand, require little additional chip area, and are very fast. With clamping, some of the common-mode range lost when the cascode was added can be regained because the cascode transistors can be biased closer to the positive supply without fear of going into saturation at the extremes of the signal swing. The use of Schottky diodes, however, puts a few more gray hairs on the head of the process engineer since he has to control another set of characteristics without affecting the other parameters. The circuit values given in Figure 3 are designed for a minimum differential gain of 16, and a minimum negative-going slew rate at the output of the level-shifter of  $1000V/\mu s$ .

As mentioned earlier the design of the output stage (Figure 4) can vary little from that of a standard ECL gate. The output emitter followers have to be large enough to handle loading by a  $50\Omega$  transmission line (25mA), yet small enough not to add a lot of capacitance that would slow down the response. Therefore, the transistor design must be as efficient as possible with regard to physical size and current-carrying




Figure 3. Basic cascode gain stage

capacity. Since the input common-mode level to the gate varies with changes in the power supplies and resistor tolerance, a current source is used to supply the emitters of the gate, rather than the usual resistor to the negative supply. The design of this current source must be such as to provide the correct logical "1" and "0" levels at the output and the proper variation with temperature and power supply changes. The propagation delays to either output of this gate will be equal, whereas they are slightly different in a standard ECL gate owing to the additional capacitive loading on the  $\overline{\Omega}$  output caused by the multiple input transistors.

Implementation of the latch function must be accomplished without interfering with the normal comparator operation or degrading the speed in any way. It must be as close to the input as possible to permit short input signals to be acquired and held. One simple method of adding a latch to a differential




Figure 4. Output gate




Figure 5. Simple latch circuit




Figure 6. Cascode with latch

amplifier is shown in Figure 5. A pair of transistors, Q<sub>5</sub> and Q<sub>6</sub>, are cross-coupled at the collectors of the input transistors, Q<sub>1</sub> and Q<sub>2</sub>. The current source I<sub>2</sub> is switched on when it is desired to enable the latch. If I<sub>2</sub> is greater than I<sub>1</sub>, the positive feedback via Q<sub>5</sub> and Q<sub>6</sub> will hold the circuit in whatever state it was in when the latch was turned on.

The simple circuit of Figure 5 is not the best for speed because of the added capacitance of  $\Omega_5$  and  $\Omega_6$  and the fact that they can saturate unless the signal swings are very small. However, it can be adapted to the cascode stage quite nicely as illustrated in Figure 6. Drive for the positive feedback transistors is taken from the level shifters, and the collectors go to the emitters of the cascode. With this arrangement there is no significant capacitive loading on the gain stage at all. The current source is switched by another differential amplifier,  $\Omega_9-\Omega_{10}$ , referenced to the ECL logic threshold voltage. This provides the correct input levels for the Latch Enable being driven from a standard ECL gate as well as being very fast, since only currents are being switched.

The latch current source (1<sub>2</sub>) must be about 1mA greater than the input current source (1<sub>1</sub>) to ensure positive latching for any condition of input signal. Thus, for 5mA in the input stage, at least 6mA must be used to power the latch. This amounts to a lot of power consumed for a function that some users may never even need. However, there is a way to cut the latch standby power down to zero; this is accomplished by the addition of  $\Omega_7$  and  $\Omega_8$ , as shown in Figure 8.

To understand the function of these transistors, first refer to Figure 7. The differential voltage appearing across the emitters of the cascode transistors is equal to the input signal (for small input signals). This is because the currents through the lower pair of transistors in the cascode are equal to the corresponding currents through the upper pair, and the transistors are matched; therefore the differences in base-emitter voltages must be equal. Thus,  $Q_7$  and  $Q_8$  function as if they were




Figure 7. Cascode with "parallel" transistors

#### A NEW HIGH-SPEED COMPARATOR




Figure 8. Complete input cascode stage with latch

simply connected in parallel with  $Q_1$  and  $Q_2$ , as far as the net effect at the collector load resistors is concerned. To obtain the desired total stage gain, the current  $I_1$  can be 2mA and  $I_3$  can be 3mA.

Now refer to Figure 8. With the latch enable HIGH, Qg will be switched on and the 3mA current source will be supplied to the parallel transistors, Q7–Q8. The comparator functions normally, and no current is used up in the latch. When the latch enable goes LOW, I2 will be switched through Q10 to the positive feedback transistors, robbing 3mA from the gain stage and giving it to the latch. The latch current is now 1mA greater than the input stage current, but the total current required is still only 5mA. As with the latch transistors, the collectors of the parallel transistors are connected to the emitters of the cascode, so no additional capacitance is added across the load resistors. This places the requirement on Q7 and Q8 that they maintain their high fT at zero collector-tobase voltage.

The use of the parallel transistors has the added bonus that the input bias currents are decreased by more than a factor of two, thus reducing their influence on the offset voltage. The penalty paid is that all three pairs of junctions  $(Q_1-Q_2, Q_3-Q_4 \text{ and } Q_7-Q_8)$  add equally to the input offset. Once again, the processing must be carefully controlled to keep the overall offset within the 2mV goal.

The complete circuit of the comparator is given in Figure 9. It includes some additional refinements as well as the DC biasing, The drive for the latching transistors is taken from the emitters of the second cascode rather than from the level-shifting zeners. This removes their input capacitance from the level shifter and also ensures that Q10 cannot saturate. A resistor (Rg) is included to center the common-mode voltage at the input to the gate within its dynamic range; this prevents saturation of the gate or its current source over the expected range of signal swing, temperature drift and supply voltage variations. A separate ground is used for the output emitter followers so that heavy loading at the output will not couple back into the remainder of the circuit. The DC bias chain for the current sources is referenced to ground and the negative supply, so the output logic levels will track those of other ECL circuits connected to the same negative supply. The current sources are designed to stay constant with temperature, which keeps the open-loop gain high at elevated temperatures (>1000 at +125°C), and thus helps to maintain good propagation delay.




Figure 9. Complete schematic of the Am685 comparator

#### A NEW HIGH-SPEED COMPARATOR

#### PROCESS TECHNOLOGY

Circuit design requirements for high speed and a latch function result in an input structure that has three pairs of transistors, the matching of which determines the offset voltage. This dictates that the matching of VBE shall be extremely good between the transistors in each pair in order to meet the 2mV maximum offset voltage target. For the speeds necessary the transistor fT has to be in the region above 1 GHz, so high-frequency performance can not be compromised. The slew rate of the input stage has to be very high for acceptable response with large input signals. This is achieved by high operating current and low stray capacitances. It is very desirable to keep both the input bias current and the input offset current very low so that the impedances in the source voltages do not introduce intolerable input voltage errors. It would be possible to use a Darlington-connected input stage to achieve these low currents, but the penalty exacted in offset voltage, offset voltage drift, and propagation delay is unacceptable, so high current-gain transistors that match extremely well are needed. The problems are thus centered on achieving very wellmatched transistors with high beta and high fr.

As previously mentioned, it is desirable in a comparator to have a wide common-mode voltage range and high powersupply rejection ratio. This is facilitated by using Schottky diodes to clamp the collector-to-collector swings in the first two stages. Schottky diodes can be fabricated simply by making a window in the oxide over the N-type epitaxial layer and using the same evaporated aluminum as is used for the interconnects (see Figure 10). The contact potential between silicon and aluminum causes a potential barrier to the flow of electrons. Making the metal positive lowers this barrier, allowing electrons to pass over it by virtue of their thermal energy. This process is essentially the same as thermionic emission. Since these electrons are majority carriers, Schottky diodes show extremely fast turn-off characteristics, desirable in this application. Why the Schottky diode is so attractive is that the forward voltage necessary to produce a given current may be several hundred millivolts less than that required to produce the same current in a p-n junction diode of about the same size. It can thus be used as a "clamp" to prevent a bipolar transistor from saturating, when connected from collector to base so as to prevent the forward voltage of the collector-base diode from rising to a level sufficient to cause appreciable current flow in the collector-base diode. This is the common application in Schottky TTL circuits.

In the ECL comparator the use is different. Here they are used back-to-back to limit the differential voltage swings between the collectors in both the first and the second stages. Connected in this way the reverse voltage seen by one Schottky diode is equal to the forward voltage drop of the other diode. Because this voltage is so small reverse leakage is not a great problem. In the simple Schottky diode structure, as described above, the reverse leakage is high. Most of this leakage current is generated at the perimeter of the metal, where there is an electric field concentration. In order to reduce this field the metal is extended all around the opening in the oxide, overlaying this oxide. Spacing the metal from the silicon in this way reduces the field and hence the leakage. In applications where low leakage is critical, the use of a P+ guard ring is called for, but this carries with it extra capacitance, so in view of the fact that the reverse voltage is so low the guard ring technique was discarded for this application. Even so, the diodes used in the comparator have low leakage characteristics with a breakdown at about 45V.




Figure 10. Cross section of transistor and Schottky diode showing sinker and P+ base contact enhancement

At the very high speeds being considered, much effort has to go into reducing capacitances and resistances. Thinning down the epitaxial layer to the minimum required to sustain the voltages encountered is of benefit in two ways: 1) the collector-isolation sidewall area is reduced, lowering the collector-to-substrate capacitance; 2) the collector-series resistance is reduced. The two major contributions to collectorseries resistance are the resistance of the epitaxial material between the emitter and the buried N+ layer, and the resistance of the epitaxial layer between the collector contact and the buried layer. However, the first resistance is subject to reduction by conductivity modulation during operation of the device and thus is less important than the second term. The second term can be made very small by using a "sinker", which is a high concentration N-type diffusion from the surface, through the epitaxial layer, to the buried N+ layer. Contact to the collector is then made to the surface of the sinker. (see Figure 10)

Collector-to-base capacitance is held low by using very small dimensions and by using a relatively high epitaxial layer resistivity. The latter also serves to reduce the collector-tosubstrate capacitance. A further reduction in collector-to-base capacitance results from using a shallow, high sheet-resistivity diffusion for the base. However, this raises the base resistance, both because the bulk resistance from the contact to the active base region is increased and because the specific contact resistance is increased. These resistances may be reduced by depositing P+ regions under the base contact areas after the main base diffusion.

A compromise has to be made in selecting emitter width. Large emitters are desirable for VBE matching, but very small emitters are essential for high fT. A stripe emitter, .25-mil wide and 1-mil long, was chosen as optimum. A difference in width, between two otherwise identical emitters, of .01-mil will be sufficient to cause an offset voltage of 1 mV. From this, it can be seen that the photolithography must be extremely carefully controlled, since the offset voltages of three pairs of transistors are summed to give the total offset of the comparator, Because the emitters are so narrow the normal procedure of making a contact cut inside of the emitter cannot be used. Instead, the emitter oxide is simply dissolved in hydrofluoric acid immediately before the aluminum evaporation in order to expose the emitter. As a consequence, the lateral distance between the metal and the emitter-base junction is very small, being equal to the lateral diffusion of the emitter. This means that the sintering process must be carried out at a temperature lower than is customary in linear circuit manufacture in order to avoid short-circuiting the emitter-base junction by lateral migration of aluminum. An additional reason for lowering the sintering temperature is to avoid penetration of aluminum down through the emitter and base, causing emitter-to-collector shorts.

The requirement for high current gain, for low input bias currents, necessitates narrow base widths. Emitter-to-collector shorts can be a problem in these shallow, narrow-base structures. The probability of shorting can be minimized by careful cleaning procedures and by proper emitter doping levels. Keeping the emitter doping level low also reduces the magnitude of the "emitter dip" effect, whereby the diffusion coefficient of the boron in the region under the emitter, greatly increased by the lattice strain caused by the emitter, making it very difficult to achieve a narrow base width.

An area that is neglected in digital circuit processing, because high beta is not necessary, but which is of major importance in linear processing, is the control of surface conditions. It high current gains are to be realized, both the surface area of the emitter-base-depletion region and the surface recombination velocity must be minimized. The former implies that ionic contamination, such as sodium ions, must be eliminated and that the surface state charge density, Qss, should be made as low as possible. The surface recombination velocity is proportional to the fast surface state density and so can be minimized by making this density very low. These three goals; low ionic contamination, low Qss and low fast surface state density are achieved by using the well known techniques of MOS and linear circuit processing, such as annealing in an inert atmosphere and proper choice of sintering cycle.

In the interests of minimum capacitance, the metal interconnects are designed to be narrower than is usual in linear circuits. Special etching techniques have to be employed in order to reproduce these narrow lines reliably. These lines can be seen in the photomicrograph of Figure 11.




Figure 11. Photomicrograph of the Am685 comparator

#### PERFORMANCE

The primary design objective for the comparator was to obtain under 10ns propagation delay for large input signals with small overdrive. It should then be as fast or faster for any other input conditions. The performance of the Am685 comparator for a 100mV step input at various overdrives is shown in Figures 12 and 13. The propagation delay is measured from the time the input step crosses the input threshold voltage to the time the output crosses the logic threshold voltage. The input threshold voltage (i.e., the offset voltage) was adjusted for the figures so that the delay can be simply measured by




Figure 12. Tpd -"1" for 100mV step input and various overdrives (input = 5mV/cm, output = 200mV/cm)




Figure 13. Tpd –"0" for 100mV step input and various overdrives (input = 5mV/cm, output = 200mV/cm)

counting up 5, 10, or 20mV from the bottom of the input pulse. The input pulse, therefore, is displayed on a magnified scale to facilitate this measurement and also to illustrate the purity of input signal required to make accurate measurements at millivolt overdrives.

For a 100mV input step and 5mV overdrive, the propagation delay for a logical "0" is 6.3ns and for a logical "1" is about 300ps less. A graph of delay as a function of overdrive is given in Figure 14. It was previously stated that any other condition




Figure 14. Delay times as a function of input overdrive




Figure 15. Response to symmetrical input signals

of input signal should give faster response (refer back to Figure 1). This is demonstrated by Figure 15, which illustrates the response of the comparator to symmetrical inputs ranging from  $\pm 5mV$  to  $\pm 500mV$ . The speeds are at least 1 to 2ns faster than for small overdrives.

Figure 16 shows how the delay time varies with temperature. The adverse effects of resistor and gain changes at elevated temperatures result in an increase in delay from 6.3ns at  $25^{\circ}$ C to 8.4 ns at  $85^{\circ}$ C and 10.4 ns at  $125^{\circ}$ C. All of the above data were taken with output loads of 50 $\Omega$  connected to -2.0V. For lighter loading (such as  $500\Omega$  to -5.2V) the output rise and fall times and propagation delays are all slightly faster.

The usefulness of the latch is directly related to how quickly it can be enabled following a change in the input signal. The input signal must be present long enough to pass through the first stage of the comparator before the latching transistors can act upon it. The minimum time that the input must be present before the latch can be turned on is defined as the latch enable time. This is measured as the minimum time that must elapse




Figure 16. Delay times as a function of temperature

between the time the input step crosses the input threshold voltage and the time the latch enable input crosses the logic threshold voltage for which the comparator outputs will assume the correct states.





Figure 17. Latch enable time and latch aperature time for 100mV input step, 5mV overdrive (input = 5mV/cm, latch = 200mV/cm, output = 400mV/cm)

The performance of the latch function is illustrated by Figure 17. The input signal is the standard 100mV step with 5mV overdrive and is in the direction to cause the output to switch from a logical "0" to a logical "1". The delay of the latch signal relative to the input is adjusted until the output just switches to a "1"; this is the latch enable time and under these conditions is 1.8 ns. The difference between the latch timing for which the output just barely switches and when it does not switch is the latch aperture time; this is about 500ps for 5mV overdrive. The performance of the latch with input overdrive and temperature generally follows that of the propagation delays (Figure 14 and 16).

The overall performance of the Am685 is summarized in Table II. It is apparent from the table and the previous discussion that the device is ideally suited for applications where both precision and high speed are required, such as in analog-to-digital converters, data acquisition systems, and optical isolators. The device is the first in a family of new wideband linear integrated circuits designed to meet the requirements of very high-speed systems.

| Propagation Delay               |             |
|---------------------------------|-------------|
| (100mV step, 5mV overdrive)     | 6.5 ns MAX  |
| Input Offset Voltage            | 2.0mV MAX   |
| Average Temperature Coefficient |             |
| Of Input Offset Voltage         | 10µV/°C MAX |
| Input Offset Current            | 1.0μΑ MAX   |
| Input Bias Current              | 10µA MAX    |
| Common Mode Voltage Range       | ±3.3V MIN   |
| Common Mode Rejection Ratio     | 80dB MÍN    |
| Supply Voltage Rejection Ratio  | 70dB MIN    |
| Positive Supply Current         | 22 mA MAX   |
| Negative Supply Current         | 26 mA MAX   |



#### THE A-D APPLICATION

Very fast, precision, analog-to-digital conversion stands to benefit considerably from the availability of a fast comparator. As the block diagram of a fast 10-bit converter in Fig. 18 shows, a typical rapid conversion technique may resemble the use of feedforward compensation in an operational amplifier.

The analog input signal is sampled at the beginning of a conversion period and fed to a fast five-bit a-d converter, which provides the first five most significant bits of the output. These five bits also drive a companion d-a converter, which must be accurate to better than 10 bits. The output of the d-a converter is a replica of the input signal, quantized to five bits. This is compared with the actual input signal stored in the sample-and-hold amplifier. The difference between the two analog levels is the remaining part of the input signal that must be quantized. This difference is amplified and applied to another five-bit a-d converter to provide the five least-significant-bits of the final output.

Typical five-bit a-d converters may consist of 31 106-type comparators connected to the signal source and referenced to the full-scale input in steps of 1/32. The output of each comparator goes into a latch, and the latch outputs are decoded by three stages of TTL gages to develop the five-bit digital output.

Typical propagation delays are 40 ns for the comparators, 22 ns for the latches, and 10 ns for the decoding, resulting in a

total delay of 80 ns. Average settling time for the five-bit d-a converter and the difference amplifier together comes to about 200 ns, and the settling time for the input sample-and-hold amplifier is 70 ns. Thus, the over-all conversion time for this 10-bit converter amounts to 430 ns.

Substitution of the high-speed ECL comparator for the 106 type in each of the five-bit converters leads to a significant improvement in propagation delay. The typical delay of the comparator is about 6.5 ns, and no external latch is required. With ECL it is possible to wire-OR outputs, so only one level of decoding gates is required. Allowing 1.5 ns for the gates, the total five-bit conversion time is only 8 ns – a tenfold improvement over the existing circuit.

If the latch function of the comparators is used as the sampleand-hold for the first five-bit converter, the sample-and-hold can be put in parallel with the first quantization step, as shown by the dotted lines in Fig. 18. This eliminates its settling time from the over-all delay of the system. With the new comparator, the total 10-bit conversion time drops to 216 ns, with over 90% of the delay attributable to the d-a converter and the difference amplifier. Moreover, the availability of an 8 ns five-bit converter should provide the impetus to improve the slower sections of the system. A 10-bit a-d converter with a delay under 100 ns is not an extravagant prediction.




Figure 18. Analog to digital.

## Am685/Am686/Am687 DESIGNING WITH HIGH SPEED COMPARATORS

By Leonard Brown

#### INTRODUCTION

The Am685, Am686 and Am687 are a family of high-speed sampling comparators capable of detecting low-level signals of the order of 5-10mV in 12-15ns over the temperature range  $-55^{\circ}C \leq T_A \leq 125^{\circ}C$ . The Am686 is fully TTL-compatible and complementary outputs are available generated from a true differential output stage assuring a maximum output skew of under 2ns at 25°C. The Am685 and Am687 are single and dual ECL-compatible versions, respectively, and have output skews of less than 1ns. A high-speed latch is incorporated in the input stage permitting input signals to be acquired in 4.0ns maximum for the ECL versions and 6.0ns for the TTL device.

Applications of the devices are not limited to high-speed designs as the combination of the excellent DC input characteristics, availability of true differential outputs and the latch function permit unique solutions for slower speed applications where the response time of the comparators can be considered negligible.

#### THE SAMPLING COMPARATOR

The sampling comparator may be visualized as a conventional voltage comparator with the provision that the outputs may be latched into the logic states determined by the input signal conditions existing at the time of application of the latch signal. This is achieved by incorporating the latch circuitry in the input stage of the device. The minimum latch enable pulse width is necessarily less than the propagation delay of the device and, therefore, the comparator can be unlatched for a fraction of its propagation delay (4.0ns for the Am685). The outputs will then change in accordance with the input conditions existing at the time of the latch signal. Note: It is impossible for the comparator to oscillate under these conditions.

If the latch function is not used, the device operates as a conventional voltage comparator.

#### BACK TO BASICS

Comparators are designed to have both high gain and large bandwidth. This creates instability problems or oscillations when the device outputs are in the transition region. The tendency of a device to oscillate is a function of the layout, (poor layout increasing the amount of feedback caused by parasitic capacitance) and the source impedance of the circuit employed (The higher the source impedance the less parasitic coupling is necessary to cause oscillation.) It is mandatory with comparators of the gain and bandwidth of the Am6865, Am686 and Am687 to ensure that power supplies are well decoupled, lead lengths are kept as short as possible, and wherever possible (especially in the case of the Am686), a ground plane should be employed.

In addition to reducing the effects of stray capacitance, a ground plane substantially reduces the possibility of the

output current spike coupling back to the inputs through the ground lead when the TTL output stages switch.

The minimum slew rate at which the input signal must cross the threshold region to prevent oscillation, regardless of the particular layout parasitics, may be determined by applying a DC voltage to the input until the circuit just commences to oscillate and increasing this voltage until the oscillation ceases. The minimum necessary input slew rate is then given by  $\Delta V/t_{pd}$  MIN, where  $\Delta V$  is the input voltage required to prevent oscillation and  $t_{pd}$  MIN is the minimum propagation delay of the comparator.

The minimum slew rate will be found to be a function of source impedance and source impedance mismatch.

The curves of Figures 1 and 2 show the minimum slew rate for the Am686 as a function of source impedance and source impedance mismatch.




Figure 1. Minimum Slew Rate Versus Source Resistance (TO-5).




Figure 2. Minimum Slew Rate Versus Source Resistance (DIP).




Figure 3. Minimum Slew Rate Versus Source Resistance (TO – 5 & DIP).

It can be seen that unbalanced sources dramatically effect the minimum input slew rate required. Note that for optimum performance, the source impedance seen by the comparator should be both DC and AC balanced to reduce the differential feedback to a minimum.

The effect of an AC unbalanced source is seen especially on the Am686 as when the output switches, the output current spike is coupled back to the input. This can be eliminated by forcing the AC unbalance to result in positive feedback, which may be achieved by decoupling the inverting input or applying positive feedback via a 2-4pF capacitor from the Q output to the non-inverting input.

The curves of Figure 3 illustrate the improvement in minimum slew rate when a small amount of positive feedback is employed by virtue of a 2pF feedback capacitor.

#### OPTIMUM SOURCE CONDITIONS (Cf = 0pF)

With low source impedances (< 50 $\Omega$ ), the majority of the feedback between the output and the input occurs internal to the device. As the source impedance is raised, external feedback increases through the parasitic feedback capacitance until, at high source impedances, the external feedback dominates. This explains the anomolous characteristics of the minimum slew rate curves and suggests that the optimum source resistance for the device is between 300 and 500 $\Omega$  for a balanced sources.

#### OPTIMUM SOURCE CONDITIONS (Cf = 2pF)

With a source impedance of 100 $\Omega$ , the minimum slew rate is 0.15V/µs for the DIP configuration and 0.02V/µs for the TO-5. For balanced sources the minimum slew rate is 0.03V/µs for Rs  $\geq$  100 $\Omega$  and for a source impedance between 1k $\Omega$  and 3k $\Omega$ , the minimum slew rate is <0.02V/µs regardless of impedance, DC imbalance or package type.

The use of the feedback capacitor is recommended when:

- 1. The input slew rate is within a factor of 2 greater than the minimum theoretical slew rate.
- System constraints do not permit optimisation of layout and lead lengths.
- 3. Unbalanced source impedances are used (it is not always possible to provide input conditions which are both DC and AC balanced).

#### A FAMILY AFFAIR

It must be stressed that the concepts discussed concerning source imbalance and minimum input slew rate apply to all devices in the family. The Am686 was highlighted as it is more sensitive to layout constraints and parasitic feedback because of its significantly higher voltage gain.

Similarly all of the applications which follow may be implemented with any device in the series provided due caution is exercised with regard to the different output logic levels.

#### THE RELAXATION OSCILLATOR

The principal problems in the design of a classical relaxation oscillator are:

- 1. The variation in potential to which the energy storage device (normally a capacitor) is charged.
- 2. The variation in the threshold level at which the capacitor is to be discharged.
- The variation inherent in the sensor element (normally a comparator) in detecting equivalence between the threshold level and the capacitor's instantaneous potential.

The variations are all functions of both time and temperature and are the primary causes of frequency drift, symmetry error, and jitter.

By taking advantage of two unique properties of the Am686, a relaxation oscillator may be designed to eliminate the first two problems and reduce the third to a second-order effect for oscillation frequencies from 1MHz to 30MHz.

The true differential output stage of the comparator ensures that the Q and  $\overline{Q}$  outputs change within 1-2ns of each other. This feature ensures that the outputs can never be in the same logic state instantaneously, either HIGH or LOW, and that the only time they are equal in voltage is when traversing the logic uncertainty levels. This property permits the design of a threshold setting circuit that varies in accordance with the charging voltage applied to the timing capacitor. Therefore, any change in charging potential is automatically compensated by a corresponding change in threshold level.

Second, the combination of the short propagation delay 7-10ns, the minimum difference in propagation delay between outputs and the stability of these delays with temperature assures square wave symmetry of better than 1% @ 1MHz and 5% @ 25MHz and a frequency stability of 1% @ 10MHz and 4% @ 25MHz.

The above statements are true from device to device and over the operating temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C. Over the industrial temperature range, a factor of two improvement should be obtained.

#### **CIRCUIT THEORY (Fig. 4)**

Assuming the circuit is in an oscillating mode, the voltage appearing at the non-inverting terminal will alternate between  $V_X$  and  $V_Y$  where:

$$V_{X} = \frac{R_{1}}{(R_{1} + R_{2})} (V_{OH} - V_{OL}) + V_{OL} \text{ and}$$
$$V_{Y} = \frac{R_{2}}{(R_{1} + R_{2})} (V_{OH} - V_{OL}) + V_{OL}$$

When  $V_{+|N} = V_X$ , the timing capacitor C will be charging towards  $V_{OH}$ , and when  $V_{+|N} = V_Y$ , the timing capacitor will be discharging towards  $V_{OL}$ .




Figure 4. Circuit Design.

After the voltage on the capacitor equals the voltage on the non-inverting input, a finite time will elapse before the output of the circuit changes, during which time (the propagation delay of the Am686) the capacitor will continue to charge towards VOH, or discharge towards VOL.

Therefore, the capacitor will charge to a voltage

$$V_{A} = V_{OH} - e^{-t_{PHL}/CR} \cdot (V_{OH} - V_{X})$$

and discharge to a voltage

$$V_{B} = V_{OL} + e^{-t_{PLH}/CR} \cdot (V_{Y} - V_{OL})$$

where  $t_{PHL}$  and  $t_{PLH}$  = propagation delay of the Am686 from the inputs to the output changing from HIGH – LOW and LOW – HIGH respectively.

The time to charge from  $V_B$  to  $V_A$  which is the positive half cycle is given by:

t<sup>+</sup> = CR 1n 
$$\frac{V_{OH} - V_B}{V_{OH} - V_A}$$

substituting for  $V_A$  and  $V_B$ 

$$t^+ = CR \ln \left[ \left( \frac{R_1}{R_2} + 1 \right) e^{tPHL/CR} - 1 \right]$$

Similarly the negative half cycle is given by:

$$t^{-} = CR \ln \frac{V_{A} - V_{OL}}{V_{B} - V_{OL}}$$
$$t^{-} = CR \ln[(\frac{R_{1}}{R_{2}} + 1) e^{tPLH/CR} - 1]$$

Note: The only assumptions are:

- 1.  $(V_{OH} V_{OL})$  of the Q output =  $(V_{OH} V_{OL})$  of the Q output.
- 2. Offset voltage and offset current errors are negligible. 3.  $e^{t_{PLH}/CR} \times e^{-t_{PHL}/CR} = 1$

The only factor affecting pulse width variation is, therefore, tp<sub>HL</sub> and tp<sub>LH</sub>. As tp<sub>HL</sub> > tp<sub>LH</sub> by 1-2ns, it is therefore anticipated that t<sup>+</sup> will be marginally greater than t<sup>-</sup>.

#### MINIMUM OPERATING FREQUENCY

For the Am686, it is specified that the minimum slew rate at the input to insure that the device will not oscillate in the transition region is  $1V/\mu s$ . This will determine the minimum operating frequency of the circuit.

The rate of change of voltage on the timing node is given by:

$$\rho = \frac{\partial v}{\partial t} = \frac{Vo}{CR} \times e^{-t/CR}$$

In the circuit,

a) Vo = V<sub>OH</sub> - V<sub>B</sub> (assuming positive ramp)  
and  
b) t = CR 1n [
$$\{\frac{R_1}{R_2} + 1\}$$
 e<sup>tpHL/CR</sup> -1]

As the slew rate is only critical in determining the lowest operating frequency, it may be assumed that  $e^{t_{PHL}/CR} = 1$  (CR >>>  $t_{PHL}$ ); therefore, Vo =  $V_{OH} - V_B \approx V_{OH} - V_Y$ 

$$V_0 = (V_{OH} - V_{OL}) \frac{R_1}{R_1 + R_2}$$
 and  $t = CR \ln \frac{R_1}{R_2}$ 

$$\therefore \rho = \frac{\partial v}{\partial t} = \frac{(V_{OH} - V_{OL})}{CR} \times \frac{R_1}{R_1 + R_2} \times \frac{R_2}{R_1}$$
$$= \frac{\Delta V}{CR} \times \frac{R_2}{R_1 + R_2}$$

where,  $\Delta V = (V_{OH} - V_{OL})$ 

The minimum operating frequency

$$f_{\rm MIN} = \frac{1}{2 \, \rm CR \, 1n \, \frac{R_1}{R_2}}$$

substituting

$$CR = \frac{\Delta V}{\rho} \frac{R_2}{R_1 + R_2} \qquad f_{MIN} = \frac{\rho}{2\Delta V} \times \frac{(R_1/R_2 + 1)}{\ln R_1/R_2}$$

The expression for minimum frequency indicates that an optimum ratio of  $R_1/R_2$  exists that is independent of any particular RC time constant which may have been chosen.

The ratio may be determined by differentiating  $f_{MIN}$  with respect to  $\mathsf{R}_1/\mathsf{R}_2.$ 


$$\frac{\partial f_{\text{MIN}}}{\partial \frac{R_1}{R_2}} = \frac{\rho}{2\Delta V} \times \frac{\frac{\ln \frac{R_1}{R_2} - (\frac{R_1}{R_2} + 1)}{(\ln \frac{R_1}{R_2})^2}}{(\ln \frac{R_1}{R_2})^2}$$
$$= \frac{\rho}{2\Delta V} \times \frac{\ln \frac{R_1}{R_2} - 1 - \frac{R_2}{R_1}}{(\ln \frac{R_1}{R_2})^2}$$
Setting  $\frac{\partial \frac{F}{R_1}}{\partial \frac{R_1}{R_2}} = 0$ 
$$\ln \frac{R_1}{R_2} - 1 - \frac{R_2}{R_1} = 0$$
$$\frac{R_1}{R_2} = \frac{1}{\ln \frac{R_1}{R_2} - 1}$$
$$\therefore \frac{R_1}{R_2} = 3.59112$$

Therefore, the lowest frequency the oscillator will perform consistent with the  $1V/\mu s$  constraint is:

$$f_{MIN} = \frac{1 \times 4.6}{2 \times 3.5 \ln 3.6} = .513 MHz$$

#### **D.C. OFFSET ERRORS**

The presence of DC errors resulting from the bias and offset currents and offset voltage of the Am686 will cause the V<sub>Y</sub> and V<sub>X</sub> thresholds to be both shifted either positive or negative by an equal amount  $\delta V$  where  $\delta V$  is the sum of all such errors. The magnitude of these effects may be calculated as follows: When the capacitor is discharging –



$$V_{(t)} = V_0 e^{-t/CR}$$

$$\frac{dv}{dt} = -\frac{1}{CR} V_0 e^{-t/CR} = -\frac{1}{CR} V_{(t)}$$

$$\delta t_1 = -\frac{\delta V}{V_{(t_1)}} CR$$

$$\delta t_2 = \frac{-\delta VCR}{V_{(t_2)}}$$


$$\Delta t^- \text{ Negative Pulse Width Change =}$$

$$\delta t_2 - \delta t_1 = \delta VCR \frac{V_{(t_2)} - V_{(t_1)}}{V_{(t_1)} V_{(t_2)}}$$

$$As V_X = V_{t_1}, V_Y = V_{t_2}$$

$$\Delta t^{-} = \frac{\delta VCR (V_{Y} - V_{X})}{V_{X} V_{Y}}$$

Similarly for the positive pulse





$$V_{t} = Vo (1 - e^{-t/CR})$$
  
Whence, dv/dt =  $\frac{1}{CR}$  (Vo - V<sub>(t</sub>))

$$\therefore \delta t_1 = \frac{\delta VCR}{Vo - V_{t_1}}$$

$$\delta t_2 = \frac{\delta VCR}{Vo - V_{t_2}}$$

Positive Pulse Width Change  $\Delta t^+ = \delta t_2 - \delta t_1$ 

$$= \delta VCR \frac{1}{Vo - V(t_2)} - \frac{1}{Vo - V(t_1)}$$

In the circuit  $V_{t_2} = V_X, V_{t_1} = V_Y, V_0 - V_X = V_Y$ 

$$\Delta t^{+} = \delta \text{VCR} \left( \frac{1}{V_{Y}} - \frac{1}{V_{X}} \right) = \delta \text{VCR} \frac{V_{X} - V_{Y}}{V_{X} V_{Y}} = -\Delta t^{-1}$$

 $\therefore$  Offset errors do not affect the frequency of oscillation, only the symmetry of the waveshape.

#### SYMMETRY ERROR

Symmetry S = 
$$\frac{\Delta t^{+} - \Delta t^{-}}{2T}$$
 x 100% where T = CR 1n  $\frac{V_{Y}}{V_{X}}$   
S =  $\frac{2\Delta t^{+}}{2T}$  x 100%  
=  $\frac{\delta VCR (V_{X} - V_{Y})}{V_{X}V_{Y}}$  x  $\frac{1}{CR \ln V_{Y}/V_{X}}$ 

Symmetry is worse for maximum value of  $V_X - V_Y$ . Maximum value of  $V_X - V_Y$  occurs when  $R_1$  and  $R_2$  are arranged for minimum operating frequency, i.e.,  $R_1/R_2 = 3.6$ 

Substituing  $\delta V = 5 m V$ 

$$V_X/V_Y = 3.6$$
  
 $V_XV_Y = \frac{1}{4.6} V_{OH} \times \frac{3.6}{4.6} V_{OH}$ 

 $V_{OH} = 3.5V$  and neglecting  $V_{OL}$ 

Symmetry is < 0.38%

- Note: 1. For any given ratio of  $R_1 : R_2$  (i.e.,  $V_X$  and  $V_Y$ ), offset voltage Symmetry error is independent of frequency.
  - 2. Symmetry improves to .33% @ R<sub>1</sub>:R<sub>2</sub> = 2.5

#### EXTENDING LOW FREQUENCY PERFORMANCE

If it is necessary to extend the lower limit of the oscillation frequency, a small amount of positive feedback may be introduced by connecting a 2-4pF capacitor between the Q output and the non-inverting input. This will decrease the minimum input slew rate required and enable oscillation frequencies of 1kHz to be achieved without spurious oscillations occuring on the rising or falling edges of the waveform. At frequencies below 1MHz, it is not necessary to take into account any potential frequency shift this additional feedback introduces. (Above 1MHz, it is not necessary to use this additional feedback.)

#### PERFORMANCE CHARACTERISTICS:




Figure 7. Percentage Change in Frequency Versus Case Temperature.




Figure 8. Change in Symmetry Versus Case Temperature.




Figure 9. Output Waveform at 1.0MHz.




Figure 10. Output Waveform at 10MHz.

### Am685/Am686/Am687




Figure 11. Output Waveform at 24 MHz and Expanded Falling Edge Exhibiting <50 ps Jitter.




Figure 12. Change in Pulse Width and Jitter from  $25^{\circ}$ C to  $125^{\circ}$ C, f = 10MHz.




Figure 13. Expanded Fall Time Showing Change in Pulse Width from 25°C to 125°C, f = 1.0MHz, (Jitter  $\sim$  300 ps).




Figure 14. Circuit and Component Values used in Obtaining Performance Characteristics.

#### LOW LEVEL PULSE DETECTOR




Figure 15.

#### **CIRCUIT OPERATION**

The input resistance is essentially determined by R4 which was chosen to be  $1k\Omega$  on the basis that most sources would not be unduly loaded at this value and consequentially higher values would make the circuit excessively prone to oscillation. To minimize bias current errors, the inverting input is connected to the 10mV reference source (R<sub>1</sub> and R<sub>2</sub>) through an equal-valued resistor (R<sub>3</sub>).

Positive feedback is provided by  $C_f$  which provides a 50-60mV, 3-4ns pulse, significantly improving the switching time and narrowing the uncertainty region for pulses just in excess of the 10mV threshold.

#### Am685/Am686/Am687

Capacitor C1 provides A-C coupling and thus isolates the circuit from slowly varying signals which may be superimposed on the signal to be detected. Such is the case for a detector sensing the output from a fibreoptic cable receiver. The A-C coupling imposes additional constraints; namely, the repetition rate and duty cycle of the input signal.

The signal which is seen by the non-inverting terminal and then compared to the reference is not simply the peak value of the input pulse but the peak value less the average D.C. value of the input signal.

Assuming a 20mV input pulse, 20ns wide and repeated every 20ns, the signal seen across  $R_4$  will be as follows:




Figure 16.

By the ninth pulse, the peak signal will be 15.2mV dropping to 14.6mV by the end of the pulse; thus, after a pulse train of ~10 pulses, the detector will not detect the incoming signal.

Additionally, consider the case of a 20ns pulse repeated every 60 nanoseconds.




Figure 17.

The peak signal at the input will now be only 15mV; therefore, the maximum repetition rate consistent with providing a 5.0mV overdrive is 1/80ns or 12.5MHz.

Therefore, the circuit will only successfully detect 20mV, 20ns signals if: a) the pulse train is  $\leq$  10 pulses or b) the repetition rate  $\leq$  12MHz.

To compensate for these problems, a DC feedback signal is generated by  $R_A$ ,  $R_B$  and  $C_C$ , which adjusts the reference level accordingly.

RA and C<sub>C</sub> form a low-pass filter that gives a maximum DC level of 1.7 volts at a 1:1 duty cycle. At this duty cycle, it is required to reduce the reference level by 5mV to maintain adequate overdrive. R<sub>B</sub> and R<sub>4</sub> form an attenuator and the DC voltage level returned to the non-inverting input = 1.7V x R<sub>4</sub>/(R<sub>4</sub> + R<sub>B</sub>) = 4.3mV. Using this network permits the circuit to work up to 25MHz, or better than a 1 : 1 duty cycle and removes the limitation imposed by the input A-C coupling.

Note: The response time of the feedback path must be the same as the input network; i.e.,  $R_{ACC} = R_{4C1}$  in order for the feedback to follow rapid changes in repetition rate or duty cycle.

#### PRECISION MONOSTABLE

Commercially available one-shots encounter problems in the generation of narrow (< 100ns) pulses. Namely, there is a significant delay between the input pulse and the output pulse of the order of 20ns and the resultant output pulse width is highly temperature dependent due to the variation in internal delays with temperature. Second, the input pulse must be of the logic level for the type of logic employed in the design – TTL, DTL, RTL, etc. Thus, the circuits are incapable of responding to low-level input signals in the millivolt range.

The Am685 series of sampling comparators can be employed in the design of a custom one-shot to overcome both of these problems.

Figure 18 shows the design of a monostable employing the Am686 to generate precision output pulses in the 20-100ns range and the values shown are for a 50ns pulse width.




Figure 18.

The timing diagram illustrates the circuit operation.





Figure 19.

#### Am685/Am686/Am687

The hysteresis is essentially symmetrical about zero and between ±5 and ±50mV of hysteresis can be generated before the relationship between the latch voltage and the thresholds become too sensitive.

The hysteresis is independent of changes in the positive supply voltage and the input common mode range and varies only with changes in temperature and negative supply voltage.






Figure 25. Change in Hysteresis Versus Change in Negative Supply Voltage.





Figure 24. Input Hysteresis Versus Latch Voltage, T<sub>A</sub> = 25°C.



NPU'

NVER



The circuit triggers on the negative-going edge of the input pulse and the Q output switches high. The output signal is attenuated by  $R_A$  and  $R_B$  to keep the coupled pulse inside the common mode limits of the device. The output remains high until the voltage on the non-inverting input reaches the threshold set by  $R_1$  and  $R_2$ . In order that the pulse width be independent of the input pulse amplitude, it is important to make the input time constant small compared to the desired output pulse width.

A unique feature of the circuit is the use of the differential outputs of the device to set the threshold,  $V_{th}$  thus providing temperature compensation and a reduction in pulse width variation from device to device.

Diode D<sub>1</sub> shortens the recovery time of the timing capacitor and permits retriggering 30ns after the end of the pulse with less than a 5% change in pulse width.

Complete isolation of the input signal and the timing network may be achieved by employing the latch function as shown below:




Figure 20.

When the input signal exceed  $V_{REF}$ , the output will switch and latch the comparator in the high state. When timing capacitor charges to the latch threshold, the latch will become disabled and the output will switch back to zero, providing the input is now below  $V_{REF}$ .

The advantages of this approach are:

- 1. No interaction between input signal and timing capacitor.
- 2. The input threshold set by  $\mathsf{V}_{\mathsf{REF}}$  is independent of the timing threshold.

Thus, the input threshold can be varied from millivolts to volts. A practical circuit is shown:




Figure 21.

The circuit is applicable for situations where accuracy of trigger threshold is important, a large variation in input signal level is expected or the input signal level is low. Timing accuracy (pulse width) is independent of the amplitude of the input pulse, but the output pulse width varies with temperature in accordance with the temperature dependence of the latch threshold ( $\sim 3.0 \text{mV/}^{\circ}\text{C}$  for Am686).

#### APPLICATIONS REQUIRING INPUT HYSTERESIS

Comparators are frequently employed in systems where it is required that the transfer function contain a defined amount of hysteresis. Conventional comparators employing positive feedback can be used to generate hysteresis as shown below:




Figure 22.


Drawbacks of this technique include:

- Response time of hysteresis loop ≥ comparator propagation delay
- 2. Hysteresis varies with VOH and VOL changes
- 3. Hysteresis is not centered about zero unless an additional reference is used.

By utilizing the latch function on the Am685, Am686 and Am687, hysteresis can be inserted in a manner to overcome these drawbacks; namely:

- 1. Response time of hysteresis loop << propagation delay
- 2. Hysteresis not affected by VOH and VOL changes
- 3. Hysteresis is symmetrical about zero.
- 4. Full input differential capability maintained over complete common mode range.

The hysteresis is obtained by applying a slight bias to the latch inputs. The technique is illustrated in the test circuit shown for the Am687.





+2.7, -3.3

80

70

2.5

0.5

40

32

400

.7, -3.3

80

70

2.7

0.5

42

34

415

VMIN

dB MIN

dB MIN.

V MIN,


V MAX.

mA MAX.

mA MAX.

mW MAX.

#### COMPARATOR PERFORMANCE SPECIFICATIONS (Cont.)



Input Voltage Range

Output HIGH voltage

Output LOW Voltage

Power Dissipation

Positive Supply Curren

Negative Supply Current

Common Mode Rejection Ratio

Supply Voltage Rejection Ratio

VCM

CMRR

SVRR

VOH

VOL

1+


1-

PDISS

LIC-189

#### CONNECTION DIAGRAMS

O LATCH ENABLE




 $\mathsf{R}_\mathsf{S} \leq 100\,\Omega$ 

| t <sub>pd+</sub>           | Propagation Delay,                                                                                                                                            | T <sub>A</sub> (min.) < T <sub>A</sub> < 25°C | 12                                  | 12                | ns MAX.      |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------|-------------------------------------|-------------------|--------------|
| -pu+                       |                                                                                                                                                               | TA = TA (max.)                                | 15                                  | 15                | ns MAX.      |
|                            | Propagation Delay,                                                                                                                                            | TA (min.) < TA < 25°C                         | 12                                  | 12                | ns MAX.      |
| pd- Input to Output LOW    | TA = TA (max.)                                                                                                                                                | 15                                            | 15                                  | ns MAX.           |              |
| ∆t <sub>pd</sub>           | Difference in Propagation Delay<br>between Outputs                                                                                                            | T <sub>A</sub> = 25°C                         | 2.0                                 | 2.0               | ns MAX.      |
| 9mW/<br>3. Unless<br>input | te metal can package, derste at 6.8mW<br>C for operation at ambient temperatur<br>otherwise specified, $V^* = +5.0V$ , $V^{-1}$<br>step with 5.0mV overdrive. | es above 115°C.                               | s at V <sub>OL</sub> . The switchin | g characteristics | are for a 10 |

 $R_{S} \le 100 \Omega, -3.3 V \le V_{CM} \le +2.7 V$ 

IL = -1.0mA, VS = VS (min.)

IL = 10mA, VS = VS (max.)



## Data Conversion Products – Section III

| AmDAC-08          | 8-Bit High-Speed Multiplying D/A Converter                    | 3-1  |
|-------------------|---------------------------------------------------------------|------|
| LF198             | Monolithic Sample and Hold Circuits                           |      |
| LF298             | Monolithic Sample and Hold Circuits                           | 3-7  |
| LF398             | Monolithic Sample and Hold Circuits                           |      |
| Am1508/1408       | 8-Bit Multiplying D/A Converter                               |      |
| SSS1508A/1408A    | 8-Bit Multiplying D/A Converter                               |      |
| Am2502            | 8-Bit/12-Bit Successive Approximation Registers               |      |
| Am2503            | 8-Bit/12-Bit Successive Approximation Registers               | 3-18 |
| Am2504            | 8-Bit/12-Bit Successive Approximation Registers               | 3-18 |
| Am25L02           | Low Power, 8-Bit/12-Bit Successive Approximation Registers    | 3-24 |
| Am25L03           | Low Power, 8-Bit/12-Bit Successive Approximation Registers    | 3-24 |
| Am25L04           | Low Power, 8-Bit/12-Bit Successive Approximation Registers    | 3-24 |
| Am6070            | Companding D-to-A Converter for Control Systems               | 3-28 |
| Am6071            | Companding D-to-A Converter for Control Systems               | 3-40 |
| Am6072            | Companding D-to-A Converter for PCM Communication Systems     | 3-52 |
| Am6073            | Companding D-to-A Converter for PCM Communication Systems     | 3-64 |
| Am6080            | Microprocessor System Compatible 8-Bit High-Speed Multiplying |      |
|                   | D/A Converter                                                 | 3-76 |
| Am6081            | Microprocessor System Compatible 8-Bit High-Speed Multiplying |      |
|                   | D/A Converter                                                 | 3-84 |
| Application Notes |                                                               |      |
| Companding DAC    |                                                               | 3-96 |

AmDAC-08 8-Bit High Speed Multiplying D/A Converter

#### **Distinctive Characteristics**

- Fast settling output current 85nsec
- Full scale current prematched to ±1.0 LSB
- Direct interface to TTL, CMOS, ECL, HTL, NMOS
- Nonlinearity to ±0.1% max over temperature range
- High output impedance and compliance -10V to +18V

- Différential current outputs
- Wide range multiplying capability 1.0MHz bandwidth

sple.

- Low FS current drift ±10ppm/°C
- Wide power supply range ±4.5V to ±18V
- Low power consumption 33mW @ ±5V

#### **GENERAL DESCRIPTION**


The DAC-08 series of 8-bit monolithic multiplying Digitalto-Analog Converters provide very high speed performance coupled with low cost and outstanding applications flexibility.

Advanced circuit design achieves 85 nsec settling times with very low "glitch" and a low power consumption. Monotonic multiplying performance is attained over more than a 40 to 1 reference current range. Matching to within 1 LSB between reference and full scale currents eliminates the need for full scale trimming in most applications. Direct interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic inputs.

High voltage compliance dual complementary current outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-to-peak output swing. In many applications, the outputs can be directly converted to voltage without the need for an external op amp. All DAC-08 series models guarantee full 8-bit monotonicity, and nonlinearities as tight as 0.1% over the entire operating temperature range are available. Device performance is essentially unchanged over the  $\pm 4.5V$  to  $\pm 18V$  power supply range, with 33mW power consumption attainable at  $\pm 5V$  supplies.


The compact size and low power consumption make the DAC-08 attractive for portable and military/aerospace applications. All devices are processed to MIL-STD-883.

DAC-08 applications include 8-bit, 1.0µsec A/D converters, servo-motor and pen drivers, waveform generators, audio encoders and attenuators, analog meter drivers, programmable power supplies, CRT display drivers, high speed modems and other applications where low cost, high speed and complete input/output versatility are required.



#### ORDERING INFORMATION

| $-55^{\circ}$ C to $+125^{\circ}$ C |                                                                                                          |
|-------------------------------------|----------------------------------------------------------------------------------------------------------|
| 55 6 to +125 6                      | ±.1%                                                                                                     |
| –55°C to +125°C                     | ±.19%                                                                                                    |
| 0°C to +70°C                        | ±.19%                                                                                                    |
| 0°C to +70°C                        | ±.39%                                                                                                    |
| 0°C to +70°C                        | ±.1%                                                                                                     |
| 0°C to +70°C                        | ±.1%                                                                                                     |
| 0°C to +70°C                        | ±.19%                                                                                                    |
| 0°C to +70°C                        | ±.39%                                                                                                    |
|                                     | 0° C to +70° C<br>0° C to +70° C |



### AmDAC-08

## **MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ Unless Otherwise Noted)


| Operating Temperature                | ····            |
|--------------------------------------|-----------------|
| DAC-08AQ, Q                          | –55°C to +125°C |
| DAC-08EQ, CQ, HQ                     | 0°C to +70°C    |
| Storage Temperature                  | -65°C to +150°C |
| Power Dissipation                    | 500mW           |
| Derate above 100°C                   | 10mW/°C         |
| Lead Temperature (Soldering, 60 sec) | 300°C           |

| V+ supply to V- Supply                            | 36V           |
|---------------------------------------------------|---------------|
| Logic Inputs V- to                                | o V+ plus 36V |
| V <sub>LC</sub>                                   | V- to V+      |
| Analog Current Outputs                            | See Fig. 12   |
| Reference Inputs (V14, V15)                       | V- to V+      |
| Reference Input Differential Voltage (V14 to V15) | ±18V          |
| Reference Input Current (I14)                     | 5.0mA         |


### ELECTRICAL CHARACTERISTICS (V<sub>S</sub> = ±15 V, I<sub>REF</sub> = 2.0 mA) AmDAC-08A AmDAC-08

|                     |                                   | AmDAC-08H An         |                                                                                       |                                    | Ar       | nDAC-08 | BE    | AmDAC-08C |          |            |      |         |       |          |
|---------------------|-----------------------------------|----------------------|---------------------------------------------------------------------------------------|------------------------------------|----------|---------|-------|-----------|----------|------------|------|---------|-------|----------|
| Parameter           | Descri                            | ption                | Test                                                                                  | Conditions                         | Min.     | Тур.    | Max.  | Min.      | Тур.     | Max.       | Min. | Тур.    | Max.  | Units    |
|                     | Resolution                        |                      |                                                                                       |                                    | 8        | 8       | 8     | 8         | 8        | 8          | 8    | 8       | 8     | Bits     |
|                     | Monotonicity                      |                      |                                                                                       |                                    | 8        | 8       | 8     | 8         | 8        | 8          | 8    | 8       | 8     | Bits     |
|                     | Nonlinearity $T_A = MIN. to MAX.$ |                      |                                                                                       |                                    |          | ±0.1    |       |           | ±0.19    |            |      | ±0.39   | %FS   |          |
| ts                  | Settling Time                     |                      | To ±1/2 LS<br>switched Of<br>T <sub>A</sub> = 25°C                                    |                                    | E        | 85      | 135   |           | 85<br>85 | 135<br>150 |      | 85      | 150   | ns       |
| tPLH,               | Propagation                       | Each Bit             |                                                                                       | T <sub>A</sub> = 25°C              |          | 35      | 60    |           | 35       | 60         |      | 35      | 60    |          |
| <sup>t</sup> PHL    | Delay                             | All Bits<br>Switched | T <sub>A</sub> = 25°C                                                                 |                                    |          | 35      | 60    |           | 35       | 60         |      | 35      | 60    | ns       |
| TCIFS               | Full Scale Ter                    | npco                 |                                                                                       |                                    |          | ±10     | ±50   |           | ±10      | ±50        |      | ±10     | ±80   | ppm/°C   |
| v <sub>oc</sub>     | Output Volta                      | ge Compliance        | Full scale current<br>change < $1/2$ LSB<br>ROUT > 20 Meg $\Omega$ typ.               |                                    | -10      |         | +18   | -10       |          | +18        | -10  |         | +18   | Volts    |
| I <sub>FS4</sub>    | Full Scale Current                |                      | V <sub>REF</sub> = 10<br>R <sub>14</sub> , R <sub>15</sub> =<br>T <sub>A</sub> = 25°C |                                    | 1.984    | 1.992   | 2.000 | 1.94      | 1.99     | 2.04       | 1.94 | 1.99    | 2.04  | mA       |
| IFSS                | Full Scale Syr                    | nmetry               | IFS4 - IFS                                                                            | IFS4 - IFS2                        |          | ±0.5    | ±4.0  |           | ±1.0     | ±8.0       |      | ±2.0    | ±16   | μA       |
| IZS                 | Zero Scale Cu                     | irrent               |                                                                                       |                                    |          | 0.1     | 1.0   |           | 0.2      | 2.0        |      | 0.2     | 4.0   | μA       |
| IFSR                | FSR Output Current Range          | nt Range             | V <sup>-</sup> = -5.0                                                                 |                                    | 0        | 2.0     | 2.1   | 0         | 2.0      | 2.1        | 0    | 2.0     | 2,1   | mA       |
|                     |                                   |                      | V = -7.0                                                                              | / to18V                            | 0        | 2.0     | 4.2   | 0         | 2.0      | 4.2        | 0    | 2.0     | 4.2   | 1        |
| VIL                 | Logic Input                       | Logic "O"            | V <sub>LC</sub> = 0V                                                                  |                                    |          |         | 0.8   |           |          | 0.8        |      |         | 0.8   | Volts    |
| v <sub>iH</sub>     | Levels                            | Logic "1"            |                                                                                       |                                    | 2.0      |         |       | 2.0       |          |            | 2.0  |         |       |          |
| Ι <sub>ΙL</sub>     | Logic Input                       | Logic "O"            | V <sub>LC</sub> = 0V                                                                  | V <sub>IN</sub> =10V to<br>+0.8V   |          | -2.0    | 10    |           | 2.0      | -10        |      | -2.0    | -10   | μΑ       |
| Чн                  | Current                           | Logic "1"            |                                                                                       | V <sub>IN</sub> = 2.0 V to<br>18 V |          | 0.002   | 10    |           | 0.002    | 10         |      | 0.002   | 10    |          |
| v <sub>IS</sub>     | Logic Input S                     |                      | V <sup>-</sup> = −15V                                                                 |                                    | -10      |         | +18   | -10       |          | +18        | -10  |         | +18   | Volts    |
| VTHR                | Logic Thresho                     |                      | V <sub>S</sub> = ±15V                                                                 |                                    | -10      |         | +13.5 | -10       |          | +13.5      | -10  |         | +13.5 | Volts    |
| I <sub>15</sub>     | Reference Bia                     |                      |                                                                                       |                                    |          | -1.0    | -3.0  | <u> </u>  | -1.0     | 3.0        | ļ    | -1.0    | -3.0  | μΑ       |
| dl/dt               | Reference Inp                     | out Slew Rate        |                                                                                       |                                    | 4.0      | 8.0     |       | 4.0       | 8.0      | ļ          | 4.0  | 8.0     |       | mA/μs    |
| PSSI <sub>FS+</sub> | Power Supply                      | Sensitivity          | V <sup>+</sup> = 4.5 V                                                                |                                    |          | ±0.0003 | ±0.01 |           | ±0.0003  | ±0.01      |      | ±0.0003 | ±0.01 | %/%      |
| PSSIFS              |                                   | ochine (             | V <sup></sup> = -4.5<br>I <sub>REF</sub> = 1.0                                        |                                    |          | ±0.002  | ±0.01 |           | ±0.002   | ±0.01      |      | ±0.002  | ±0.01 |          |
| 1+                  |                                   |                      | $V_S = \pm 5.0 V$                                                                     | , I <sub>REF</sub> = 1.0mA         |          | 2.3     | 3.8   |           | 2.3      | 3.8        |      | 2.3     | 3.8   |          |
| 1-                  | Power Supply Current              |                      |                                                                                       |                                    |          | -4.3    | -5.8  |           | -4.3     | -5.8       |      | -4.3    | -5.8  | 4        |
| 1+                  |                                   |                      | -                                                                                     | +5.0V, -15V, 2.4 3.8 2.4           | 3.8      | ļ       | 2.4   | 3.8       | mA       |            |      |         |       |          |
| 1-                  |                                   | IREF = 2.0mA         |                                                                                       | -6.4                               | 7.8      |         | -6.4  | -7.8      |          | -6.4       | 7.8  | 1       |       |          |
| 1+                  |                                   |                      | Vs = ±15V                                                                             | , I <sub>REF</sub> ≈ 2.0 mA        |          | 2.5     | 3.8   | I         | 2.5      | 3.8        | I    | 2.5     | 3.8   | 4        |
| 1-                  |                                   |                      |                                                                                       |                                    |          | 6.5     | 7.8   | I         | -6.5     | -7.8       | ļ    | -6.5    | -7.8  | <u> </u> |
| _ ·                 |                                   |                      | ±5.0V, IRE                                                                            |                                    |          | 33      | 48    |           | 33       | 48         | 1    | 33      | 48    | 4        |
| PD                  | Power Dissipa                     | ation                |                                                                                       | V, I <sub>REF</sub> = 2.0 m/       | <u>`</u> | 108     | 136   |           | 108      | 136        |      | 108     | 136   | mW       |
|                     |                                   |                      | ±15 V, I <sub>RE</sub>                                                                | = = 2.0 mA                         |          | 135     | 174   |           | 135      | 174        |      | 135     | 174   |          |

#### AmDAC-08





#### **BASIC CONNECTIONS (Cont.)**



$$I_{FS} \cong \frac{255}{256} I_{REF}$$

FOR COMPLEMENTARY OUTPUT (OPERATION AS NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO  $\overline{I_O}$  (PIN 2), CONNECT I\_O (PIN 4) TO GROUND











Figure 9. Interfacing With Various Logic Families.

















FOR COMPLEMENTARY (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT NON-INVERTING INPUT OF OP-AMP TO  $\overline{I_0}$  (PIN 2); CONNECT I<sub>0</sub> (PIN 4) TO GROUND.






TYPICAL VALUES: R<sub>IN</sub> = 5k +V<sub>IN</sub> = 10V







#### APPLICATIONS INFORMATION

#### **REFERENCE AMPLIFIER SET-UP**

The DAC-08 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +4.0mA. The full scale output current is a linear function of the reference current and is given by:

$$I_{FS} = \frac{255}{256} \times I_{REF}$$
 where  $I_{REF} = I_{14}$ .

In positive reference applications (Fig. 1), an external positive reference voltage forces current through R<sub>14</sub> into the V<sub>REF(+)</sub> terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to V<sub>REF(-)</sub> at pin 15 (Fig. 3); reference current flows from ground through R<sub>14</sub> into V<sub>REF(+)</sub> as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference bias current errors; R<sub>15</sub> may be eliminated with only a minor increase in error.

Bipolar references may be accommodated by offsetting V<sub>REF</sub> or pin 15 as shown in Fig. 11. The negative common mode range of the reference amplifier is given by:  $V_{CM} = V_{-}$  plus (I<sub>REF</sub> X 1.0k $\Omega$ ) plus 2.5V. The positive common mode range is V+ less 1.5V.

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference,  $R_{14}$  should be split into two resistors with the junction bypassed to ground with a  $0.1\mu F$  capacitor.

For most applications, a +10.0V reference is recommended for optimum full scale temperature coefficient performance. This will minimize the contributions of reference amplifier  $V_{OS}$  and  $TCV_{OS}$ . For most applications the tight relationship between  $I_{REF}$  and  $I_{FS}$  will eliminate the need for trimming  $I_{REF}$ . If required, full scale trimming may be accomplished by adjusting the value of  $R_{14}$ , or by using a potentiometer for  $R_{14}$ . An improved method of full scale trimming which eliminates potentiometer T.C. effects is shown in Fig. 2.

Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common mode range. The recommended range for operation with a DC reference current is +0.2mA to +4.0mA.

The reference amplifier must be compensated by using a capacitor from pin 16 to V–. For fixed reference operation, a  $0.01\mu$ F capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

#### MULTIPLYING OPERATION

The DAC-08 provides excellent multiplying performance with an extremely linear relationship between I<sub>FS</sub> and I<sub>REF</sub> over a range of 4.0mA to 4.0 $\mu$ A. Monotonic operation is maintained over a typical range of I<sub>REF</sub> from 100 $\mu$ A to 4.0mA; consult factory for devices selected for monotonic operation over wider I<sub>REF</sub> ranges.

#### REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V–. The value of this capacitor depends on the impedance presented to pin 14: for R<sub>14</sub> values of 1.0, 2.5 and  $5.0k\Omega$ , minimum values of C<sub>c</sub> are 15, 37, and 75pF. Larger values of R<sub>14</sub> require proportionately increased values of C<sub>c</sub> for proper phase margin.

For fastest response to a pulse, low values of R<sub>14</sub> enabling small C<sub>c</sub> values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For R<sub>14</sub> =  $1.0k\Omega$  and C<sub>c</sub> = 15pF, the reference amplifier slews at  $4.0mA/\mu$ s enabling a transition from I<sub>REF</sub> = 0 to I<sub>REF</sub> = 2.0mA in 500ns.

Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme shown in Fig. 10. This technique provides lowest full scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( $I_{REF} = 0$ ) condition. Full scale transition (0 to 2.0mA) occurs in 120ns when the equivalent impedance at pin 14 is 200 $\Omega$  and C<sub>c</sub> = 0. This yields a reference slew rate of 16mA/ $\mu$ s which is relatively independent of R<sub>IN</sub> and V<sub>IN</sub> values.

#### LOGIC INPUTS

The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability,  $2.0\mu$ A logic input current and completely adjustable logic threshold voltage. For V = -15V, the logic inputs may swing between -10V and +18V. This enables direct interface with +15V CMOS logic, even when the DAC-08 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V- plus (I<sub>REF</sub> X 1.0k $\Omega$ ) plus 2.5V. The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, V<sub>LC</sub>). For TTL and DTL interface, simply ground pin 1. When interfacing ECL, an IREF = 1.0mA is recommended. For interfacing other logic families, see Fig. 9. For general set-up of the logic control circuit, it should be noted that pin 1 will source 100 $\mu$ A typical; external circuitry should be designed to accommodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a  $1.0k\Omega$  divider, for example, it should be bypassed to ground by a  $0.01\mu$ F capacitor.

#### ANALOG OUTPUT CURRENTS

Both true and complemented output sink currents are provided, when  $I_O + \overline{I}_O = I_{FS}$ . Current appears at the "true" output when a "1" is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases  $\overline{I}_O$  as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing  $I_{FS}$ ; do not leave an unused output pin open.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36V above V- and is independent of the positive supply. Negative compliance is given by V- plus ( $I_{REF} \cdot 1.0 k\Omega$ ) plus 2.5V.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers.

#### AmDAC-08

#### POWER SUPPLIES

The DAC-08 operates over a wide range of power supply voltages from a total supply of 9V to 36V. When operating at supplies of  $\pm$ 5V or less, I<sub>REF</sub>  $\leq$  1mA is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative logic threshold range, negative logic input range, and negative logic threshold range. For example, operation at -4.5V with I<sub>REF</sub> = 2mA is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-08 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required: however, an artificial ground may be useful to insure logic swings, etc. remain between acceptable limits.

Power consumption may be calculated as follows:

 $P_d = (I+) (V+) + (I+) (V-) + (2 I_{REF}) (V-)$ . A useful feature of the DAC-08 design is that supply current is constant and independent of input logic states; this is useful in cryptographic applications and further serves to reduce the size of the power supply bypass capacitors.

#### TEMPERATURE PERFORMANCE

The nonlinearity and monotonicity specifications of the DAC-08 are guaranteed to apply over the entire rated operating temperature range. Full scale output current drift is tight, typically  $\pm 10$  ppm/°C, with zero scale output current and drift essentially negligible compared to 1/2 LSB.

Full scale output drift performance will be best with +10.0V references as  $V_{OS}$  and  $TCV_{OS}$  of the reference amplifier will be very small compared to 10.0V. The temperature coefficient of the reference resistor R<sub>14</sub> should match and track that of the output resistor for minimum overall full scale drift. Settling times of the DAC-08 decrease approximately 10% at  $-55^{\circ}C$ ; at +125°C an increase of about 15% is typical.

#### SETTLING TIME

The DAC-08 is capable of extremely fast settling times, typically 85nsec at  $I_{\rm REF}$  = 2.0mA. Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35nsec for each of the 8 bits. Settling time to within 1/2 LSB of the LSB is therefore 35nsec, with each progressively larger bit taking successively longer. The MSB settles in 85nsec, thus determining the overall settling time of 85nsec. Settling to 6-bit accuracy requires about 65 to 70nsec. The output capacitance of the DAC-08 including the package is approximately 15pF, therefore the output RC time constant dominates settling time if  $R_{\rm L} > 500\Omega$ .

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for I<sub>REF</sub> values down to 1.0mA, with gradual increases for lower I<sub>REF</sub> values. The principal advantage of higher I<sub>REF</sub> values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve  $\pm 4\mu A$ , therefore a  $1k\Omega$  load is needed to provide adequate drive for most oscilloscopes. The settling time fixture of Fig. 12 uses a cascode design to permit driving a  $1k\Omega$  load with less than 5pF of parasitic capacitance at the measurement node. At  $I_{REF}$  values of less than 1mA, excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 0111111 to 10000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within  $\pm 0.2\%$  of the final value, and thus settling times may be observed at lower values of  $I_{REF}$ .

DAC-08 switching transients of "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and  $V_{LC}$  terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states;  $0.1\mu$ F capacitors at the supply pins provide full transient protection.

## LF198/LF298/LF398 Monolithic Sample and Hold Circuits

#### **Distinctive Characteristics**

- Operates from ±5V to ±18V supplies
- Less than  $10\mu s$  acquisition time .
- TTL, PMOS, CMOS compatible logic input
- 0.5mV typical hold step at Ch = 0.01µF
- Low input offset


#### GENERAL DESCRIPTION

The LF198/LF298/LF398 are BI-FET monolithic sample and hold circuits with ultra-high DC accuracy, fast acquisition time (6µs to 0.01%) and low droop rate. A bipolar input stage is used to obtain the lowest possible offset voltage and wide bandwidth. These circuits are designed to have high common mode rejection and a gain accuracy of 0.002%. High input impedance (10<sup>10</sup> $\Omega$ ) permits their use with a high impedance source without degrading accuracy.

- 0.002% gain accuracy
- Low output noise in hold mode
- Input characteristics do not change during hold mode
- High supply rejection ratio in sample or hold
- Wide bandwidth

The output buffer has a p-channel JFET input with a typical input current of 30pA, giving a droop rate as low as 5mV/Min with a  $1\mu$ F hold capacitor. The JFET has a very low noise level and high temperature stability.

A differential logic input allows the logic to be referenced to a separate ground from analog ground, permitting a direct interface to nearly any logic family. The LF198 series guarantees no feed through in the hold mode including input signal swings equal to the power supply.



#### LF198/298/398

ABSOLUTE MAXIMUM BATINGS


| Operating Ambient Temperature Range                    |                         |
|--------------------------------------------------------|-------------------------|
| LF198                                                  | –55°C to +125°C         |
| LF298                                                  | –25°C to +85°C          |
| LF398                                                  | 0°C to +70°C            |
| Storage Temperature Range                              | 65°C to +150°C          |
| Power Dissipation (Package Limitation, Note 1)         | 500mW                   |
| Supply Voltage                                         | ±18V                    |
| Input Voltage                                          | Equal to Supply Voltage |
| Logic to Logic Reference Differential Voltage (Note 2) | +7V, -30V               |
| Hold Capacitor Short Circuit Duration                  | 10 sec                  |
| Lead Temperature (Soldering 10 seconds)                | 300°C                   |

| ELECTRICAL CHARACTER                            | LECTRICAL CHARACTERISTICS (Note 3)                 |                                       | -198/LF | 298   |      | LF398 |      |     |
|-------------------------------------------------|----------------------------------------------------|---------------------------------------|---------|-------|------|-------|------|-----|
| arameter                                        | Test Conditions                                    | t Conditions Min. Typ. Max. Min. Typ. |         | Max.  | Unit |       |      |     |
| Input Offset Voltage, (Note 6)                  | T <sub>j</sub> = 25°C                              | 1                                     | 1       | 3     |      | 2     | 7    | mV  |
| Input Offset Voltage, (Note 6)                  | Full Temperature Range                             |                                       |         | 5     |      |       | 10   | mV  |
| Input Bias Current, (Note 6)                    | $T_j = 25^{\circ}C$                                |                                       | 5       | 25    |      | 10    | 50   | nA  |
| Input Blas Current, (Note 6)                    | Full Temperature Range                             |                                       |         | 75    |      |       | 100  | ͺnA |
| Input Impedance                                 | $T_j = 25^{\circ}C$                                |                                       | 1010    |       |      | 1010  |      | Ω   |
| Gain Error                                      | $T_{j} = 25^{\circ}C, R_{L} = 10k\Omega$           |                                       | 0.002   | 0.005 |      | 0.004 | 0.01 | %   |
| Gain Error                                      | Full Temperature Range                             |                                       |         | 0.02  |      |       | 0.02 | %   |
| Feedthrough Attenuation Ratio<br>at 1 kHz       | T <sub>j</sub> = 25°C, C <sub>h</sub> = 0.01µF     | 86                                    | 96      |       | 80   | 90    |      | dB  |
| 0                                               | T <sub>j</sub> = 25°C, "HOLD" mode                 |                                       | 0.5     | 2     |      | 0.5   | 4    | Ω   |
| Output Impedance                                | Full Temperature Range                             |                                       |         | 4     |      |       | 6    | Ω   |
| "HOLD" Step, (Note 4)                           | $T_i = 25^{\circ}C, C_h = 0.01 \mu F, V_{OUT} = 0$ |                                       | 0.5     | 2.0   |      | 1.0   | 2.5  | mV  |
| Supply Current, (Note 6)                        | $T_j \ge 25^{\circ}C$                              |                                       | 4.5     | 5.5   |      | 4.5   | 6.5  | mA  |
| Logic and Logic Reference Input<br>Current      | T <sub>j</sub> = 25°C                              |                                       | 2       | 10    |      | 2     | 10   | μA  |
| Leakage Current into Hold<br>Capacitor (Note 6) | T <sub>j</sub> = 25°C, (Note 5)<br>Hold Mode       |                                       | 30      | 100   |      | 30    | 200  | pА  |
| Assuisition Time to 0.1%                        | ΔV <sub>OUT</sub> = 10V, C <sub>h</sub> = 1000 pF  |                                       | 4       |       |      | 4     |      | μs  |
| Acquisition Time to 0.1%                        | C <sub>h</sub> = 0.01μF                            |                                       | 20      |       |      | 20    |      | μs  |
| Hold Capacitor Charge Current                   | $V_{IN} - V_{OUT} = 2V$                            |                                       | 5       |       |      | 5     |      | mA  |
| Supply Voltage Rejection Ratio                  | V <sub>OUT</sub> = 0                               | 80                                    | 110     |       | 80   | 110   |      | dB  |
| Differential Logic Threshold                    | $T_i = 25^{\circ}C$                                | 0.8                                   | 1.4     | 2.4   | 0.8  | 1,4   | 2.4  | v   |

Notes: 1. The maximum junction temperature is 150°C for the LF198, 115°C for the LF298, and 100°C for the LF398. When used at a higher ambient temperature, the TO-5 can package must be derated based on a thermal resistance (#jA) of 150°C/W.

 To be derated based on a thermal resistance (θ/A) of 150°C/W.
 The differential voltage may not exceed this limit. The common mode voltage on the logic pins may equal the supply voltage without causing damage to the device. For the LF198 to operate properly, one of the logic pins must be at least 2V below the positive supply and 3V above the negative supply.
 The following conditions apply unless otherwise noted: Device is in " sample mode". T<sub>j</sub> = 25°C, V<sub>S</sub> = ±15V, -11.5V < V<sub>IN</sub> < +11.5V, C<sub>h</sub> = 0.01µF, and R<sub>L</sub> = 10kΩ. Logic reference voltage = 0V. Logic input voltage = 2.5V.
 The hold step is produced by a charge which is coupled from the logic input signal to the hold capacitor via parasitic capacitance and internal operating point changes. Stray capacitance equal to 1pF will create a 0.5mV step with a 5 volt logic swing and a 0.01µF hold capacitor. This step can be reduced by interval to be the bad evolution. increasing the magnitude of the hold capacitor.


5. Leakage current is measured at a junction temperature of 25°C. The junction temperature doubles the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over the full input signal range. 6. These values are guaranteed over the  $\pm 5$  to  $\pm 18V$  supply range.



5

3-9

## LF198/298/398



#### APPLICATION INFORMATION

Freezing the input to an analog-to-digital (A/D) converter is an important application for the sample and hold amplifier. If the analog input to the A/D changes during conversion by the amount  $\pm 1/2$ LSB, an ideal A/D would produce 1 LSB error beyond normal quantization error. A sample and hold amplifier eliminates this problem by holding the input signal to the A/D converter during the conversion interval. The proper choice of hold capacitor value and type is necessary to obtain optimum performance. The capacitor value directly affects several circuit parameters, particularly acquisition time, droop rate, and hold step. The hold step error is inversely proportional to the value of the hold capacitor.

Graphs are provided in this data sheet for use as guides in selecting a suitable value of capacitance. However, the capacitor should have extremely high insulation resistance and low dielectric absorption, or dielectric hysteresis. Polypropylene (below  $+85^{\circ}C$ ) and Teflon (above  $+85^{\circ}C$ ) types are recommended. The hysteresis error can be significantly reduced if the output of the LF198 is digitized immediately after the hold mode is initiated. The hysteresis relaxation time constant in polypropylene, for instance, is 10-50ms, thus if A/D conversion can be made within 1ms, hysteresis error will be reduced by a factor of ten.

The logic inputs on the LF198 are fully differential with low input current and will operate from TTL levels up to 15V. Some typical logic input configurations are shown in this data sheet. The logic signal into the LF198 must have a minimum slew rate of  $0.2V/\mu$ s. Slower signals cause excess hold step errors.

When switched from sample to hold, delay in response to the hold command (aperture time and aperture time uncertainty) can cause the frozen value of a fast moving waveform to differ from the value it had at the instant the hold command is given. However, the hold capacitor has an additional lag due to the  $300\Omega$  series resistor on the chip which cancels out some of the error due to aperture time and aperture time uncertainty.

For example, using an analog input of 20 volts p-p at 10kHz, maximum slew rate  $0.5V/\mu s$ , with no phase delay and 80ns logic

delay, one could expect up to  $(0.08\mu s) \bullet (0.5V/\mu s) = 40mV$ error if the input is sampled during the maximum dv/dt period. A positive going input would give a +40mV error. Assume that the slew rate of the charging amplifier and the RC constant of the analog loop cause a delay of 120ns. If the hold capacitor sees this exact delay, then the analog delay would be  $(0.5\mu V/sec) \bullet (.12\mu s) = -60mV$ . Total output error is +40mV -60mV = -20mV.


For a sample and hold amplifier in a multiplexed A/D system, acquisition and aperture times are critical parameters. In order to maintain the acquired signal level within the specified accuracy, these times must be considered when selecting the sampling rate. For example, if a 16 channel MUX drives a sample and hold amplifier in which each channel is 5KHz and 2 samples per cycle are needed to satisfy the Nyquist criteria, the minimum sampling rate = 160000 samples/sec. ((5KHz X 16) cycles/sec X 2 samples/cycle). The minimum channel period is the reciprocal of the sampling rate of  $6.25\mu$ s. During the hold mode the MUX can switch to another channel. This eliminates the need to consider the MUX and source settling time and shortens the channel period.


Calculating the sum of the sample and hold acquisition time, aperture time and A/D conversion time is usually a convenient method for estimating maximum channel period.

In multiplex applications, sample and hold feed-through is a significant problem. Since each channel voltage differs, the sample and hold input signal becomes a series of varied height pulses that cause errors in the sample and hold voltage.


Digital feed through occurs when a fast rising logic signal is coupled into the analog input. To minimize it, the logic signal trace in the PCB layout should be kept as far as possible from the analog input. Guarded trace may also be used around the input pin for shielding purposes.

To adjust the DC offset zeroing, the wiper of a 1K potentiometer is connected to the offset adjust pin. One end of the potentiometer is connected to VCC and the other is connected through a resistor to ground. The value of the resistor is selected such that the current flows through it at approximately 6mA.





#### LF198/298/398



Acquisition Time — The time required to acquire a new analog input voltage with an output step of 10V. Note that acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.

Aperture time - The delay between the command to hold and the actual opening of the hold switch.

Aperture time uncertainty  $-% \left( {{\mathbf{T}_{i}}} \right)$  The tolerance, or jitter of the aperture time.

 $\mbox{Droop rate}$  — The rate of change of output voltage in the hold mode. It is caused by leakage currents at the hold capacitor node.

 $\label{eq:Feed-through-During hold, a small part of the input signal feeds through the capacitor of the switch to the hold capacitor and output. This is usually a function of the level and frequency of the input signal and is expressed in dB.$ 

Dynamic sampling error – The error introduced into the outputs due to input voltage varying when the hold command is issued. Error is expressed in mV with a given hold capacitor.

 $\label{eq:Gain error} \begin{array}{l} \mbox{Gain error} - \mbox{The ratio of output voltage swing to input voltage} \\ \mbox{swing in the sample mode expressed as a percent difference.} \end{array}$ 

Hold step - The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (DC) analog input voltage.

# Am1508/1408 · SSS1508A/1408A

8-Bit Multiplying D/A Converter

#### **Distinctive Characteristics**


- Improved direct replacement for MC1508/1408
- $\bullet$  ±0.19% nonlinearity guaranteed over temperature range
- Improved settling time (SSS1508A/1408A) 250ns, typ.
- Improved power consumption (SSS1508A/1408A) 157mW, typ.
- Compatible with TTL, CMOS logic
- Standard supply voltage: +5.0V and -5.0V to -15V
- Output voltage swing: +0.5V to -5.0V
- High speed multiplying input: 4.0mA/µs

### FUNCTIONAL DESCRIPTION

The SSS1508A/1408A, Am1508/1408 are 8-bit monolithic multiplying Digital-to-Analog Converters consisting of a reference current amplifier, an R-2R ladder, and eight high speed current switches. For many applications, only a reference resistor and reference voltage need be added. Improvements in design and processing techniques provide faster settling times combined with lower power consumption while retaining direct interchangeability with MC1508/1408 devices.

The R-2R ladder divides the reference current into eight binarily-related components which are fed to the switches. A remainder current equal to the least significant bit is always shunted to ground, therefore the maximum output current is 255/256 of the reference amplifier input current. For example, a full scale output current of 1.992mA would result from a reference input current of 2.0mA.

The SSS1508A/1408A, Am1508/1408 is useful in a wide variety of applications, including waveform synthesizers, digitally programmable gain and attenuation blocks, CRT character generation, audio digitizing and decoding, stepping motor drives, programmable power supplies and in building Tracking and Successive Approximation Analog-to-Digital Converters.



## **MAXIMUM RATINGS** (Above which the useful life may be impaired) $(T_A = +25^{\circ}C \text{ unless otherwise noted})$


| Power Supply Voltage                 |              |
|--------------------------------------|--------------|
| Vcc                                  | +5.5Vdc      |
| VEE                                  | -16.5Vdc     |
| Digital Input Voltage, V5-V12        | +5.5, 0Vdc   |
| Applied Output Voltage, VO           | +0.5,5.2Vdc  |
| Reference Current, 114               | 5.0mA        |
| Reference Amplifier Inputs, V14, V15 | VCC, VEE Vdc |

| Power Dissipation (Package Limitation), PD |                 |
|--------------------------------------------|-----------------|
| Ceramic Package                            | 1000mW          |
| Derate above $T_A = +25^{\circ}C$          | 6.7mW/°C        |
| Operating Temperature Range, TA            |                 |
| SSS1508A-8, Am1508                         | –55°C to +125°C |
| SSS1408A Series, Am1408 Series             | 0°C to +75°C    |
| Storage Temperature, T <sub>stg</sub>      | 65°C to +150°C  |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

 $(V_{CC} = 5.0Vdc, V_{EE} = -15Vdc, \frac{V_{ref}}{R_{14}} = 2.0mA, SSS1508A-8/Am1508L8: T_A = -55^{\circ}C \text{ to } +125^{\circ}C, SSS1408A/Am1408 \text{ Series: } T_A = 0^{\circ}C \text{ to } +75^{\circ}C \text{ unless}$  otherwise noted. All digital inputs at high logic level.)

| rameters           | Description                                              | Test Conditions                                    | Min.                                  | Тур.   | Max.       | Units |  |  |
|--------------------|----------------------------------------------------------|----------------------------------------------------|---------------------------------------|--------|------------|-------|--|--|
|                    | Relative Accuracy                                        | · · · · · · · · · · · · · · · · · · ·              |                                       |        |            |       |  |  |
|                    | SSS1508A-8, SSS1408A-8, Am1508L8, Am1408L8               |                                                    |                                       |        | ±0.19      |       |  |  |
| ٤ <sub>R</sub>     | SSS1408A-7, Am1408L7                                     |                                                    |                                       |        | ±0.39      | % IFS |  |  |
|                    | SSS1408A-6, Am1408L6                                     |                                                    |                                       |        | ±0.78      |       |  |  |
|                    | Settling Time to within 1/2 LSB (includes tPLH)          |                                                    |                                       |        |            |       |  |  |
| **                 | SSS1508A/1408A                                           | T <sub>A</sub> = +25°C                             |                                       | 250    |            |       |  |  |
| tS                 | Am1508/1408                                              | 1 A = +25 C                                        |                                       | 300    |            | ns    |  |  |
| tPLH, tPHL         | Propagation Delay Time                                   | T <sub>A</sub> = +25°C                             |                                       | 30     | 100        | ns    |  |  |
| TCIO               | Output Full Scale Current Drift                          |                                                    |                                       | ±20    |            | PPM/° |  |  |
|                    | Digital Input Logic Levels (MSB)                         |                                                    |                                       |        |            |       |  |  |
| V <sub>IH</sub>    | High Level, Logic ''1''                                  |                                                    | 2.0                                   |        |            |       |  |  |
| VIL                | Low Level, Logic "0"                                     |                                                    |                                       |        | 0.8        | Vdc   |  |  |
| Чн                 | Digital Input Current (MSB)                              | High Level, VIH = 5.0V                             |                                       | 0      | 0.04       |       |  |  |
| η <sub>L</sub>     | Digital Input Current (MSB)                              | Low Level, VIL = 0.8V                              |                                       | -0.002 | -0.8       | mA    |  |  |
|                    | Reference Input Bias Current (Pin 15)                    |                                                    |                                       |        |            |       |  |  |
| L.a.               | SSS1508A/1408A                                           |                                                    |                                       | -1.0   | -3.0       |       |  |  |
| 115                | Am1508/1408                                              |                                                    |                                       | -1.0   | 5.0        | μA    |  |  |
| •                  | 0                                                        | V <sub>EE</sub> = -5.0V                            | 0                                     | 2.0    | 2.1        |       |  |  |
| OR                 | Output Current Range                                     | VEE = -7.0V to -15V                                | V <sub>EE</sub> = -7.0V to -15V 0 2.0 |        |            | mA    |  |  |
| 10                 | Output Current                                           | V <sub>ref</sub> = 2.000V, R <sub>14</sub> = 1000Ω | 1.9                                   | 1.99   | 2.1        | mA    |  |  |
| O (min.)           | Output Current (All Bits Low)                            |                                                    |                                       | 0      | 4.0        | μA    |  |  |
|                    | Output Voltage Compliance                                | V <sub>EE</sub> = -5V                              |                                       |        | -0.6, +0.5 |       |  |  |
| vo                 | $(E_r \le 0.19\% \text{ at } T_A = +25^{\circ}\text{C})$ | VEE below -10V                                     |                                       |        | -5.0, +0.5 | 5 Vdc |  |  |
| SRI <sub>ref</sub> | Reference Current Slew Rate                              |                                                    |                                       | 4.0    |            | mA/μ  |  |  |
| PSSIO              | Output Current Power Supply Sensitivity                  |                                                    |                                       | 0.5    | 2.7        | μA/V  |  |  |
|                    | Power Supply Current                                     |                                                    |                                       |        |            |       |  |  |
| ICC                |                                                          |                                                    |                                       | 2.5    | 14         |       |  |  |
| IEE                | SSS1508A/1408A                                           |                                                    |                                       | -6.4   | -13        |       |  |  |
|                    |                                                          |                                                    |                                       | 2.5    | 22         | mA    |  |  |
| IEE                | Am1508/1408                                              |                                                    |                                       | -6.4   | -13        |       |  |  |
| VCCR               |                                                          |                                                    | 4.5                                   | 5.0    | 5.5        |       |  |  |
| VEER               | Power Supply Voltage Range                               | Τ <sub>Α</sub> = +25°C                             | -4.5                                  | -15    | -16.5      | Vdc   |  |  |
|                    | Power Dissipation                                        | All Bits Low                                       |                                       |        |            |       |  |  |
|                    |                                                          | V <sub>EE</sub> = -5.0Vdc                          |                                       | 34     | 136        |       |  |  |
|                    | SSS1500.0 /1 400.0                                       | V <sub>EE</sub> = -15Vdc                           |                                       | 108    | 265        |       |  |  |
|                    | SSS1508A/1408A                                           | All Bits High                                      |                                       |        |            |       |  |  |
|                    |                                                          | $V_{EE} = -5.0 V dc$                               |                                       | 34     |            |       |  |  |
| Pd                 |                                                          | $V_{EE} = -15Vdc$                                  |                                       | 108    |            | mW    |  |  |
| -                  |                                                          | All Bits Low                                       |                                       |        |            |       |  |  |
|                    |                                                          | V <sub>EE</sub> = -5.0Vdc                          |                                       | 34     | 170        |       |  |  |
|                    |                                                          | $V_{EE} = -15Vdc$                                  |                                       | 108    | 305        |       |  |  |
|                    | Am1508/1408                                              | All Bits High                                      |                                       |        |            |       |  |  |
|                    |                                                          | · =                                                |                                       |        |            |       |  |  |
|                    |                                                          | V <sub>EE</sub> = -5.0Vdc                          | 1                                     | 34     |            |       |  |  |



#### **GENERAL INFORMATION AND APPLICATION NOTES**

#### REFERENCE AMPLIFIER DRIVE AND COMPENSATION

The reference amplifier provides a voltage at pin 14 for converting the reference voltage to a current, and a turn-around circuit or current mirror for feeding the ladder. The reference amplifier input current,  $I_{14}$  must always flow into pin 14 regardless of the setup method or reference voltage polarity.

Connections for a positive voltage are shown on page 3. The reference voltage source supplies the full current  $I_{14}$ . For bipolar reference signals, as in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate  $R_{15}$  with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in  $\rm R_{14}$  to maintain proper phase margin; for  $\rm R_{14}$  values of 1.0, 2.5 and 5.0 kilohms, minimum capacitor values are 15, 37, and 75 pF. The capacitor may be tied to either  $\rm V_{EE}$  or ground, but using  $\rm V_{EE}$  increases negative supply rejection.

A negative reference voltage may be used if  $R_{14}$  is grounded and the reference voltage is applied to  $R_{15}$  as shown. A high input impedance is the main advantage of this method. Compensation involves a capacitor to  $V_{EE}$  on pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 4.0 volts above the  $V_{EE}$  supply. Bipolar input signals may be handled by connecting  $R_{14}$  to a positive reference voltage equal to the peak positive input level at pin 15.

When a dc reference voltage is used, capacitive bypass to ground is recommended. The 5.0V logic supply is not recommended as a reference voltage. If a well regulated 5.0V supply which drives logic is to be used as the reference, R<sub>14</sub> should be decoupled by connecting it to +5.0V through another resistor and bypassing the junction of the two resistors with 0.1 $\mu$ F to ground. For reference voltages greater than 5.0V, a clamp diode is recommended between pin 14 and ground.

If pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

#### OUTPUT VOLTAGE RANGE

The voltage on pin 4 is restricted to a range of -0.6 to +0.5 volts when V<sub>EE</sub> = -5.0V due to the current switching methods employed in the SSS1508A-8, Am1508.

The negative output voltage compliance of the SSS1508A-8, Am1508 is extended to -5.0V where the negative supply voltage is more negative than -10 volts. Using a full scale current of 1.992mA and load resistor of 2.5 kilohms between pin 4 and ground will yield a voltage output of 256 levels between 0 and -4.980 volts. Floating pin 1 does not affect the converter speed or power dissipation. However, the value of the load resistor determines the switching time due to increased voltage swing. Values of R<sub>L</sub> up to 500 ohms do not significantly affect performance but a 2.5-kilohm load increases "worst case" settling time to  $1.2\mu$ S (when all bits are switched on). Refer to the subsequent text section on Settling Time for more details on output loading.

#### **OUTPUT CURRENT RANGE**

The output current maximum rating of 4.2mA may be used only for negative supply voltages more negative than -7.0 volts, due to the increased voltage drop across the resistors in the reference current amplifier.

#### ACCURACY

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full scale current. The relative accuracy of the SSS1508A-8, Am1508 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the SSS1508A-8 has a very low full scale current drift with temperature.

The SSS1508A-8/Am1508 Series is guaranteed accurate to within  $\pm 1/2$  LSB at a full scale output current of 1.992mA. This corresponds to a reference amplifier output current drive to the ladder network of 2.0mA, with the loss of one LSB  $(8.0\mu A)$  which is the ladder remainder shunted to ground. The input current to pin 14 has a guaranteed value of between 1.9 and 2.1mA, allowing some mismatch in the NPN current source pair. The accuracy test circuit is shown on page 3. The 12-bit converter is calibrated for a full scale output current of 1.992mA. This is an optional step since the SSS1508A-8, Am1508 accuracy is essentially the same between 1.5 and 2.5mA. Then the SSS1508A-8, Am1508 circuits' full scale current is trimmed to the same value with R14 so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accuracy D-to-A converter. 16-bit accuracy implies a total error of  $\pm 1/2$  of one part in 65,536 or  $\pm 0.00076\%$ , which is much more accurate than the  $\pm 0.19\%$  specification provided by the SSS1508A-8, Am1508.

#### MULTIPLYING ACCURACY

The SSS1508A-8, Am1508 may be used in the multiplying mode with eight-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from  $16\mu$ A to 4.0mA, the additional error contributions are less than  $1.6\mu$ A. This is well within eight-bit accuracy when referred to full scale.

A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the SSS1508A-8, Am1508 is monotonic for all values of reference current above 0.5mA. The recommended range for operation with a dc reference current is 0.5 to 4.0mA.

#### SETTLING TIME

The "worst case" switching condition occurs when all bits are switched "on," which coresponds to a LOW-to-HIGH transition for all bits. This time is typically 250ns for settling to within  $\pm 1/2$  LSB, for 8-bit accuracy, and 200ns to 1/2 LSB for 7 and 6-bit accuracy. The turn off is typically under 100ns. These times apply when  $R_L \leq 500$  ohms and  $C_O \leq 25pF$ .

The slowest single switch is the least significant bit. In applications where the D-to-A converter functions in a positive-going ramp mode, the "worst case" switching condition does not occur, and a settling time of less than 250ns may be realized.

Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads,  $100\mu$ F supply bypassing for low frequencies, and minimum scope lead length are all mandatory.

#### **Distinctive Characteristics**

- Contains all the storage and control for successive approximation A-to-D converters.
- Provision for register extension or truncation.
- Can be operated in START-STOP or continuous conversion mode.

#### FUNCTIONAL DESCRIPTION

The Am2502, Am2503 and Am2504 are 8-bit and 12-bit TTL Successive Approximation Registers. The registers contain all the digital control and storage necessary for successive approximation analog-to-digital conversion. They can also be used in digital systems as the control and storage element in recursive digital routines.


The registers consist of a set of master latches that act as the control elements in the device and change state when the input clock is "LOW, and a set of slave latches that hold the register data and change on the input clock LOW-to-HIGH transition. Externally the device acts as a special purpose serial-to-parallel converter that accepts data at the D input of the register and sends the data to the appropriate slave latch to appear at the register output and the DO output on the Am2502 and Am2504 when the clock goes from LOW-to-HIGH. There are no restrictions on the data input; it can change state at any time except during the set-up time just prior to the clock transition. At the same time that data enters the register bit the next less significant bit is set to a LOW ready for the next iteration.

The register is reset by holding the  $\overline{S}$  (Start) signal LOW during the clock LOW-to-HIGH transition. The register synchronously resets to the state  $\Omega_7(11)$  LOW, (Note 2) and all the remaining register outputs HIGH. The  $\overline{CC}$  (Conversion Complete) signal is also set HIGH at this time. The  $\overline{S}$  signal should not be brought back HIGH until after the

- 100% reliability assurance testing in compliance with MIL-STD-883.
- Can be used as serial-to-parallel converter or ring counters.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.

clock LOW-to-HIGH transition in order to guarantee correct resetting. After the clock has gone HIGH resetting the register, the  $\overline{S}$  signal is removed. On the next clock LOW-to-HIGH transition the data on the D input is set into the  $\Omega_7(11)$  register bit and the  $\Omega_6(10)$  register bit is set to a LOW ready for the next clock cycle. On the next clock LOW-to-HIGH transition data enters the  $\Omega_6(10)$  register bit and  $\Omega_5(9)$  is set to a LOW. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into  $\Omega_0$ , the  $\overline{CC}$  signal goes LOW, and the register is inhibited from further change until reset by a Start signal.

In order to allow complementary conversion the complementary output of the most significant register bit is made available. An active LOW enable input,  $\bar{E}$ , on the Am2503 and Am2504 allows devices to be connected together to form a longer register by connecting the clock, D, and  $\bar{S}$  inputs together and connecting the  $\bar{CC}$  output of one device to the  $\bar{E}$  input of the next less significant device. When the Start signal resets the register, the  $\bar{E}$  signal goes HIGH, forcing the Q7(11) bit HIGH and inhibiting the device from accepting data until the previous device is full and its  $\bar{CC}$  goes LOW. If only one device is used the  $\bar{E}$  input should be held at a LOW logic level (Ground). If all the bits are not required, the register may be truncated and conversion time saved by using a register output going LOW rather than the  $\bar{CC}$  signal to indicate the end of conversion.



## Am2502/03/04

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                 | -65°C to +150°C                |
|-----------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                    | 55°C to +125°C                 |
| Supply Voltage to Ground Potential Continuous       | 0.5 V to +7 V                  |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V <sub>CC</sub> max |
| DC Input Voltage                                    | –0.5 V to +5.5 V               |
| Output Current, Into Outputs                        | 30 mA                          |
| DC Input Current                                    | -30 mA to +5.0 mA              |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am2502XC<br>Am2502XM | Am2503XC Am2504XC<br>Am2503XM Am2504XM | $T_A = 0^\circ C \text{ to } + T_A = -55^\circ C \text{ to}$                                              | 75°C<br>5 +125°C                               | V <sub>CC</sub> = 5.0V ±<br>V <sub>CC</sub> = 5.0V ± | ±5%<br>⊧10% |               |        |        |        |        |        |        |    |  |    |
|----------------------|----------------------------------------|-----------------------------------------------------------------------------------------------------------|------------------------------------------------|------------------------------------------------------|-------------|---------------|--------|--------|--------|--------|--------|--------|----|--|----|
| Parameters           | Description                            |                                                                                                           | Conditions                                     |                                                      | Min.        | Typ. (Note 1) | Max.   | Units  |        |        |        |        |    |  |    |
| v <sub>oH</sub>      | Output HIGH Voltage                    | V <sub>CC</sub> = MIN., I <sub>OH</sub> = -0.48mA<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> |                                                |                                                      | 2.4         | 3.6           |        | Volts  |        |        |        |        |    |  |    |
| V <sub>OL</sub>      | Output LOW Voltage<br>(Note 2)         | V <sub>CC</sub> = MIN., I <sub>C</sub><br>V <sub>IN</sub> = V <sub>IH</sub> or V                          |                                                |                                                      |             | 0.2           | 0.4    | Volts  |        |        |        |        |    |  |    |
| v <sub>IH</sub>      | Input HIGH Level                       | Guaranteed input logical HIGH<br>voltage for all inputs                                                   |                                                |                                                      | 2.0         |               |        | Volts  |        |        |        |        |    |  |    |
| v <sub>IL</sub>      | Input LOW Level                        | Guaranteed input logical LOW<br>voltage for all inputs                                                    |                                                |                                                      |             |               | 0.8    | Volts  |        |        |        |        |    |  |    |
| 1                    | Unit Load                              |                                                                                                           |                                                | CP, D, 5                                             |             | -1.0          | -1.6   |        |        |        |        |        |    |  |    |
| ΊL                   | Input LOW Current                      |                                                                                                           | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.4V |                                                      |             | -1.5          | -2.4   | mA     |        |        |        |        |    |  |    |
|                      | Unit Load                              | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.4                                                             |                                                | CP, D                                                |             | 6.0           | 40     |        |        |        |        |        |    |  |    |
| ЧΗ                   | Input HIGH Current                     | VCC = MAX.,                                                                                               | VIN = 2.4 V                                    | E, <u>S</u>                                          |             | 12.0          | 80     | μΑ     |        |        |        |        |    |  |    |
|                      | Input HIGH Current                     | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V                                                            |                                                |                                                      |             |               | 1.0    | mA     |        |        |        |        |    |  |    |
| Isc                  | Output Short Circuit Current           | V <sub>CC</sub> = MAX.,                                                                                   | V <sub>OUT</sub> = 0.0                         | V                                                    | -10         | -25           | -45    | mA     |        |        |        |        |    |  |    |
|                      |                                        |                                                                                                           | 4                                              | XM                                                   |             | 65            | 85     |        |        |        |        |        |    |  |    |
|                      |                                        |                                                                                                           | Am2502                                         | XC                                                   |             | 65            | 95     | - mA   |        |        |        |        |    |  |    |
| 1                    | Power Supply Current                   |                                                                                                           | Am2503                                         | XM                                                   |             | 60            | 80     | mA     |        |        |        |        |    |  |    |
| lcc                  |                                        |                                                                                                           |                                                | xc                                                   |             | 60            | 90     |        |        |        |        |        |    |  |    |
|                      |                                        |                                                                                                           |                                                | 4-2504                                               | Am2504      | Am2504        | Am2504 | Am2504 | Am2504 | Am2504 | Am2504 | Am2504 | XM |  | 90 |
|                      |                                        |                                                                                                           | 72304                                          | xc                                                   | ·           | 90            | 124    |        |        |        |        |        |    |  |    |


Notes: 1. Typical Limits are at  $V_{CC} = 5.0V$ ,  $25^{\circ}C$  ambient and maximum loading.

2. VOL(MAX.) = 0.4V with total device fanout of less than 50 TTL Unit Loads (80mA). Otherwise, VOL(MAX.) = 0.45V.

| Parameters            | Description                                |                                            | Min. | Тур. | Max. | Units |
|-----------------------|--------------------------------------------|--------------------------------------------|------|------|------|-------|
| t <sub>pd+</sub>      | Turn Off Delay CP to Output HIGH (e        | except Q <sub>11</sub> , Q <sub>11</sub> ) | 10   | 29   | 45   | ns    |
| t <sub>pd+</sub>      | Turn Off Delay CP to Q11 or Q11 HIC        | GH                                         | 10   | 35   | 50   | ns    |
| tpd-                  | Turn On Delay CP to Output LOW             | 10                                         | 27   | 40   | ns   |       |
| t <sub>S</sub> (D)    | Set-up Time Data Input                     | -10                                        | 4.0  | 10   | ns   |       |
| t <sub>s</sub> (S)    | Set-up Time Start Input                    | Set-up Time Start Input                    |      |      |      | ns    |
| t <sub>pd+</sub> (E)  | Turn Off Delay E to Q7(11) HIGH            | (Am2503/Am2504)                            |      | 15   | 23   | ns    |
| t <sub>pd-</sub> (E)  | Turn On Delay E to Q <sub>7</sub> (11) LOW | $C_P = H, \overline{S} = L$                |      | 20   | 30   | ns    |
| tpwL(CP)              | Minimum LOW Clock Pulse Width              |                                            | 28   | 46   | ns   |       |
| t <sub>pwH</sub> (CP) | Minimum HIGH Clock Pulse Width             |                                            |      | 12   | 20   | ns    |
| f <sub>max.</sub>     | Maximum Clock Frequency                    | 15                                         | 25   |      | MHz  |       |

## Switching Characteristics ( $T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $C_L = 15pF$ )

3



#### DEFINITION OF TERMS SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with  $V_{CC}$  to indicate high  $V_{CC}$  value.

I Input

L LOW, applying to LOW logic level or when used with  $V_{CC}$  to indicate low  $V_{CC}$  value.

O Output

## FUNCTIONAL TERMS:

 $\ensuremath{\textit{Fan-Out}}$  The logic HIGH or LOW output drive capability in terms of Input Unit Loads.

Input Unit Load One T<sup>2</sup> L gate input load. In the HIGH state it is equal to  $I_{IH}$  and in the LOW state it is equal to  $I_{IL}$ .

CP The clock input of the register.

**CC** The conversion complete output. This output remains HIGH during a conversion and goes LOW when a conversion is complete.

D The serial data input of the register.

 $\overline{E}$  The register enable. This input is used to expand the length of the register and when HIGH forces the  $\Omega_7(11)$  register output HIGH and inhibits conversion. When not used for expansion the enable is held at a LOW logic level (Ground).

 $Q_7(11)$  The true output of the MSB of the register.

 $\overline{\mathbf{Q}}_{7}(11)$  The complement output of the MSB of the register.

 $Q_i i = 7(11)$  to 0 The outputs of the register.

 $\overline{S}$  The start input. If the start input is held LOW for at least a clock period the register will be reset to  $Q_7(11)$  LOW and all the remaining outputs HIGH. A start pulse that is LOW for a shorter period of time can be used if it meets the set-up time requirements of the  $\overline{S}$  input.

DO The serial data output. (The D input delayed one bit).

#### **OPERATIONAL TERMS:**

IIL Forward input load current.

IOH Output HIGH current, forced out of output VOH test.

 $I_{\mbox{OL}}$  Output LOW current, forced into the output in V\_{\mbox{OL}} test.  $I_{\mbox{IH}}$  Reverse input load current.

Negative Current Current flowing out of the device.

Positive Current Current flowing into the device.

VIH Minimum logic HIGH input voltage.

VIL Maximum logic LOW input voltage.

 $V_{OH}\,$  Minimum logic HIGH output voltage with output HIGH current  $I_{OH}$  flowing out of output.

 $V_{\mbox{OL}}$  Maximum logic LOW output voltage with output LOW current  $I_{\mbox{OL}}$  flowing into output.

SWITCHING TERMS: (Measured at the 1.5V logic level).

 $t_{pd-}\,$  The propagation delay from the clock signal LOW-HIGH transition to an output signal HIGH-LOW transition.

 $t_{pd+}\,$  The propagation delay from the clock signal LOW-HIGH transition to an output signal LOW-HIGH transition.

 $t_{pd-}(\bar{E})$  The propagation delay from the Enable signal HIGH-LOW transition to the  $\Omega_7(11)$  output signal HIGH-LOW transition.

 $t_{pd+}(\overline{E})$  The propagation delay from the Enable signal LOW-HIGH transition to  $\Omega_7(11)$  output signal LOW-HIGH transition.

 $t_s(D)$  Set-up time required for the logic level to be present at the data input prior to the clock transition from LOW to HIGH in order for the register to respond. The data input should remain steady between  $t_s$  max, and  $t_s$  min. before the clock.

 $t_{\varsigma}(\overline{S})$  Set-up time required for a LOW level to be present at the S input prior to the clock transition from LOW to HIGH in order for the register to be reset, or time required for a HIGH level to be present on S before the HIGH to LOW clock transition to prevent resetting.

 $t_{pw}(CP)$  The minimum clock pulse width (LOW or HIGH) required for proper register operation.

USER NOTES FOR A/D CONVERSION


.




|                    |                                                                                                                                                                                                                                                                                                                                                                                         | A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | m2502/:                                                                                                    | З ТВОТН ТИ                                           | ABLE                           |                                                          |                                           | USER NOTES FOR A/D CONVERSION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |  |
|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|------------------------------------------------------|--------------------------------|----------------------------------------------------------|-------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| L = LO<br>X = Do   | X L<br>$D_7$ F<br>$D_6$ F<br>$D_5$ F<br>$D_4$ F<br>$D_2$ F<br>$D_2$ F<br>$D_0$ F<br>X F<br>X X<br>X X<br>GH Volta<br>m't Care                                                                                                                                                                                                                                                           | E           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L           L | X X<br>X L<br>D7 D7<br>D6 D7<br>D5 D7<br>D4 D7<br>D3 D7<br>D3 D7<br>D2 D7<br>D1 D7<br>D0 D7<br>X D7<br>X H | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | <sub>р</sub> д <sub>з</sub> ьн | X<br>H<br>H<br>H<br>H<br>H<br>H<br>1<br>D<br>0<br>1<br>D | Х<br>Н<br>Н<br>Н<br>Н<br>Н<br>Н<br>Ц<br>Ц | <ol> <li>The register can be used with either current switches that require a low voltage level to turn the switch on, or current switches that require a high voltage level to turn the current switches that require a high voltage level to turn the current switches are used which turn on with a low logic level the resulting digital output from the register is active LOW. That is, a logic "1" is represented as a low voltage level. If current switches are used that turn on with a high logic level then the digital output is active HIGH; a logic "1" is represented as a high voltage level.</li> <li>For a maximum digital error of ±½LSB the comparator must be biased. If current switches that require a high voltage level to turn on are used, the comparator should be biased +½LSB and if the current switches require a high logic level to turn on then the comparator must be biased -½LSB.</li> <li>The register, by suitable selection of resistor ladder network, can be used to perform either binary or BCD conversion. Additional data input gating should be used to eliminate the possibility of false BCD codes.</li> <li>The register can be used to perform 2's complement conversion by offsetting the comparator ½ full range +½ LSB and using the complement of the MSB Q7 (Q11) as the sign bit.</li> </ol> |  |
| Note: <sup>.</sup> | NC = No Change       (Q11) as the sign bit.         Note: Truth Table for Am2504 is extended to include<br>12 outputs.       5. If the register is truncated and operated in the continuous<br>conversion mode a lock-up condition may occur on power-<br>on. This situation can be overcome by making the<br>START input the OR function of CC and the appropriate<br>register output. |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                            |                                                      |                                |                                                          |                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |  |
|                    | INPUTS -                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | CLOCK<br>START<br>DATA<br>07<br>06<br>04<br>03<br>02<br>01<br>00<br>ERSION<br>DO<br>DO                     |                                                      | Am                             |                                                          |                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |  |
|                    |                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                            |                                                      |                                |                                                          |                                           | LIC-231                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |  |

## Am2502/03/04


| Input/Output       No.'s       LOW       HIGH       HIGH       LOW $E$ (2503)       1       1.5       2       -       -         DO       (2502)       1       -       -       12       6 $\overline{CC}$ 2       -       -       12       6 $\overline{CC}$ 2       -       -       12       6 $\overline{CC}$ 2       -       -       12       6 $\overline{CQ}$ 3       -       -       12       6 $\overline{O_2}$ 5       -       -       12       6 $\overline{O_2}$ 5       -       -       12       6 $\overline{O_2}$ 6       -       -       12       6 $\overline{O_3}$ 1       1       -       -       12       6 $\overline{O_4}$ 11       2       -       -       -       -       -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Am2502/3             | LOADIN<br>Pin | Ing                          | out       | Fai              | nout      | Am2504          |            | In        | put        | Fa        | nout      |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|---------------|------------------------------|-----------|------------------|-----------|-----------------|------------|-----------|------------|-----------|-----------|
| $ \frac{1}{2} 0 (2502) 1 12 6 \\ \hline CC 2 12 6 \\ \hline CC 3 \\ \hline D 11 1 1 \\ \hline D 11 1 1 \\ \hline CC 15 \\ \hline MSI INTERFACING RULES \\ Equivalent input Unit Local Co 0 \\ \hline CG 3 18 12 6 \\ \hline CG 3 19 12 6 \\ \hline CG 3 19 12 6 \\ \hline CC 3 19 12 6 \\ \hline CC 15 \\ \hline CP 13 1 1 2 1 \\ \hline CC 15 \\ \hline MSI INTERFACING RULES \\ Equivalent input Unit Local Co 0 \\ \hline CG 3 19 12 6 \\ \hline CG 3 19 12 6 \\ \hline CC 3 10 \\ \hline CC 7 13 12 6 \\ \hline CC 3 10 \\ \hline CC 7 13 12 6 \\ \hline CC 8 16 12 6 \\ \hline CC 9 13 2 1 1 \\ \hline NC 22 \\ \hline CC 8 16 12 6 \\ \hline CC 8 16 12 6 \\ \hline CC 9 13 2 12 6 \\ \hline CC 9 13 2 12 6 \\ \hline CC 8 16 12 6 \\ \hline CC 9 13 2 12 6 \\ \hline CC 9 13 2 12 6 \\ \hline CG 9 19 12 6 \\ \hline CC 9 19 12 6 \\ \hline CC 9 19 12 6 \\ \hline CC 9 19 \\ \hline CC 9 10 $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Input/Output         |               |                              |           |                  |           | Input/Output    |            |           |            |           | LOW       |
| $\frac{CC}{Q_{0}} = 2 12 = 6$ $\frac{C}{Q_{0}} = 3 12 = 6$ $\frac{C}{Q_{0}} = 4 12 = 6$ $\frac{C}{Q_{0}} = 3 12 = 6$ $\frac{C}{Q_{0}} = 9 = 1 =$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Ē (2503)             | 1             | 1.5                          | 2         | -                | _         | Ē               | 1          | 1.5       | 2          | _         | _         |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | DO (2502)            | 1             | -                            | -         | 12               | 6         | DO              | 2          | -         | _          | 12        | 6         |
| $ \frac{1}{2} 0 - \frac{1}{2} - \frac$                                                                                                                                                                                                                                                                                                                                           |                      | 2             | _                            | _         | 12               | 6         | CC              | 3          | _         | -          | 12        | 6         |
| $ \frac{Q_{1}}{Q_{2}} + \frac{4}{G} - \frac{12}{G} + $                                                                                                                                                                                                                                                                                                                                                                                                                             | 0 <sub>0</sub>       | 3             | _                            |           | 12               | 6         | Q               | 4          |           | _          | 12        | 6         |
| $ \frac{O_3}{G} = \frac{6}{1} - \frac{12}{1} = \frac{6}{1} \\ \frac{O_3}{G} = \frac{7}{1} - \frac{12}{1} = \frac{6}{1} \\ \frac{O_4}{G} = \frac{8}{1} - \frac{-12}{12} = \frac{6}{1} \\ \frac{O_5}{G} = \frac{9}{1} - \frac{-12}{1} = \frac{6}{1} \\ \frac{O_6}{G} = \frac{9}{1} - \frac{-12}{1} = \frac{6}{1} \\ \frac{O_6}{G} = \frac{9}{1} - \frac{-12}{1} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{12}{1} = \frac{-12}{1} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{12}{1} = \frac{-12}{12} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{11}{1} = \frac{12}{1} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{11}{1} = \frac{-12}{12} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{11}{1} = \frac{12}{1} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{16}{1} - \frac{-12}{12} = \frac{6}{1} \\ \frac{O_8}{G} = \frac{16}{1} - \frac{-12}{12} = \frac{6}{1} \\ \frac{O_9}{G} = \frac{16}{1} - \frac{-12}{12} = \frac{6}{1} \\ \frac{O_1}{1} = \frac{21}{2} = \frac{-12}{1} \\ \frac{O_1}{1} = \frac{23}{2} - \frac{-12}{1} \\ \frac{O_1}{1} = \frac{12}{2} = \frac{1}{1} \\ \frac{O_1}{1} = \frac{12}{2} = \frac{1}{1} \\ \frac{O_1}{1} = \frac{12}{2} = \frac{1}{1} \\ \frac{O_1}{1} = \frac{O_1}{1} \\ \frac{O_1}{1} \\ \frac{O_1}{1} = \frac{O_1}{1} \\ \frac{O_1}{1} \\ \frac{O_1}{1} = \frac{O_1}{1} \\ O_$                                                                                                                                                                                                                                                                                                                                                                                         |                      | 4             | _                            | -         | 12               | 6         | Q <sub>1</sub>  | 5          | -         | -          | 12        | 6         |
| $ \frac{O_3}{G} = \frac{6}{1} - \frac{12}{1} = \frac{6}{1} \\ \frac{O_3}{G} = \frac{7}{1} - \frac{12}{1} = \frac{6}{1} \\ \frac{O_4}{G} = \frac{8}{1} - \frac{-12}{12} = \frac{6}{1} \\ \frac{O_5}{G} = \frac{9}{1} - \frac{-12}{1} = \frac{6}{1} \\ \frac{O_6}{G} = \frac{9}{1} - \frac{-12}{1} = \frac{6}{1} \\ \frac{O_6}{G} = \frac{9}{1} - \frac{-12}{1} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{12}{1} = \frac{-12}{1} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{12}{1} = \frac{-12}{12} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{11}{1} = \frac{12}{1} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{11}{1} = \frac{-12}{12} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{11}{1} = \frac{12}{1} = \frac{6}{1} \\ \frac{O_7}{G} = \frac{16}{1} - \frac{-12}{12} = \frac{6}{1} \\ \frac{O_8}{G} = \frac{16}{1} - \frac{-12}{12} = \frac{6}{1} \\ \frac{O_9}{G} = \frac{16}{1} - \frac{-12}{12} = \frac{6}{1} \\ \frac{O_1}{1} = \frac{21}{2} = \frac{-12}{1} \\ \frac{O_1}{1} = \frac{23}{2} - \frac{-12}{1} \\ \frac{O_1}{1} = \frac{12}{2} = \frac{1}{1} \\ \frac{O_1}{1} = \frac{12}{2} = \frac{1}{1} \\ \frac{O_1}{1} = \frac{12}{2} = \frac{1}{1} \\ \frac{O_1}{1} = \frac{O_1}{1} \\ \frac{O_1}{1} \\ \frac{O_1}{1} = \frac{O_1}{1} \\ \frac{O_1}{1} \\ \frac{O_1}{1} = \frac{O_1}{1} \\ O_$                                                                                                                                                                                                                                                                                                                                                                                         | 0 <sub>2</sub>       | 5             | _                            |           | 12               | 6         | Q2              | 6          | _         | _          | 12        | 6         |
| $ \frac{D}{Q_{1}} = \frac{7}{1} + \frac{1}{1} + \frac{-}{-} +$                                                                                                                                                                                                                                                                                                                                               |                      | 6             | -                            | -         | 12               | 6         |                 | 7          | -         |            | 12        | 6         |
| $\frac{S_{1}}{S_{1}} = \frac{S_{1}}{S_{1}} = \frac{S_{1}}{S$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                      | 7             | 1                            | 1         |                  | _         | Q_4             | 8          | -         |            | 12        | 6         |
| $\frac{1}{S} 10 1 2$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | GND                  | 8             | _                            | _         | _                | _         | 0 <sub>5</sub>  | 9          |           | _          | 12        | 6         |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | СР                   | 9             | 1                            | 1         | -                | _         | NC              | 10         |           | -          | _         | _         |
| $\frac{1}{2} \frac{1}{2} \frac{1}{1} \frac{1}{1} \frac{1}{2} \frac{1}{1} \frac{1}{2} \frac{1}$                                                                                                                               | S                    | 10            | 1                            | 2         |                  |           | D               | 11         | 1         | 1_         | -         |           |
| $\frac{O_{5}}{O_{6}} \frac{12}{13} - \frac{12}{O_{6}} - \frac{12}{13} - \frac{1}{1} - \frac{1}{O_{6}} - \frac{1}{13} - \frac{1}{1} - \frac{1}{O_{7}} - \frac{1}{13} - \frac{1}{1} - \frac{1}{O_{7}} - \frac{1}{O_{7}} - \frac{1}{15} - \frac{1}{O_{7}} - \frac{1}{12} - \frac{1}{O_{6}} - \frac{1}{O_{7}} - \frac{1}{15} - \frac{1}{O_{7}} - \frac{1}{12} - \frac{1}{O_{6}} - \frac{1}{O_{7}} - \frac{1}{15} - \frac{1}{O_{7}} - \frac{1}{O$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0 <sub>4</sub>       | 11            |                              | _         | 12               | 6         | GND             | 12         | _         | -          | -         |           |
| $\frac{\Box_{6}}{\Box_{7}} \frac{13}{14} - \frac{12}{6} \frac{6}{\Box_{7}} \frac{14}{15} - \frac{12}{6} \frac{6}{\Box_{7}} \frac{15}{15} - \frac{12}{12} \frac{6}{\Box_{7}} \frac{15}{12} \frac{11}{12} \frac{12}{12} - \frac{12}{12} \frac{6}{\Box_{7}} \frac{13}{12} \frac{12}{12} - \frac{12}{12} \frac{6}{\Box_{10}} \frac{12}{20} - \frac{12}{12} \frac{6}{\Box_{10}} \frac{12}{20} - \frac{12}{12} \frac{6}{\Box_{11}} \frac{12}{23} - \frac{12}{2} \frac{6}{\Box_{11}} \frac{12}{23} \frac{1}{2} \frac{1}{\Box_{11}} \frac{12}{\Box_{12}} \frac{1}{\Box_{11}} \frac{1}{\Box_{12}} \frac{1}{\Box_{12}} \frac{1}{\Box} \frac$ |                      | 12            | _                            | -         | 12               | 6         |                 | 13         | 1         | 1          | _         | _         |
| $\frac{O_{7}}{O_{7}} \frac{14}{15} - \frac{12}{0} \frac{6}{O_{6}} \frac{15}{16} - \frac{-}{-} \frac{-}{12} \frac{6}{O_{6}} \frac{16}{16} - \frac{-}{-} \frac{12}{12} \frac{6}{0} \frac{16}{O_{7}} \frac{17}{17} - \frac{-}{12} \frac{12}{12} \frac{6}{O_{7}} \frac{17}{17} - \frac{-}{12} \frac{12}{12} \frac{6}{O_{9}} \frac{19}{19} - \frac{-}{12} \frac{12}{12} \frac{6}{O_{9}} \frac{19}{19} - \frac{-}{12} \frac{12}{12} \frac{6}{O_{9}} \frac{19}{19} - \frac{-}{12} \frac{12}{12} \frac{6}{O_{11}} \frac{1}{21} - \frac{-}{12} \frac{12}{12} \frac{6}{O_{11}} \frac{1}{21} \frac{1}{21} - \frac{-}{12} \frac{12}{12} \frac{1}{O_{11}} \frac{1}{23} - \frac{-}{12} \frac{1}{2} \frac{1}{O_{11}} \frac{1}{23} \frac{1}{23} - \frac{-}{-} \frac{-}{-} \frac{-}{-} \frac{1}{O_{11}} \frac{23}{23} - \frac{-}{-} \frac{12}{12} \frac{6}{O_{11}} \frac{1}{O_{11}} \frac{1}{23} - \frac{-}{-} \frac{12}{12} \frac{6}{O_{11}} \frac{1}{O_{11}} \frac{1}{23} \frac{1}{23} - \frac{-}{-} \frac{1}{2} \frac{1}{O_{11}} \frac{1}{23} \frac{1}{O_{11}} \frac{1}{23} \frac{1}{O_{11}} 1$                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                      | 13            |                              |           | 12               | 6         | S               | 14         | 1         | 2          |           |           |
| $\frac{Q_{7}}{V_{CC}} \frac{15}{16} - \frac{12}{0} \frac{6}{0} \frac{16}{0} - \frac{12}{0} \frac{6}{0} \frac{16}{0} - \frac{12}{0} \frac{6}{0} \frac{16}{0} - \frac{12}{0} \frac{6}{0} \frac{16}{0} \frac{16}{0} - \frac{12}{0} \frac{6}{0} \frac{16}{0} \frac{16}{0} - \frac{12}{0} \frac{6}{0} \frac{16}{0} \frac{16}{0} \frac{1}{0} \frac{12}{0} \frac{1}{0} \frac{12}{0} \frac{1}{0} \frac{12}{0} \frac{1}{0} \frac{12}{0} \frac{1}{0} \frac{12}{0} \frac{1}{0} \frac{12}{0} \frac{1}{0} \frac{1}{0} \frac{12}{0} \frac{1}{0} \frac{1}{0}$                                                                                                                                                       |                      | 14            |                              |           | 12               | 6         | NC              | 15         |           |            |           |           |
| $\frac{V_{CC}}{V_{C}} = \frac{16}{16} - \frac{1}{16} - $                                                                                                                                                                                                                                                                                                                                                                                                                           |                      | 15            | -                            | _         | 12               | 6         | Q <sub>6</sub>  | 16         | -         |            | 12        | 6         |
| $\frac{\text{MSI INTERFACING RULES}}{\text{Input Unit Load}} \\ \frac{\text{Input Unit Load}}{\text{HIGH LOW}} \\ \frac{\text{Input Unit Load}}{\text{HIGH LOW}} \\ \frac{\text{Magenced Micro Devices 9300/2500 Series 1}}{\text{SC Series 9300}} \\ \frac{1}{10} \\ \frac{1}{20} \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                      | 16            |                              |           | -                |           | 0 <sub>7</sub>  | 17         | _         | _          | 12        | 6         |
| Equivalent<br>Input Unit Load<br>HIGH LOW<br>Advanced Micro Devices 9300/2500 Series1Advanced Micro Devices 9300/2500 Series1 $\frac{1}{3C}$ $20$ $  12$ $0$ $12$ $11$ $12$ $ 12$ $11$ $12$ $ 12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $11$ $12$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$ $11$ $12$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                      |               | BEACIN                       |           | FS               |           |                 | 18         | -         | _          | 12        | 6         |
| Interfacing Digital Family       HIGH LOW         Advanced Micro Devices 9300/2500 Series       1         SC Series 9300       1         Advanced Micro Devices 54/7400       1         Advanced Micro Devices 54/7400       1         Clip Series 54/7400       1         NC       22         Vational Series DM 75/85       1         DTL Series 930       12         NDTL Series 930       12         NUPUT/OUTPUT INTERFACE CONDITIONS         Voltage Interface Conditions – LOW & HIGH         Villog       NOISE         NOISE       Villog         NOISE       Villog <td></td> <td></td> <td></td> <td>ie not</td> <td>Equiv</td> <td></td> <td>0<sub>9</sub></td> <td>19</td> <td>_</td> <td>_</td> <td>12</td> <td>6</td>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                      |               |                              | ie not    | Equiv            |           | 0 <sub>9</sub>  | 19         | _         | _          | 12        | 6         |
| $\frac{Q_{11}}{SC \text{ Series 9300}} = \frac{21}{1} = -\frac{12}{6} = \frac{12}{NC}$ $\frac{Q_{11}}{SC \text{ Series 9300}} = \frac{21}{1} = -\frac{12}{12} = -\frac{12}{12}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | nterfacing Digit     | al Famil      | lv                           |           |                  |           | 0 <sub>10</sub> | 20         | _         |            | 12        | 6         |
| $\frac{Advanced Micro Devices 9300/2500 Series 1 1}{SSC Series 9300 1 1 1}$ $\frac{Advanced Micro Devices 54/7400 1 1}{IT Series 54/7400 1 1 1}$ $\frac{Advanced Micro Devices 54/7400 1 1}{Signetics Series 8200 2 2 2}$ $\frac{V_{CC} 24 $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                      |               |                              |           |                  |           | 0 <sub>11</sub> | 21         | -         | -          | 12        | 6         |
| Advanced Micro Devices 54/7400<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                      |               | 9300/25                      | 00 Serie  |                  |           | NC              | 22         |           |            |           |           |
| Advanced Micro Devices 54/7400<br>II Series 54/7400<br>Attional Series 8200<br>2 2<br>National Series 930<br>2 2<br>Not Series 930<br>2 3<br>2 4<br>A Standard TTL Unit Load is defined as 40µA measured at 3<br>A Standard TTL Unit Load is defined as 40µA measured at 3<br>A Standard TTL Unit Load is defined as 40µA measured at 3<br>NC = No Connection<br>NC = No Connection<br>1 NPUT/OUTPUT INTERFACE CONDITIONS<br>Voltage Interface Conditions – LOW & HIGH<br>2 4<br>2 4<br>2 4<br>2 4<br>2 7<br>Not Series 930<br>2 5<br>2 5<br>2 7<br>2 7<br>2 7<br>2 7<br>2 8<br>2 9<br>2 9<br>2 9<br>2 9<br>2 9<br>2 9<br>2 9<br>2 9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                      |               |                              |           |                  |           | ā <sub>11</sub> | 23         | -         | —          | 12        | 6         |
| Signetics Series 8200     2     2       National Series DM 75/85     1     1       DTL Series 930     12     1       NC = No Connection       INPUT/OUTPUT INTERFACE CONDITIONS       Voltage Interface Conditions – LOW & HIGH       Voltage Interface Conditions – LOW & HIGH       OUTPUT DRIVING<br>TIGHT OUTPUT       Voltage     Vilage       MINIMUM LOGIC     Vilage       Maximum Logic     Vilage       Maximu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                      |               | 54/7400                      | )         |                  |           |                 | 24         | _         | _          | _         | -         |
| HIGH and -1.6mA measured at 0.4V LOW.<br>NC = No Connection<br>NC = No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                      |               |                              |           |                  |           | A Standard TTL  | Unit Load  | is define | ed as 40µ. | A measure | ed at 2.4 |
| OTL Series 930     12     1     NC = No Connection       INPUT/OUTPUT INTERFACE CONDITIONS       Voltage Interface Conditions – LOW & HIGH       OUTPUT ORIVING       OUTPUT DRIVING     INPUT LOAD       OUTPUT DRIVING     INPUT LOAD       OUTPUT     Voltage       OUTPUT     VIH2       OUTPUT       OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                      |               |                              |           |                  |           |                 |            |           |            |           |           |
| INPUT/OUTPUT INTERFACE CONDITIONS       Voltage Interface Conditions – LOW & HIGH       Current Interface Conditions – LOW       Voltage Interface Conditions – LOW & HIGH     Current Interface Conditions – LOW       0100 000000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                      | JM 75/8       | 15                           |           |                  |           |                 |            |           |            |           |           |
| Voltage Interface Conditions – LOW & HIGH     Current Interface Conditions – LOW       000000000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | JIL Series 930       | ······,       |                              |           | 12               | 1         | NC = No Conn    | ection     |           |            |           |           |
| 30     30     INPUT LOAD<br>DRIVEN LOW       30     MINIMUM LOGIC       24     Voltage       20     NOISE       18     IMMUNITY       18     IMMUNITY       10     Viliz       00     Viliz       01     Viliz       02     NOISE       10     Maximum LOGIC       Viliz     Viliz       01     Viliz       02     NOISE       10     Maximum LOGIC       Viliz     Viliz       01     Viliz       02     NOISE       10     Maximum LOGIC       Viliz     Viliz       03     NOISE       10     Maximum LOGIC       Voltage     Voltage       02     NOISE       10     Maximum LOGIC       Voltage     Voltage       10     NOISE       10     NOISE       10     NOISE       10     NOISE       10     NO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                      |               |                              | IN        | IPUT/OU          | ΙΤΡUΤ ΙΝΤ | ERFACE CONDITI  | ONS        |           |            |           |           |
| 3.0<br>2.8<br>2.6<br>2.4<br>2.4<br>2.2<br>2.2<br>2.2<br>2.2<br>2.2<br>2.2<br>2.2<br>2.2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | Volta                | age Inter     | face Con                     | ditions - | – LOW &          | HIGH      |                 |            | ace Con   |            |           |           |
| 28     MINIMUM LOGIC       24     VIH2       20     NOISE       18     IMMUNITY       14     VIH2       10     VIL2       04     VIL2       05     VIL2       06     VIL2       07     VIL2       08     VIL2       04     NOISE       02     NOISE       10     VIL2       03     VIL2       04     NOISE       10     VIL2       04     NOISE       10     VIL2       04     NOISE       10     VIL2       04     NOISE       10     NOISE       11.0     NOISE       11.0     VIL2       04     NOISE       11.0     NOISE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                      |               |                              |           |                  |           |                 |            |           |            |           |           |
| VIH2<br>20<br>18<br>18<br>18<br>18<br>18<br>10<br>14<br>12<br>10<br>14<br>12<br>10<br>10<br>10<br>10<br>10<br>10<br>10<br>10<br>10<br>10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                      | MLOGIC        |                              |           |                  |           | Vcc00           | TPUT       | <u> </u>  |            | LOAD      | _         |
| VIH2<br>20<br>18<br>18<br>18<br>18<br>18<br>10<br>14<br>12<br>10<br>14<br>12<br>10<br>10<br>10<br>10<br>10<br>10<br>10<br>10<br>10<br>10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 2.6 - "HIGH"<br>VOLT | OUTPUT V      | <sup>/</sup> он <sub>1</sub> |           |                  |           |                 | ş          |           |            | Ş         |           |
| VIL2<br>MAXIMUM LOGIC<br>VIL2<br>MAXIMUM LOGIC<br>VIL2<br>MAXIMUM LOGIC<br>VIL2<br>MAXIMUM LOGIC<br>VIL2<br>MAXIMUM LOGIC<br>VIL2<br>MAXIMUM LOGIC<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2<br>VIL2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 1 4.7                |               |                              |           | VIH2             |           |                 | )          |           |            |           |           |
| 0.2 IMMUNITY OUTPUT DRIVING INPUT LOAD<br>0.0 Low level) V <sub>CC</sub> HIGH DRIVENTHIGH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 2.0                  |               | NO15                         | 2028      | MINIMUM          | LOGIC     |                 | 0FF        | į         |            | 1         |           |
| 0.2 IMMUNITY OUTPUT DRIVING INPUT LOAD<br>0.0 Low level) V <sub>CC</sub> HIGH DRIVENTHIGH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 90 1.6               |               |                              |           | VOLT             | AGE       | 2               | 字          |           | 7          | 太         |           |
| 0.2 IMMUNITY OUTPUT DRIVING INPUT LOAD<br>0.0 Low level) V <sub>CC</sub> HIGH DRIVENTHIGH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 5 1.4 -<br>> 1.2 -   |               |                              |           |                  |           | K               |            |           |            | / ON 9    | _         |
| 0.2 IMMUNITY OUTPUT DRIVING INPUT LOAD<br>0.0 Low level) V <sub>CC</sub> HIGH DRIVENTHIGH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 1.0 -                |               |                              |           | v <sub>IL2</sub> |           |                 | <u>ነ  </u> | ľ         | 全          |           |           |
| 0.2 IMMUNITY OUTPUT DRIVING INPUT LOAD<br>0.0 Low level) V <sub>CC</sub> HIGH DRIVENTHIGH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 5 0.8 MAXIMU         | DUTPUT ,      | /ol. 332                     | &r-†      | MAXIMU           | M LOGIC   |                 |            |           | Ŧ          |           |           |
| 0.2 IMMUNITY OUTPUT DRIVING IMPUT LOAD<br>0.0 Low level) V <sub>CC</sub> HIGH DRIVENTHIGH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                      | AGE           | NOIS                         | e<br>E    | VOLT             | AGE       |                 |            | ace Con   |            |           |           |
| DRIVING DEVICE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | .0.2                 |               | IMMUN                        | ITY       |                  |           | "L              |            |           |            | VEN"HIGH  |           |
| イ  i そ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | DRIVING              | G DEVICE      |                              |           | DRIVEN           | DEVICE    |                 | ξ I        | 1         |            | Ł         |           |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                      |               |                              |           |                  |           |                 | Í          | į         |            | 1         |           |





3-22

### Am2502/03/04



## **Distinctive Characteristics**

- Contains all the storage and control for successive approximation A-to-D converters.
- Can be operated in START-STOP or continuous conversion mode.

#### FUNCTIONAL DESCRIPTION

The Am25L02, Am25L03 and Am25L04 are 8-bit and 12-bit TTL Successive Approximation Registers. The registers contain all the digital control and storage necessary for successive approximation analog-todigital conversion. They can also be used in digital systems as the control and storage element in recursive digital routines.


The registers consist of a set of master latches that act as the control elements in the device and change state when the input clock is LOW, and a set of slave latches that hold the register data and change on the input clock LOW-to-HIGH transition. Externally the device acts as a special purpose serial-to-parallel converter that accepts data at the D input of the register and sends the data to the appropriate slave latch to appear at the register output and the DO output on the Am25LO2 and Am25LO4 when the clock goes from LOW-to-HIGH. There are no restrictions on the data input; it can change state at any time except during the set-up time just prior to the clock transition. At the same time that data enters the register bit the next less significant bit is set to a LOW ready for the next iteration.

The register is reset by holding the  $\overline{S}$  (Start) signal LOW during the clock LOW-to-HIGH transition. The register synchronously resets to the state Q7(11) LOW, (Note 2) and all the remaining register outputs HIGH. The  $\overline{CC}$  (Conversion Complete) signal is also set HIGH at this time. The  $\overline{S}$  signal should not be brought back HIGH until after the clock LOW-to-HIGH transition in order to guarantee correct resetting.

- 100% reliability assurance testing in compliance with MIL-STD-883.
- Can be used as serial-to-parallel converter or ring counters.

After the clock has gone HIGH resetting the register, the  $\overline{S}$  signal is removed. On the next clock LOW-to-HIGH transition the data on the D input is set into the  $Q_7(11)$  register bit and the  $Q_6(10)$  register bit is set to a LOW ready for the next clock cycle. On the next clock LOW-to-HIGH transition data enters the  $Q_6(10)$  register bit and  $Q_5(9)$  is set to a LOW. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into  $Q_0$ , the  $\overline{CC}$  signal goes LOW, and the register is inhibited from further change until reset by a Start signal.

In order to allow complementary conversion the complementary output of the most significant register bit is made available. An active LOW enable input,  $\overline{E}$ , on the Am25L03 and Am25L04 allows devices to be connected together to form a longer register by connecting the clock, D, and  $\overline{S}$  inputs together and connecting the  $\overline{CC}$  output of one device to the  $\overline{E}$  input of the next less significant device. When the Start signal resets the register, the E signal goes HIGH, forcing the  $Q_7(11)$  bit HIGH and inhibiting the device from accepting data until the previous device is full and its  $\overline{CC}$  goes LOW. If only one device is used the  $\overline{E}$  input should be held at a LOW logic level (Ground). For continuous conversion the  $\overline{CC}$  output is connected to the  $\overline{S}$  input so that the device automatically restarts at the end of a conversion. If all the bits are not required, the register may be truncated and conversion time saved by using a register output going LOW rather than the  $\overline{CC}$  signal to indicate the end of conversion.



## Am25L02/L03/L04

## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                             | -65°C to +150°C                |
|-----------------------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                                | –55°C to +125°C                |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5V to +7V                   |
| DC Voltage Applied to Outputs for High Output State             | -0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                                | -0.5V to +5.5V                 |
| Output Current, Into Outputs                                    | 30mA                           |
| DC Input Current                                                | -30mA to +5.0mA                |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)


| Am25L02XC<br>Am25L02XM | Am25L03XC Am25L04X0<br>Am25L03XM Am25L04XM |                                                                                  | o +75°C<br>C to +125°C | Vcc<br>Vcc | = 5.0V ±5%<br>= 5.0V ±10% |              |       |       |  |
|------------------------|--------------------------------------------|----------------------------------------------------------------------------------|------------------------|------------|---------------------------|--------------|-------|-------|--|
| Parameters             | Description                                | Test Co                                                                          | onditions              |            | Min.                      | Typ.(Note 1) | Max.  | Units |  |
| v <sub>oH</sub>        | Output HIGH Voltage                        | V <sub>CC</sub> = MIN., I <sub>C</sub><br>V <sub>IN</sub> = V <sub>IH</sub> or V |                        | A          | 2.4                       | 3.6          |       | Volts |  |
| V <sub>OL</sub>        | Output LOW Voltage<br>(Note 2)             | V <sub>CC</sub> = MIN., IC<br>V <sub>IN</sub> = V <sub>IH</sub> or V             |                        |            |                           | 0.15         | 0.3   | Volts |  |
| ViH                    | Input HIGH Level                           | Guaranteed inp<br>voltage for all in                                             |                        | ЗН         | 2.0                       |              |       | Volts |  |
| VIL                    | Input LOW Level                            | Guaranteed input logical LOW voltage for all inputs                              |                        |            |                           | 0.7          | Volts |       |  |
| 1 <sub>1L</sub>        | Input LOW Current                          | $V_{CC} = MAX., V_{IN} = 0.3V \frac{CP, D, \overline{S}}{\overline{E}}$          |                        |            |                           | -0.25        | -0.4  | mA    |  |
| 10                     | input LOW Current                          |                                                                                  |                        | Ē          |                           | -0.4         | -0.6  |       |  |
|                        | Input HIGH Current                         | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.4V                                   |                        | CP, D      |                           | 2.0          | 20    | μA    |  |
| Чн                     |                                            | VCC                                                                              | E, S                   |            |                           | 4.0          | 40    | μ     |  |
|                        | Input HIGH Current                         | V <sub>CC</sub> = MAX., \                                                        | /IN = 5.5V             |            |                           |              | 1.0   | mA    |  |
| ISC                    | Output Short Circuit Current               | V <sub>CC</sub> = MAX., V                                                        | VOUT = 0.0V            |            | 4.0                       | 15           | 35    | mA    |  |
|                        |                                            |                                                                                  |                        | ХМ         |                           | 25           | 33    |       |  |
| Į                      |                                            |                                                                                  | Am25L02                | хс         |                           | 25           | 35    | mA    |  |
|                        |                                            |                                                                                  |                        | ХМ         |                           | 22           | 31    |       |  |
| Icc                    | Power Supply Current                       | V <sub>CC</sub> = MAX.                                                           | Am25L03                | хс         |                           | 22           | 33    | mA    |  |
|                        |                                            |                                                                                  |                        | ХМ         |                           | 30           | 42    |       |  |
|                        |                                            |                                                                                  | Am25L04                |            |                           | 30           | 45    | mA    |  |

Notes: 1. Typical limits are at  $V_{CC} = 5.0V$ , 25°C ambient and maximum loading. 2.  $V_{OL}(MAX) = 0.3V$  with total device fanout of less than 90 Low Power TTL Unit Loads (36mA), otherwise,  $V_{OL}(MAX) = 0.35V$ .


| Parameters           | Description                                  |                                            | Min. | Тур. | Max. | Units |
|----------------------|----------------------------------------------|--------------------------------------------|------|------|------|-------|
| t <sub>pd+</sub>     | Turn Off Delay CP to Output HIGH             | except Q <sub>11</sub> , Q <sub>11</sub> ) | 20   | 75   | 110  | ns    |
| tpd+                 | Turn Off Delay CP to Q11 or Q11 HI           | GH                                         | 30   | 100  | 140  | ns    |
| <sup>t</sup> pd-     | Turn On Delay CP to Output LOW               | 20                                         | 75   | 100  | ns   |       |
| t <sub>s</sub> (D)   | Set-up Time Data Input                       | -15                                        | 8.0  | 20   | ns   |       |
| t <sub>s</sub> (S)   | Set-up Time Start Input                      | 0                                          | 20   | 25   | ns   |       |
| t <sub>pd+</sub> (E) | Turn Off Delay E to Q <sub>7</sub> (11) HIGH | (Am25L03/Am25L04)                          |      | 50   | 75   | ns    |
| t <sub>pd</sub> _(E) | Turn On Delay E to Q7(11) LOW                | Cp = H, S = L                              |      | 60   | 75   | ns    |
| tpwL(CP)             | Minimum LOW Clock Pulse Width                |                                            | 100  | 150  | ns   |       |
| tpwH(CP)             | Minimum HIGH Clock Pulse Width               |                                            | 70   | 100  | ns   |       |
| f <sub>max.</sub>    | Maximum Clock Frequency                      | 3.5                                        | 5.0  |      | MHz  |       |

## Switching Characteristics ( $T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $C_L = 15pF$ )

## Am25L02/L03/L04



#### Am25L02/L03/L04



D

## Am6070 Companding D-to-A Converter for Control Systems

## **Distinctive Characteristics**

- Tested to μ-255 companding law
- Absolute accuracy specified includes all errors over temperature range
- Settling time 300ns typical
- Ideal for multiplexed PCM, audio, and 8-bit μ-P systems
- Output dynamic range of 72 dB
- 12-bit accuracy and resolution around zero

- Sign plus 12-bit range with sign plus 7-bit coding
- Improved pin-for-pin replacement for DAC-76
- Microprocessor controlled operations
- Multiplying operation
- Negligible output noise
- Monotonicity guaranteed over entire dynamic range
- Wide output voltage compliance
- Low power consumption


## **GENERAL DESCRIPTION**

The Am6070 monolithic companding D/A converter achieves a 72dB dynamic range which is equivalent to that achieved by a 12-bit converter.

The transfer function of the Am6070 complies with the Bell system  $\mu$ -255 companding law, and consists of 15 linear segments or chords. A particular chord is identified with the sign bit input, (SB) and three chord select input bits. Each chord contains 16 uniformly spaced linear steps which are

determined by four step select input bits. Accuracy and monotonicity are assured by the internal circuit design and are guaranteed over the full temperature range.

Applications for the Am6070 include digital audio recording, servo-motor controls, electromechanical positioning, voice synthesis, secure communications, microprocessor controlled sound and voice systems, log sweep generators and various data acquisition systems.



## MAXIMUM RATINGS above which useful life may be impaired

| V+ Supply to V- Supply            | 36V                     | Operating Temperature                     |                 |
|-----------------------------------|-------------------------|-------------------------------------------|-----------------|
| V <sub>LC</sub> Swing             | V-plus 8V to V+         | MIL Grade                                 | -55°C to +125°C |
| Output Voltage Swing              | V-plus 8V to V-plus 36V | COM'L Grade                               | 0°C to +70°C    |
| Reference Inputs                  | V- to V+                | Storage Temperature                       | -65°C to +150°C |
| Reference Input Differential Volt | tage ±18V               | Power Dissipation $T_A \le 100^{\circ} C$ | 500mW           |
| Reference Input Current           | 1.25mA                  | For $T_A > 100^\circ C$ derate at         | 10mW/°C         |
| Logic Inputs                      | V-plus 8V to V-plus 36V | Lead Soldering Temperature                | 300°C (60 sec)  |

## **GUARANTEED FUNCTIONAL SPECIFICATIONS**

| Resolution    | ±128 Steps                                                             |
|---------------|------------------------------------------------------------------------|
| Monotonicity  | For both groups of 128 steps and over full operating temperature range |
| Dynamic Range | 72 dB, (20 log (17, 15/10, 1))                                         |

## **ELECTRICAL CHARACTERISTICS**

These specifications apply for V+ = +15V, V- = -15V, I<sub>REF</sub> = 528 $\mu$ A, 0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C, for the commercial grade, -55°C  $\leq$  T<sub>A</sub>  $\leq$  +125C, for the military grade, and for all 4 outputs unless otherwise specified. Am6070ADM Am6070DM

|                                            | , minitary grado, and for an 4                                                    |                                                                                                                                                                                                                                  |      | 6070A        |             | Am6070DM<br>Am6070DC |              |             |              |
|--------------------------------------------|-----------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|--------------|-------------|----------------------|--------------|-------------|--------------|
| arameter                                   | Description                                                                       | Test Conditions                                                                                                                                                                                                                  | Min. | Тур.         | Max.        | Min.                 | Тур.         | Max.        | Units        |
| t <sub>s</sub>                             | Settling Time                                                                     | To within $\pm 1/2$ step at T <sub>A</sub> = 25°C<br>output switched from<br>I <sub>ZS</sub> to I <sub>FS</sub>                                                                                                                  |      | 300          | 500         |                      | 300          | 500         | ns           |
|                                            | Chord Endpoint Accuracy                                                           |                                                                                                                                                                                                                                  | 1    |              | ±1/2        |                      |              | ±1          | Step         |
|                                            | Step Nonlinearity                                                                 | Guaranteed by output                                                                                                                                                                                                             |      |              | ±1/2        |                      |              | ±1          | Step         |
| I <sub>FS(D)</sub>                         | Full Scale Current Deviation                                                      | current error specified below.                                                                                                                                                                                                   |      |              | ±1/2        |                      |              | ±1          |              |
| I <sub>FS(E)</sub>                         | From Ideal                                                                        |                                                                                                                                                                                                                                  |      |              | ±1/2        |                      |              | ±1          |              |
| ΔI <sub>O</sub>                            | Output Current Error                                                              | $\label{eq:kernel} \begin{array}{l} V_{REF} = 10.000V \\ R_{REF+} = 18.94k\Omega \\ R_{REF-} = 20k\Omega \\ -5.0V \leq V_{OUT} \leq +18V \\ \text{Error referred to nominal values} \\ \text{in Table 1.} \end{array}$           |      |              | ±1/2        |                      |              | ±1          | Step         |
| I <sub>O(+)</sub> -I <sub>O(-)</sub>       | Full Scale Symmetry Error                                                         | $\label{eq:response} \begin{array}{l} V_{REF} = 10.000V \\ R_{REF+} = 18.94k\Omega \\ R_{REF} = 20k\Omega \\ -5.0V \leqslant V_{OUT} \leqslant +18V \\ \text{Error referred to nominal values} \\ \text{in Table 1} \end{array}$ |      | 1/40<br>1/40 | 1/8<br>1/8  |                      | 1/20<br>1/20 | 1/4<br>1/4  | Step<br>Step |
| IEN                                        | Encode Current                                                                    | Additional output<br>Encode/Decode = 1                                                                                                                                                                                           | 3/8  | 1/2          | 5/8         | 1/4                  | 1/2          | 3/4         | Step         |
| Izs                                        | Zero Scale Current                                                                | Measured at selected output<br>with 000 0000 input                                                                                                                                                                               |      | 1/40         | 1/4         |                      | 1/20         | 1/2         | Step         |
| ΔI <sub>FS</sub>                           | Full Scale Drift                                                                  | Operating temperature range                                                                                                                                                                                                      |      | ±1/20        | ±1/4        |                      | ±1/10        | ±1/2        | Step         |
| V <sub>oc</sub>                            | Output Voltage Compliance                                                         | Full scale current change<br>≤1/2 step                                                                                                                                                                                           | -5.0 |              | +18         | -5.0                 |              | +18         | Volts        |
| IDIS                                       | Disable Current                                                                   | Output leakage<br>Output disabled by E/D and SB                                                                                                                                                                                  |      | 5.0          | 50          |                      | 5.0          | 50          | nA           |
| IFSR                                       | Output Current Range                                                              |                                                                                                                                                                                                                                  | 0    | 2.0          | 4.2         | 0                    | 2.0          | 4.2         | mA           |
| V <sub>IL</sub><br>V <sub>IH</sub>         | Logic Input Levels Logic "0"<br>Logic "1"                                         | $V_{LC} = 0V$                                                                                                                                                                                                                    | 2.0  |              | 0.8         | 2.0                  |              | 0.8         | Volts        |
| IIN                                        | Logic Input Current                                                               | $V_{IN} = -5.0V \text{ to } +18V$                                                                                                                                                                                                |      |              | 40          |                      |              | 40          | μΑ           |
| VIS                                        | Logic Input Swing                                                                 | V- = -15V                                                                                                                                                                                                                        | -5.0 |              | +18         | -5.0                 |              | +18         | Volts        |
| IB REF-                                    | Reference Bias Current                                                            |                                                                                                                                                                                                                                  |      | -1.0         | -4.0        |                      | -1.0         | -4.0        | μA           |
| di/dt                                      | Reference Input Slew Rate                                                         |                                                                                                                                                                                                                                  |      | 0.25         |             | 0.12                 | 0.25         |             | mA/μ         |
| PSSI <sub>FS+</sub><br>PSSI <sub>FS-</sub> | Power Supply Sensitivity<br>Over Supply Range (Refer<br>to Characteristic Curves) | V + = 4.5  to  18V, V - = -15V<br>V - = 10.8 + -18V, V + = 15V                                                                                                                                                                   |      | ±1/2<br>±1/2 |             | ±1/20<br>±1/10       | ±1/2<br>±1/2 |             | Step<br>Step |
| +<br> -                                    | Power Supply Current                                                              | V + = +5.0  to  +15V, V - = -15V<br>$I_{FS} = 2.0 \text{mA}$                                                                                                                                                                     |      | 2.7<br>-6.7  | 4.0<br>-8.8 |                      | 2.7<br>-6.7  | 4.0<br>-8.8 | mA           |
| PD                                         | Power Dissipation                                                                 | $V = -15V, V_{OUT} = 0$ $V = 5.0V$<br>$I_{FS} = 2.0mA$ $V = +15V$                                                                                                                                                                |      | 114<br>141   | 152<br>192  |                      | 114<br>141   | 152<br>192  | mW           |

## **ELECTRICAL CHARACTERISTICS (Cont.)**

|              |       |        |        | СНС     | RD     |        |        |         |
|--------------|-------|--------|--------|---------|--------|--------|--------|---------|
| STEP         | 0     | 1      | 2      | 3       | 4      | 5      | 6      | 7       |
| 0            | .000  | 8.250  | 24.750 | 57.750  | 123.75 | 255.75 | 519.75 | 1047.75 |
| 1            | .500  | 9.250  | 26.750 | 61.750  | 131.75 | 271.75 | 551.75 | 1111.75 |
| 2            | 1.000 | 10.250 | 28.750 | 65.750  | 139.75 | 287.75 | 583.75 | 1175.75 |
| 3            | 1.500 | 11.250 | 30.750 | 69.750  | 147.75 | 303.75 | 615.75 | 1239.75 |
| 4            | 2.000 | 12.250 | 32.750 | 73.750  | 155.75 | 319.75 | 647.75 | 1303.75 |
| 5            | 2.500 | 13.250 | 34.750 | 77.750  | 163.75 | 335.75 | 679.75 | 1367.75 |
| 6            | 3.000 | 14.250 | 36.750 | 81.750  | 171.75 | 351.75 | 711.75 | 1431.75 |
| 7            | 3.500 | 15.250 | 38.750 | 85.750  | 179.75 | 367.75 | 743.75 | 1495.75 |
| 8            | 4.000 | 16.250 | 40.750 | 89.750  | 187.75 | 383.75 | 775.75 | 1559.75 |
| 9            | 4.500 | 17.250 | 42.750 | 93.750  | 195.75 | 399.75 | 807.75 | 1623.75 |
| 10           | 5.000 | 18.250 | 44.750 | 97.750  | 203.75 | 415.75 | 839.75 | 1687.75 |
| 11           | 5.500 | 19.250 | 46.750 | 101.750 | 211.75 | 431.75 | 871.75 | 1751.75 |
| 12           | 6.000 | 20.250 | 48.750 | 105.750 | 219.75 | 447.75 | 903.75 | 1815.75 |
| 13           | 6.500 | 21.250 | 50.750 | 109.750 | 227.75 | 463.75 | 935.75 | 1879.75 |
| 14           | 7.000 | 22.250 | 52.750 | 113.750 | 235.75 | 479.75 | 967.75 | 1943.75 |
| 15           | 7.500 | 23.250 | 54.750 | 117.750 | 243.75 | 495.75 | 999.75 | 2007.75 |
| STEP<br>SIZE | .5    | 1      | 2      | 4       | 8      | 16     | 32     | 64      |

TABLE 1 NOMINAL DECODER OUTPUT CURRENT LEVELS IN  $\mu A$ 

 TABLE 2

 IDEAL DECODER OUTPUT VALUES EXPRESSED IN dB DOWN FROM FULL SCALE

|      |        |        |        | СНС    | ORD    |        |        |       |
|------|--------|--------|--------|--------|--------|--------|--------|-------|
| STEP | 0      | 1      | 2      | 3      | 4      | 5      | 6      | 7     |
| 0    | -      | -47.73 | -38.18 | -30.82 | -24.20 | -17.90 | -11.74 | -5.65 |
| 1    | -72.07 | -46.73 | -37.51 | -30.24 | -23.66 | -17.37 | -11.22 | -5.13 |
| 2    | -66.05 | -45.84 | -36.88 | -29.70 | -23.15 | -16.87 | -10.73 | -4.65 |
| 3    | -62.53 | -45.03 | -36.30 | -29.18 | -22.66 | -16.40 | -10.27 | -4.19 |
| 4    | -60.03 | -44.29 | -35.75 | -28.70 | -22.21 | -15.96 | -9.83  | -3.75 |
| 5    | -58.10 | -43.61 | -35.24 | -28.24 | -21.77 | -15.53 | -9.41  | -3.33 |
| 6    | -56.51 | -42.98 | -34.75 | -27.80 | -21.36 | -15.13 | -9.01  | -2.94 |
| 7    | -55.17 | -42.39 | -34.29 | -27.39 | -20.96 | -14.74 | -8.63  | -2.56 |
| 8    | -54.01 | -41.84 | -33.85 | -26.99 | -20.58 | -14.37 | -8.26  | -2.19 |
| 9    | -52.99 | -41.32 | -33.44 | -26.61 | -20.22 | -14.02 | -7.91  | -1.84 |
| 10   | -52.07 | -40.83 | -33.04 | -26.25 | -19.87 | -13.68 | -7.57  | -1.51 |
| 11   | -51.25 | -40.37 | -32.66 | -25.90 | -19.54 | -13.35 | -7.25  | -1.18 |
| 12   | -50.49 | -39.93 | -32.29 | -25.57 | -19.22 | -13.03 | -6.93  | -0.87 |
| 13   | -49.80 | -39.51 | -31.95 | -25.25 | -18.91 | -12.73 | -6.63  | -0.57 |
| 14   | -49.15 | -39.11 | -31.61 | -24.94 | -18.61 | -12.43 | -6.34  | -0.28 |
| 15   | -48.55 | -38.73 | -31.29 | -24.63 | -18.32 | -12.15 | -6.06  | 0.00  |

#### THEORY OF OPERATION

#### **Functional Description**

The Am6070 is an 8-bit, nonlinear, digital-to-analog converter with high impedance current outputs. The output current value is proportional to the product of the digital inputs and the input reference current. The full scale output current,  $I_{FS}$ , is specified by the input binary code 111 1111, and is a linear function of the reference current,  $I_{REF}$ . There are two operating modes, encode and decode, which are controlled by the Encode/Decode, (E/D), input signal. A logic 1 applied to the  $E/\overline{D}$  input places the Am6072 in the encode mode and current will flow into the  $I_{OE(+)}$  or  $I_{OE(-)}$  output, depending on the state of the Sign Bit (SB) input. A logic 0 at the  $E/\overline{D}$  input places the Am6070 in the decode mode.

The transfer characteristic is a piece-wise linear approximation to the Bell System  $\mu$ -225 logarithmic law which can be written as follows:

 $Y = 0.18 \ln (1 + \mu |X|) \operatorname{sgn} (X)$ 

where: X = analog signal level normalized to unity (encoder input or decoder output)

- Y = digital signal level normalized to unity (encoder output or decoder input)
- $\mu = 255$


The current flows from the external circuit into one of four possible analog outputs determined by the SB and  $E/\overline{D}$  inputs. The output current transfer function can be represented by a total of 16 segments or chords addressable through the SB input and three chord select bits. Each chord can be further divided into 16 steps, all of the same size. The step size changes from one chord to another, with the smallest step of  $0.5\mu$ A found in the first chord near zero output current, and the largest step of  $64\mu$ A found in the last chord near full scale output current. This nonlinear feature provides exceptional accuracy for small signal levels near zero output current. The accuracy for signal amplitudes corresponding to chord 0 is equivalent to that of a 12-bit linear, binary D/A converter. However, the ratio (in dB) between the chord


endpoint current, (Step 15), and the current which corresponds to the preceding step, (Step 14), is maintained at about 0.3dB over most of the dynamic range. The difference between the ratios of full scale current to chord endpoint currents of adjacent chords is similarly maintained at approximately 6dB over most of the dynamic range. Resulting signal-to-quantizing distortions due to non-uniform quantizing levels maintain an acceptably low value over a 40dB range of input speech signals. Note that the 72dB output dynamic range for the Am6070 corresponds to the dynamic range of a sign plus 12-bit linear, binary D/A converter.

In order to achieve a smoother transition between adjacent chords, the step size between these chord end points is equal to 1.5 times the step size of the lower chord. Monotonic operation is guaranteed by the internal device design over the entire output dynamic range by specifying and maintaining the chord end points and step size deviations within the allowable limits.

#### **Operating Modes**

The basic converter function is conversion of digital input data into a corresponding analog current signal, i.e., the basic function is digital-to-analog decoding. The basic decoder connection for a sign plus 7-bit input configuration is shown in Figure 1. The corresponding dynamic range is 72dB, and input-output characteristics conform to the standard decoder transfer function with output current values specified in Table 1. The E/D input enables switching between the encode,  $I_{OE(+)}$  or  $I_{OE(-)}$ , and the decode,  $I_{OD(+)}$  or IOD(-), outputs. A typical encode/decode test circuit is shown in Figure 2. This circuit is used for output current measurements. When the  $E/\overline{D}$  input is high, (a logic 1), the converter will assume the encode operating mode and the output current will flow into one of the IOE outputs (as determined by the SB input). When operating in the encode mode as shown in Figure 3, an offset current equal to a half step in each chord is required to obtain the correct encoder transfer characteristic. Since the size of this step varies from one chord to another, it cannot easily be added externally. As indicated in the block diagram this required half step of encode current,





 $I_{EN}$ , is automatically added to the  $I_{OE}$  output through the internal chip design. This additional current will, for example, make the ideal full scale current in the encode mode larger than the same current in the decode mode by  $32\mu A$ . Similarly, the current levels in the first chord near the origin will be offset by  $0.25\mu A$ , which will bring the ideal encode current value for step 0 on chord 0 to  $\pm 0.25\mu A$  with respect to the corresponding decode current value of  $0.0\mu A$ . This additional encode half step of current can be used for extension of the output dynamic range from 72dB to 78dB, when the converter is performing only the decode function. The corresponding decoder connection utilizes the  $E/\overline{D}$  input as a ninth digital input and has the outputs  $I_{OD(+)}$  and  $I_{OE(+)}$  and the outputs  $I_{OD(-)}$  and  $I_{OE(-)}$  tied together, respectively.

When encoding or compression of an analog signal is required, the Am6070 can be used together with a Successive Approximation Register (SAR), comparator, and additional SSI logic elements to perform the A/D data conversion, as shown in Figure 3. The encoder transfer function, shown on page 1, characterizes this A/D converter system. The first task of this system is to determine the polarity of the incoming analog signal and to generate a corresponding SB input value. When the proper Start, S, and Conversion Complete, CC, signal levels are set, the first clock pulse sets the MSB output of the SAR, Am2502, to a logic 0 and sets all other parallel digital outputs to logic 1 levels. At the same time, the flip-flop is triggered, and its output provides the E/D input with a logic 0 level. No current flows into the loe outputs. This disconnects the converter from the comparator inputs, and the incoming analog signal can be compared with the ground applied to the opposite comparator input. The resulting comparator output is fed to the Am2502 serial data input, D, through an exclusive-or gate. At the same time, the second input to the same exclusive-or gate is held at a logic 0 level by the additional successive approximation logic shown in Figure 3. This exclusive-or gate inverts the comparator's outputs whenever a negative signal polarity is detected. This maintains the proper output current coding, i.e., all ones for full scale and all zeros for zero scale.

The second clock pulse changes the  $E/\overline{D}$  input back to a logic 1 level because the  $\overline{CC}$  signal changed. It also clocks the D


input signal of the Am2502 to its MSB output, and transfers it to the SB input of the Am6070. Depending upon the SB input level, current will flow into the  $I_{OE(+)}$  or  $I_{OE(-)}$  output of the Am6070.

Nine total clock pulses are required to obtain a digital binary representation of the incoming analog signal at the eight Am2502 digital outputs. The resulting Am6070 analog output signal is compared with the analog input signal after each of the nine successive clock pulses. The analog signal should not be allowed to change its value during the data conversion time. In high speed systems, fast changes of the analog signals at the A/D system input are usually prevented by using sample and hold circuitry.

#### **Additional Considerations and Recommendations**

In Figure 1, an optional operational amplifier converts the Am6070 output current to a bipolar voltage output. When the SB input is a logic 1, sink current appears at the amplifier's negative input, and the amplifier acts as a current to voltage converter, yielding a positive voltage output. With the SB value at a logic 0, sink current appears at the amplifier's positive input. The amplifier behaves as a voltage follower, and the true current outputs will swing below ground with essentially no change in output current. The SB input steers current into the appropriate (+) or (-) output of the Am6070. The resulting operational amplifier's output in Figure 1 should ideally be symmetrical with resistors R1 and R2 matched.

In Figure 2, two operational amplifiers measure the currents of each of the four Am6070 analog outputs. Resistor tolerances of 0.1% give 0.1% output measurement error (approximately  $2\mu$ A at full scale). The input offset currents of the A1 and A2 devices also increase output measurement error and this error is most significant near zero scale. The Am101A and 308 devices, for example, may be used for A1 and A2 since their maximum offset currents, which would add directly to the measurement error, are only 10nA and 1nA, respectively. The input offset voltages of the A1 and A2 devices, with output resistor values of



 $2.5k\Omega$ , also contribute to the output measurement error by a factor of 400nA for every mV of offset at the A1 and A2 outputs. Therefore, to minimize error, the offset voltages of A1 and A2 should be nulled.

The recommended operating range for the reference current  $I_{REF}$  is from 0.1mA to 1.0mA. The full scale output current,  $I_{FS}$ , is a linear function of the reference current, and may be calculated from the equation  $I_{FS} = 3.8 I_{REF}$ . This tight relationship between  $I_{REF}$  and  $I_{FS}$  alleviates the requirement for trimming the  $I_{REF}$  current if the  $R_{REF}$  resistors values are within ±1% of the calculated value. Lower values of  $I_{REF}$  will reduce the negative power supply current, (I–), and will increase the reference amplifier negative common mode input voltage range.

The ideal value for the reference current  $I_{REF} = V_{REF}/R_{REF}$  is 528µA. The corresponding ideal full scale decode and encode current values are 2007.75µA and 2039.75µA, respectively. A percentage change from the ideal  $I_{REF}$  value produced by changes in  $V_{REF}$  or  $R_{REF}$  values produces the same percentage change in decode and encode output current values. The positive voltage supply, V+, may be used, with certain precautions, for the positive reference voltage  $V_{REF}$ . In this case, the reference resistor  $R_{REF(+)}$  should be split into two resistors and their junction bypassed to ground with a capacitor of 0.01µF. The total resistor value should provide the reference current  $I_{REF} = 528\mu$ A. The resistor  $R_{REF(-)}$  value should be approximately equal to the  $R_{REF(+)}$  value in order to compensate for the errors caused by the reference amplifier's input offset current.

An alternative to the positive reference voltage applications shown in Figures 1, 2 and 3 is the application of a negative voltage to the V<sub>R(-)</sub> terminal through the resistor R<sub>REF(-)</sub> with the R<sub>REF(+)</sub> resistor tied to ground. The advantage of this arrangement is the presence of very high impedance at the V<sub>R(-)</sub> terminal while the reference current flows from ground through R<sub>REF(+)</sub> into the V<sub>R(+)</sub> terminal.

The Am6070 has a wide output voltage compliance suitable for driving a variety of loads. With  $I_{REF}=528\mu A$  and V- = -15V, positive voltage compliance is +18V and negative voltage compliance is -5.0V. For other values of  $I_{REF}$  and V-, the negative voltage compliance,  $V_{OC(-)}$ , may be calculated as follows:

$$V_{OC(-)} = (V-) + (2 \cdot I_{REF} \cdot 1.5k\Omega) + 8.4V.$$

The following table contains  $V_{OC(-)}$  values for some specific V-,  $I_{REF},$  and  $I_{FS}$  values.


| Negative | Output | Voltage | Compliance | ν | OC(-) |
|----------|--------|---------|------------|---|-------|
|          |        |         |            |   |       |

| V-   | 264μA<br>(1mA) | 528μA<br>(2mA) | 1056µA<br>(4mA) |
|------|----------------|----------------|-----------------|
| -12V | -2.8V          | -2.0V          | -0.4V           |
| 15V  | -5.8V          | -5.0V          | -3.4V           |
| -18V | -8.8V          | -8.0V          | -6.4V           |

The V<sub>LC</sub> input can accommodate various logic input switching threshold voltages allowing the Am6070 to interface with various logic families. This input should be placed at a potential which is 1.4V below the desired logic input switching threshold. Two external discrete circuits which provide this function for non-TTL driven inputs are shown in Figure 4. For TTL-driven logic inputs, the V<sub>LC</sub> input should be grounded. If negative voltages are applied at the digital logic inputs, they must have a value which is more positive than the sum of the chosen V-value and +10V.

With a V- value chosen between -15V and -11V, the V<sub>OC(-)</sub>, the input reference common mode voltage range, and the logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- value chosen.

With a V+ value chosen between +5V and +15V, the reference amplifier common mode positive voltage range and the  $V_{LC}$  input values are reduced by an amount equivalent to the difference between +15V and the V+ value chosen.



Notes: 2. Set the voltage "A" to the desired logic input switching threshold.

3. Allowable range of logic threshold is typically -5V to +13.5V when operating the companding DAC on ±15V supplies.

## ADDITIONAL DECODE OUTPUT CURRENT TABLES

|          | Chord (C) | 0    | 1   | 2   | 3   | 4   | 5    | 6    | 7    |
|----------|-----------|------|-----|-----|-----|-----|------|------|------|
| Step (S) |           | 000  | 001 | 010 | 011 | 100 | 101  | 110  | 111  |
| 0        | 0000      | 0    | 33  | 99  | 231 | 495 | 1023 | 2079 | 4191 |
| 1        | 0001      | 2    | 37  | 107 | 247 | 527 | 1087 | 2207 | 4447 |
| 2        | 0010      | 4    | 41  | 115 | 263 | 559 | 1151 | 2335 | 4703 |
| 3        | 0011      | 6    | 45  | 123 | 279 | 591 | 1215 | 2463 | 4959 |
| 4        | 0100      | 8    | 49  | 131 | 295 | 623 | 1279 | 2591 | 5215 |
| 5        | 0101      | 10   | 53  | 139 | 311 | 655 | 1343 | 2719 | 5471 |
| 6        | 0110      | 12   | 57  | 147 | 327 | 687 | 1407 | 2847 | 5727 |
| 7        | 0111      | 14   | 61  | 155 | 343 | 719 | 1471 | 2975 | 5983 |
| 8        | 1000      | 16   | 65  | 163 | 359 | 751 | 1535 | 3103 | 6239 |
| 9        | 1001      | 18   | 69  | 171 | 375 | 783 | 1599 | 3231 | 6495 |
| 10       | 1010      | 20   | 73  | 179 | 391 | 815 | 1663 | 3359 | 6751 |
| 11       | 1011      | . 22 | 77  | 187 | 407 | 847 | 1727 | 3487 | 7007 |
| 12       | 1100      | 24   | 81  | 195 | 423 | 879 | 1791 | 3615 | 7263 |
| 13       | 1101      | 26   | 85  | 203 | 439 | 911 | 1855 | 3743 | 7519 |
| 14       | 1110      | 28   | 89  | 211 | 455 | 943 | 1919 | 3871 | 7775 |
| 15       | 1111      | 30   | 93  | 219 | 471 | 975 | 1983 | 3999 | 8031 |
| Ste      | ep Size   | 2    | 4   | 8   | 16  | 32  | 64   | 128  | 256  |

Table 3 Normalized Decoder Output (Sign Bit Excluded)

The normalized decode current, (I\_{C,S}), is calculated using:  $I_{C,S}=2(2^C(S\,+\,16.5)\,-\,16.5)$ 

where C = chord number; S = step number. The ideal decode current, (I\_{OD}), in  $\mu A$  is calculated using:

 $I_{OD} = (I_{C, S}/I_{7, 15(norm.)}) \cdot I_{FS} (\mu A)$ 

CHORD STEP Step Size 

|            | Т      | able 4 | L     |     |          |   |
|------------|--------|--------|-------|-----|----------|---|
| Normalized | Encode | Level  | (Sign | Bit | Excluded | ) |

Table 3.

where IC, s is the corresponding normalized current. To ob-

tain normalized encode current values the corresponding

normalized half-step value should be added to all entries in

 $I_{C,S} = 2[2^{C}(S+17) - 16.5]$ 

C = chord no. (0 through 7)

S = step no. (0 through 15)

## ADDITIONAL DECODE OUTPUT CURRENT TABLES (Cont.)


| Chord | Step Size<br>Normalized<br>to Full Scale | Step Size<br>in μA with<br>2007.75μA FS | Step Size<br>as a % of<br>Full Scale | Step Size in<br>dB at Chord<br>Endpoints | Step Size as a %<br>of Reading at<br>Chord Endpoints | Resolution &<br>Accuracy of<br>Equivalent<br>Binary DAC |
|-------|------------------------------------------|-----------------------------------------|--------------------------------------|------------------------------------------|------------------------------------------------------|---------------------------------------------------------|
| 0     | 2                                        | 0.5                                     | 0.025%                               | 0.60                                     | 6.67%                                                | Sign + 12 Bits                                          |
| 1     | 4                                        | 1.0                                     | 0.05%                                | 0.38                                     | 4.30%                                                | Sign + 11 Bits                                          |
| 2     | 8                                        | 2.0                                     | 0.1%                                 | 0.32                                     | 3.65%                                                | Sign + 10 Bits                                          |
| 3     | 16                                       | 4.0                                     | 0.2%                                 | 0.31                                     | 3.40%                                                | Sign + 9 Bits                                           |
| 4     | 32                                       | 8.0                                     | 0.4%                                 | 0.29                                     | 3.28%                                                | Sign + 8 Bits                                           |
| 5     | 64                                       | 16.0                                    | 0.8%                                 | 0.28                                     | 3.23%                                                | Sign + 7 Bits                                           |
| 6     | 128                                      | 32.0                                    | 1.6%                                 | 0.28                                     | 3.20%                                                | Sign + 6 Bits                                           |
| 7     | 256                                      | 64.0                                    | 3.2%                                 | 0.28                                     | 3.19%                                                | Sign + 5 Bits                                           |

Table 5 Decoder Step Size Summary

 Table 6

 Decoder Chord Size Summary


| Chord | Chord Endpoints<br>Normalized to<br>Full Scale | Chord Endpoints<br>in µA with<br>2007.75µA FS | Chord Endpoints<br>as a % of<br>Full Scale | Chord Endpoints<br>in dB Down<br>from Full Scale |
|-------|------------------------------------------------|-----------------------------------------------|--------------------------------------------|--------------------------------------------------|
| 0     | 30                                             | 7.5                                           | 0.37%                                      | -48.55                                           |
| 1     | 93                                             | 23.25                                         | 1.16%                                      | -38.73                                           |
| 2     | 219                                            | 54.75                                         | 2.73%                                      | 31.29                                            |
| 3     | 471                                            | 117.75                                        | 5.86%                                      | -24.63                                           |
| 4     | 975                                            | 243.75                                        | 12.1%                                      | -18.32                                           |
| 5     | 1983                                           | 495.75                                        | 24.7%                                      | -12,15                                           |
| 6     | 3999                                           | 999.75                                        | 49.8%                                      | -6.06                                            |
| 7     | 8031                                           | 2007.75                                       | 100%                                       | 0                                                |



Notes: 4. Low distortion outputs are provided over a 72dB range.

5. Up to 4 channels of output may be selected by  $E/\overline{D}$  and SB logic inputs.

#### TYPICAL PERFORMANCE CURVES



Notes: 6. THD is nearly independent of the logic input code.

7. Similar results are obtained for a high input impedance connection using  $V_{R(-)}$  as an input. 8. Increased distortion above 50kHz is due to a slew rate limiting effect which determines the large signal bandwidth. For an input of ±2.5V peak (25% modulation), the bandwidth is 100kHz.

9. Positive common mode range is always (V+) -1.5V.

10. All bits are fully switched with less than a half step error at switching points which are guaranteed to lie between 0.8V and 2.0V over the operating temperature range

11. The logic input voltage range is independent of the positive power supply and logic inputs may swing above the supply.

## **APPLICATIONS**

The companding D/A converter is particularly suited for applications requiring a wide dynamic range.


Systems requiring fine control resulting in a constant rate of change or set point controls are economically achieved using these devices.

Instrumentation, Control and  $\mu\mbox{-}\mbox{Processor}$  based applications include:


Digital data recording PCM telemetry systems Servo systems Function generation Data acquisition systems Telecommunications applications include: PCM Codec telephone systems Intercom systems Military voice communication systems Radar systems Voice Encryption

Audio Applications: Recording Multiplexing of analog signals Voice synthesis

Am6070



- 1. Complementary send/receive commands are required for the two ends. 2. START must be held low for one clock cycle to begin a send
- ceive mode.
- or receive cycle.
- CLOCK and START may be connected in parallel at both ends.
   Conversion is completed in 9 clock cycles.
- 6. Receive output is available for one full clock cycle.



80 X 114 Mils


## Am6071 Companding D-to-A Converter for Control Systems

## **Distinctive Characteristics**

- Tested to A-law tracking specification
- Absolute accuracy specified includes all errors over temperature range
- Settling time 300ns typical
- Ideal for multiplexed PCM, audio, and 8-bit μ-P systems
- Output dynamic range of 62 dB
- Microprocessor controlled operations
- Multiplying operation
- Negligible output noise
- Monotonicity guaranteed over entire dynamic range
- Wide output voltage compliance
- Low power consumption

#### **GENERAL DESCRIPTION**

The Am6071 is a monolithic 8-bit, companding digital-toanalog (D/A) converter with true current outputs and large output voltage compliance for fast driving a variety of loads. The transfer function of the Am6071 consists of 13 linear segments or chords. A particular chord is identified with the sign bit input, (SB) and three chord select input bits. Each chord contains 16 uniformly spaced linear steps which are determined by four step select input bits. The resulting dynamic range achieved with this format is 62 dB. Accuracy and monotonicity are assured by the internal circuit design and are guaranteed over the full temperature range. The Am6071 is tested to the A-law tracking specification. Applications for the Am6071 include digital audio recording, servo motor controls, electro-mechanical positioning, voice synthesis, secure communications, microprocessor controlled sound and voice systems, log sweep generators, and various data acquisition systems.



## MAXIMUM RATINGS above which useful life may be impaired

| V+ Supply to V- Supply         | 36V                     | Operating Temperature                     |                                  |
|--------------------------------|-------------------------|-------------------------------------------|----------------------------------|
| V <sub>LC</sub> Swing          | V-plus 8V to V+         | MIL Grade                                 | -55°C to +125°C                  |
| Output Voltage Swing           | V-plus 8V to V-plus 36V | COM'L Grade                               | $0^{\circ}$ C to $+70^{\circ}$ C |
| Reference Inputs               | V- to V+                | Storage Temperature                       | -65°C to +150°C                  |
| Reference Input Differential V | oltage ±18V             | Power Dissipation $T_A \le 100^{\circ} C$ | 500mW                            |
| Reference Input Current        | 1.25mA                  | For $T_A > 100^{\circ}$ C derate at       | 10mW/°C                          |
| Logic Inputs                   | V-plus 8V to V-plus 36V | Lead Soldering Temperature                | 300°C (60 sec)                   |

## **GUARANTEED FUNCTIONAL SPECIFICATIONS**

| Resolution    | ±128 Steps                                                             |
|---------------|------------------------------------------------------------------------|
| Monotonicity  | For both groups of 128 steps and over full operating temperature range |
| Dynamic Range | 62dB, (20 log (17, 15/10, 1))                                          |

## ELECTRICAL CHARACTERISTICS

These specifications apply for V + = +15V, V - = -15V, I<sub>REF</sub> = 512 $\mu$ A, 0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C, for the commercial grade, -55°C  $\leq$  T<sub>A</sub>  $\leq$  +125C, for the military grade, and for all 4 outputs unless otherwise specified. Am6071ADM Am6071DM

|                                            |                                                                                   |                                                                                                                                                                                                                         |                | Am6071ADC    |             |                | Am6071DC     |             |              |
|--------------------------------------------|-----------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|--------------|-------------|----------------|--------------|-------------|--------------|
| arameter                                   | Description                                                                       | Test Conditions                                                                                                                                                                                                         | Min.           | Тур.         | Max.        | Min.           | Тур.         | Max.        | Units        |
| t <sub>s</sub>                             | Settling Time                                                                     | To within $\pm 1/2$ step at T <sub>A</sub> = 25°C<br>output switched from<br>I <sub>ZS</sub> to I <sub>FS</sub>                                                                                                         |                | 300          | 500         |                | 300          | 500         | ns           |
|                                            | Chord Endpoint Accuracy                                                           |                                                                                                                                                                                                                         |                |              | ±1/2        |                |              | ±1          | Step         |
|                                            | Step Nonlinearity                                                                 | Guaranteed by output                                                                                                                                                                                                    |                | 1            | ±1/2        |                |              | ±1          | Step         |
| I <sub>FS(D)</sub>                         | Full Scale Current Deviation                                                      | current error specified<br>below.                                                                                                                                                                                       |                |              | ±1/2        |                |              | ±1          |              |
| I <sub>FS(E)</sub>                         | From Ideal                                                                        | 20.000                                                                                                                                                                                                                  |                |              | ±1/2        |                |              | ±1          |              |
| ΔI <sub>O</sub>                            | Output Current Error                                                              | $\label{eq:rescaled} \begin{array}{l} V_{REF} = 10.000V\\ R_{REF+} = 19.53k\\ R_{REF-} = 20k\Omega\\ -5.0V \leqslant V_{OUT} \leqslant +18V\\ \text{Error referred to nominal values}\\ \text{in Table 1.} \end{array}$ |                |              | ±1/2        |                |              | ±1          | Step         |
| I <sub>O(+)</sub> -I <sub>O(-)</sub>       | Full Scale Symmetry Error                                                         | $\label{eq:rescaled} \begin{array}{l} V_{REF} = 10.000V\\ R_{REF-} = 19.53k\\ R_{REF} = 20k\Omega\\ -5.0V \leq V_{OUT} \leq +18V\\ \text{Error referred to nominal values}\\ \text{in Table 1} \end{array}$             |                | 1/40<br>1/40 | 1/8<br>1/8  |                | 1/20<br>1/20 | 1/4<br>1/4  | Step<br>Step |
| I <sub>EN</sub>                            | Encode Current                                                                    | Additional output<br>Encode/Decode = 1                                                                                                                                                                                  | 3/8            | 1/2          | 5/8         | 1/4            | 1/2          | 3/4         | Step         |
| Izs                                        | Zero Scale Current                                                                | Measured at selected output<br>with 000 0000 input                                                                                                                                                                      |                | 1/40         | 1/4         |                | 1/20         | 1/2         | Step         |
| ΔI <sub>FS</sub>                           | Full Scale Drift                                                                  | Operating temperature range                                                                                                                                                                                             |                | ±1/20        | ±1/4        |                | ±1/10        | ±1/2        | Step         |
| v <sub>oc</sub>                            | Output Voltage Compliance                                                         | Full scale current change<br>≤1/2 step                                                                                                                                                                                  | -5.0           |              | +18         | -5.0           |              | +18         | Volts        |
| I <sub>DIS</sub>                           | Disable Current                                                                   | Output leakage<br>Output disabled by E/D and SB                                                                                                                                                                         |                | 5.0          | 50          |                | 5.0          | 50          | nA           |
| IFSR                                       | Output Current Range                                                              |                                                                                                                                                                                                                         | 0              | 2.0          | 4.2         | 0              | 2.0          | 4.2         | mA           |
| V <sub>IL</sub><br>V <sub>IH</sub>         | Logic Input Levels Logic "0"<br>Logic "1"                                         | $V_{LC} = 0V$                                                                                                                                                                                                           | 2.0            |              | 0.8         | 2.0            |              | 0.8         | Volts        |
| IIN                                        | Logic Input Current                                                               | $V_{1N} = -5.0V \text{ to } +18V$                                                                                                                                                                                       |                |              | 40          |                |              | 40          | μA           |
| VIS                                        | Logic Input Swing                                                                 | V- = -15V                                                                                                                                                                                                               | -5.0           |              | +18         | -5.0           |              | +18         | Volts        |
| IB REF-                                    | Reference Bias Current                                                            |                                                                                                                                                                                                                         | 1              | -1.0         | -4.0        |                | -1.0         | -4.0        | μA           |
| di/dt                                      | Reference Input Slew Rate                                                         |                                                                                                                                                                                                                         | 0.12           | 0.25         |             | 0.12           | 0.25         |             | mA/µs        |
| PSSI <sub>FS+</sub><br>PSSI <sub>FS-</sub> | Power Supply Sensitivity<br>Over Supply Range (Refer<br>to Characteristic Curves) | $V_{+} = 4.5$ to 18V, $V_{-} = -15V$<br>$V_{-} = -10.8$ to $-18V$ , $V_{+} = 15V$                                                                                                                                       | ±1/20<br>±1/10 | ., =         |             | ±1/20<br>±1/10 | ±1/2<br>±1/2 | -           | Step<br>Step |
| l+<br>l-                                   | Power Supply Current                                                              | V + = +5.0  to  +15V, V - = -15V<br>I <sub>FS</sub> = 2.0mA                                                                                                                                                             |                | 2.7<br>-6.7  | 4.0<br>-8.8 |                | 2.7<br>-6.7  | 4.0<br>-8.8 | mA           |
| PD                                         | Power Dissipation                                                                 | $V = -15V, V_{OUT} = 0$ $V = 5.0V$<br>$I_{FS} = 2.0mA$ $V = +15V$                                                                                                                                                       |                | 114<br>141   | 152<br>192  |                | 114<br>141   | 152<br>192  | mW           |

## **ELECTRICAL CHARACTERISTICS (Cont.)**

| STEP         | CHORD  |        |        |         |        |        |         |         |
|--------------|--------|--------|--------|---------|--------|--------|---------|---------|
|              | 0      | 1      | 2      | 3       | 4      | 5      | 6       | 7       |
| 0            | .500   | 16.500 | 33.000 | 66.000  | 132.00 | 264.00 | 528.00  | 1056.00 |
| 1            | 1.500  | 17.500 | 35.000 | 70.000  | 140.00 | 280.00 | 560.00  | 1120.00 |
| 2            | 2.500  | 18.500 | 37.000 | 74.000  | 148.00 | 296.00 | 592.00  | 1184.00 |
| 3            | 3.500  | 19.500 | 39.000 | 78.000  | 156.00 | 312.00 | 624.00  | 1248.00 |
| 4            | 4.500  | 20.500 | 41.000 | 82.000  | 164.00 | 328.00 | 656.00  | 1312.00 |
| 5            | 5.500  | 21.500 | 43.000 | 86.000  | 172.00 | 344.00 | 688.00  | 1376.00 |
| 6            | 6.500  | 22.500 | 45.000 | 90.000  | 180.00 | 360.00 | 720.00  | 1440.00 |
| 7            | 7.500  | 23.500 | 47.000 | 94.000  | 188.00 | 376.00 | 752.00  | 1504.00 |
| 8            | 8.500  | 24.500 | 49.000 | 98.000  | 196.00 | 392.00 | 784.00  | 1568.00 |
| 9            | 9.500  | 25.500 | 51.000 | 102.000 | 204.00 | 408.00 | 816.00  | 1632.00 |
| 10           | 10.500 | 26.500 | 53.000 | 106.000 | 212.00 | 424.00 | 848.00  | 1696.00 |
| 11           | 11.500 | 27.500 | 55.000 | 110.000 | 220.00 | 440.00 | 880.00  | 1760.00 |
| 12           | 12.500 | 28.500 | 57.000 | 114.000 | 228.00 | 456.00 | 912.00  | 1824.00 |
| 13           | 13.500 | 29.500 | 59.000 | 118.000 | 236.00 | 472.00 | 944.00  | 1888.00 |
| 14           | 14.500 | 30.500 | 61.000 | 122.000 | 244.00 | 488.00 | 976.00  | 1952.00 |
| 15           | 15.500 | 31.500 | 63.000 | 126.000 | 252.00 | 504.00 | 1008.00 | 2016.00 |
| STEP<br>SIZE | 1      | 1      | 2      | 4       | 8      | 16     | 32      | 64      |

TABLE I NOMINAL DECODER OUTPUT CURRENT LEVELS IN  $\mu A$ 

 TABLE 2

 IDEAL DECODER OUTPUT VALUES EXPRESSED IN dB DOWN FROM OVERLOAD LEVEL (+ 3dBmo)

| STEP | CHORD |       |       |       |       |       |       |      |  |
|------|-------|-------|-------|-------|-------|-------|-------|------|--|
|      | 0     | 1     | 2     | 3     | 4     | 5     | 6     | 7    |  |
| 0    | 72.11 | 41.74 | 35.72 | 29.70 | 23.68 | 17.66 | 11.64 | 5.62 |  |
| 1    | 62.57 | 41.23 | 35.21 | 29.19 | 23.17 | 17.15 | 11.13 | 5.11 |  |
| 2    | 58.13 | 40.75 | 34.73 | 28.71 | 22.68 | 16.66 | 10.64 | 4.62 |  |
| 3    | 55.21 | 40.29 | 34.27 | 28.25 | 22.23 | 16.21 | 10.19 | 4.17 |  |
| 4    | 53.03 | 39.85 | 33.83 | 27.81 | 21.79 | 15.77 | 9.75  | 3.73 |  |
| 5    | 51.28 | 39.44 | 33.42 | 27.40 | 21.38 | 15.36 | 9.34  | 3.32 |  |
| 6    | 49.83 | 39.05 | 33.03 | 27.00 | 20.98 | 14.96 | 8.94  | 2.92 |  |
| 7    | 48.59 | 38.67 | 32.65 | 26.63 | 20.61 | 14.59 | 8.57  | 2.54 |  |
| 8    | 47.50 | 38.31 | 32.29 | 26.27 | 20.24 | 14.22 | 8.20  | 2.18 |  |
| 9    | 46.54 | 37.96 | 31.94 | 25.92 | 19.90 | 13.88 | 7.86  | 1.84 |  |
| 10   | 45.67 | 37.62 | 31.60 | 25.58 | 19.56 | 13.54 | 7.52  | 1.50 |  |
| 11   | 44.88 | 37.30 | 31.28 | 25.26 | 19.24 | 13.22 | 7.20  | 1.18 |  |
| 12   | 44.15 | 36.99 | 30.97 | 24.95 | 18.93 | 12.91 | 6.89  | 0.87 |  |
| 13   | 43.48 | 36.69 | 30.67 | 24.65 | 18.63 | 12.61 | 6.59  | 0.57 |  |
| 14   | 42.86 | 36.40 | 30.38 | 24.38 | 18.34 | 12.32 | 6.30  | 0.28 |  |
| 15   | 42.28 | 36.12 | 30.10 | 24.08 | 18.06 | 12.04 | 6.02  | 0.00 |  |

## THEORY OF OPERATION

#### **Functional Description**

The Am6071 is an 8-bit, nonlinear, digital-to-analog converter with high impedance current outputs. The output current value is proportional to the product of the digital inputs and the input reference current. The full scale output current,  $I_{FS}$ , is specified by the input binary code 111 1111, and is a linear function of the reference current,  $I_{REF}$ . There are two operating modes, encode and decode, which are controlled by the Encode/Decode, (E/D), input signal. A logic 1 applied to the  $E/\overline{D}$  input places the Am6073 in the encode mode and current will flow into the  $I_{OE(+)}$  or  $I_{OE(-)}$  output, depending on the state of the Sign Bit (SB) input. A logic 0 at the  $E/\overline{D}$  input places the Am6073 in the decode mode.

The transfer characteristic is a piece-wise linear approximation to the CCITT A-87.6 logarithmic law which can be written as follows:

 $\begin{array}{l} Y = 0.18 \; (1 \, + \, \text{In} \; (A \; | \; X | \; )) \; \text{sgn} \; (X), \; 1/A \, \leqslant \, |X| \, \leqslant \, 1 \\ Y = 0.18 \; (A \; | \; X | \; ) \; \text{sgn} \; (X), \qquad 0 \, \leqslant \, |X| \, \leqslant \, 1/A \\ \end{array}$ 

where: X = analog signal level normalized to unity (encoder input or decoder output)

> Y = digital signal level normalized to unity (encoder output or decoder input)




The current flows from the external circuit into one of four possible analog outputs determined by the SB and  $E/\overline{D}$  inputs. The output current transfer function can be represented by a total of 16 segments or chords addressable through the SB input and three chord select bits. The two chords closest to the origin of the transfer function, chord 0 and chord 1, are made colinear and contiguous. The beginning of chord 0, specified by the input binary code 000 0000, is offset by +0.5 $\mu$ A. Each chord can be further divided into 16 steps, all of the same size. The step size changes from one chord to another, with the smallest step of 1.0 $\mu$ A found in the first two chords near zero output current, and the largest step of 64 $\mu$ A found in the last chord near full scale output current. This nonlinear feature provides exceptional accuracy for small signal levels. The accuracy for signal amplitudes corres-

ponding to chords 0 and 1 is very close to that of an 11-bit linear, binary D/A converter. The ratio (in dB) between the chord endpoint current, (Step 15), and the current which corresponds to the preceding step, (Step 14), is maintained at about 0.3dB over the entire dynamic range, with the exception of chord 0. The difference between the ratios of full scale current to chord endpoint currents of adjacent chords is similarly maintained at 6dB over the entire dynamic range. Resulting signal-to-quantizing distortions due to nonuniform quantizing levels maintain an acceptably low value over a 40dB range of input speech signals. Note that the 62dB output dynamic range for the Am6071 is very close to the dynamic range of a sign plus 11-bit linear, binary D/A converter.

In order to achieve a smoother transition between adjacent chords, the step size between these chord end points is equal to 1.5 times the step size of the lower chord. Note that this does not apply to chord 0 and chord 1 where adjacent end points differ by only one step, because these two chords are colinear and have the same step sizes. Monotonic operation is guaranteed by the internal device design over the entire output dynamic range by specifying and maintaining the chord end points and step size deviations within the allowable limits.

#### **Operating Modes**

The basic converter function is conversion of digital input data into a corresponding analog current signal, i.e., the basic function is digital-to-analog decoding. The basic decoder connection for a sign plus 7-bit input configuration is shown in Figure 1. The corresponding dynamic range is 62dB, and input-output characteristics conform to the standard decoder transfer function with output current values specified in Table 1. The E/D input enables switching between the encode,  $I_{OE(+)}$  or  $I_{OE(-)}$ , and the decode,  $I_{OD(+)}$  or  $I_{OD(-)}$ , outputs. A typical encode/decode test circuit is shown in Figure 2. This circuit is used for output current measurements. When the E/D input is high, (a logic 1), the converter will assume the encode operating mode and the output current will flow into one of the  $I_{OE}$  outputs (as determined by the SB input). When operating in the encode mode as shown



in Figure 3, an offset current equal to a half step in each chord is required to obtain the correct encoder transfer characteristic. Since the size of this step varies from one chord to another, it cannot easily be added externally. As indicated in the block diagram this required half step of encode current, I<sub>EN</sub>, is automatically added to the I<sub>OE</sub> output through the internal chip design. This additional current will, for example, make the ideal full scale current in the encode mode larger than the same current in the decode mode by  $32\mu$ A. Similarly, the current levels in the first chord near the origin will be offset by  $0.5\mu A$ , which will bring the ideal encode current value for step 0 on chord 0 to  $1.0\mu$ A with respect to the corresponding decode current value of 0.5µA. This additional encode half step of current can be used for extension of the output dynamic range from 62dB to 66dB, when the converter is performing only the decode function. The corresponding decoder connection utilizes the E/D input as a ninth digital input and has the outputs IOD(+) and IOE(+) and the outputs I<sub>OD(-)</sub> and I<sub>OE(-)</sub> tied together, respectively.

When encoding or compression of an analog signal is required, the Am6071 can be used together with a Successive Approximation Register (SAR), comparator, and additional SSI logic elements to perform the A/D data conversion, as shown in Figure 3. The encoder transfer function, shown on page 1, characterizes this A/D converter system. The first task of this system is to determine the polarity of the incoming analog signal and to generate a corresponding SB input value. When the proper START, (S), and CONVERSION COM-PLETE, (CC), signal levels are set, the first clock pulse sets the MSB output of the SAR, Am2502, to a logic 0 and sets all other parallel digital outputs to logic 1 levels. At the same time, the flip-flop is triggered, and its output provides the E/D input with a logic 0 level. No current flows into the IOE outputs. This disconnects the converter from the comparator inputs, and the incoming analog signal can be compared with the ground applied to the opposite comparator input. The resulting comparator output is fed to the Am2502 serial data input, D, through an exclusive-or gate. At the same time, the second input to the same exclusive-or gate is held at a logic 0 level by the additional successive approximation logic shown in Figure 3. This exclusive-or gate inverts the comparator's outputs whenever a negative signal polarity is detected. This maintains the proper output current coding, i.e., all ones for full scale and all zeros for zero scale.


The second clock pulse changes the  $E\overline{D}$  input back to a logic 1 level because the  $\overline{CC}$  signal changed. It also clocks the D input signal of the Am2502 to its MSB output, and transfers it to the SB input of the Am6071. Depending upon the SB input level, current will flow into the  $I_{OE(+)}$  or  $I_{OE(-)}$  output of the Am6071.

Nine clock pulses are required to obtain a digital binary representation of the incoming analog signal at the eight Am2502 digital outputs. The resulting Am6071 analog output signal is compared with the analog input signal after each of the nine successive clock pulses. The analog signal should not be allowed to change its value during the data conversion time. In high speed systems, fast changes of the analog signals at the A/D system input are usually prevented by using sample and hold circuitry.

#### Additional Considerations and Recommendations

In Figure 1, an optional operational amplifier converts the Am6071 output current to a bipolar voltage output. When the SB input is a logic 1, sink current appears at the amplifier's negative input, and the amplifier acts as a current to voltage converter, yielding a positive voltage output. With the SB value at a logic 0, sink current appears at the amplifier's positive input. The amplifier behaves as a voltage follower, and the true current outputs will swing below ground with essentially no change in output current. The SB input steers current into the appropriate (+) or (-) output of the Am6071. The resulting operational amplifier's output in Figure 1 should ideally be symmetrical with resistors R1 and R2 matched.

In Figure 2, two operational amplifiers measure the currents of each of the four Am6071 analog outputs. Resistor tolerances of 0.1% give 0.1% output measurement error (approximately  $2\mu$ A at full scale). The input offset currents of the A1 and A2 devices also increase output measurement error and this error is most significant near zero scale. The Am101A and 308 devices, for example, may be used for A1 and A2 since their maximum offset currents, which would add directly to the measurement error, are only 10nA and 1nA respectively. The input offset voltages of the A1 and A2 devices, with output resistor values of 2.5 $\Omega$ , also contribute to the output measurement error by a factor of 400nA for



every mV of offset. Therefore, to minimize error, the offset voltages of A1 and A2 should be nulled.

The recommended operating range for the reference current  $I_{REF}$  is from 0.1mA to 1.0mA. The full scale output current,  $I_{FS}$ , is a linear function of the reference current, and may be calculated from the equation  $I_{FS} = 3.94$   $I_{REF}$ . This tight relationship between  $I_{REF}$  and  $I_{FS}$  alleviates the requirement for trimming the  $I_{REF}$  current if the  $R_{REF}$  resistor values are within  $\pm 1\%$  of the calculated value. Lower values of  $I_{REF}$  will reduce the negative power supply current, (I-), and will increase the reference amplifier negative common mode input voltage range.

The ideal value for the reference current  $I_{REF} = V_{REF}/R_{REF}$  is 512 $\mu$ A. The corresponding ideal full scale decode and encode current values are 2016 $\mu$ A and 2048 $\mu$ A, respectively. A percentage change from the ideal  $I_{REF}$  value produced by changes in V<sub>REF</sub> or R<sub>REF</sub> values produces the same percentage change in decode and encode output current values. The positive voltage supply, V+, may be used, with certain precautions, for the positive reference voltage V<sub>REF</sub>. In this case, the reference resistor R<sub>REF(+)</sub> should be split into two resistors and their junction bypassed to ground with a capacitor of 0.01 $\mu$ F. The total resistor value should provide the reference current I<sub>REF</sub> = 512 $\mu$ A. The resistor R<sub>REF(-)</sub> value should be approximately equal to the R<sub>REF(+)</sub> value in order to compensate for the errors caused by the reference amplifier's input offset current.

An alternative to the positive reference voltage applications shown in Figures 1, 2 and 3 is the application of a negative voltage to the V<sub>R(-)</sub> terminal through the resistor R<sub>REF(-)</sub> with the R<sub>REF(+)</sub> resistor tied to ground. The advantage of this arrangement is the presence of very high impedance at the V<sub>R(-)</sub> terminal while the reference current flows from ground through R<sub>REF(+)</sub> into the V<sub>R(+)</sub> terminal.

The Am6071 has a wide output voltage compliance suitable for driving a variety of loads. With  $I_{REF} = 512\mu A$  and V = -15V, positive voltage compliance is +18V and negative

voltage compliance is -5.0V. For other values of  $I_{REF}$  and V-, the negative voltage compliance,  $V_{OC(-)}$ , may be calculated as follows:

 $V_{OC(-)} = (V-) + 2(I_{REF} \cdot 1.55k\Omega) + 8.4V,$ 

N

where 1.55  $\!k\Omega$  and 8.4V are equivalent worst case values for the Am6071.

The following table contains  $V_{OC(-)}$  values for some specific V- ,  $I_{REF},$  and  $I_{FS}$  values.


| Vegative | Output | Voltage | Compliance | Voci_ |
|----------|--------|---------|------------|-------|
|----------|--------|---------|------------|-------|

|      | IREF (IFS)     |                |                 |  |  |  |
|------|----------------|----------------|-----------------|--|--|--|
| V-   | 256μA<br>(1mA) | 512μA<br>(2mA) | 1024μA<br>(4mA) |  |  |  |
| -12V | -2.8V          | -2.0V          | -0.4V           |  |  |  |
| -15V | -5.8V          | -5.0V          | -3.4V           |  |  |  |
| -18V | -8.8V          | -8.0V          | -6.4V           |  |  |  |

The V<sub>LC</sub> input can accommodate various logic input switching threshold voltages allowing the Am6071 to interface with various logic families. This input should be placed at a potential which is 1.4V below the desired logic input switching threshold. Two external discrete circuits which provide this function for non-TTL driven inputs are shown in Figure 4. For TTL-driven logic inputs, the V<sub>LC</sub> input should be grounded. If negative voltages are applied at the digital logic inputs, they must have a value which is more positive than the sum of the chosen V- value and +10V.

With a V- value chosen between -15V and -11V, the V<sub>OC(-)</sub>, the input reference common mode voltage range, and the logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- value chosen.

With a V+ value chosen between +5V and +15V, the reference amplifier common mode positive voltage range and the V<sub>LC</sub> input values are reduced by an amount equivalent to the difference between +15V and the V+ value chosen.



#### ADDITIONAL DECODE OUTPUT CURRENT TABLES

|     |        |     |     | СН  | IORD (C) |     |      |      |      |
|-----|--------|-----|-----|-----|----------|-----|------|------|------|
|     |        | 0   | 1   | 2   | 3        | 4   | 5    | 6    | 7    |
| STE | EP (S) | 000 | 001 | 010 | 011      | 100 | 101  | 110  | 111  |
| 0   | 0000   | 1   | 33  | 66  | 132      | 264 | 528  | 1056 | 2112 |
| 1   | 0001   | 3   | 35  | 70  | 140      | 280 | 560  | 1120 | 2240 |
| 2   | 0010   | 5   | 37  | 74  | 148      | 296 | 592  | 1184 | 2368 |
| 3   | 0011   | 7   | 39  | 78  | 156      | 312 | 624  | 1248 | 2496 |
| 4   | 0100   | 9   | 41  | 82  | 164      | 328 | 656  | 1312 | 2624 |
| 5   | 0101   | 11  | 43  | 86  | 172      | 344 | 688  | 1376 | 2752 |
| 6   | 0110   | 13  | 45  | 90  | 180      | 360 | 720  | 1440 | 2880 |
| 7   | 0111   | 15  | 47  | 94  | 188      | 376 | 752  | 1504 | 3008 |
| 8   | 1000   | 17  | 49  | 98  | 196      | 392 | 784  | 1568 | 3136 |
| 9   | 1001   | 19  | 51  | 102 | 204      | 408 | 816  | 1632 | 3264 |
| 10  | 1010   | 21  | 53  | 106 | 212      | 424 | 848  | 1696 | 3392 |
| 11  | 1011   | 23  | 55  | 110 | 220      | 440 | 880  | 1760 | 3520 |
| 12  | 1100   | 25  | 57  | 114 | 228      | 456 | 912  | 1824 | 3648 |
| 13  | 1101   | 27  | 59  | 118 | 236      | 462 | 944  | 1888 | 3776 |
| 14  | 1110   | 29  | 61  | 122 | 244      | 488 | 976  | 1952 | 3904 |
| 15  | 1111   | 31  | 63  | 126 | 252      | 504 | 1008 | 2016 | 4032 |
| STE | P SIZE | 2   | 2   | 4   | 8        | 16  | 32   | 64   | 128  |

Table 3 Normalized Decoder Output (Sign Bit Excluded)

The normalized decode current,  $(I_{C,S})$ , where C is chord number and S is step number, is calculated using:  $I_{CS} = 2^{C}(S + 16.5)$  for  $C \ge 1$ , and  $I_{C,S} = 2S + 1$  for C = 0. The ideal decode current,  $(I_{OD})$ , in  $\mu A$  is calculated using:  $I_{OD} = (I_{C,S}/I_{7,15(norm.)}) \bullet I_{FS}(\mu A)$ , where  $I_{C,S}$  is the corresponding normalized current.

|     |        |     | CHORD (C) |     |     |     |      |      |      |  |
|-----|--------|-----|-----------|-----|-----|-----|------|------|------|--|
|     |        | 0   | 1         | 2   | 3   | 4   | 5    | 6    | 7    |  |
| ST  | EP (S) | 000 | 001       | 010 | 011 | 100 | 101  | 110  | 111  |  |
| 0   | 0000   | 2   | 34        | 68  | 136 | 272 | 544  | 1088 | 2176 |  |
| 1   | 0001   | 4   | 36        | 72  | 144 | 288 | 576  | 1152 | 2304 |  |
| 2   | 0010   | 6   | 38        | 76  | 152 | 304 | 608  | 1216 | 2432 |  |
| 3   | 0011   | 8   | 40        | 80  | 160 | 320 | 640  | 1280 | 2560 |  |
| 4   | 0100   | 10  | 42        | 84  | 168 | 336 | 672  | 1344 | 2688 |  |
| 5   | 0101   | 12  | 44        | 88  | 176 | 352 | 704  | 1408 | 2816 |  |
| 6   | 0110   | 14  | 46        | 92  | 184 | 368 | 736  | 1472 | 2944 |  |
| 7   | 0111   | 16  | 48        | 96  | 192 | 384 | 768  | 1536 | 3072 |  |
| 8   | 1000   | 18  | 50        | 100 | 200 | 400 | 800  | 1600 | 3200 |  |
| 9   | 1001   | 20  | 52        | 104 | 208 | 416 | 832  | 1664 | 3328 |  |
| 10  | 1010   | 22  | 54        | 108 | 216 | 432 | 864  | 1728 | 3456 |  |
| 11  | 1011   | 24  | 56        | 112 | 224 | 448 | 896  | 1792 | 3584 |  |
| 12  | 1100   | 26  | 58        | 116 | 232 | 464 | 928  | 1856 | 3712 |  |
| 13  | 1101   | 28  | 60        | 120 | 240 | 480 | 960  | 1920 | 3840 |  |
| 14  | 1110   | 30  | 62        | 124 | 248 | 496 | 992  | 1984 | 3968 |  |
| 15  | 1111   | 32  | 64        | 128 | 256 | 512 | 1024 | 2048 | 4096 |  |
| STE | P SIZE | 2   | 2         | 4   | 8   | 16  | 32   | 64   | 128  |  |

Table 4 Normalized Encoder Output (Sign Bit Excluded)


# ADDITIONAL DECODE OUTPUT CURRENT TABLES (Cont.)

| Chord | Step Size<br>Normalized<br>to Full Scale | Step Size<br>in μA with<br>2016μA F. S. | Step Size<br>as a % of<br>Full Scale | Step Size<br>in dB at<br>Chord<br>Endpoints | Step Size as<br>a % of Reading<br>at Chord<br>Endpoints | Resolution<br>& Accuracy<br>of Equivalent<br>Binary DAC |
|-------|------------------------------------------|-----------------------------------------|--------------------------------------|---------------------------------------------|---------------------------------------------------------|---------------------------------------------------------|
| 0     | 2                                        | 1.0                                     | 0.05%                                | 0.58                                        | 6.45%                                                   | Sign + 11 Bits                                          |
| 1     | 2                                        | 1.0                                     | 0.05%                                | 0.28                                        | 3.17%                                                   | Sign + 11 Bits                                          |
| 2     | 4                                        | 2.0                                     | 0.1%                                 | 0.28                                        | 3.17%                                                   | Sign + 10 Bits                                          |
| 3     | 8                                        | 4.0                                     | 0.2%                                 | 0.28                                        | 3.17%                                                   | Sign + 9 Bits                                           |
| 4     | 16                                       | 8.0                                     | 0.4%                                 | 0.28                                        | 3.17%                                                   | Sign + 8 Bits                                           |
| 5     | 32                                       | 16.0                                    | 0.8%                                 | 0.28                                        | 3,17%                                                   | Sign + 7 Bits                                           |
| 6     | 64                                       | 32.0                                    | 1.6%                                 | 0.28                                        | 3.17%                                                   | Sign + 6 Bits                                           |
| 7     | 128                                      | 64.0                                    | 3.2%                                 | 0.28                                        | 3.17%                                                   | Sign + 5 Bits                                           |


Table 5 Decoder Step Size Summary

Table 6 Decoder Chord Size Summary

| Chord | Chord Endpoints<br>Normalized<br>to Full Scale | Chord Endpoints<br>in $\mu$ A with<br>2016 $\mu$ A F. S. | Chord Endpoints<br>as a %<br>of Full Scale | Chord Endpoints<br>in dB Down<br>from Full Scale |
|-------|------------------------------------------------|----------------------------------------------------------|--------------------------------------------|--------------------------------------------------|
| 0     | 31                                             | 15.5                                                     | 0.77%                                      | -42.28                                           |
| 1     | 63                                             | 31.5                                                     | 1.56%                                      | -36.12                                           |
| 2     | 126                                            | 63.0                                                     | 3.13%                                      | -30.10                                           |
| 3     | 252                                            | 126.0                                                    | 6.25%                                      | -24.08                                           |
| 4     | 504                                            | 252.0                                                    | 12.5%                                      | - 18.06                                          |
| 5     | 1008                                           | 504.0                                                    | 25.0%                                      | -12.04                                           |
| 6     | 2016                                           | 1008.0                                                   | 50.0%                                      | -6.02                                            |
| 7     | 4032                                           | 2016.0                                                   | 100%                                       | 0                                                |



# TYPICAL PERFORMANCE CURVES



Notes: 6. THD is nearly independent of the logic input code.

 Similar results are obtained for a high input impedance connection using V<sub>R(-)</sub> as an input.
 Increased distortion above 50kHz is due to a slew rate limiting effect which determines the large signal bandwidth. For an input of ±2.5V peak (25%) modulation), the bandwidth is 100kHz.

9. Positive common mode range is always (V+) -1.5V.

10. All bits are fully switched with less than a half step error at switching points which are guaranteed to lie between 0.8V and 2.0V over the operating temperature range.

11. The logic input voltage range is independent of the positive power supply and logic inputs may swing above the supply.

# APPLICATIONS

The companding D/A converter is particularly suited for applications requiring a wide dynamic range.

Systems requiring fine control resulting in a constant rate of change or set point controls are economically achieved using these devices.

Instrumentation, Control and  $\mu$ -Processor based applications include:

Digital data recording PCM telemetry systems Servo systems Function generation Data acquisition systems Telecommunications applications include: PCM Codec telephone systems Intercom systems Military voice communication systems Radar systems Voice Encryption

Audio Applications: Recording Multiplexing of analog signals Voice synthesis


Other companding converters offered by Advanced Micro Devices:

If particular interest lies in a companding D/A converter operating to the D3 compandor tracking specification and meeting the Bell System  $\mu$ -255 companding law, see the Am6072 data sheet.

For a CCITT unit having an A-law characteristic see the Am6073 data sheet.


 $\mu\text{-law}$  applications other than telecommunications systems are described in the Am6070 data sheet.

# SERIAL DATA TRANSCEIVING CONVERTER (1/2 OF SYSTEM SHOWN)




#### Notes:

- 1. Complementary send/receive commands are required for the two ends.
- The SAR is used as a serial-in/parallel out register in the receive mode.\_\_\_\_\_
- 4. CLOCK and START may be connected in parallel at both ends.
- 5. Conversion is completed in 9 clock cycles.



6. Receive output is available for one full clock cycle.



Metallization and Pad Layout

80 X 114 Mils

# PRELIMINARY INFORMATION


# **Distinctive Characteristics**

- Tested to D3 compandor tracking specification
- Absolute accuracy specified includes all errors over temperature range
- Settling time 300ns typical
- Ideal for multiplexed PCM systems
- Output dynamic range of 72 dB

- Improved pin-for-pin replacement for DAC-86
- Microprocessor controlled operations
- Multiplying operation
- Negligible output noise
- Monotonicity guaranteed over entire dynamic range
- Wide output voltage compliance
- Low power consumption

#### GENERAL DESCRIPTION

The Am6072 is a monolithic 8-bit, companding digital-toanalog (D/A) data converter with true current outputs and large output voltage compliance for fast driving a variety of loads. The transfer function of the Am6072 complies with the Bell System  $\mu$ -255 companding law, Y = 0.18 ln (1 +  $\mu$ x), and consists of 15 linear segments or chords. A particular chord is identified with the sign bit input, (SB), and three chord select input bits. Each chord contains 16 uniformly spaced linear steps which are determined by four step select input bits. The resulting dynamic range achieved with this 8-bit format is 72dB. Accuracy and monoticity are assured by the internal circuit design and are guaranteed over the full temperature range. The Am6072 is tested to the Bell D3 channel bank compandor tracking specification for pulse code modulation (PCM) transmission systems. The application of the Am6072 in communication systems provides an increased signal-tonoise ratio, reduces system signal distortion, and stimulates wider usage of computerized channel switching. Other application areas include digital audio recording, voice synthesis, and secure communications. When used in PCM communication systems, the Am6072 functions as a complete PCM decoder with additional encoding capabilities which make it ideal for implementation in CODEC circuits.



MAXIMUM RATINGS above which useful life may be impaired

| V+ Supply to V- Supply             | 36V                     | Operating Temperature                     | ·····           |
|------------------------------------|-------------------------|-------------------------------------------|-----------------|
| V <sub>LC</sub> Swing              | V-plus 8V to V+         | MIL Grade                                 | -55°C to +125°C |
| Output Voltage Swing               | V-plus 8V to V-plus 36V | COM'L Grade                               | 0°C to +70°C    |
| Reference Inputs                   | V- to V+                | Storage Temperature                       | -65°C to +150°C |
| Reference Input Differential Volta | age ±18V                | Power Dissipation $T_A \le 100^{\circ} C$ | 500mW           |
| Reference Input Current            | 1.25mA                  | For $T_A > 100^{\circ}$ C derate at       | 10mW/°C         |
| Logic Inputs                       | V-plus 8V to V-plus 36V | Lead Soldering Temperature                | 300°C (60 sec)  |

# **GUARANTEED FUNCTIONAL SPECIFICATIONS**

| Resolution    | ±128 Steps                                                             |  |
|---------------|------------------------------------------------------------------------|--|
| Monotonicity  | For both groups of 128 steps and over full operating temperature range |  |
| Dynamic Range | 72 dB, (20 log (I <sub>7, 15</sub> /I <sub>0, 1))</sub>                |  |

# ELECTRICAL CHARACTERISTICS (Note 1)

These specifications apply for V<sub>+</sub>=+15V, V<sub>-</sub>=-15V, I<sub>REF</sub>=528 $\mu$ A, 0°C $\leq$ T<sub>A</sub>  $\leq$ +70°C, for the commercial grade, -55°C $\leq$ T<sub>A</sub>  $\leq$ +125°C, for the military grade, and for all 4 outputs unless otherwise specified.

| Parameter                                  | Descript                                                  | ion               | Test Condition                                                                                                | s                                                                       | Min.  | Тур.          | Max.          | Unit  |  |  |
|--------------------------------------------|-----------------------------------------------------------|-------------------|---------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|-------|---------------|---------------|-------|--|--|
| ts                                         | Settling Time                                             |                   | To within $\pm 1/2$ step at T <sub>A</sub> = 25°C,<br>Output switched from I <sub>ZS</sub> to I <sub>FS</sub> |                                                                         | -     | 300           | 500           | ns    |  |  |
|                                            | Chord Endpoint Accurac                                    | Ŷ                 |                                                                                                               |                                                                         |       |               | J             | 4     |  |  |
|                                            | Step Nonlinearity                                         | Step Nonlinearity |                                                                                                               |                                                                         |       |               |               |       |  |  |
| IEN                                        | Encode Current<br>Full Scale Current Deviation from Ideal |                   |                                                                                                               |                                                                         |       |               |               |       |  |  |
| I <sub>FS</sub> (D)<br>I <sub>FS</sub> (E) |                                                           |                   | VREF = +10,000V<br>RREF+ = 18.94kΩ<br>RREF- = 20kΩ                                                            | See Table 1 for absolute accuracy limits which cover all errors related |       |               |               |       |  |  |
| I <sub>O(+)</sub> —I <sub>O</sub> (—)      | Full Scale Current Symm                                   | etry Error        | -5V < V <sub>OUT</sub> < +18V                                                                                 |                                                                         | to th | e transfer cl | naracteristic | 2.    |  |  |
| IZS                                        | Zero Scale Current                                        |                   | 1                                                                                                             |                                                                         |       |               |               |       |  |  |
| ΔIFS                                       | Full Scale Current Drift                                  |                   |                                                                                                               |                                                                         |       |               |               |       |  |  |
| Voc                                        | Output Voltage Compliance                                 |                   | Output within limits specifi                                                                                  | ed by Table 1                                                           | -5    | -             | +18           | Volts |  |  |
| IDIS                                       | Disable Current                                           |                   | Leakage of output disabled by $E/\overline{D}$ or SB                                                          |                                                                         | _     | 5.0           | 50            | nA    |  |  |
| IFSR                                       | Output Current Range                                      |                   |                                                                                                               | 0                                                                       | 2.0   | 4.2           | mA            |       |  |  |
| VIL                                        | Logic Input                                               | Logic "0"         | N = 0V                                                                                                        |                                                                         | _     | -             | 0.8           | Volts |  |  |
| VIH                                        | Levels                                                    | Logic "1"         | V <sub>LC</sub> = 0V                                                                                          |                                                                         | 2.0   | -             | -             | Volts |  |  |
| IIN                                        | Logic Input Current                                       |                   | V <sub>IN</sub> = -5V to +18V                                                                                 |                                                                         | -     | -             | 40            | μΑ    |  |  |
| VIS                                        | Logic Input Swing                                         |                   | V-=-15V                                                                                                       |                                                                         | -5    |               | +18           | Volts |  |  |
| BREF-                                      | Reference Bias Current                                    |                   |                                                                                                               |                                                                         | -     | -1.0          | -4.0          | μA    |  |  |
| di/dt                                      | Reference Input Slew Ra                                   | te                |                                                                                                               |                                                                         | 0.12  | 0.25          | -             | mA/μs |  |  |
| PSSIFS+                                    | Power Supply Sensitivity                                  | Over Supply Range | V+ = +4.5 to +18V, V- = -                                                                                     | -15V                                                                    | _     | 0.005         | 0.1           | dB    |  |  |
| PSSIFS-                                    | (Refer to Characteristic Curves)                          |                   | V = -10.8V to $-18V$ , V+                                                                                     | = +15V                                                                  | -     | 0.01          | 0.1           |       |  |  |
| +                                          | Power Supply Current                                      |                   | V+ = +5V to +15V, V- =                                                                                        | 15V,                                                                    | _     | 2.7           | 4.0           |       |  |  |
| I                                          | i ower ouppry current                                     |                   | IFS = 2.0mA                                                                                                   |                                                                         | _     | -6.7          | -8.8          | mA    |  |  |
| PD                                         | Power Dissipation                                         |                   | V-=-15V, V <sub>OUT</sub> =0V                                                                                 | V+ = +5V                                                                | _     | 114           | 152           | mW    |  |  |
|                                            | i ower Dissipation                                        |                   | I <sub>FS</sub> = 2.0mA                                                                                       | V+ = +15V                                                               | _     | 141           | 192           | ] """ |  |  |

Note 1. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero (C<sub>0</sub>) the step size is 0.5µA, while in the last chord near full scale (C<sub>7</sub>) the step size is 64µA.

# ELECTRICAL CHARACTERISTICS (Cont.)

| STEP         |                                  |                            |                            | сно                        | RD NO.                     |                            |                            |                               |
|--------------|----------------------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|-------------------------------|
| NO.          | 0                                | 1                          | 2                          | 3                          | 4                          | 5                          | 6                          | 7                             |
| 0            | 250                              | 7.789                      | 24.048                     | 56.112                     | 120.24                     | 248.49                     | 505.00                     | 1018.02                       |
|              | .000                             | 8.250                      | 24.750                     | 57.750                     | 123.75                     | 255.75                     | 519.75                     | 1047.75                       |
|              | .250                             | 8.739                      | 25.473                     | 59.436                     | 127.36                     | 263.22                     | 534.93                     | 1078.34                       |
| 1            | .250                             | 8.733                      | 25.991                     | 59.998                     | 128.01                     | 264.04                     | 536.10                     | 1080.21                       |
|              | .500                             | 9.250                      | 26.750                     | 61.750                     | 131.75                     | 271.75                     | 551.75                     | 1111.75                       |
|              | .750                             | 9.798                      | 27.531                     | 63.553                     | 135.60                     | 279.69                     | 567.86                     | 1144.21                       |
| 2            | .750                             | 9.677                      | 27.934                     | 63.885                     | 135.79                     | 279.59                     | 567.19                     | 1142.39                       |
|              | 1.000                            | 10.250                     | 28.750                     | 65.750                     | 139.75                     | 287.75                     | 583.75                     | 1175.75                       |
|              | 1.250                            | 10.857                     | 29.590                     | 67.670                     | 143.83                     | 296.15                     | 600.80                     | 1210.08                       |
| 3            | 1.250                            | 10.621<br>11.250<br>11.917 | 29.878<br>30.750<br>31.648 | 67.771<br>69.750<br>71.787 | 143.56<br>147.75<br>152.06 | 295.13<br>303.75<br>312.62 | 598.28<br>615.75<br>633.73 | 1204.58<br>1239.75<br>1275.95 |
| 4            | 1.750 2.000 2.250                | 11.565<br>12.250<br>12.976 | 31.821<br>32.750<br>33.706 | 71.658<br>73.750<br>75.904 | 151.33<br>155.75<br>160.30 | 310.68<br>319.75<br>329.09 | 629.37<br>647.75<br>666.66 | 1266.76<br>1303.75<br>1341.82 |
| 5            | 2.250<br>2.500<br>2.500<br>2.750 | 12.509<br>13.250<br>14.035 | 33.764<br>34.750<br>35.765 | 75.544<br>77.750<br>80.020 | 159.10<br>163.75<br>168.53 | 326.22<br>335.75<br>345.55 | 660.46<br>679.75<br>699.60 | 1328.94<br>1367.75<br>1407.69 |
| 6            | 2.750                            | 13.453                     | 35.707                     | 79.431                     | 166.88                     | 341.77                     | 691.56                     | 1391.13                       |
|              | 3.000                            | 14.250                     | 36.750                     | 81.750                     | 171.75                     | 351.75                     | 711,75                     | 1431.75                       |
|              | 3.250                            | 15.094                     | 37.823                     | 84.137                     | 176.77                     | 362.02                     | 732.53                     | 1473.56                       |
| 7            | 3.250                            | 14.397                     | 37.651                     | 83.317                     | 174.65                     | 357.32                     | 722.65                     | 1453.31                       |
|              | 3.500                            | 15.250                     | 38.750                     | 85.750                     | 179.75                     | 367.75                     | 743.75                     | 1495.75                       |
|              | 3.750                            | 16.154                     | 39.882                     | 88.254                     | 185.00                     | 378.49                     | 765.47                     | 1539.43                       |
| 8            | 3.750                            | 15.341                     | 39.594                     | 87.204                     | 182.42                     | 372.86                     | 753.74                     | 1515.50                       |
|              | 4.000                            | 16.250                     | 40.750                     | 89.750                     | 187.75                     | 383.75                     | 775.75                     | 1559.75                       |
|              | 4.250                            | 17.213                     | 41.940                     | 92.371                     | 193.23                     | 394.96                     | 798.40                     | 1605.30                       |
| 9            | 4.248                            | 16.285                     | 41.537                     | 91.090                     | 190.20                     | 388.41                     | 784.83                     | 1577.68                       |
|              | 4.500                            | 17.250                     | 42.750                     | 93.750                     | 195.75                     | 399.75                     | 807.75                     | 1623.75                       |
|              | 4.767                            | 18.272                     | 43.998                     | 96.488                     | 201.47                     | 411.42                     | 831.34                     | 1671.16                       |
| 10           | 4.720                            | 17.229                     | 43.480                     | 94.977                     | 197.97                     | 403.95                     | 815.92                     | 1639.87                       |
|              | 5.000                            | 18.250                     | 44.750                     | 97.750                     | 203.75                     | 415.75                     | 839.75                     | 1687.75                       |
|              | 5.296                            | 19.331                     | 46.057                     | 100.604                    | 209.70                     | 427.89                     | 864.27                     | 1737.03                       |
| 11           | 5.192                            | 18.173                     | 45.424                     | 98.863                     | 205.74                     | 419.50                     | 847.02                     | 1702.05                       |
|              | 5.500                            | 19.250                     | 46.750                     | 101.750                    | 211.75                     | 431.75                     | 871.75                     | 1751.75                       |
|              | 5.826                            | 19.812                     | 48.115                     | 104.721                    | 217.93                     | 444.36                     | 897.21                     | 1802.90                       |
| 12           | 5.664                            | 19.675                     | 47.367                     | 102.750                    | 213.52                     | 435.05                     | 878.11                     | 1764.23                       |
|              | 6.000                            | 20.250                     | 48.750                     | 105.750                    | 219.75                     | 447.75                     | 903.75                     | 1815.75                       |
|              | 6.356                            | 20.841                     | 50.174                     | 108.838                    | 226.17                     | 460.82                     | 930.14                     | 1868.77                       |
| 13           | 6.136                            | 20.647                     | 49.310                     | 106.636                    | 221.29                     | 450.59                     | 909.20                     | 1826.42                       |
|              | 6.500                            | 21.250                     | 50.750                     | 109.750                    | 227.75                     | 463.75                     | 935.75                     | 1879.75                       |
|              | 6.885                            | 21.871                     | 52.232                     | 112.955                    | 234.40                     | 477.29                     | 963.07                     | 1934.64                       |
| 14           | 6.608                            | 21.619                     | 51.253                     | 110.523                    | 229.06                     | 466.14                     | 940.29                     | 1888.60                       |
|              | 7.000                            | 22.250                     | 52.750                     | 113.750                    | 235.75                     | 479.75                     | 967.75                     | 1943.75                       |
|              | 7.415                            | 22.900                     | 54.290                     | 117.072                    | 242.63                     | 493.76                     | 996.01                     | 2000.51                       |
| 15           | 7.080                            | 22.590                     | 53.197                     | 114.409                    | 236.83                     | 481.68                     | 971.39                     | 1950.79                       |
|              | 7.500                            | 23.250                     | 54.750                     | 117.750                    | 243.75                     | 495.75                     | 999.75                     | 2007.75                       |
|              | 7.944                            | 23.929                     | 56.349                     | 121.188                    | 250.87                     | 510.23                     | 1028.94                    | 2066.38                       |
| STEP<br>SIZE | .5                               | 1                          | 2                          | 4                          | 8                          | 16                         | 32                         | 64                            |

TABLE 1 ABSOLUTE DECODER OUTPUT CURRENT LEVELS IN  $\mu A$ 

Minimum, ideal and maximum values are specified for each step. The minimum and maximum values are specified to comply with the Bell D3 compandor tracking requirements. All four outputs are guaranteed, the encode outputs being specified to limits a half step higher than those shown above. This takes into account the combined effects of chord endpoint accuracy, step nonlinearity, encode current error, full scale current deviation from ideal, full scale symmetry error, zero scale current, full scale drift, and output impedance over the specified output voltage compliance range. Note that the guaranteed monotonicity ensures that adjacent step current levels will not overlap as might otherwise be implied from the minimum and maximum values shown in the above table.

TABLE 2

IDEAL DECODER OUTPUT VALUES EXPRESSED IN dB DOWN FROM OVERLOAD LEVEL (+3dBmo)

| CHORD<br>STEP | O      | 1      | 2      | 3      | 4      | 5      | 6     | 7     |
|---------------|--------|--------|--------|--------|--------|--------|-------|-------|
| 0             | -      | -44.73 | -35.18 | -27.82 | 21.20  | 14.90  | -8.74 | -2.65 |
| 1             | -69.07 | -43.73 | -34.51 | 27.24  | -20.66 | -14.37 | 8.22  | -2.13 |
| 2             | -63.05 | -42.84 | -33.88 | -26.70 | 20.15  | -13.87 | 7.73  | -1.65 |
| 3             | -59.53 | 42.03  | -33.30 | 26.18  | -19.66 | -13.40 | -7.27 | -1,19 |
| 4             | 57.03  | -41.29 |        | -25.70 | -19.21 | -12.96 | -6.83 | -0.75 |
| 5             | -55.10 | -40.61 | -32.24 | -25.24 | -18.77 | -12.53 | -6.41 | -0.33 |
| 6             | -53.51 | -39.98 | -31.75 | -24.80 |        | -12.13 | 6.01  | +0.06 |
| 7             | -52.17 | -39.39 | -31.29 | -24.39 | -17.96 | -11.74 | -5.63 | +0.44 |
| 8             | 51.01  | -38.84 | -30.85 | -23.99 | -17.58 | -11.37 | -5.26 | +0.81 |
| 9             | -49.99 | -38.32 | 30.44  | -23.61 | -17.22 | 11.02  | -4.91 | +1.16 |
| 10            | -49.07 | -37.83 | -30.04 | -23.25 | -16.87 | -10.68 | -4.57 | +1.49 |
| 11            | -48.25 | -37.37 | -29.66 | -22.90 | -16.54 | -10.35 | -4.25 | +1.82 |
| 12            | -47.49 | -36.93 | -29.29 | -22.57 | -16.22 | 10.03  | -3.93 | +2.13 |
| 13            | -46.80 | -36.51 | -28.95 | -22.25 | -15.91 | -9.73  | -3.63 | +2.43 |
| 14            | -46.15 | -36.11 | -28.61 | 21.94  | 15.61  | -9.43  | 3.34  | +2.72 |
| 15            | -45.55 | -35.73 | -28.29 | -21.63 | -15.32 | -9.15  | -3.06 | +3.00 |

The -37 dBmo and -50 dBmo output points significant for the Bell D3 system specification can be found between steps 11 and 12 on chord 1, and steps 8 and 9 on chord 0, respectively. Outputs corresponding to points below -50dB are specified in Table 1 for an accuracy of ± a half step.

#### THEORY OF OPERATION

#### **Functional Description**

The Am6072 is an 8-bit, nonlinear, digital-to-analog converter with high impedance current outputs. The output current value is proportional to the product of the digital inputs and the input reference current. The full scale output current,  $I_{FS}$ , is specified by the input binary code 111 1111, and is a linear function of the reference current,  $I_{REF}$ . There are two operating modes, encode and decode, which are controlled by the Encode/Decode, (E/D), input signal. A logic 1 applied to the  $E/\overline{D}$  input places the Am6072 in the encode mode and current will flow into the  $I_{OE(+)}$  or  $I_{OE(-)}$  output, depending on the state of the Sign Bit (SB) input. A logic 0 at the  $E/\overline{D}$  input places the Am6072 in the decode.

The transfer characteristic is a piece-wise linear approximation to the Bell System  $\mu$ -225 logarithmic law which can be written as follows:

 $Y = 0.18 \ln (1 + \mu |X|) \operatorname{sgn} (X)$ 

where: X = analog signal level normalized to unity (encoder input or decoder output)

> Y = digital signal level normalized to unity (encoder output or decoder input)

 $\mu = 255$ 


The current flows from the external circuit into one of four possible analog outputs determined by the SB and  $E/\overline{D}$  inputs. The output current transfer function can be represented by a total of 16 segments or chords addressable through the SB input and three chord select bits. Each chord can be further divided into 16 steps, all of the same size. The step size changes from one chord to another, with the smallest step of  $0.5\mu$ A found in the first chord near zero output current, and the largest step of  $64\mu$ A found in the last chord near full scale output current. This nonlinear feature provides exceptional accuracy for small signal levels near zero output current. The accuracy for signal amplitudes corresponding to chord 0 is equivalent to that of a 12-bit linear, binary D/A converter. However, the ratio (in dB) between the chord


endpoint current, (Step 15), and the current which corresponds to the preceding step, (Step 14), is maintained at about 0.3dB over most of the dynamic range. The difference between the ratios of full scale current to chord endpoint currents of adjacent chords is similarly maintained at approximately 6dB over most of the dynamic range. Resulting signal-to-quantizing distortions due to non-uniform quantizing levels maintain an acceptably low value over a 40dB range of input speech signals. Note that the 72dB output dynamic range for the Am6072 corresponds to the dynamic range of a sign plus 12-bit linear, binary D/A converter.

In order to achieve a smoother transition between adjacent chords, the step size between these chord end points is equal to 1.5 times the step size of the lower chord. Monotonic operation is guaranteed by the internal device design over the entire output dynamic range by specifying and maintaining the chord end points and step size deviations within the allowable limits.

#### **Operating Modes**

The basic converter function is conversion of digital input data into a corresponding analog current signal, i.e., the basic function is digital-to-analog decoding. The basic decoder connection for a sign plus 7-bit input configuration is shown in Figure 1. The corresponding dynamic range is 72dB, and input-output characteristics conform to the standard decoder transfer function with output current values specified in Table 1. The E/D input enables switching between the encode,  $I_{OE(+)}$  or  $I_{OE(-)}$ , and the decode,  $I_{OD(+)}$  or IOD(-), outputs. A typical encode/decode test circuit is shown in Figure 2. This circuit is used for output current measurements. When the E/D input is high, (a logic 1), the converter will assume the encode operating mode and the output current will flow into one of the IOE outputs (as determined by the SB input). When operating in the encode mode as shown in Figure 3, an offset current equal to a half step in each chord is required to obtain the correct encoder transfer characteristic. Since the size of this step varies from one chord to another, it cannot easily be added externally. As indicated in the block diagram this required half step of encode current,





| Figure | 2  | Output | Current  | DC | Tast  | Circuit. |
|--------|----|--------|----------|----|-------|----------|
| Iguie  | ۷. | Output | Guillent |    | 1 836 | Circuit. |

10D (+)

OD (-)

(E02/R3)

(E02/R4)

3

0

 $I_{\text{EN}}$ , is automatically added to the  $I_{\text{OE}}$  output through the internal chip design. This additional current will, for example, make the ideal full scale current in the encode mode larger than the same current in the decode mode by  $32\mu A$ . Similarly, the current levels in the first chord near the origin will be offset by  $0.25\mu A$ , which will bring the ideal encode current value for step 0 on chord 0 to  $\pm 0.25\mu A$  with respect to the corresponding decode current value of  $0.0\mu A$ . This additional encode half step of current can be used for extension of the output dynamic range from 72dB to 78dB, when the converter is performing only the decode function. The corresponding decoder connection utilizes the  $E/\overline{D}$  input as a ninth digital input and has the outputs  $I_{\text{OD}(+)}$  and  $I_{\text{OE}(+)}$  and the outputs  $I_{\text{OD}(-)}$  and  $I_{\text{OE}(-)}$  tied together, respectively.

When encoding or compression of an analog signal is reguired, the Am6072 can be used together with a Successive Approximation Register (SAR), comparator, and additional SSI logic elements to perform the A/D data conversion, as shown in Figure 3. The encoder transfer function, shown on page 1, characterizes this A/D converter system. The first task of this system is to determine the polarity of the incoming analog signal and to generate a corresponding SB input value. When the proper Start,  $\overline{S}$ , and Conversion Complete, CC, signal levels are set, the first clock pulse sets the MSB output of the SAR, Am2502, to a logic 0 and sets all other parallel digital outputs to logic 1 levels. At the same time, the flip-flop is triggered, and its output provides the E/D input with a logic 0 level. No current flows into the loe outputs. This disconnects the converter from the comparator inputs, and the incoming analog signal can be compared with the ground applied to the opposite comparator input. The resulting comparator output is fed to the Am2502 serial data input, D, through an exclusive-or gate. At the same time, the second input to the same exclusive-or gate is held at a logic 0 level by the additional successive approximation logic shown in Figure 3. This exclusive-or gate inverts the comparator's outputs whenever a negative signal polarity is detected. This maintains the proper output current coding, i.e., all ones for full scale and all zeros for zero scale.

The second clock pulse changes the  $E/\overline{D}$  input back to a logic 1 level because the  $\overline{CC}$  signal changed. It also clocks the D


input signal of the Am2502 to its MSB output, and transfers it to the SB input of the Am6072. Depending upon the SB input level, current will flow into the  $I_{OE(+)}$  or  $I_{OE(-)}$  output of the Am6072.

Nine total clock pulses are required to obtain a digital binary representation of the incoming analog signal at the eight Am2502 digital outputs. The resulting Am6072 analog output signal is compared with the analog input signal after each of the nine successive clock pulses. The analog signal should not be allowed to change its value during the data conversion time. In high speed systems, fast changes of the analog signals at the A/D system input are usually prevented by using sample and hold circuitry.

#### **Additional Considerations and Recommendations**

In Figure 1, an optional operational amplifier converts the Am6072 output current to a bipolar voltage output. When the SB input is a logic 1, sink current appears at the amplifier's negative input, and the amplifier acts as a current to voltage converter, yielding a positive voltage output. With the SB value at a logic 0, sink current appears at the amplifier's positive input. The amplifier behaves as a voltage follower, and the true current outputs will swing below ground with essentially no change in output current. The SB input steers current into the appropriate (+) or (-) output of the Am6072. The resulting operational amplifier's output in Figure 2 should ideally be symmetrical with resistors R1 and R2 matched.

In Figure 2, two operational amplifiers measure the currents of each of the four Am6072 analog outputs. Resistor tolerances of 0.1% give 0.1% output measurement error (approximately  $2\mu$ A at full scale). The input offset currents of the A1 and A2 devices also increase output measurement error and this error is most significant near zero scale. The Am101A and 308 devices, for example, may be used for A1 and A2 since their maximum offset currents, which would add directly to the measurement error, are only 10nA and 1nA, respectively. The input offset voltages of the A1 and A2 devices, with output resistor values of



 $2.5k\Omega$ , also contribute to the output measurement error by a factor of 400nA for every mV of offset at the A1 and A2 outputs. Therefore, to minimize error, the offset voltages of A1 and A2 should be nulled.

The recommended operating range for the reference current  $I_{REF}$  is from 0.1mA to 1.0mA. The full scale output current,  $I_{FS}$ , is a linear function of the reference current, and may be calculated from the equation  $I_{FS} = 3.8 I_{REF}$ . This tight relationship between  $I_{REF}$  and  $I_{FS}$  alleviates the requirement for trimming the  $I_{REF}$  current if the  $R_{REF}$  resistors values are within  $\pm 1\%$  of the calculated value. Lower values of  $I_{REF}$  will reduce the negative power supply current, (I–), and will increase the reference amplifier negative common mode input voltage range.

The ideal value for the reference current  $I_{REF} = V_{REF}/R_{REF}$  is 528µA. The corresponding ideal full scale decode and encode current values are 2007.75µA and 2039.75µA, respectively. A percentage change from the ideal  $I_{REF}$  value produced by changes in  $V_{REF}$  or  $R_{REF}$  values produces the same percentage change in decode and encode output current values. The positive voltage supply, V+, may be used, with certain precautions, for the positive reference voltage  $V_{REF}$ . In this case, the reference resistor  $R_{REF(+)}$  should be split into two resistors and their junction bypassed to ground with a capacitor of 0.01µF. The total resistor value should provide the reference current  $I_{REF} = 528\mu$ A. The resistor  $R_{REF(-)}$  value should be approximately equal to the  $R_{REF(+)}$  value in order to compensate for the errors caused by the reference amplifier's input offset current.

An alternative to the positive reference voltage applications shown in Figures 1, 2 and 3 is the application of a negative voltage to the V<sub>R(-)</sub> terminal through the resistor R<sub>REF(-)</sub> with the R<sub>REF(+)</sub> resistor tied to ground. The advantage of this arrangement is the presence of very high impedance at the V<sub>R(-)</sub> terminal while the reference current flows from ground through R<sub>REF(+)</sub> into the V<sub>R(+)</sub> terminal.

The Am6072 has a wide output voltage compliance suitable for driving a variety of loads. With  $I_{REF}=528\mu A$  and V- = -15V, positive voltage compliance is +18V and negative voltage compliance is -5.0V. For other values of  $I_{REF}$  and V-, the negative voltage compliance,  $V_{OC(-)}$ , may be calculated as follows:

$$V_{OC(-)} = (V-) + (2 \cdot I_{REF} \cdot 1.5k\Omega) + 8.4V.$$

The following table contains  $V_{OC(-)}$  values for some specific V–,  $I_{REF},$  and  $I_{FS}$  values.


| Negative Output Voltage Compliance VOC(_) | tput Voltage Compliance | Voc(_) |
|-------------------------------------------|-------------------------|--------|
|-------------------------------------------|-------------------------|--------|

| V-   | 264μA<br>(1mA) | 528μA<br>(2mA) | 1056μΑ<br>(4mA) |
|------|----------------|----------------|-----------------|
| -12V | -2.8V          | -2.0V          | -0.4V           |
| -15V | -5.8V          | -5.0V          | -3.4V           |
| -18V | -8.8V          | -8.0V          | 6.4V            |

The V<sub>LC</sub> input can accommodate various logic input switching threshold voltages allowing the Am6072 to interface with various logic families. This input should be placed at a potential which is 1.4V below the desired logic input switching threshold. Two external discrete circuits which provide this function for non-TTL driven inputs are shown in Figure 4. For TTL-driven logic inputs, the V<sub>LC</sub> input should be grounded. If negative voltages are applied at the digital logic inputs, they must have a value which is more positive than the sum of the chosen V-value and +10V.

With a V- value chosen between -15V and -11V, the V<sub>OC(-)</sub>, the input reference common mode voltage range, and the logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- value chosen.

With a V+ value chosen between +5V and +15V, the reference amplifier common mode positive voltage range and the  $V_{LC}$  input values are reduced by an amount equivalent to the difference between +15V and the V+ value chosen.



Notes: 2. Set the voltage "A" to the desired logic input switching threshold.

3. Allowable range of logic threshold is typically -5V to +13.5V when operating the companding DAC on ±15V supplies.

# ADDITIONAL DECODE OUTPUT CURRENT TABLES

|          | Chord (C) | 0   | 1   | 2   | 3   | 4   | 5    | 6    | 7    |
|----------|-----------|-----|-----|-----|-----|-----|------|------|------|
| Step (S) |           | 000 | 001 | 010 | 011 | 100 | 101  | 110  | 111  |
| 0        | 0000      | 0   | 33  | 99  | 231 | 495 | 1023 | 2079 | 4191 |
| 1        | 0001      | 2   | 37  | 107 | 247 | 527 | 1087 | 2207 | 4447 |
| 2        | 0010      | 4   | 41  | 115 | 263 | 559 | 1151 | 2335 | 4703 |
| 3        | 0011      | 6   | 45  | 123 | 279 | 591 | 1215 | 2463 | 4959 |
| 4        | 0100      | 8   | 49  | 131 | 295 | 623 | 1279 | 2591 | 5215 |
| 5        | 0101      | 10  | 53  | 139 | 311 | 655 | 1343 | 2719 | 5471 |
| 6        | 0110      | 12  | 57  | 147 | 327 | 687 | 1407 | 2847 | 5727 |
| 7        | 0111      | 14  | 61  | 155 | 343 | 719 | 1471 | 2975 | 5983 |
| 8        | 1000      | 16  | 65  | 163 | 359 | 751 | 1535 | 3103 | 6239 |
| 9        | 1001      | 18  | 69  | 171 | 375 | 783 | 1599 | 3231 | 6495 |
| 10       | 1010      | 20  | 73  | 179 | 391 | 815 | 1663 | 3359 | 6751 |
| 11       | 1011      | 22  | 77  | 187 | 407 | 847 | 1727 | 3487 | 7007 |
| 12       | 1100      | 24  | 81  | 195 | 423 | 879 | 1791 | 3615 | 7263 |
| 13       | 1101      | 26  | 85  | 203 | 439 | 911 | 1855 | 3743 | 7519 |
| 14       | 1110      | 28  | 89  | 211 | 455 | 943 | 1919 | 3871 | 7775 |
| 15       | 1111      | 30  | 93  | 219 | 471 | 975 | 1983 | 3999 | 8031 |
| Ste      | ep Size   | 2   | 4   | 8   | 16  | 32  | 64   | 128  | 256  |

Table 3 Normalized Decoder Output (Sign Bit Excluded)

The normalized decode current, (I<sub>C,S</sub>), is calculated using: I<sub>C,S</sub> = 2(2<sup>C</sup>(S + 16.5) - 16.5) where C = chord number; S = step number. The ideal de-code current, (I<sub>OD</sub>), in  $\mu$ A is calculated using:

 $I_{OD} = (I_{C, S}/I_{7, 15(norm.)}) \cdot I_{FS} (\mu A)$ 


where  $I_{C,S}$  is the corresponding normalized current. To obtain normalized encode current values the corresponding normalized half-step value should be added to all entries in Table 3.

| Chord | Step Size<br>Normalized<br>to Full Scale | Step Size<br>in μA with<br>2007.75μA FS | Step Size<br>as a % of<br>Full Scale | Step Size in<br>dB at Chord<br>Endpoints | Step Size as a %<br>of Reading at<br>Chord Endpoints | Resolution &<br>Accuracy of<br>Equivalent<br>Binary DAC |
|-------|------------------------------------------|-----------------------------------------|--------------------------------------|------------------------------------------|------------------------------------------------------|---------------------------------------------------------|
| 0     | 2                                        | 0.5                                     | 0.025%                               | 0.60                                     | 6.67%                                                | Sign + 12 Bits                                          |
| 1     | 4                                        | 1.0                                     | 0.05%                                | 0.38                                     | 4.30%                                                | Sign + 11 Bits                                          |
| 2     | 8                                        | 2.0                                     | 0.1%                                 | 0.32                                     | 3.65%                                                | Sign + 10 Bits                                          |
| 3     | 16                                       | 4.0                                     | 0.2%                                 | 0.31                                     | 3.40%                                                | Sign + 9 Bits                                           |
| 4     | 32                                       | 8.0                                     | 0.4%                                 | 0.29                                     | 3.28%                                                | Sign + 8 Bits                                           |
| 5     | 64                                       | 16.0                                    | 0.8%                                 | 0.28                                     | 3.23%                                                | Sign + 7 Bits                                           |
| 6     | 128                                      | 32.0                                    | 1.6%                                 | 0.28                                     | 3.20%                                                | Sign + 6 Bits                                           |
| 7     | 256                                      | 64.0                                    | 3.2%                                 | 0.28                                     | 3.19%                                                | Sign + 5 Bits                                           |

Table 4 **Decoder Step Size Summary** 


Table 5 Decoder Chord Size Summary

| Chord | Chord Endpoints<br>Normalized to<br>Full Scale | Chord Endpoints<br>in µA with<br>2007.75µA FS | Chord Endpoints<br>as a % of<br>Full Scale | Chord Endpoints<br>in dB Down<br>from Full Scale |
|-------|------------------------------------------------|-----------------------------------------------|--------------------------------------------|--------------------------------------------------|
| 0     | 30                                             | 7.5                                           | 0.37%                                      | -48.55                                           |
| 1     | 93                                             | 23.25                                         | 1.16%                                      | -38.73                                           |
| 2     | 219                                            | 54.75                                         | 2.73%                                      | 31.29                                            |
| 3     | 471                                            | 117.75                                        | 5.86%                                      | -24.63                                           |
| 4     | 975                                            | 243.75                                        | 12.1%                                      | 18.32                                            |
| 5     | 1983                                           | 495.75                                        | 24.7%                                      | 12,15                                            |
| 6     | 3999                                           | 999.75                                        | 49.8%                                      | -6.06                                            |
| 7     | 8031                                           | 2007.75                                       | 100%                                       | 0                                                |



Notes: 4, Low distortion outputs are provided over a 72dB range.

5. Up to 4 channels of output may be selected by E/D and SB logic inputs.




Notes: 6. THD is nearly independent of the logic input code.

7. Similar results are obtained for a high input impedance connection using V<sub>R(-)</sub> as an input.

8. Increased distortion above 50kHz is due to a slew rate limiting effect which determines the large signal bandwidth. For an input of ±2.5V peak (25% modulation), the bandwidth is 100kHz. 9. Positive common mode range is always (V+) -1.5V.


10. All bits are fully switched with less than a half step error at switching points which are guaranteed to lie between 0.8V and 2.0V over the operating temperature range.

11. The logic input voltage range is independent of the positive power supply and logic inputs may swing above the supply.




#### **APPLICATION INFORMATION**


- To perform a transmit operation cycle the START pulse must be held low for one clock cycle; the receive operation is performed without the successive approximation register, SAR.
- XMT and RECEIVE command signals are mutually exclusive.
- 3. Duration of the RECEIVE command signal must accommodate the Am6072 settling time plus the sampling time required by the sample and hold, (S & H), circuit used at the CODEC's analog output. The receiving data must not change during this time.
- A XMT command signal must be issued after a high-tolow transition of the CONVERSION COMPLETE, CC, signal. Its duration depends on the time required by the digital time division switch circuitry to sample the 8-bit parallel transmit data bus.
- 5. Data conversion for a transmit operation is completed in 9 clock cycles because the SAR must be initialized before every new conversion. Data conversion for a receive operation corresponds to the Am6072 settling time; the receiving and transmit data transfers can be done simultaneously by employing separate transmit and receive data buses and utilizing data storage devices for the receive data.
- A sample command pulse for a transmit operation can coincide with the START pulse; its duration depends on the sample and hold circuit used at the CODEC's analog input.
- 7. A sample command pulse for a receive operation must be delayed from a low-to-high transition of the RECEIVE command signal by an amount equal to the Am6072 settling time. Its termination can coincide with a high-to-low transition of the RECEIVE command signal.



#### APPLICATION INFORMATION

- Before beginning either a transmit or a receive operation, the START signal must be held low for one complete clock cycle.
- XMT and RECEIVE command signals are mutually exclusive. Their durations must accommodate the time required for conversion of an outgoing or an incoming series of 8 digital bits, respectively.
- Data conversion for either operation, transmit or receive, is completed in 9 clock cycles.
- During the receive cycle the successive approximation register, SAR, is acting as a serial-in to parallel-out shift register, with data supplied from data storage devices.
- A sample command pulse for a transmit cycle must be issued before a XMT command signal; its duration depends on the sample and hold, S & H, circuit used.
- A sample command pulse for a receive cycle must be delayed by a time equal to the <u>Am6072 settling time after a</u> high-to-low transition of the <u>CONVERSION COMPLETE</u>, <u>CC</u>, signal occurs.





3-63

# Am6073 Companding D-to-A Converter for PCM Communication Systems

# **Distinctive Characteristics**


- Tested to CCITT A-law tracking specification
- Absolute accuracy specified includes all errors over temperature range
- Settling time 300ns typical
- Ideal for multiplexed PCM systems
- Output dynamic range of 62 dB

- Improved pin-for-pin replacement for DAC-87
- Microprocessor controlled operations
- Multiplying operation
- Negligible output noise
- Monotonicity guaranteed over entire dynamic range
- Wide output voltage compliance
- Low power consumption

# **GENERAL DESCRIPTION**

The Am6073 is a monolithic 8-bit, companding digital-toanalog (D/A) data converter with true current outputs and large output voltage compliance for fast driving a variety of loads. The transfer function of the Am6073 complies with the CCITT A-87.6 companding law, and consists of 13 linear segments or chords. A particular chord is identified with the sign bit input, (SB), and three chord select input bits. Each chord contains 16 uniformly spaced linear steps which are determined by four step select input bits. The resulting dynamic range achieved with this 8-bit format is 62dB. Accuracy and monoticity are assured by the internal circuit design and are guaranteed over the full temperature range. The Am6073 is

tested to the CCITT A-law compandor tracking specification for pulse code modulation (PCM) transmission systems. The application of the Am6073 in communication systems provides an increased signal-to-noise ratio, reduces system signal distortion, and stimulates wider usage of computerized channel switching. Other application areas include digital audio recording, voice synthesis, and secure communications. When used in PCM communication systems, the Am6073 functions as a complete PCM decoder with additional encoding capabilities which make it ideal for implementation in CODEC circuits.



#### MAXIMUM RATINGS above which useful life may be impaired

| V+ Supply to V- Supply          | 36V                       | Operating Temperature                     |                 |
|---------------------------------|---------------------------|-------------------------------------------|-----------------|
| V <sub>LC</sub> Swing           | V-plus 8V to V+           | MIL Grade                                 | -55°C to +125°C |
| Output Voltage Swing            | V-plus 8V to V-plus 36V   | COM'L Grade                               | 0°C to +70°C    |
| Reference Inputs                | V to V+                   | Storage Temperature                       | -65°C to +150°C |
| Reference Input Differential Vo | Itage ±18V                | Power Dissipation $T_A \le 100^{\circ} C$ | 500mW           |
| Reference Input Current         | 1.25mA                    | For $T_A > 100^\circ C$ derate at         | 10mW/°C         |
| Logic Inputs                    | V– plus 8V to V– plus 36V | Lead Soldering Temperature                | 300°C (60 sec)  |

# **GUARANTEED FUNCTIONAL SPECIFICATIONS**

| Resolution    | ±128 Steps                                                             |          |
|---------------|------------------------------------------------------------------------|----------|
| Monotonicity  | For both groups of 128 steps and over full operating temperature range | <b>F</b> |
| Dynamic Range | 62 dB, (20 log (I <sub>7, 15</sub> /I <sub>0, 1</sub> ))               |          |

# ELECTRICAL CHARACTERISTICS (Note 1)

These specifications apply for V<sub>+</sub>=+15V, V<sub>-</sub>=-15V, I<sub>REF</sub> = 512 $\mu$ A, 0°C  $\leq$  T<sub>A</sub>  $\leq$ +70°C, for the commercial grade, -55°C  $\leq$  T<sub>A</sub>  $\leq$ +125°C, for the military grade, and for all 4 outputs unless otherwise specified.

| Parameter                                  | Descript                                                                                                                                                | ion               | Test Condition                                                                    | Min.          | Тур.                                                                                                          | Max.  | Unit        |       |  |
|--------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|-----------------------------------------------------------------------------------|---------------|---------------------------------------------------------------------------------------------------------------|-------|-------------|-------|--|
| ts                                         | Settling Time                                                                                                                                           |                   | To within $\pm 1/2$ step at T <sub>A</sub> = Output switched from I <sub>ZS</sub> |               |                                                                                                               | 300   | 500         | ns    |  |
|                                            | Chord Endpoint Accuracy                                                                                                                                 |                   |                                                                                   |               |                                                                                                               |       | 1           | 1     |  |
|                                            | Step Nonlinearity                                                                                                                                       |                   | 1                                                                                 |               |                                                                                                               |       |             |       |  |
| IEN                                        | Encode Current                                                                                                                                          |                   | 1                                                                                 |               |                                                                                                               |       |             |       |  |
| I <sub>FS</sub> (D)<br>I <sub>FS</sub> (E) | Full Scale Current Deviation from Ideal<br>Full Scale Current Symmetry Error<br>Decode or Encode Pair<br>Zero Scale Current<br>Full Scale Current Drift |                   | $V_{REF} = +10,000V$<br>$R_{REF+} = 19.53k\Omega$                                 |               | See Table 1 for absolute accuracy<br>limits which cover all errors related<br>to the transfer characteristic. |       |             |       |  |
| 1 <sup>O(+)</sup> -1 <sup>O(-)</sup>       |                                                                                                                                                         |                   | R <sub>REF</sub> = 20kΩ<br>−5V ≤ V <sub>OUT</sub> ≤ +18V                          |               |                                                                                                               |       |             |       |  |
| Izs                                        |                                                                                                                                                         |                   | -                                                                                 |               |                                                                                                               |       |             |       |  |
| ΔIFS                                       |                                                                                                                                                         |                   | 1                                                                                 |               |                                                                                                               |       |             |       |  |
| Voc                                        | Output Voltage Compliance                                                                                                                               |                   | Output within limits specifi                                                      | ed by Table 1 | -5                                                                                                            | -     | +18         | Volts |  |
| IDIS                                       | Disable Current                                                                                                                                         |                   | Leakage of output disabled by $E/\overline{D}$ or SB                              |               | -                                                                                                             | 5.0   | 50 <u>.</u> | nA    |  |
| IFSR                                       | Output Current Range                                                                                                                                    |                   |                                                                                   |               | 0                                                                                                             | 2.0   | 4.2         | mA    |  |
| VIL                                        | Logic Input                                                                                                                                             | Logic "0"         |                                                                                   |               | _                                                                                                             | -     | 0.8         | Volts |  |
| VIH                                        | Levels                                                                                                                                                  | Logic "1"         | V <sub>LC</sub> = 0V                                                              |               | 2.0                                                                                                           | -     | _           | Volts |  |
| LIN,                                       | Logic Input Current                                                                                                                                     |                   | $V_{IN} = -5V$ to +18V                                                            |               | -                                                                                                             | -     | 40          | μA    |  |
| VIS                                        | Logic Input Swing                                                                                                                                       |                   | V-=-15V                                                                           |               | -5                                                                                                            | · _   | +18         | Volts |  |
| IBREF-                                     | Reference Bias Current                                                                                                                                  |                   |                                                                                   |               | -                                                                                                             | -1.0  | -4.0        | μA    |  |
| dl/dt                                      | Reference Input Slew Ra                                                                                                                                 | te                |                                                                                   |               | 0.12                                                                                                          | 0.25  | _           | mA/μs |  |
| PSSIFS+                                    | Power Supply Sensitivity                                                                                                                                | Over Supply Range | V+ = +4.5 to +18V, V- = -                                                         | -15V          | -                                                                                                             | 0.005 | 0.1         |       |  |
| PSSIFS_                                    | (Refer to Characteristic Curves)                                                                                                                        |                   | V = -10.8V to $-18V$ , V+                                                         | = +15V        | _                                                                                                             | 0.01  | 0.1         | dB    |  |
| [+                                         | Berner Surgely Organization                                                                                                                             |                   | V+ = +5V to +15V, V- = -                                                          | 15V,          | _                                                                                                             | 2.7   | 4.0         |       |  |
| I–                                         | Power Supply Current                                                                                                                                    |                   | I <sub>FS</sub> = 2.0mA                                                           |               | -                                                                                                             | -6.7  | -8.8        | mA    |  |
| PD                                         | Power Dissipation                                                                                                                                       |                   | V-=-15V, V <sub>OUT</sub> =0V                                                     | V+ = +5V      | —                                                                                                             | 114   | 152         |       |  |
| . D                                        | PD Power Dissipation                                                                                                                                    |                   | I <sub>FS</sub> = 2.0mA                                                           | V+ = +15V     | _                                                                                                             | 141   | 192         | 92 mW |  |

Note 1. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero (C<sub>0</sub>) the step size is 1.0µA, while in the last chord near full scale (C<sub>7</sub>) the step size is 64µA.

| AB    | SOLUT                      | E DECO                     |                            | ABLE I                        | URREN                      | IT LEVE                    | LS IN $\mu$                  | A              |
|-------|----------------------------|----------------------------|----------------------------|-------------------------------|----------------------------|----------------------------|------------------------------|----------------|
| CHORD |                            |                            |                            |                               |                            |                            |                              |                |
| STEP  | 0                          | 1                          | 2                          | 3                             | 4                          | 5                          | 6                            |                |
| 0     | .000<br>.500<br>1.000      | 16.032<br>16.500<br>16.982 | 32.064<br>33.000<br>33.964 | 64.127<br>66.000<br>67.927    | 128.25<br>132.00<br>135.85 | 256.51<br>264.00<br>271.71 | 513.02<br>528.00<br>543.42   | 10<br>10<br>10 |
| 1     | 1.000<br>1.500<br>2.000    | 17.003<br>17.500<br>18.011 | 34.007<br>35.000<br>36.022 | 68.014<br>70.000<br>72.044    | 136.03<br>140.00<br>144.09 | 272.06<br>280.00<br>288.18 | 544.11<br>560.00<br>576.35   | 10             |
| 2     | 2.103<br>2.500<br>2.971    | 17.975<br>18.500<br>19.040 | 35.950<br>37.000<br>38.080 | 71.900<br>74.000<br>76.161    | 143.80<br>148.00<br>152.32 | 287.60<br>296.00<br>304.64 | 575.20<br>592.00<br>609.29   | 11<br>11<br>12 |
| 3     | 2.945<br>3.500<br>4.160    | 18.947<br>19.500<br>20.069 | 37.893<br>39.000<br>40.139 | 75.787<br>78.000<br>80.278    | 151.57<br>156.00<br>160.56 | 303.15<br>312.00<br>321.11 | 606.30<br>624.00<br>642.22   | 12             |
| 4     | 4.248<br>4.500<br>4.767    | 19.918<br>20.500<br>21.099 | 39.837<br>41.000<br>42.197 | 79.673<br>82.000<br>84.394    | 159.35<br>164.00<br>168.79 | 318.69<br>328.00<br>337.58 | 637.39<br>656.00<br>675.16   | 12<br>13<br>13 |
| 5     | 5.192<br>5.500<br>5.826    | 20.890<br>21.500<br>22.128 | 41.780<br>43.000<br>44.256 | 83.560<br>86.000<br>88.511    | 167.12<br>172.00<br>177.02 | 334.24<br>344.00<br>354.04 | 668.48<br>688.00<br>708.09   | 13             |
| 6     | 6.136<br>6.500<br>6.885    | 21.862<br>22.500<br>23.157 | 43.723<br>45.000<br>46.314 | 87.447<br>90.000<br>92.628    | 174.89<br>180.00<br>185.26 | 349.79<br>360.00<br>370.51 | 699.57<br>720.00<br>741.02   | 13             |
| 7     | 7.080 7.500 7.944          | 22.833<br>23.500<br>24.186 | 45.667<br>47.000<br>48.372 | 91.333<br>94.000<br>96.745    | 182.67<br>188.00<br>193.49 | 365.33<br>376.00<br>386.98 | 730.66<br>752.00<br>773.96   | 14<br>11<br>11 |
| 8     | 8.025<br>8.500<br>9.004    | 23.805<br>24.500<br>25.215 | 47.610<br>49.000<br>50.431 | 95.220<br>98.000<br>100.862   | 190.44<br>196.00<br>201.72 | 380.88<br>392.00<br>403.45 | 761.76<br>784.00<br>806.89   | 1              |
| 9     | 8.969<br>9.500<br>10.063   | 24.777<br>25.500<br>26.245 | 49.553<br>51.000<br>52.489 | 99.106<br>102.000<br>104.978  | 198.21<br>204.00<br>209.96 | 396.42<br>408.00<br>419.91 | 792.85<br>816.00<br>839.83   | 1              |
| 10    | 9.913<br>10.500<br>11.122  | 25.748<br>26.500<br>27.274 | 51.496<br>53.000<br>54.548 | 102.993<br>106.000<br>109.095 | 205.99<br>212.00<br>218.19 | 411.97<br>424.00<br>436.38 | 823.94<br>848.00<br>872.76   | 10             |
| 11    | 10.857<br>11.500<br>12.181 | 26.720<br>27.500<br>28.303 | 53.440<br>55.000<br>56.606 | 106.879<br>110.000<br>113.212 | 213.76<br>220.00<br>226.42 | 427.52<br>440.00<br>452.85 | 855.03<br>880.00<br>905.70   | 17             |
| 12    | 11.801<br>12.500<br>13.241 | 27.691<br>28.500<br>29.332 | 55.383<br>57.000<br>58.664 | 110.766<br>114.000<br>117.329 | 221.53<br>228.00<br>234.66 | 443.06<br>456.00<br>469.32 | 886.12<br>912.00<br>938.63   | 17             |
| 13    | 12.745<br>13.500<br>13.894 | 28.663<br>29.500<br>30.361 | 57.326<br>59.000<br>60.723 | 114.652<br>118.000<br>121.446 | 229.30<br>236.00<br>242.89 | 458.61<br>472.00<br>485.78 | 917.22<br>944.00<br>971.57   | 18             |
| 14    | 14.089<br>14.500<br>14.923 | 29.635<br>30.500<br>31.391 | 59.269<br>61.000<br>62.781 | 118.539<br>122.000<br>125.562 | 237.08<br>244.00<br>251.12 | 474.15<br>488.00<br>502.25 | 948.31<br>976.00<br>1004.50  | 11<br>19<br>20 |
| 15    | 15.060<br>15.500<br>15.953 | 30.606<br>31.500<br>32.420 | 61.231<br>63.000<br>64.840 | 122.425<br>126.000<br>129.679 | 244.85<br>252.00<br>259.36 | 489.70<br>504.00<br>518.72 | 979.40<br>1008.00<br>1037.43 | 19<br>20<br>20 |
| STEP  | 1                          | 1                          | 2                          | 4                             | 8                          | 16                         | 32                           | 1              |

ELECTRICAL CHARACTERISTICS (C

Minimum, ideal and maximum values are specified for each step. The minimum and maximum values are specified to comply with the CCITT A-law compandor tracking requirements. All four outputs are guaranteed, the encode outputs being specified to limits a half step higher than those shown above. This takes into account the combined effects of chord endpoint accuracy, step nonlinearity, encode current error, full scale current deviation from ideal, full scale symmetry error, zero scale current, full scale drift, and output impedance over the specified output voltage compliance range. Note that the guaranteed monotonicity ensures that adjacent step current levels will not overlap as might otherwise be implied from the minimum and maximum values shown in the above table.

TABLE 2

IDEAL DECODER OUTPUT VALUES EXPRESSED IN dB DOWN FROM OVERLOAD LEVEL (+3dBmo)

| STEP |         |        |         | CHORD  |         |        |       |       |
|------|---------|--------|---------|--------|---------|--------|-------|-------|
| JIEF | 0       | 1      | 2       | 3      | 4       | 5      | 6     | 7     |
| 0    | - 69.11 | -38.74 | -35.72  | -26.70 | - 20.68 | 14.66  | -8.64 | -2.62 |
| 1    | -59.57  | -38.23 | -32.21  | -26.19 | -20.17  | 14.15  | -8.13 | -2.11 |
| 2    | -55.13  | -37.75 | -31.73  | -25.71 | 19.68   | -13.66 | -7.64 | -1.62 |
| 3    | -52.21  | -37.29 | -31.27  | -25.25 | - 19.23 | -13.21 | -7.19 | -1.17 |
| 4    | -50.03  | -36.85 | - 30.83 | -24.81 | - 18.79 | -12.77 | -6.75 | -0.73 |
| 5    | -48.28  | -36.44 | -30.42  | -24.40 | - 18.38 | -12.36 | -6.34 | -0.32 |
| 6    | -46.83  | -36.05 | -30.03  | -24.00 | - 17.98 | -11.96 | -5.94 | +0.08 |
| 7    | -45.59  | -35.67 | -29.65  | -23.63 | -17.61  | -11.59 | -5.57 | +0.46 |
| 8    | -44.50  | -35.31 | -29.29  | -23.27 | -17.24  | -11.22 | -5.20 | +0.82 |
| 9    | -43.54  | -34.96 | -28.94  | -22.92 | - 16.90 | -10.88 | -4.86 | +1.16 |
| 10   | -42.67  | -34.62 | -28.60  | -22.58 | -16.56  | -10.54 | -4.52 | +1.50 |
| 11   | -41.88  | -34.30 | -28.28  | -22.26 | -16.24  | -10.22 | -4.20 | +1.82 |
| 12   | -41.15  | -33.99 | -27.97  | -21.95 | -15.93  | -9.91  | -3.89 | +2.13 |
| 13   | -40.48  | -33.69 | -27.67  | -21.65 | -15.63  | -9.61  | -3.59 | +2.43 |
| 14   | -39.86  | -33.40 | -27.38  | -21.36 | -15.34  | -9.32  | -3.30 | +2.72 |
| 15   | -39.28  | -33.12 | -27.10  | -21.08 | - 15.06 | -9.04  | -3.02 | +3.00 |

The -40dBmo, -50dBmo, and -55dBmo output points significant for the CCITT A-87.6 PCM system specification can be found between steps 13 and 14 on chord 0, steps 4 and 5 on chord 0, and steps 2 and 3 on chord 0, respectively. Outputs corresponding to points below -55dBmo are specified in Table 1 for an accuracy of  $\pm$  a half step.

# THEORY OF OPERATION

#### **Functional Description**

The Am6073 is an 8-bit, nonlinear, digital-to-analog converter with high impedance current outputs. The output current value is proportional to the product of the digital inputs and the input reference current. The full scale output current,  $I_{FS}$ , is specified by the input binary code 111 1111, and is a linear function of the reference current,  $I_{REF}$ . There are two operating modes, encode and decode, which are controlled by the Encode/Decode, (E/D), input signal. A logic 1 applied to the  $E/\overline{D}$  input places the Am6073 in the encode mode and current will flow into the  $I_{OE(+)}$  or  $I_{OE(-)}$  output, depending on the state of the Sign Bit (SB) input. A logic 0 at the  $E/\overline{D}$  input places the Am6073 in the decode mode.

The transfer characteristic is a piece-wise linear approximation to the CCITT A-87.6 logarithmic law which can be written as follows:

 $\begin{array}{l} Y = 0.18 \; (1 + \ln \; (A \; | X | \;)) \; \text{sgn} \; (X), \; 1/A \leqslant |X| \leqslant 1 \\ Y = 0.18 \; (A \; | X | \;) \; \text{sgn} \; (X), \qquad 0 \leqslant |X| \leqslant 1/A \\ \end{array}$ 

where: X = analog signal level normalized to unity

- (encoder input or decoder output) Y = digital signal level normalized to unity
- (encoder output or decoder input)

A = 87.6


The current flows from the external circuit into one of four possible analog outputs determined by the SB and  $E/\overline{D}$  inputs. The output current transfer function can be represented by a total of 16 segments or chords addressable through the SB input and three chord select bits. The two chords closest to the origin of the transfer function, chord 0 and chord 1, are made colinear and contiguous. The beginning of chord 0, specified by the input binary code 000 0000, is offset by +0.5 $\mu$ A. Each chord can be further divided into 16 steps, all of the same size. The step size changes from one chord to another, with the smallest step of 1.0 $\mu$ A found in the first two chords near zero output current, and the largest step of 64 $\mu$ A found in the last chord near full scale output current. This nonlinear feature provides exceptional accuracy for small signal levels. The accuracy for signal amplitudes corres-

ponding to chords 0 and 1 is very close to that of an 11-bit linear, binary D/A converter. The ratio (in dB) between the chord endpoint current, (Step 15), and the current which corresponds to the preceding step, (Step 14), is maintained at about 0.3dB over the entire dynamic range, with the exception of chord 0. The difference between the ratios of full scale current to chord endpoint currents of adjacent chords is similarly maintained at 6dB over the entire dynamic range. Resulting signal-to-quantizing distortions due to nonuniform quantizing levels maintain an acceptably low value over a 40dB range of input speech signals. Note that the 62dB output dynamic range for the Am6073 is very close to the dynamic range of a sign plus 11-bit linear, binary D/A converter.

In order to achieve a smoother transition between adjacent chords, the step size between these chord end points is equal to 1.5 times the step size of the lower chord. Note that this does not apply to chord 0 and chord 1 where adjacent end points differ by only one step, because these two chords are colinear and have the same step sizes. Monotonic operation is guaranteed by the internal device design over the entire output dynamic range by specifying and maintaining the chord end points and step size deviations within the allowable limits.

#### **Operating Modes**

The basic converter function is conversion of digital input data into a corresponding analog current signal, i.e., the basic function is digital-to-analog decoding. The basic decoder connection for a sign plus 7-bit input configuration is shown in Figure 1. The corresponding dynamic range is 62dB, and input-output characteristics conform to the standard decoder transfer function with output current values specified in Table 1. The E/D input enables switching between the encode,  $I_{OE(+)}$  or  $I_{OE(-)}$ , and the decode,  $I_{OD(+)}$  or  $I_{OD(-)}$ , outputs. A typical encode/decode test circuit is shown in Figure 2. This circuit is used for output current measurements. When the E/D input is high, (a logic 1), the converter will assume the encode operating mode and the output current will flow into one of the  $I_{OE}$  outputs (as determined by the SB input). When operating in the encode mode as shown



in Figure 3, an offset current equal to a half step in each chord is required to obtain the correct encoder transfer characteristic. Since the size of this step varies from one chord to another, it cannot easily be added externally. As indicated in the block diagram this required half step of encode current, I<sub>EN</sub>, is automatically added to the I<sub>OE</sub> output through the internal chip design. This additional current will, for example, make the ideal full scale current in the encode mode larger than the same current in the decode mode by  $32\mu$ A. Similarly, the current levels in the first chord near the origin will be offset by  $0.5\mu A$ , which will bring the ideal encode current value for step 0 on chord 0 to  $\pm 1.0\mu$ A with respect to the corresponding decode current value of  $0.5\mu$ A. This additional encode half step of current can be used for extension of the output dynamic range from 62dB to 66dB, when the converter is performing only the decode function. The corresponding decoder connection utilizes the E/D input as a ninth digital input and has the outputs  $I_{OD(+)}$  and  $I_{OE(+)}$  and the outputs  $I_{OD(-)}$  and  $I_{OE(-)}$  tied together, respectively.

When encoding or compression of an analog signal is required, the Am6072 can be used together with a Successive Approximation Register (SAR), comparator, and additional SSI logic elements to perform the A/D data conversion, as shown in Figure 3. The encoder transfer function, shown on page 1, characterizes this A/D converter system. The first task of this system is to determine the polarity of the incoming analog signal and to generate a corresponding SB input value. When the proper START, (S), and CONVERSION COM-PLETE, (CC), signal levels are set, the first clock pulse sets the MSB output of the SAR, Am2502, to a logic 0 and sets all other parallel digital outputs to logic 1 levels. At the same time, the flip-flop is triggered, and its output provides the E/D input with a logic 0 level. No current flows into the loF outputs. This disconnects the converter from the comparator inputs, and the incoming analog signal can be compared with the ground applied to the opposite comparator input. The resulting comparator output is fed to the Am2502 serial data input, D, through an exclusive-or gate. At the same time, the second input to the same exclusive-or gate is held at a logic 0 level by the additional successive approximation logic shown in Figure 3. This exclusive-or gate inverts the comparator's outputs whenever a negative signal polarity is detected. This maintains the proper output current coding, i.e., all ones for full scale and all zeros for zero scale.


The second clock pulse changes the  $E\overline{D}$  input back to a logic 1 level because the  $\overline{CC}$  signal changed. It also clocks the D input signal of the Am2502 to its MSB output, and transfers it to the SB input of the Am6073. Depending upon the SB input level, current will flow into the  $I_{OE(+)}$  or  $I_{OE(-)}$  output of the Am6073.

Nine clock pulses are required to obtain a digital binary representation of the incoming analog signal at the eight Am2502 digital outputs. The resulting Am6073 analog output signal is compared with the analog input signal after each of the nine successive clock pulses. The analog signal should not be allowed to change its value during the data conversion time. In high speed systems, fast changes of the analog signals at the A/D system input are usually prevented by using sample and hold circuitry.

#### **Additional Considerations and Recommendations**

In Figure 1, an optional operational amplifier converts the Am6073 output current to a bipolar voltage output. When the SB input is a logic 1, sink current appears at the amplifier's negative input, and the amplifier acts as a current to voltage converter, yielding a positive voltage output. With the SB value at a logic 0, sink current appears at the amplifier's positive input. The amplifier behaves as a voltage follower, and the true current outputs will swing below ground with essentially no change in output current. The SB input steers current into the appropriate (+) or (-) output of the Am6073. The resulting operational amplifier's output in Figure 1 should ideally be symmetrical with resistors R1 and R2 matched.

In Figure 2, two operational amplifiers measure the currents of each of the four Am6073 analog outputs. Resistor tolerances of 0.1% give 0.1% output measurement error (approximately  $2\mu$ A at full scale). The input offset currents of the A1 and A2 devices also increase output measurement error and this error is most significant near zero scale. The Am101A and 308 devices, for example, may be used for A1 and A2 since their maximum offset currents, which would add directly to the measurement error, are only 10nA and 1nA respectively. The input offset voltages of the A1 and A2 devices, with output resistor values of 2.5k $\Omega$ , also contribute to the output measurement error by a factor of 400nA for



every mV of offset at the A1 and A2 outputs. Therefore, to minimize error, the offset voltages of A1 and A2 should be nulled.

The recommended operating range for the reference current  $I_{REF}$  is from 0.1mA to 1.0mA. The full scale output current,  $I_{FS}$ , is a linear function of the reference current, and may be calculated from the equation  $I_{FS}$  = 3.94  $I_{REF}$ . This tight relationship between  $I_{REF}$  and  $I_{FS}$  alleviates the requirement for trimming the  $I_{REF}$  current if the  $R_{REF}$  resistor values are within  $\pm 1\%$  of the calculated value. Lower values of  $I_{REF}$  will reduce the negative power supply current, (I–), and will increase the reference amplifier negative common mode input voltage range.

The ideal value for the reference current  $I_{REF} = V_{REF}/R_{REF}$  is 512 $\mu$ A. The corresponding ideal full scale decode and encode current values are 2016 $\mu$ A and 2048 $\mu$ A, respectively. A percentage change from the ideal  $I_{REF}$  value produced by changes in  $V_{REF}$  or  $R_{REF}$  values produces the same percentage change in decode and encode output current values. The positive voltage supply, V+, may be used, with certain precautions, for the positive reference voltage  $V_{REF}$ . In this case, the reference resistor  $R_{REF(+)}$  should be split into two resistors and their junction bypassed to ground with a capacitor of 0.01 $\mu$ F. The total resistor value should provide the reference current  $I_{REF} = 512\mu$ A. The resistor  $R_{REF(-)}$  value should be approximately equal to the  $R_{REF(+)}$  value in order to compensate for the errors caused by the reference amplifier's input offset current.

An alternative to the positive reference voltage applications shown in Figures 1, 2 and 3 is the application of a negative voltage to the V<sub>R(-)</sub> terminal through the resistor R<sub>REF(-)</sub> with the R<sub>REF(+)</sub> resistor tied to ground. The advantage of this arrangement is the presence of very high impedance at the V<sub>R(-)</sub> terminal while the reference current flows from ground through R<sub>REF(+)</sub> into the V<sub>R(+)</sub> terminal.

The Am6073 has a wide output voltage compliance suitable for driving a variety of loads. With  $I_{REF} = 512\mu A$  and V = -15V, positive voltage compliance is +18V and negative

voltage compliance is -5.0V. For other values of  $I_{REF}$  and V-, the negative voltage compliance,  $V_{OC(-)}$ , may be calculated as follows:

 $V_{OC(-)} = (V-) + 2(I_{REF} \cdot 1.55k\Omega) + 8.4V,$ 

٨

where 1.55k $\Omega$  and 8.4V are equivalent worst case values for the Am6073.

The following table contains  $V_{OC(-)}$  values for some specific  $V-,\,I_{REF},\,and\,I_{FS}$  values.


| legative Output V | oltage Comp | liance Voc(_) |
|-------------------|-------------|---------------|
|-------------------|-------------|---------------|

|            |                | I <sub>REF</sub> (I <sub>FS</sub> ) |                 |
|------------|----------------|-------------------------------------|-----------------|
| <b>v</b> _ | 256μA<br>(1mA) | 512μA<br>(2mA)                      | 1024μA<br>(4mA) |
| -12V       | -2.8V          | -2.0V                               | -0.4V           |
| -15V       | -5.8V          | 5.0V                                | -3.4V           |
| -18V       | -8.8V          | -8.0V                               | -6.4V           |

The V<sub>LC</sub> input can accommodate various logic input switching threshold voltages allowing the Am6073 to interface with various logic families. This input should be placed at a potential which is 1.4V below the desired logic input switching threshold. Two external discrete circuits which provide this function for non-TTL driven inputs are shown in Figure 4. For TTL-driven logic inputs, the V<sub>LC</sub> input should be grounded. If negative voltages are applied at the digital logic inputs, they must have a value which is more positive than the sum of the chosen V- value and +10V.

With a V- value chosen between -15V and -11V, the V<sub>OC(-)</sub>, the input reference common mode voltage range, and the logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- value chosen.

With a V+ value chosen between +5V and +15V, the reference amplifier common mode positive voltage range and the V<sub>LC</sub> input values are reduced by an amount equivalent to the difference between +15V and the V+ value chosen.



Notes: 2. Set the voltage "A" to the desired logic input switching threshold.

3. Allowable range of logic threshold is typically -5V to +13.5V when operating the companding DAC on +15V supplies.

# ADDITIONAL DECODE OUTPUT CURRENT TABLES

|     |        |     |     | СН  | IORD (C) |     |      |      |      |
|-----|--------|-----|-----|-----|----------|-----|------|------|------|
|     |        | 0   | 1   | 2   | 3        | 4   | 5    | 6    | 7    |
| STE | EP (S) | 000 | 001 | 010 | 011      | 100 | 101  | 110  | 111  |
| 0   | 0000   | 1   | 33  | 66  | 132      | 264 | 528  | 1056 | 2112 |
| 1   | 0001   | 3   | 35  | 70  | 140      | 280 | 560  | 1120 | 2240 |
| 2   | 0010   |     | 37  | 74  | 148      | 296 | 592  | 1184 | 2368 |
| 3   | 0011   | 5   | 39  | 78  | 156      | 312 | 624  | 1248 | 2496 |
| 4   | 0100   | 9   | 41  | 82  | 164      | 328 | 656  | 1312 | 2624 |
| 5   | 0101   | 11  | 43  | 86  | 172      | 344 | 688  | 1376 | 2752 |
| 6   | 0110   | 13  | 45  | 90  | 180      | 360 | 720  | 1440 | 2880 |
| 7   | 0111   | 15  | 47  | 94  | 188      | 376 | 752  | 1504 | 3008 |
| 8   | 1000   | 17  | 49  | 98  | 196      | 392 | 784  | 1568 | 3136 |
| 9   | 1001   | 19  | 51  | 102 | 204      | 408 | 816  | 1632 | 3264 |
| 10  | 1010   | 21  | 53  | 106 | 212      | 424 | 848  | 1696 | 3392 |
| 11  | 1011   | 23  | 55  | 110 | 220      | 440 | 880  | 1760 | 3520 |
| 12  | 1100   | 25  | 57  | 114 | 228      | 456 | 912  | 1824 | 3648 |
| 13  | 1101   | 27  | 59  | 118 | 236      | 462 | 944  | 1888 | 3776 |
| 14  | 1110   | 29  | 61  | 122 | 244      | 488 | 976  | 1952 | 3904 |
| 15  | 1111   | 31  | 63  | 126 | 252      | 504 | 1008 | 2016 | 4032 |
| STE | P SIZE | 2   | 2   | 4   | 8        | 16  | 32   | 64   | 128  |

| Table 3                                       |
|-----------------------------------------------|
| Normalized Decoder Output (Sign Bit Excluded) |


The normalized decode current, ( $I_{C,S}$ ), where C is chord number and S is step number, is calculated using:  $I_{CS} = 2^{C}(S + 16.5)$  for  $C \ge 1$ , and  $I_{C,S} = 2S + 1$  for C = 0. The ideal decode current, ( $I_{OD}$ ), in  $\mu A$  is calculated using:  $I_{OD} = (I_{C,S}/I_{7,15(norm.)}) \cdot I_{FS}(\mu A)$ , where  $I_{C,S}$  is the corresponding normalized current. To obtain normalized encode values the corresponding normalized half-step value should be added to all entries in Table 3.

Table 4 Decoder Step Size Summary

| Chord | Step Size<br>Normalized<br>to Full Scale | Step Size<br>in $\mu$ A with<br>2016 $\mu$ A F. S. | Step Size<br>as a % of<br>Full Scale | Step Size<br>in dB at<br>Chord<br>Endpoints | Step Size as<br>a % of Reading<br>at Chord<br>Endpoints | Resolution<br>& Accuracy<br>of Equivalent<br>Binary DAC |
|-------|------------------------------------------|----------------------------------------------------|--------------------------------------|---------------------------------------------|---------------------------------------------------------|---------------------------------------------------------|
| 0     | 2                                        | 1.0                                                | 0.05%                                | 0.58                                        | 6.45%                                                   | Sign + 11 Bits                                          |
| 1     | 2                                        | 1.0                                                | 0.05%                                | 0.28                                        | 3.17%                                                   | Sign + 11 Bits                                          |
| 2     | 4                                        | 2.0                                                | 0.1%                                 | 0.28                                        | 3.17%                                                   | Sign + 10 Bits                                          |
| 3     | 8                                        | 4.0                                                | 0.2%                                 | 0.28                                        | 3.17%                                                   | Sign + 9 Bits                                           |
| 4     | 16                                       | 8.0                                                | 0.4%                                 | 0.28                                        | 3.17%                                                   | Sign + 8 Bits                                           |
| 5     | 32                                       | 16.0                                               | 0.8%                                 | 0.28                                        | 3.17%                                                   | Sign + 7 Bits                                           |
| 6     | 64                                       | 32.0                                               | 1.6%                                 | 0.28                                        | 3.17%                                                   | Sign + 6 Bits                                           |
| 7     | 128                                      | 64.0                                               | 3.2%                                 | 0.28                                        | 3.17%                                                   | Sign + 5 Bits                                           |


Table 5 Decoder Chord Size Summary

| Chord | Chord Endpoints<br>Normalized<br>to Full Scale | Normalized in $\mu$ A with |       | Chord Endpoints<br>in dB Down<br>from Full Scale |  |
|-------|------------------------------------------------|----------------------------|-------|--------------------------------------------------|--|
| 0     | 31                                             | 15.5                       | 0.77% | -42.28                                           |  |
| 1     | 63                                             | 31.5                       | 1.56% | -36.12                                           |  |
| 2     | 126                                            | 63.0                       | 3.13% | -30.10                                           |  |
| 3     | 252                                            | 126.0                      | 6.25% | -24.08                                           |  |
| 4     | 504                                            | 252.0                      | 12.5% | -18.06                                           |  |
| 5     | 1008                                           | 504.0                      | 25.0% | -12.04                                           |  |
| 6     | 2016                                           | 1008.0                     | 50.0% | -6.02                                            |  |
| 7     | 4032                                           | 2016.0                     | 100%  | 0                                                |  |



Notes: 4. Low distortion outputs are provided over 62dB range.

5. Up to 4 channels of output may be selected by  $E/\overline{D}$  and SB logic inputs.




6. THD is nearly independent of the logic input code. Notes:

7. Similar results are obtained for a high input impedance connection using  $V_{R(-)}$  as an input. 8. Increased distortion above 50kHz is due to a slew rate limiting effect which determines the large signal bandwidth. For an input of ±2.5V peak (25%) modulation), the bandwidth is 100kHz.

9. Positive common mode range is always (V+) -1.5V.

10. All bits are fully switched with less than a half step error at switching points which are guaranteed to lie between 0.8V and 2.0V over the operating temperature range.

11. The logic input voltage range is independent of the positive power supply and logic inputs may swing above the supply.




#### **APPLICATION INFORMATION**

- To perform a transmit operation cycle the START pulse must be held low for one clock cycle; the receive operation is performed without the successive approximation register, SAR.
- XMT and RECEIVE command signals are mutually exclusive.
- 3. Duration of the RECEIVE command signal must accommodate the Am6073 settling time plus the sampling time required by the sample and hold, (S & H), circuit used at the CODEC's analog output. The receiving data must not change during this time.
- A XMT command signal must be issued after a high-tolow transition of the CONVERSION COMPLETE, CC, signal. Its duration depends on the time required by the digital time division switch circuitry to sample the 8-bit parallel transmit data bus.
- Data conversion for a transmit operation is completed in 9 clock cycles because the SAR must be initialized before

every new conversion. Data conversion for a receive operation corresponds to the Am6073 settling time; the receiving and transmit data transfers can be done simultaneously by employing separate transmit and receive data buses and utilizing data storage devices for the receive data.

- A sample command pulse for a transmit operation can coincide with the START pulse; its duration depends on the sample and hold circuit used at the CODEC's analog input.
- A sample command pulse for a receive operation must be delayed from a low-to-high transition of the RECEIVE command signal by an amount equal to the Am6073 settling time. Its termination can coincide with a high-to-low transition of the RECEIVE command signal.
- The code assignment for outgoing or incoming parallel data provides uncomplemented binary values for signal sign and magnitude. The data bus, as a result, yields "high zeros" density for small signal amplitudes.





#### APPLICATION INFORMATION

- Before beginning either a transmit or a receive operation, the START signal must be held low for one complete clock cycle.
- XMT and RECEIVE command signals are mutually exclusive. Their durations must accommodate the time required for conversion of an outgoing or an incoming series of 8 digital bits, respectively.
- Data conversion for either operation, transmit or receive, is completed in 9 clock cycles.
- During the receive cycle the successive approximation register, SAR, is acting as a serial-in to parallel-out shift re-

gister, with data supplied from data storage devices.

- 5. A sample command pulse for a transmit cycle must be issued before a XMT command signal; its duration depends on the sample and hold, S & H, circuit used.
- 6. A sample command pulse for a receive cycle must be delayed by a time equal to the <u>Am6073 settling time after a</u> high-to-low transition of the <u>CONVERSION COMPLETE</u>, <u>CC</u>, signal occurs.
- 7. The code assignment for outgoing or incoming parallel data provides uncomplemented binary values for signal sign and magnitude. The data bus, as a result, yields "high zeros" density for small signal amplitudes.





Microprocessor System Compatible 8-Bit High Speed Multiplying D/A Converter

#### DISTINCTIVE CHARACTERISTICS

- 8-Bit D/A with 8-Bit input data latch
- Compatible with most popular microprocessors including the Am9080A-4 and the Am2900
- · Write, Chip Select and Data Enable logic on chip
- DAC appears as memory location to microprocessor
- MSB inversion under logic control
- Differential current output
- Choice of 6 coding formats

- Fast settling current output -160ns
- Nonlinearity to ±0.1% max over temperature range
- Full scale current pre-matched to ±1 LSB
- · High output impedance and voltage compliance
- Low full scale current drift ±5ppm/°C
- Wide range multiplying capability -2.0MHz bandwidth
- Direct interface to TTL, CMOS, NMOS
- High speed data latch 80ns min write time

#### **GENERAL DESCRIPTION**

The Am6080 is a monolithic 8-bit multiplying Digital-to-Analog converter with an 8-bit data latch, chip select and other control signal lines which allow direct interface with microprocessor buses.


The converter allows a choice of 6 different coding formats. The most significant bit (D<sub>7</sub>) can be inverted or non-inverted under the control of the code select input. The code control also provides a zero differential current output for 2's complement coding. A high voltage compliance, complementary current output pair is provided. The data latch is very high speed which makes the Am6080 capable of interfacing with high speed microprocessors.

Monotonic multiplying performance is maintained over a more than 40 to 1 reference current range. Matching within  $\pm 1$  LSB

between reference and full scale current eliminates the need for full scale trimming in most applications.

The Am6080 guarantees full 8-bit monotonicity. Nonlinearities as tight as 0.1% over the entire operating temperature range are available. Device performance is essentially unchanged over the full power supply voltage and temperature range.

Applications for the Am6080 include microprocessor compatible data acquisition systems and data distribution systems, 8-bit A/D converters, servo-motor and pen drivers, waveform generators, programmable attenuators, analog meter drivers, programmable power supplies, CRT display drivers and high speed modems.



#### **ORDERING INFORMATION**

| Package  | Temperature     | Nonlinearity | Order     |
|----------|-----------------|--------------|-----------|
| Type     | Range           |              | Number    |
| Hermetic | −55°C to +125°C | .1%          | Am6080ADM |
| DIP      |                 | .19%         | Am6080DM  |
| Hermetic | 0°C to +70°C    | .1%          | Am6080ADC |
| DIP      |                 | .19%         | Am6080DC  |
| Molded   | 0010+700        | .1%          | Am6080APC |
| DIP      |                 | .19%         | Am6080PC  |

# MAXIMUM RATINGS

| Operating Temperature                |                 | Power Supply Voltage                                | ±18V         |
|--------------------------------------|-----------------|-----------------------------------------------------|--------------|
| Am6080ADM, Am6080DM                  | -55°C to +125°C | Logic Inputs                                        | -5V to +18V  |
| Am6080ADC, Am6080DC                  |                 | Analog Current Outputs                              | -12V to +18V |
| Am6080APC, Am6080PC                  | 0°C to +70°C    | Reference Inputs (V <sub>14</sub> V <sub>15</sub> ) | V- to V+     |
| Storage Temperature                  | -65°C to +150°C | Reference Input Differential Voltage (V14 to V15)   | ±18V         |
| Lead Temperature (Soldering, 60 sec) | 300°C           | Reference Input Current (I14)                       | 1.25mA       |

# **ELECTRICAL CHARACTERISTICS**

These specifications apply for  $V_+ = +5V$ ,  $V_- = -15V$ ,  $I_{REF} = 0.5mA$ , over the operating temperature range unless otherwise specified. Output characteristics refer to all outputs.

|                     |                                    |            |                                                               |       | Am60804 | <b>\</b> |       | Am6080  |       |        |
|---------------------|------------------------------------|------------|---------------------------------------------------------------|-------|---------|----------|-------|---------|-------|--------|
| Parameter           | De                                 | scription  | Conditions                                                    | Min.  | Тур.    | Max.     | Min.  | Тур.    | Max.  | Unit   |
|                     | Resolutio                          | n          |                                                               | 8     | 8       | 8        | 8     | 8       | 8     | bits   |
|                     | Monoton                            | city       |                                                               | 8     | 8       | 8        | 8     | 8       | 8     | bits   |
| D.N.L.              | Differenti<br>Nonline              |            |                                                               | -     | _       | ±0.19    | -     | -       | ±0.39 | %FS    |
| N.L.                | Nonlinea                           | rity       |                                                               | -     | -       | ±0.1     | -     | -       | ±0.19 | %FS    |
| I <sub>FS</sub>     | Full Scale Current                 |            |                                                               | 1.984 | 1.992   | 2.000    | 1.976 | 1.992   | 2.008 | mA     |
| TCIFS               | Full Scale                         | e Tempco   |                                                               | _     | ±5      | ±20      | -     | ±10     | ±40   | ppm/°C |
|                     |                                    |            |                                                               | -     | .0005   | ±.002    | _     | .001    | ±.004 | %FS/°C |
| v <sub>oc</sub>     | Output V<br>Compliar               |            |                                                               | -10   | -       | +18      | -10   | -       | +18   | Volts  |
| I <sub>FSS</sub>    | Full Scale<br>Symme                |            | I <sub>FS1</sub> – I <sub>FS1</sub>                           | -     | ±0.1    | ±1.0     | -     | ±0.2    | ±2.0  | μΑ     |
| Izs                 | Zero Sca                           | le Current |                                                               | -     | 0.01    | 0.4      | -     | 0.01    | 0.8   | μA     |
| 1                   | Referenc                           | e Current  | V = -5V                                                       | 0     | 0.5     | 0.55     | 0     | 0.5     | 0.55  | mA     |
|                     | Range                              |            | V- = -15V                                                     | 0     | 0.5     | 1.1      | 0     | 0.5     | 1.1   |        |
| V <sub>IL</sub>     | Logic Logic "0"<br>Input Logic "1" |            | -                                                             | -     | 0.8     |          | -     | 0.8     |       |        |
| VIH                 |                                    |            | 2.0                                                           | -     | -       | 2.0      | -     | -       | Volts |        |
| IIN                 | Logic Inp                          | ut Current | $V_{IN} = -5V$ to $+18V$                                      | -     | _       | 40       | -     | -       | 40    | μA     |
| VIS                 | Logic Inp                          | ut Swing   | V- = -15V                                                     | -5    | -       | +18      | -5    |         | +18   | Volts  |
| I <sub>15</sub>     | Referenc<br>Current                | e Bias     |                                                               | -     | -0.5    | -2.0     | -     | -0.5    | -2.0  | μΑ     |
| dl/dt               | Reference<br>Slew Ra               | •          | $R_{14(EQ)} = 800\Omega$<br>CC = 0pF                          | 4.0   | 8.0     | -        | 4.0   | 8.0     | -     | mA/μs  |
| PSSI <sub>FS+</sub> | Power Su                           | ipply      | V + = +4.5V to $+5.5V$ , $V - = -15V$                         | -     | ±0.0003 | ±0.01    | -     | ±0.0005 | ±0.01 | %FS    |
| PSSI <sub>FS-</sub> | Sensitiv                           | ty         | V = -13.5V to $-16.5V$ , $V = +5V$                            | _     | ±0.0005 | ±0.01    | -     | ±0.0005 | ±0.01 | 70-3   |
| V+                  | Power Su                           | ipply      | $I_{\text{BEF}} = 0.5 \text{mA}, V_{\text{OUT}} = 0 \text{V}$ | 4.5   | -       | 18       | 4.5   |         | 18    | Volts  |
| V-                  | Range                              |            |                                                               | -18   | -       | -4.5     | - 18  | -       | -4.5  |        |
| l+                  |                                    |            | V + = +5V, V - = -5V                                          |       | 9.8     | 14.7     | -     | 9.8     | 14.7  |        |
| I-                  |                                    |            | ······································                        |       | -7.4    | -9.9     | -     | -7.4    | -9.9  |        |
| 1+                  | Power Supply<br>Current            |            | V+ = +5V, V− = −15V                                           | -     | 9.8     | 14.7     | _     | 9.8     | 14.7  | mA     |
| I-                  |                                    |            | · · · · · · · · · · · · · · · · · · ·                         | -     | -7.4    | -9.9     | -     | -7.4    | -9.9  |        |
| 1+                  |                                    |            | V+ = +15V, V- = -15V                                          |       | 9.8     | 14.7     | -     | 9.8     | 14.7  | ļ      |
| 1-                  |                                    |            | ·                                                             | -     | -7.4    | -9.9     |       | -7.4    | -9.9  |        |
|                     | Bower                              |            | V + = +5V, V - = -5V                                          | -     | 86      | 123      |       | 86      | 123   |        |
| PD                  | Power<br>Dissipat                  | on         | V + = +5V, V - = -15V                                         | · _   | 160     | 222      | -     | 160     | 222   | mW     |
|                     |                                    |            | V + = +15V, V - = -15V                                        | -     | 258     | 369      | -     | 258     | 369   |        |

2


| Symbol                         |                                                                                                    |                         |                     | ESCRIPTION                                                        |             | DE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | to e    | enable th                                                                                                                            | Enable – This active low in<br>e data latch. The $\overline{CS}$ , $\overline{DE}$ , a<br>order to write into the data la | Ē, and W must |  |  |  |
|--------------------------------|----------------------------------------------------------------------------------------------------|-------------------------|---------------------|-------------------------------------------------------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|--------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------|---------------|--|--|--|
| D <sub>0</sub> -D <sub>7</sub> | D <sub>0</sub> -D <sub>7</sub> a<br>Data_is                                                        | re the<br>trans         | ferred t            | bits 1-8 to the inpu<br>o the data latch wi<br>nd is latched when | hen CS, DE, | CODECode Select – When CODE SEL = 0, the MSB (D7)SELinverted and 1 LSB balance current is added to the select of the |         |                                                                                                                                      |                                                                                                                           |               |  |  |  |
| cs                             |                                                                                                    | – This                  | active low input si |                                                                   |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |         |                                                                                                                                      | inputs allow                                                                                                              |               |  |  |  |
|                                | the Am6080. Writing into the data latch occurs only when the device is selected.                   |                         |                     |                                                                   |             | <b>COMP</b> Compensation – Frequency compensating to for the reference amplifier.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |         |                                                                                                                                      |                                                                                                                           |               |  |  |  |
| W                              | Wite - This active low control signal enables the data latch when the CS and DE inputs are active. |                         |                     |                                                                   |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |         | $I_0, \overline{I_0}$ These are high impedance complementary current out puts. The sum of these currents is always equal to $I_{FS}$ |                                                                                                                           |               |  |  |  |
|                                |                                                                                                    |                         |                     |                                                                   | FUNCTIO     | N TABLES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | ;       |                                                                                                                                      |                                                                                                                           |               |  |  |  |
|                                |                                                                                                    | DAT                     | A LATC              | H CONTROL                                                         |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |         |                                                                                                                                      | CODE SELECT                                                                                                               |               |  |  |  |
|                                | cs                                                                                                 | $\overline{\mathbf{w}}$ | DE                  | Data Latch                                                        |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |         | CODE                                                                                                                                 |                                                                                                                           |               |  |  |  |
|                                | 0                                                                                                  | 0                       | 0                   | Transparent                                                       | ]           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | -       | SEL                                                                                                                                  | Function                                                                                                                  | ,             |  |  |  |
|                                | X                                                                                                  | х                       | 1                   | Latched                                                           | 1           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |         | 0                                                                                                                                    | MSB Inverted (Note 1)                                                                                                     |               |  |  |  |
|                                | X                                                                                                  | 1                       | Х                   | Latched                                                           | 1           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | L       | 1                                                                                                                                    | MSB Non-inverted                                                                                                          | J             |  |  |  |
|                                | 1                                                                                                  | Х                       | Х                   | Latched                                                           | ]           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |         |                                                                                                                                      |                                                                                                                           |               |  |  |  |
|                                |                                                                                                    |                         | X = Do              | on't Care                                                         |             | Ν                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | lote 1. | . LSB bala                                                                                                                           | ance current is added to the $\overline{I_0}$                                                                             | output.       |  |  |  |


# **AC CHARACTERISTICS**

 $V_+ = +5V, V_- = -15V, I_{\text{REF}} = 0.5 \text{mA}, R_{\text{L}} < 500\Omega, C_{\text{L}} < 15 \text{pF} \text{ over the operating temperature range unless otherwise specified}$ 

|                  |                                  |                   | Description Conditions Min          | _                                                   | ommerc<br>mp. Gra |      | Military<br>Temp. Grades |      |      |      |      |
|------------------|----------------------------------|-------------------|-------------------------------------|-----------------------------------------------------|-------------------|------|--------------------------|------|------|------|------|
| Parameter        | D                                | escription        |                                     | tting Time All Bits Switched $T_A = 25^{\circ}C$ 16 | Min.              | Тур. | Max.                     | Min. | Тур. | Max. | Unit |
| t <sub>s</sub>   | Settling Time, All Bits Switched |                   |                                     |                                                     |                   | 160  | )                        |      | 160  |      | ns   |
| t <sub>PLH</sub> | Propagation                      | Each bit          | T <sub>A</sub> = 25°C<br>50% to 50% |                                                     | 80                | 160  |                          | 80   | 160  |      |      |
| t <sub>PHL</sub> | Delay                            | All bits switched |                                     |                                                     | 80                | 160  |                          | 80   | 160  | ns   |      |
| t <sub>DH</sub>  | Data Hold Tim                    | e                 | See timing diagram                  | 10                                                  | -30               |      | 10                       | -30  |      | ns   |      |
| t <sub>DS</sub>  | Data Set Up Time                 |                   | See timing diagram                  | 80                                                  | 35                |      | .100                     | 35   |      | ns   |      |
| t <sub>DW</sub>  | Data Write Time                  |                   | See timing diagram                  | 80                                                  | 35                |      | 100                      | 35   |      | ns   |      |

Notes: 1. t<sub>DW</sub> is the overlap of W low, CS low, and DE low. All three signals must be low to enable the latch. Any signal going inactive latches the data.
 2. t<sub>S</sub> is measured with the latches open from the time the data becomes stable on the inputs to the time when the outputs are settled to within ± 1/2 LSB. All bits switched on or off.
 3. The internal time delays from CS, W and DE inputs to the enabling of the latches are all equal.






2. For negative values of  $V_{IN}$ ,  $V_{R+}/R_{14}$  must be greater than  $-V_{IN}$  Max/ $R_{IN}$  so that the amplifier is not turned off.

3. For positive values of V<sub>IN</sub>, V<sub>B+</sub> must be greater than V<sub>IN</sub> Max so the amplifier is not turned off.

4. For pulsed operation, V<sub>R+</sub> provides a DC offset and may be set to zero in some cases. The impedance at pin 14 should be 800Ω or less and an additional resistor may be connected from pin 14 to ground to lower the impedance.




Note 1: An external inverter is necessary since the code select inverts the MSB and adds a 1 LSB balance current to  $\overline{I_0}$ . Only one of these features is desired for this code.

## ADDITIONAL CODE MODIFICATIONS

1. Any of the offset binary codes may be complemented by reversing the output terminal pair.


# SYSTEM APPLICATIONS

Am9080A DATA SYSTEM




# WRITING DATA INTO THE Am6080 (2's Complement)

PORT 1 MOV A, M OUT 0 PORT1 :EQU OOH OUTPUT PORT ADDRESS :GET DATA FROM MEMORY :SEND DATA



LIC-069

## Am6080



# APPLICATIONS

#### Instrumentation and Control

Data Acquisition Data Distribution Function Generation Servo Controls Programmable Power Supplies Digital Zero Scale Calibration Digital Full Scale Calibration Digitally Controlled Offset Null

Audio

**Music Distribution** 

Speech Digitizing

Digitally Controlled Gain

Potentiometer Replacement Digital Recording

#### Signal Processing


CRT Displays IF Gain Control 8 x 8 Digital Multiplication Line Driver

# A/D Converters

Ratiometric ADC Differential Input ADC Microprocessor Controlled ADC

#### **D/A Converters**

Single Quadrant Multiplying DAC Two Quadrant Multiplying DAC Four Quadrant Multiplying DAC



Metallization and Pad Layout

DIE SIZE 0.085" X 0.124"

# Am6081 Microprocessor System Compatible 8-Bit High Speed Multiplying D/A Converter

#### DISTINCTIVE CHARACTERISTICS

- 8-Bit D/A with 8-Bit input data latch
- Compatible with most popular microprocessors including the Am9080A-4 and the Am2900
- Write, Chip Select and Data Enable logic on chip
- DAC appears as memory location to microprocessor
- MSB inversion under logic control
- Differential current outputs
- Output current mode multiplexer with logic selection
- 2-Bit status latch for output select and code select
- Choice of 8 coding formats

#### **GENERAL DESCRIPTION**

The Am6081 is a monolithic 8-bit multiplying Digital-to-Analog converter with an 8-bit data latch, a 2-bit status latch, chip select and other control signal lines which allow direct interface with microprocessor buses.

The converter allows a choice of 8 different coding formats. The most significant bit ( $D_7$ ) can be inverted or non-inverted under the control of the code select input. The code control also provides a zero differential current output for 2's complement coding. A pair of high voltage compliance, dual complementary current output channels is provided and is selected by the output status command. The output multiplexer also allows analog bus connection of several converters, range or output load selection, and time-shared operation between D/A and A/D functions. The data and status latches are high speed which makes the Am6081 capable of interfacing with high speed microprocessors. The DE and SE control signals allow the data and status latches to be updated

DIP

Hermetic

DIP

Molded

DIP


- Fast settling current output 200ns
- Nonlinearity to  $\pm 0.1\%$  max over temperature range
- Full scale current pre-matched to ±1 LSB
- · High output impedance and voltage compliance
- Low full scale current drift ±5ppm/°C
- Wide range multiplying capability -2.0MHz bandwidth
- Direct interface to TTL, CMOS, NMOS
- Output range selection with on chip multiplexer
- High speed data latch 80ns min write time

individually or simultaneously.

Monotonic multiplying performance is maintained over a more than 40 to 1 reference current range. Matching within  $\pm 1$  LSB between reference and full scale current eliminates the need for full scale trimming in most applications.

The Am6081 guarantees full 8-bit monotonicity. Nonlinearities as tight as 0.1% over the entire operating temperature range are available. Device performance is essentially unchanged over the full power supply voltage and temperature range.

Applications for the Am6081 include microprocessor compatible data acquisition systems and data distribution systems, 8-bit A/D converters, servo-motor and pen drivers, waveform generators, programmable attenuators, analog meter drivers, programmable power supplies, CRT display drivers and high speed modems.



0°C to +70°C

±.19%

±:1%

±.19%

±.1%

±.19%

Am6081DM

Am6081ADC

Am6081DC

Am6081APC

Am6081PC

#### Am6081 FUNCTIONAL PIN DESCRIPTION

#### Symbol Function

- **CS** Chip Select This active low input signal enables the Am6081. Writing into the data or status latches occurs only when the device is selected.
- **DE** Data Latch Enable This active low input is used to enable the data latch. The CS, DE, and W must be active in order to write into the data latch.
- SE Status Latch Enable This active high input is used to enable the status latches. The  $\overline{CS}$ , SE, and  $\overline{W}$  must be active in order to write into the status latches.
- W Write This active low control signal enables the data and status latches when the CS, DE, and SE inputs are active.
- $D_0$ - $D_7$   $D_0$ - $D_7$  are the input bits 1-8 to the input data latch. Data is transferred to the data latch when  $\overline{CS}$ ,  $\overline{DE}$ , and  $\overline{W}$  are active and is latched when any of the enable signals go inactive.

- OUT Output Select Input to the OUT SEL latch. The
- **SEL** latch is transparent when  $\overline{CS}$ , SE and  $\overline{W}$  are active and is latched when any of the above signals go inactive. When the OUT SEL latch is low, the channel 1 output pair ( $I_{O1}$ ,  $\overline{I_{O1}}$ ) is selected. When the OUT SEL latch is high, the channel 2 output pair ( $I_{O2}$ ,  $\overline{I_{O2}}$ ) is selected.
- $V_{\mathsf{REF}(+)}$  Positive and negative reference voltage to the ref- $V_{\mathsf{REF}(-)}$  erence bias amplifier. These differential inputs allow the use of positive, negative and bipolar references.
- **COMP** Compensation Frequency compensating terminal for the reference amplifier.

 $I_{O1}$ ,  $\overline{I_{O1}}$  These high impedance current output pairs are

 $I_{02}$ ,  $I_{02}$  selected by the output select latch.  $I_{01}$  and  $I_{02}$  are true outputs and  $I_{01}$  and  $I_{02}$  are complementary outputs.

**~** · · · · · ·

#### FUNCTION TABLES

#### DATA LATCH CONTROL

| CS | W | DE | Data Latch  |
|----|---|----|-------------|
| 0  | 0 | 0  | Transparent |
| X  | X | 1  | Latched     |
| X  | 1 | х  | Latched     |
| 1  | х | х  | Latched     |

|    |   |    | CODE SEL and  |
|----|---|----|---------------|
| CS | W | SE | OUT SEL Latch |
| 0  | 0 | 1  | Transparent   |

STATUS LATCH CONTROL

| 0 | 0 | 1 | Transparent |
|---|---|---|-------------|
| х | X | 0 | Latched     |
| Х | 1 | Х | Latched     |
| 1 | X | х | Latched     |

#### CODE SELECT AND OUTPUT SELECT

| SEL | SEL | Function              |
|-----|-----|-----------------------|
| 0   | -   | MSB Inverted (Note 1) |
| 1   | -   | MSB Non-inverted      |
| -   | 0   | Output Channel 1      |
| -   | 1   | Output Channel 2      |

#### X = Don't Care

Note 1. 1LSB balance current is added to the  $\overline{I_0}$  output.

# MAXIMUM RATINGS

| Operating Temperature                |                 | Power Supply Voltage                                  | ±18V         |
|--------------------------------------|-----------------|-------------------------------------------------------|--------------|
| Am6081ADM, Am6081DM                  | -55°C to +125°C | Logic Inputs                                          | -5V to +18V  |
| Am6081ADC, Am6081DC                  |                 | Analog Current Outputs                                | -12V to +18V |
| Am6081APC, Am6081PC                  | 0°C to +70°C    | Reference Inputs (V <sub>15</sub> , V <sub>16</sub> ) | V- to V+     |
| Storage Temperature                  | -65°C to +150°C | Reference Input Differential Voltage (V15 to V16)     | ±18V         |
| Lead Temperature (Soldering, 60 sec) | 300°C           | Reference Input Current (I15)                         | 1.25mA       |

# **GUARANTEED FUNCTIONAL SPECIFICATIONS**

| Resolution   | 8 bits |
|--------------|--------|
| Monotonicity | 8 bits |

# Am6081

# **ELECTRICAL CHARACTERISTICS**

These specifications apply for  $V_+ = +5V$ ,  $V_- = -15V$ ,  $I_{REF} = 0.5mA$ , over the operating temperature range unless otherwise specified. Output characteristics refer to all outputs.

|                     |                            |            |                                                                     |       | Am6081/      | 4            |       | Am6081       |              |                  |
|---------------------|----------------------------|------------|---------------------------------------------------------------------|-------|--------------|--------------|-------|--------------|--------------|------------------|
| Parameter           | Des                        | cription   | Conditions                                                          | Min.  | Тур.         | Max.         | Min.  | Тур.         | Max.         | Unit             |
|                     | Resolution                 | ו          | Straight coding/Sign Magnitude                                      | 8/9   | 8/9          | 8/9          | 8/9   | 8/9          | 8/9          | bits             |
| -                   | Monotonic                  | city       | Straight coding/Sign Magnitude                                      | 8/9   | 8/9          | 8/9          | 8/9   | 8/9          | 8/9          | bits             |
| D.N.L.              | Differentia<br>Nonlinea    | 1          |                                                                     | -     | -            | ±0.19        | _     | _            | ±0.39        | %FS              |
| N.L.                | Nonlinear                  | ity        |                                                                     | -     |              | ±0.1         | -     | -            | ±0.19        | %FS              |
| I <sub>FS</sub>     | Full Scale                 | Current    | $V_{REF} = 10.000V$<br>$R_{15} = R_{16} = 20.000kΩ$<br>$T_A = 25°C$ | 1.984 | 1.992        | 2.000        | 1.976 | 1.992        | 2.008        | mA               |
| TCI <sub>FS</sub>   | Full Scale                 | Tempco     |                                                                     | -     | ±5<br>±.0005 | ±20<br>±.002 |       | ±10<br>±.001 | ±40<br>±.004 | ppm/°C<br>%FS/°C |
| v <sub>oc</sub>     | Output Vo<br>Complia       |            |                                                                     | -10   | -            | +18          | - 10  | -            | +18          | Volts            |
| I <sub>FSS</sub>    | Full Scale<br>Symmet       |            | IFS1 - IFS1 or IFS2 - IFS2                                          | -     | ±0.1         | ±1.0         | -     | ±0.2         | ±2.0         | μΑ               |
| I <sub>OSS</sub>    | Output Sv<br>Symmet        |            | IFS1 - IFS2 or IFS1 - IFS2                                          | -     | ±0.1         | ±1.0         | _     | ±0.2         | ±2.0         | μΑ               |
| Izs                 | Zero Scal                  | e Current  |                                                                     | -     | 0.01         | 0.4          | -     | 0.01         | 0.8          | μA               |
| I <sub>DIS</sub>    | Output Disable<br>Current  |            | Output of mpx "Off" Channels                                        | -     | 0.01         | 0.05         | -     | 0.01         | 0.05         | μΑ               |
|                     | Reference Current<br>Range |            | V = -5V                                                             | 0     | 0.5          | 0.55         | 0     | 0.5          | 0.55         |                  |
| I <sub>RR</sub>     |                            |            | V - = -15V                                                          | 0     | 0.5          | 1.1          | 0     | 0.5          | 1.1          | mA               |
| VIL                 | Logic                      | Logic "0"  |                                                                     | -     | -            | 0.8          | -     | -            | 0.8          |                  |
| VIH                 | Input<br>Levels            | Logic "1"  |                                                                     | 2.0   | -            | -            | 2.0   | -            | -            | Volts            |
| IIN                 | Logic Inpu                 | ut Current | $V_{IN} = -5V \text{ to } +18V$                                     |       | - 1          | 40           | -     |              | 40           | μΑ               |
| VIS                 | Logic Inpu                 | ut Swing   | V- = -15V                                                           | -5    |              | +18          | -5    | -            | +18          | Volts            |
| I <sub>16</sub>     | Reference Bias<br>Current  |            |                                                                     | -     | -0.5         | -2.0         | -     | -0.5         | -2.0         | μA               |
| dl/dt               | Reference<br>Slew Ra       |            | $\begin{array}{l} R_{15(EQ)} = 800\Omega \\ CC = 0pF \end{array}$   | 4.0   | 8.0          | _            | 4.0   | 8.0          | _            | mA/μs            |
| PSSI <sub>FS+</sub> | Power Su                   | pply       | V + = +4.5V to +5.5V, $V - = -15V$                                  | -     | ±0.0005      | ±0.01        |       | ±0.0005      | ±0.01        | ~ 50             |
| PSSI <sub>FS-</sub> | Sensitivi                  | ty         | V = -13.5V to $-16.5V$ , $V = +5V$                                  | -     | ±0.0005      | ±0.01        | -     | ±0.0005      | ±0.01        | %FS              |
| V+                  | Power Su                   | pply       |                                                                     | 4.5   | -            | 18           | 4.5   |              | 18           | Volts            |
| V-                  | Range                      |            | $I_{REF} = 0.5 \text{mA}, V_{OUT} = 0 \text{V}$                     | -18   | -            | -4.5         | -18   | -            | -4.5         | VUILS            |
| 1+                  |                            |            | V + = +5V, V - = -5V                                                | -     | 9.8          | 14.7         | -     | 9.8          | 14.7         |                  |
| 1-                  |                            |            |                                                                     | -     | -7.4         | 9.9          | -     | -7.4         | -9.9         | ]                |
| I+                  | Power Supply<br>Current    |            | V+ = +5V, V- = -15V                                                 | -     | 9.8          | 14.7         | -     | 9.8          | 14.7         | mA               |
| I-                  |                            |            |                                                                     | -     | -7.4         | -9.9         | -     | -7.4         | -9.9         |                  |
| 1+                  |                            |            | V+ = +15V. V- = -15V                                                |       | 9.8          | 14.7         | -     | 9.8          | 14.7         |                  |
| I-                  |                            |            |                                                                     |       | -7.4         | -9.9         | -     | -7.4         | -9.9         |                  |
|                     | Power                      |            | V + = +5V, V - = -5V                                                | -     | 86           | 123          | -     | 86           | 123          |                  |
| PD                  | Power<br>Dissipati         | on         | V+ = +5V, V- = -15V                                                 | -     | 160          | 222          | _     | 160          | 222          | mW               |
|                     |                            |            | V+ = +15V, V- = -15V                                                | -     | 258          | 369          | -     | 258          | 369          |                  |

# AC CHARACTERISTICS


 $V_{+}$  = +5V,  $V_{-}$  = -15V,  $I_{REF}$  = 0.5mA,  $R_{L}$  < 500 $\Omega$ ,  $C_{L}$  < 15pF over the operating temperature range unless otherwise specified

|                  |                                    |                   |                                                         | -    | ommerc<br>mp. Gra |      | Те   | Military<br>mp. Gra |      |      |
|------------------|------------------------------------|-------------------|---------------------------------------------------------|------|-------------------|------|------|---------------------|------|------|
| Parameter        | D                                  | escription        | Conditions                                              | Min. | Тур.              | Max. | Min. | Тур.                | Max. | Unit |
| ts               | Settling Time,                     | All Bits Switched | $T_A = 25^{\circ}C$<br>Settling to $\pm \frac{1}{2}LSB$ |      | 200               |      |      | 200                 |      | ns   |
| t <sub>PLH</sub> | Propagation                        | Each bit          | $T_A = 25^{\circ}C$                                     |      | 90                | 180  |      | 90                  | 180  |      |
| t <sub>PHL</sub> | Delay                              | All bits switched | 50% to 50%                                              |      | 90                | 180  |      | 90                  | 180  | ns   |
| tos              | Output Switch Settling Time        |                   | $T_A = 25^{\circ}C$<br>to ±1/2LSB of I <sub>FS</sub>    |      | 250               |      |      | 250                 |      | ns   |
| t <sub>OP</sub>  | Output Switch Propagation<br>Delay |                   | T <sub>A</sub> = 25°C,<br>50% to 50%                    |      | 150               | 300  |      | 150                 | 300  | ns   |
| t <sub>DH</sub>  | Data Hold Tim                      | ıe                | See timing diagram                                      | 10   | -30               |      | 10   | -30                 |      | ns   |
| t <sub>DS</sub>  | Data Set Up Time                   |                   | See timing diagram                                      | 80   | 35                |      | 100  | 35                  |      | ns   |
| tow              | Data Write Time                    |                   | See timing diagram                                      | 80   | 35                |      | 100  | 35                  |      | ns   |
| t <sub>SH</sub>  | Status Hold Time                   |                   | See timing diagram                                      | 10   | -70               |      | 10   | -70                 |      | ns   |
| t <sub>SS</sub>  | Status Set Up Time                 |                   | See timing diagram                                      | 200  | 100               |      | 250  | 100                 |      | ns   |
| tsw              | Status Write T                     | īme               | See timing diagram                                      | 200  | 100               |      | 250  | 100                 |      | ns   |


Notes: 1.  $t_{DW}$  is the overlap of  $\overline{W}$  low,  $\overline{CS}$  low, and  $\overline{DE}$  low. All three signals must be low to enable the latch. Any signal going inactive latches the data. 2.  $t_S$  is measured with the latches open from the time the data becomes stable on the inputs to the time when the outputs are settled to within  $\pm 1/2$  LSB. All bits switched on or off.

3.  $t_{SW}$  is the overlap of  $\overline{W}$  low,  $\overline{CS}$  low and SE high, all three signals must be active to enable the latch and any signal going inactive will latch the data.

4. The internal time delays from CS, W, SE and DE inputs to the enabling of the latches are all equal.




# Am6081



3. For positive values of  $V_{IN}$ ,  $V_{B+}$  must be greater than  $V_{IN}$  Max so the amplifier is not turned off.

4. For pulsed operation, V<sub>R+</sub> provides a DC offset and may be set to zero in some cases. The impedance at pin 15 should be 800Ω or less and an additional resistor may be connected from pin 15 to ground to lower the impedance.



| со                             | DE FORMAT                                                                                        | CODE<br>SEL   | OUT<br>SEL | CON-<br>NECTIONS         | OUTPUT SCALE                                                                                                                             |                            | MSB<br>D7                  |                            | D5                         | D4                         | D3                              | D2                         | D1                         | LSB<br>D0                  | I <sub>1</sub><br>(mA)                                  | l <sub>2</sub><br>(mA)                                   | Vout                                                        |
|--------------------------------|--------------------------------------------------------------------------------------------------|---------------|------------|--------------------------|------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|---------------------------------|----------------------------|----------------------------|----------------------------|---------------------------------------------------------|----------------------------------------------------------|-------------------------------------------------------------|
|                                | Straight binary: one<br>polarity with true input                                                 | 1             | 0          | a-e<br>b-g               | Positive full scale<br>Positive full scale – LSB<br>Zero scale                                                                           | X<br>X<br>X                | 1<br>1<br>0                | 1<br>1<br>0                | 1<br>1<br>0                | 1<br>1<br>0                | 1<br>1<br>0                     | 1<br>1<br>0                | 1<br>1<br>0                | 1<br>0<br>0                | 1.992<br>1.984<br>.000                                  | 0<br>0<br>0                                              | 9.960<br>9.920<br>.000                                      |
| UNIPOLAR                       | code, true zero output.                                                                          |               | 1          | c-e<br>d-g               |                                                                                                                                          |                            |                            |                            |                            |                            |                                 |                            |                            |                            |                                                         |                                                          |                                                             |
| UNIPOLAN                       | Complementary binary:<br>one polarity with                                                       |               | 0          | a-g<br>b-e               | Positive full scale<br>Positive full scale – LSB<br>Zero scale                                                                           | X<br>X<br>X                | 0<br>0<br>1                | 0<br>0<br>1                | 0<br>0<br>1                | 0<br>0<br>1                | 0<br>0<br>1                     | 0<br>0<br>1                | 0<br>0<br>1                | 0<br>1<br>1                | 1.992<br>1.984<br>.000                                  | 0<br>0<br>0                                              | 9.960<br>9.920<br>.000                                      |
|                                | complementary input<br>code, true zero output.                                                   | 1             | 1          | c-g<br>d-e               |                                                                                                                                          |                            |                            |                            |                            |                            |                                 |                            |                            |                            |                                                         |                                                          |                                                             |
| SIGNED                         | Signed magnitude binary:<br>8 bits + sign reflected<br>code, overlapping<br>true zero output.    | 1             |            | a-e<br>c-f               | Positive full scale<br>Positive full scale – LSB<br>(+) Zero scale<br>(-) Zero scale<br>Negative full scale – LSB<br>Negative full scale | 1<br>1<br>0<br>0<br>0      | 1<br>1<br>0<br>1<br>1      | 1<br>1<br>0<br>1<br>1      | 1<br>1<br>0<br>1<br>1      | 1<br>1<br>0<br>1<br>1      | 1<br>1<br>0<br>1<br>1           | 1<br>1<br>0<br>1<br>1      | 1<br>0<br>0<br>1           | 1<br>0<br>0<br>0<br>1      | 1.992<br>1.984<br>.000<br>.000<br>.000<br>.000          | .000<br>.000<br>.000<br>.000<br>1.984<br>1.992           | 9.960<br>9.920<br>.000<br>.000<br>-9.920<br>-9.960          |
| MAGNITUDE                      |                                                                                                  | 1             |            | b-e<br>d-f               | Positive full scale<br>Positive full scale – LSB<br>(+) Zero scale<br>(-) Zero scale<br>Negative full scale – LSB<br>Negative full scale | 1<br>1<br>0<br>0<br>0      | 0<br>0<br>1<br>1<br>0<br>0 | 0<br>0<br>1<br>1<br>0<br>0 | 0<br>1<br>1<br>0<br>0      | 0<br>0<br>1<br>1<br>0<br>0 | 0<br>0<br>1<br>1<br>0<br>0      | 0<br>0<br>1<br>1<br>0<br>0 | 0<br>0<br>1<br>1<br>0<br>0 | 0<br>1<br>1<br>1<br>1<br>0 | 1.992<br>1.984<br>.000<br>.000<br>.000<br>.000          | .000<br>.000<br>.000<br>.000<br>1.984<br>1.992           | 9.960<br>9.920<br>.000<br>.000<br>-9.920<br>-9.960          |
|                                | Straight offset binary:<br>offset half scale,<br>symmetrical about zero,<br>no true zero output. | 1             | 0          | a-e<br>b-f<br>c-e<br>d-f | Positive full scale<br>Positive full scale – LSB<br>(+) Zero scale<br>(-) Zero scale<br>Negative full scale – LSB                        | x<br>x<br>x<br>x<br>x      | 1<br>1<br>0<br>0           | 1<br>1<br>0<br>1<br>0      | 1<br>1<br>0<br>1<br>0      | 1<br>1<br>0<br>1           | 1<br>1<br>0<br>1<br>0           | 1<br>1<br>0<br>1<br>0      | 1<br>1<br>0<br>1<br>0      | 1<br>0<br>1<br>1           | 1.992<br>1.984<br>1.000<br>.992<br>.008                 | .000<br>.008<br>.992<br>1.000<br>1.984                   | 9.960<br>9.880<br>.040<br>040<br>-9.880                     |
| SYMMETRICAL<br>OFFSET          | CAL                                                                                              | 1<br>(Note 1) | 0          | a-e<br>b-f<br>c-e<br>d-f | Negative full scale<br>Positive full scale – LSB<br>(+) Zero scale<br>(-) Zero scale<br>Negative full scale – LSB<br>Negative full scale | X<br>X<br>X<br>X<br>X<br>X | 0<br>0<br>0<br>1<br>1<br>1 | 0<br>1<br>0<br>1<br>0<br>0 | 0<br>1<br>0<br>1<br>0<br>0 | 0<br>1<br>0<br>1<br>0<br>0 | 0<br>1<br>0<br>1<br>0<br>0<br>0 | 0<br>1<br>0<br>1<br>0<br>0 | 0<br>1<br>0<br>1<br>0<br>0 | 0<br>1<br>0<br>1<br>1<br>0 | .000<br>1.992<br>1.984<br>1.000<br>.992<br>.008<br>.000 | 1.992<br>.000<br>.008<br>.992<br>1.000<br>1.984<br>1.992 | -9.960<br>9.960<br>9.980<br>.040<br>040<br>-9.880<br>-9.960 |
|                                | Offset binary:<br>offset half scale,<br>true zero output                                         | 0             | . 0        | a-e<br>b-f               | Positive full scale<br>Positive full scale – LSB<br>+ LSB<br>Zero scale                                                                  | X<br>X<br>X                | 1<br>1<br>1                | 1<br>1<br>0<br>0           | 1<br>1<br>0<br>0           | 1<br>1<br>0<br>0           | 1<br>1<br>0<br>0                | 1<br>1<br>0<br>0           | 1<br>1<br>0<br>0           | 1<br>0<br>1<br>0           | 1.992<br>1.984<br>1.008<br>1.000                        | .008<br>.016<br>.992<br>1.000                            | 9.920<br>9.840<br>.080<br>.000                              |
| OFFSET<br>WITH<br>TRUE<br>ZERO | MSB complemented<br>remainder add to I <sub>O</sub> .<br>(need inverter at D <sub>7</sub> )      | (Note 1)      | 1          | c-e<br>d-f               | - LSB<br>Negative full scale + LSB<br>Negative full scale                                                                                | X<br>X<br>X                | 0<br>0<br>0                | 1<br>0<br>0                | 1<br>0<br>0                | 1<br>0<br>0                | 1<br>0<br>0                     | 1<br>0<br>0                | 1<br>0<br>0                | 1<br>1<br>0                | 1.992<br>.008<br>.000                                   | 1.008<br>1.992<br>2.000                                  | 080<br>-9.920<br>-10.000                                    |
|                                | 2's complement:<br>offset half scale<br>true zero output                                         | 0             | 0          | a-e<br>b-f               | Positive full scale<br>Positive full scale – LSB<br>+1 LSB<br>Zero scale                                                                 | X X X X                    | 0<br>0<br>0                | 1<br>1<br>0<br>0           | 1<br>1<br>0<br>0           | 1<br>1<br>0<br>0           | 1<br>1<br>0<br>0                | 1<br>1<br>0<br>0           | 1<br>1<br>0<br>0           | 1<br>0<br>1<br>0           | 1.992<br>1.984<br>1.008<br>1.000                        | .008<br>.016<br>.992<br>1.000                            | 9.920<br>9.840<br>.080<br>.000                              |
|                                | MSB complemented.                                                                                |               | 1          | c-e<br>d-f               | -1 LSB<br>Negative full scale + LSB<br>Negative full scale                                                                               | X<br>X<br>X                | 1 1 1                      | 1<br>0<br>0                | 1<br>0<br>0                | 1<br>0<br>0                | 1<br>0<br>0                     | 1<br>0<br>0                | 1<br>0<br>0                | 1<br>1<br>0                | .992<br>.008<br>.000                                    | 1.008<br>1.992<br>2.000                                  | 080<br>-9.920<br>-10.000                                    |

Note 1: An external inverter is necessary since the code select inverts the MSB and adds a 1 LSB balance current to  $\overline{I_0}$ . Only one of the two features is desired for these codes.

#### ADDITIONAL CODE MODIFICATIONS


1. Any of the offset binary codes may be complemented by reversing the output terminal pair.

- The sign on any of the sign-magnitude codes may be changed by reversing the output terminal pair.
   The polarity of the unipolar codes may be changed by driving the opposite side of the balanced load.

# Am6081

# SYSTEM APPLICATIONS

#### Am9080A DATA SYSTEM: SEPARATE UPDATE OF DATA AND STATUS




#### **SELECT OUTPUT PORT 1**

| MVI A, 2  | : SET STATUS TO 0 (SELECT OUTPUT 1) |
|-----------|-------------------------------------|
| OUT 1     | : SEND STATUS                       |
| MOV A, M  | : GET DATA FROM MEMORY              |
| OUT 0     | : SEND DATA                         |
| SELECT OL | ITPUT PORT 2                        |

| SELECT OUTPUT PORT 2 AND 2'S COMPLEMENT CODE |                                     |  |  |  |  |
|----------------------------------------------|-------------------------------------|--|--|--|--|
| OUT 0                                        | : SEND DATA                         |  |  |  |  |
| MOV A,M                                      | : GET DATA FROM MEMORY              |  |  |  |  |
| OUT 1                                        | : SEND STATUS                       |  |  |  |  |
| MVI A, 3                                     | : SET STATUS TO 1 (SELECT OUTPUT 2) |  |  |  |  |


# MVI A, 1 : SET STATUS TO 3 (OUTPUT 2, MSB COMP) OUT 1 : SEND STATUS MOV A, M : GET DATA FROM MEMORY OUT 0 : SEND DATA

#### Am9080A DATA SYSTEM: SIMULTANEOUS UPDATE OF DATA AND STATUS




| MOV A, M | : GET DATA IN ACCUMULATOR                |
|----------|------------------------------------------|
| OUT 0    | : OUTPUT DATA TO PORT 1, 2'S COMPLEMENT  |
| OUT 1    | : OUTPUT DATA TO PORT 2, 2'S COMPLEMENT  |
| OUT 2    | : OUTPUT DATA TO PORT 1, STRAIGHT BINARY |
| OUT 3    | : OUTPUT DATA TO PORT 2, STRAIGHT BINARY |
|          |                                          |

#### Am9080A DATA SYSTEM: 8-BIT PLUS SIGN CONVERSION




LIC-010

LIC-011




LIC-012

Am6081



# Am6081



R

#### Am9080A SOFTWARE FOR A/D AND D/A CONVERSION USING Am6081

| SEQ       | SOURCE STATEMENT | ſ                            | SEQ       | SOURCE STATEM | <b>MENT</b>                |
|-----------|------------------|------------------------------|-----------|---------------|----------------------------|
| 0 PORT1   | EQU 00H          |                              | 18        | СМА           |                            |
| 1 PORT3   | EQU 02H          |                              | 19        | CRA A         | ;SET SIGN FLAG             |
| 2 PORT2   | EQU 01H          |                              | 20        | JM NEXT       | ;IF SMALLER GO TO NEXT BIT |
| 3         | ORG 3E50H        |                              | 21        | MOV D,E       | ;SAVE RESULT               |
| 4 START:  | LXI SP,STAKS-16  | INITIAL STAKS POINTER        | 22 NEXT:  | MOV A,B       | ;GET NEXT TRIAL BIT        |
| 5 SAMPLE: | CALL ADCON       | ;CALL A/D CONVERSATION       | 23        | RAR           | ;SHIFT RIGHT ONCE          |
| 6         | СМА              |                              | 24        | RC            | ;RETURN ON CARRY           |
| 7         | CALL DACON       | ;CALL D/A CONVERSION         | 25        | MOV B,A       | ;STORE TEST BIT            |
| 8         | JMP SAMPLE       | ;NEXT SAMPLE                 | 26        | ADD D         | ;ACCUMULATE RESULT         |
| 9 ADCON:  | XRA A            | :CLEAR ACC                   | 27        | JMP LOOP      | ;TRY NEXT BIT              |
| 10        | MOV D,A          | ;CLEAR D REG                 | 28 DACON: | OUT PORT 2    | ;OUTPUT TO D/A             |
| 11        | STC              | ;SET CARRY                   | 29        | MVI C,05H     | ;LOAD C REG WITH TIME      |
| 12        | RAR              | ;SET BIT 7 TO 1              | 30        | DCR C         | ;TIME DELAY                |
| 13        | MOV B,A          | STORE TEST BIT AT B REGISTER | 31        | RZ            | ;RETURN                    |
| 14 LOOP:  | MOV E,A          | STORE TEST WORD              | 32 FILT:  | RET           |                            |
| 15        | СМА              |                              | 33 STAKS: | DS 16         |                            |
| 16        | OUT PORT1        | ;OUTPUT TO A/D               | 34        | END START     |                            |
| 17        | IN PORT3         | ;INPUT FROM COMP             |           |               |                            |
|           |                  | ,                            | 34        | END START     |                            |

#### ADVANCED MICRO DEVICES DATA CONVERSION PRODUCTS

#### **Digital to Analog Converters**

| AmDAC-08<br>Am1508/1408<br>Am6070 | <ul> <li>8-Bit High Speed Multiplying D/A Converter</li> <li>8-Bit Multiplying D/A Converter</li> <li>8-Bit Companding D/A Converter for Control Systems (μ-law)</li> <li>8-Bit Companding D/A Converter for Control Systems (Δ law)</li> </ul> |
|-----------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Am6071<br>Am6072                  | <ul> <li>– 8-Bit Companding D/A Converter for Control Systems (A-law)</li> <li>– 8-Bit Companding D/A Converter for Telecommunications (μ-law)</li> </ul>                                                                                       |
| Am6073<br>Am6080                  | <ul> <li>8-Bit Companding D/A Converter for Telecommunicatons (A-law)</li> <li>8-Bit High Speed Multiplying D/A Converter System/Microprocessor Compatible</li> </ul>                                                                           |
| Am6080<br>Am6081                  | <ul> <li>- 8-Bit High Speed Multiplying D/A Converter System/Microprocessor Compatible</li> <li>- 8-Bit High Speed Multiplying D/A Converter System/Microprocessor Compatible</li> </ul>                                                        |
| *Am6689<br>*Am6012                | <ul> <li>– 8-Bit, Ultra High Speed D/A Converter (ECL)</li> <li>– 12-Bit High Speed Multiplying D/A Converter</li> </ul>                                                                                                                        |

#### Analog to Digital Converters

\*Am6688 - 4-Bit Quantizer (Ultra High Speed A/D Converter)

#### **Successive Approximation Registers**

| Am2502 | <ul> <li>8-Bit Successive Approximation Registers</li> </ul> |
|--------|--------------------------------------------------------------|
|--------|--------------------------------------------------------------|

Am2503 – 8-Bit Successive Approximation Registers

Am2504 - 12-Bit Successive Approximation Registers

#### Sample and Hold Amplifiers

| LF198/398 | -Monolithic Sample and Hold Amplifier                   |
|-----------|---------------------------------------------------------|
| *Am6098   | <ul> <li>Precision Sample and Hold Amplifier</li> </ul> |

#### Comparators

| LM111/311 | <ul> <li>Precision Voltage Comparator</li> </ul>  |
|-----------|---------------------------------------------------|
| LM119/319 | <ul> <li>Dual Comparator</li> </ul>               |
| Am686     | <ul> <li>High Speed Voltage Comparator</li> </ul> |

#### **High Speed Operational Amplifiers**

| Am118/318     | – Hig | gh Speed Operational Amplifie  | r  |
|---------------|-------|--------------------------------|----|
| LF155/156/157 | – JF  | ET Input Operational Amplifier | rs |
| LF355/356/357 | – JFI | ET Input Operational Amplifier | ſS |

• To be announced.

# **APPLICATIONS**

#### Instrumentation and Control

Data Acquisition Data Distribution Data Transceiver Function Generation Servo Controls Programmable Power Supplies Digital Zero Scale Calibration Digital Full Scale Calibration Digitally Controlled Offset Null

Audio

**Music Distribution** 

**Digital Recording** 

Speech Digitizing

**Digitally Controlled Gain** 

Potentiometer Replacement

#### Signal Processing


CRT Displays Floating Point Analog Processors IF Gain Control Four Quadrant Multiplexer 8 x 8 Digital Multiplication Line Driver

#### A/D Converters

Ratiometric ADC Differential Input ADC Multiple Input Range ADC Two Channel ADC Microprocessor Controlled ADC

#### **D/A Converters**

Single Quadrant Multiplying DAC Two Quadrant Multiplying DAC Four Quadrant Multiplying DAC Two Channel DAC Multiple Output Range DAC




Metallization and Pad Layout

DIE SIZE 0.085" X 0.124"

# DATA CONVERSION WITH COMPANDING DAC DEVICES

By Dragan Milojkovic



# TABLE OF CONTENTS

| INTRODUCTION<br>Companding Principles<br>Analog to Digital Conversion Using DACs<br>Companding DACs in Industrial Systems<br>Companding DACs in PCM                                                                                                      | 3-97<br>3-97<br>3-98<br>3-99     |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|
| Transmission Systems                                                                                                                                                                                                                                     | 3-99                             |
| COMPANDING DAC CIRCUIT DESCRIPTION         General Circuit Description         Detailed Circuit Description         Generation of the $\mu$ -Law and A-Law Characteristics         Output Current Tables         Parametric Analysis and Recommendations | 3-100<br>3-101<br>3-104<br>3-104 |

| TYPICAL CIRCUIT APPLICATIONS                                                                                                                                                | 3-111          |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|
| Microprocessor Based Data Acquisition<br>Systems Applications<br>Motion Control Systems Applications<br>Audio System Applications<br>Telecommunication Systems Applications | 3-118<br>3-120 |
| SUMMARY                                                                                                                                                                     | 3-129          |
| REFERENCES                                                                                                                                                                  | 3-129          |

#### INTRODUCTION

Modern electronic systems are replacing many of the analog signal processing and transmission functions with digital data processing. The use of digital electronics can lead to improvements in system cost, performance, accuracy and reliability. Digital systems can transmit many signals on the same line in a multiplexed mode and do not suffer from the same kinds of noise and crosstalk problems that are inherent in analog systems. The digital processing of analog information requires conversion of the analog signal into digital form and the reverse conversion of the digital result back into an analog signal. Analog to digital converters, (ADC), and digital to analog converters, (DAC), perform these functions. The DAC is the key circuit element in both of these processes since it is used in a feedback loop to generate the ADC function. Monolithic technology has advanced dramatically in the last few years making low cost 8-bit DACs a reality today; in the near future, 10 and 12-bit monolithic DACs will also become available. This trend in DAC technology will help accelerate the trend toward more digital processing and transmission of analog information.

Many analog signals vary in amplitude from very small values to very large values. The dynamic range of a converter is a measure of its ability to handle a wide range of input amplitudes and is defined as the ratio of the largest resolvable signal (V<sub>IN</sub> max.) to the smallest signal (V<sub>IN</sub> min.) that can be handled. This ratio is often expressed in decibels using the conversion formula 20 log (V<sub>IN</sub>max/V<sub>IN</sub>min). Linear DACs resolve a ratio of 2<sup>n</sup>:1, (n equals the number of bits), or n • 6dB. An 8-bit linear DAC, for example, resolves a ratio of 256:1 or 48dB.

The accuracy of a converter is a prime concern in most applications. Accuracy is generally specified with respect to the full scale output (as a percent of full scale) or to the smallest step size (i.e.,  $\pm 1/2$ LSB refers to  $\pm 1/2$  of the smallest step size). Linear converters tend to be more accurate as the number of steps increases because the step size decreases. Many systems require high accuracy as a percent of the input signal level rather than as a percent of full scale. The accuracy as a percent of input signal level (reading) decreases as the signal level decreases because the amount of error is constant. An 8-bit linear DAC with an accuracy of .2% of full scale ( $\pm 1/2$  LSB) has an accuracy of .2% of reading for input signals near full scale, but an accuracy of only 20% of reading for an input near 1% of full scale.

For many types of applications, the accuracy and dynamic range of an 8-bit linear DAC are sufficient. However, there are many classes of problems that require a wider dynamic range to handle signal ratios of several thousand to one. Voice processing, speed control and music synthesis fall into this category. A 12-bit linear DAC provides a wider dynamic range, 72dB, and higher accuracy than an 8-bit linear DAC. However, these devices are very expensive, and, furthermore, it turns out that while most applications require the dynamic range of the 12-bit linear DAC they do not require its accuracy. A nonlinear DAC can provide such performance with fewer digital bits. It does so by using a nonlinear transfer characteristic to expand the digital values into analog signals with a wide dynamic range.

An 8-bit nonlinear DAC can achieve a 72dB dynamic range with accuracy expressed as a percent of reading that ranges from 1.6% to 3.2% over the entire dynamic range of the device. The overall nonlinear analog to digital and digital to

analog conversion procedure is called the companding process. This note will discuss the Am6070 family of Companding DACs and their applications.

#### **Companding Principles**

Companding transfer functions were originally developed to satisfy the requirements of telephone voice communication systems. Studies of speech signals have shown that the distribution of amplitudes covers a range of several thousand to one and that the lower amplitude signals occur more often than the large amplitude signals. More attention should, therefore, be paid to the low level signals. It is important to maintain a better signal to distortion ratio (the ratio of signal level to conversion error) for low level signals at the expense of a poorer ratio for the less probable high level signals. In order to accomplish this goal, a logarithmic type of transfer characteristic is used with more steps at low levels and fewer steps at high levels.

A true logarithmic function has a discontinuity at zero and thus cannot be used directly for signal compression. A modified transfer characteristic with the form "log (1+x)" can be used to smooth the characteristic near zero. Two popular schemes have been developed – the  $\mu$ -law by the Bell system for use in U.S. telephone systems and the A-law by the CCITT for use in European systems. They can be described by the following mathematical equations:

- $\mu$ -Law: Y = 0.18 ln (1+ $\mu$ |X|) sgn (X) A-Law: Y = 0.18 (1 + ln (A|X|)) sgn (X), 1/A ≤ |X|≤ 1
- Y = 0.18 (A |X|) sgn (X),  $0 \le |X| \le 1/A$

(encoder output or decoder input)

 $\mu = 255 \text{ and } A = 87.6$ 

Both functions require that the size of the analog output change increase for each increasing digital code. In order to implement such a function, an overly complex analog circuit would be needed. This requirement is met, instead, by a piecewise linear approximation. In this approximation, an 8-bit digital word generates 256 analog outputs with a transfer characteristic which is symmetrical about the origin. Figure 1 shows the  $\mu$ -law and A-law transfer characteristics and the linear 8-bit DAC transfer characteristic. The positive 128 steps are divided into 8 segments or chords of 16 steps each, from step 0 to step 15. The step size is constant within a chord and doubles for each increasing chord. If the step size in the first chord, chord 0, is assigned a value of 1, the next chord, chord 1, has a step size of 2, chord 2 has a step size of 4, etc. The last chord has a step size of 128 units and ends roughly at the value 4000. The 128 steps represent a 7-bit digital word with a dynamic range of 72dB, 20 log (4000:1), which is equivalent to the dynamic range of a 12-bit linear DAC

The above description describes the  $\mu$ -law curve. The A-law differs from the  $\mu$ -law only in the first two chords. The step size in the A-law DAC does not change between the first and second chords, but doubles in all succeeding chords. The A-law DAC has a 1/2 step offset at zero so that the positive and negative zero codes do not generate the same point. The A-law DAC has a dynamic range of 62dB which is equivalent to an 11-bit linear DAC.




Fig. 1. Transfer Functions for  $\mu$ -Law and A-Law Decoders.

#### Analog to Digital Conversion Using DACs

A digital input word to a DAC corresponds to an exact and unique analog output level. The total number of discrete output levels, m, depends on the number of DAC binary inputs,  $(m=2^n, n = number of input bits)$ , and each output level is specified to be within a certain error band of its ideal value. An analog input to an ADC, on the other hand, may have an infinite number of signal levels which must be represented with only a finite number of digital output combinations. The output code, ideally, identifies the digital word that most closely represents the analog input. The classical way to generate a fast ADC function is to use a DAC in a feedback loop together with special ADC logic, employing a comparator and a successive approximation register (SAR). The feedback loop compares the DAC output with the analog input and decides whether the digital code is greater than or less than the input to the DAC. The input to the DAC is then increased or decreased accordingly, and another comparison is made. This technique causes each bit to be changed one at a time, and, by comparing the DAC's output with the analog input, the value of that bit is determined. Modification of one bit at a time, starting with the most significant bit and ending with the least significant bit, leads to an output which with each successive bit becomes a closer approximation of the input level. A total of n comparisons are needed for an n-bit converter.

The overall transfer characteristic of the entire ADC system is shown in Figure 2a. The ADC logic approximates the input analog signal by rounding off to the closest lower digital value. The maximum uncertainty in the digital representation of the analog input will be a full bit. In order to reduce this uncertainty, the ADC transfer curve can be modified to round to the nearest digital code, instead of the lowest, by adding a half step offset to the characteristic as shown in Figure 2b. The ADC now changes its outputs for analog inputs halfway between digital code points and gives a reading with  $\pm 1/2$  step uncertainty. The half step offset necessary for better ADC accuracy is easily provided by increasing the DAC's analog output level by a half step whenever the DAC is used in an ADC scheme. This additional half step is easy to generate with linear DACs because of their constant step size throughout the entire dynamic range. For a Companding DAC this addition is much more difficult since the step size varies with signal value. In order to alleviate this problem, the Companding DAC has a built in capability to produce an appropriate half step offset signal at its output by a logic command. When this command input (E/D pin) is at logic 0, the Companding DAC is in the decode mode and the output will not contain the half step offset current. When the command input is at logic 1, the DAC is in the encode mode, i.e., within an ADC scheme, and the output current is increased by the correct half step for any input mode.




Fig. 2. Transfer Characteristic of an A to D Conversion System.

#### **Companding DACs in Industrial Systems**

Companding DACs differ from linear DACs in output dynamic range, transfer function, and the size of intermediate output steps. Comparable 8-bit linear DACs, such as the popular AmDAC-08, have a linear transfer characteristic with 256 linear steps, where each step is 8µA in size. The AmDAC-08 has a dynamic range of only 48dB while the 8-bit Companding DAC, (Am6070), has an output dynamic range of 72dB, which is also achievable with a 12-bit linear DAC. The output current increments of the Companding DAC, corresponding to small output signals, are significantly smaller than  $8\mu$ A, which is the step size for the AmDAC-08. The step sizes in the first four chords of the Companding DAC transfer function are  $0.5\mu$ A,  $1.0\mu$ A,  $2.0\mu$ A, and  $4.0\mu$ A, respectively, with a total of 64 steps and a current value at the end of the fourth chord of approximately 100µA. By comparison, the AmDAC-08 uses only 12 uniform steps to resolve a 100µA output current level.

Given the assumption that most industrial systems employ an 8-bit digital data bus, the 8-bit DAC is a logical choice for interfacing with these systems. Companding DACs can be used in the same general applications as the AmDAC-08, particularly for reconstruction of analog signals with dynamic ranges that exceed 48dB. One example is the measurement of gas or liquid pressure, in an industrial environment, by pressure transducers with a pressure range of 0 to 3000PSI. Another example is digital recording of sound signals which usually exhibit a very large dynamic range.

The Companding DAC's logarithmic-like nonlinear transfer function suggests the application of this device for simulation of nonlinear waveforms which can be generated by converting a sequence of bytes, from an 8-bit processor, into an analog signal with an exponential shape. This type of signal can be used in nonlinear control systems such as motor velocity controllers. Additionally, the high resolution and accuracy of the Companding DAC transfer function, for small output signal levels, provide a very smooth and precise analog control signal to devices whose outputs are voltage or current dependent.

In general, the Companding DAC should be used in any system where a large dynamic range is needed. Such systems include servo motor controls, electromechanical positioning, voice and music synthesis and recording, secure communications, log sweep generators, digital control of gain and attenuation, and microprocessor controlled signal generation.

#### **Companding DACs in PCM Transmission Systems**

The companding laws were developed to satisfy the requirements of the telephone system for the digital transmission of voice signals. Voice signals exhibit a dynamic range of several thousand to one. To transmit this information with 8-bit words and retain reasonable accuracy at low levels, a companding transfer characteristic must be used to compress the analog signal prior to transmission and to restore the original signal after reception. The transmission of an analog signal in a digital format involves sampling, quantizing (A to D conversion), and compressing the analog signal as shown in Figure 3. The receiver must perform the complementary functions of expansion, digital to analog conversion and filtering to restore the analog signal waveform. The entire procedure is known as pulse code modulation, (PCM), and is the prevalent technique for digital transmission in communication systems. Currently, the Bell µ-law is the standard in the United States and the CCITT A-law is the standard in Europe.




Fig. 3. Pulse Code Modulation Example.




Fig. 4 One-Way PCM Transmission System Block Diagram.




Fig. 5. One-Way PCM Transmission System Implemented with Companding DAC.

A simplified block diagram of a PCM transmission system is shown in Figure 4. The analog signal must be sampled at a rate that is at least twice as fast as the maximum bandwidth of the system, (3.4KHz), in order to achieve satisfactory signal reproduction at the receiver site. (This requirement is based on the Nyquist sampling theorem.) The telephone system uses a sampling rate of 8kHz which allows 125 $\mu$ s between samples. During this time the entire signal sampling, quantizing, encoding, and multiplexing must be completed.

The companding DAC is a complete PCM decoder (receiver) that performs both the decoding and D/A conversion. The DAC has additional encoding capabilities which make it very attractive for use in CODECs (a CODEC is both an Encoder and Decoder). The transfer characteristics of this device closely follow the characteristics defined by the  $\mu$ -law, (Am6072), or A-law, (Am6073), A typical connection of a Companding DAC in a PCM transmission system is shown in Figure 5. In the transmitter side, the Companding DAC operates in a feedback loop using a SAR to perform the data encoding function. The corresponding logarithmic transfer curve for the entire feedback loop portion of the transmitter is also shown in Figure 5. The value of the sampled signal is estimated by a series of 9 iterations until its appropriate quantized digital representation appears at the 8-bit parallel data output of the SAR. This 8-bit digital code will be transmitted to the digital inputs of another Companding DAC for the decoding operation. The input/output transfer function for the Companding DAC is also shown in Figure 5.

The Companding DAC can be used in PCM decoders, encoders or complete CODECs. It is a high speed device that is capable of handling more than one channel in a multiplexed system. In multi-channel systems Companding DACs can be configured in a variety of ways depending on the number of channels, the method of transmission, (serial or parallel data), and synchronization of the system. A single Companding DAC can be used, for example, to decode all 24 channels in a standard Bell D3 data bank.

#### COMPANDING DAC CIRCUIT DESCRIPTION

#### **General Circuit Description**

The basic function of the 8-bit, Companding DAC is to convert a digital input value into an analog output current. The output current is a function of the digital data inputs and the input reference current. The full scale current, I<sub>FS</sub>, is generated by the 7-bit data input binary code 111 1111, and is a linear function of the reference current, I<sub>REF</sub>. There are two operating modes, Encode and Decode, which are controlled by the Encode/Decode, (E/D), digital control signal. The output dynamic ranges achieved with the sign-plus-7-bit Companding DACs are 62dB (A-law) and 72dB ( $\mu$ -law) which correspond to the output dynamic ranges of sign-plus-11-bit and sign-plus-12-bit linear binary DACs. Digital data and control inputs provide for easy digital control of converter operations in computer based data conversion systems.

The internal device design assures the accuracy and monotonicity of the Companding DAC over the entire dynamic and temperature ranges by maintaining the chord end points and step size deviations within allowable limits. Parametric deviations and requirements can be expressed in terms of corresponding step fractions which are applied throughout the entire output dynamic range. In industrial environments it is customary to specify allowable deviations from ideal parametric values within  $\pm$  half a step. However, the  $\mu$ -law and A-law based PCM communication systems specify the output current deviations in terms of dB, with respect to IFS. Furthermore, these communication requirements in dB cannot be translated to some reasonable "step fraction" deviation which will be common for the entire output dynamic range. Consequently, Companding DACs applied in communication systems must be tested against specific output current values which are calculated separately for each step of the transfer characteristic. This difference between communication and industrial Companding DAC devices is recognized by Advanced Micro Devices which offers µ-law and A-law devices for both the industrial market, Am6070 and Am6071, and the telecommunication market, Am6072 and Am6073.

These Companding DACs are manufactured in an 18-pin package. There are seven digital data inputs, [B1 through B7), two control digital input signals, (SB, E/D), and four analog current outputs, ( $I_{OD(+)}$ ,  $I_{OD(-)}$ ,  $I_{OE(+)}$ ,  $I_{OE(-)}$ ). The maximum output current value or full scale current,  $I_{FS}$ , is determined by the value of the reference current,  $I_{REF}$ , supplied to the Companding DAC via two analog reference inputs, ( $V_{R(+)}$  and  $V_{R(-)}$ ). There are three power supply connections (V-, V+ and Ground).

#### **Detailed Circuit Description**

The block diagram of the Companding DAC is shown in Figure 6. The circuit consists of the following five major blocks:

- The chord generator produces the total current for each chord or segment of the curve.
- The pedestal generator generates the pedestal or starting point for each chord.
- The step generator generates the proper step current for each chord.
- The chord decoding logic decodes the chord inputs and controls the inputs to the pedestal and step generator circuits.
- The output switching matrix sums the step and pedestal currents and routes them to the proper output node.

To understand the circuitry of the Companding DAC it is important to understand how the companding curve is generated. The companding curve is a piecewise linear approximation of an exponential characteristic. It consists of 16 linear segments centered around the origin. The curve is symmetrical around the origin so we need only examine the positive portion of the curve. Each segment or chord consists of sixteen steps, step 0 through step 15, and the size of each step doubles as the chord number increases. In order to smooth out the characteristic as the chords change, the step current value for the first step of each higher chord, step 0, is set to be 1 1/2 times larger than the step current values in the lower chord. The succeeding fifteen steps, step 1 to step 15, are 2 times larger than steps of the previous chord. Figure 7 shows a detailed synthesis of the companding function. The first




Fig. 6. Companding DAC Functional Block Diagram.




Fig. 7. Construction of  $\mu$ -Law Transfer Function.

chord, C0, is generated from a current source,  $I_{C0}$ . The second chord, C1, starts at current  $I_{P1}$ , (known as the pedestal current), and is generated from a current source,  $I_{C1}$ , which is twice the value of  $I_{C0}$ . The next chord current source,  $I_{C2}$ , starts at a pedestal current  $I_{P2}$  and has a total value equal to four times  $I_{C0}$ . This process continues with each chord N having a total chord current equal to  $2^{N}I_{C0}$  and starting at a pedestal current which equals the summation of all currents in the lower chords:

$$I_{PN} = \sum_{M=0}^{N-1} (I_{CM} + 1.5 \bullet I_M) = 16.5 \sum_{M=0}^{N-1} I_M, (I_{P0} = 0),$$

where I<sub>M</sub> is the step current value in chord M.

The generation of the pedestal current by summing the lower chords ensures monotonic behavior in the transition between chords. The selection of the proper step within the given chord is accomplished by routing the chord current,  $I_{CN}$ , through a step generator which chooses the proper fraction of the chord current necessary to generate the selected number of steps. The resulting net output current  $I_{OUT}$ , can be expressed in terms of step currents,  $I_N$ , corresponding to the chord N:

$$I_{OUT} = I_{PN} + S \cdot I_N = (16.5 \sum_{M=0}^{N-1} I_M) + S \cdot I_N, (I_{P0} = 0),$$

where S = step number = 0, 1, ..., 15 and N = chord number = 0, 1, ..., 7.

The circuit has 9 digital inputs, an 8-bit word and a control bit. The 8-bit digital input word is broken into three parts. The first bit is the sign bit and specifies whether the output lies in the positive or negative portion of the curve. The next three bits define which of the 8 chords is to be selected. This three bit field has a value designated as N which is between 0 and 7. The last four bits specify one of the sixteen steps and has a value equal to S. The control bit is the  $E/\overline{D}$  signal which controls the output switching.

The chord generator is the key element in the DAC. It must generate eight binary weighted chord currents and is similar to an 8-bit linear DAC. The detailed schematic, shown in Figure 8, shows a master/slave ladder arrangement biased from a reference amplifier and transistor. The reference amplifier forces the base voltage of the reference transistor,  $(Q_0)$ , to the value required to sink the reference current. This voltage will bias the master ladder so that Q1 runs at 2-IREF, Q2 at IBEE, Q3 at .5•IBEE, and Q4A and Q4B at .25•IBEE each. The slave array uses a binary weighted resistor array to generate the lower four chord currents by dividing the current from Q4B. An 8-bit linear DAC does not require the resistor array in the slave ladder but the Companding DAC does, in order to ensure 12-bit linearity in Chord 0. The LSB current in an AmDAC-08 is  $8\mu A \pm 4\mu A$  while the Chord 0 current source in an Am6070 has a value of  $8\mu A \pm .5\mu A$ .




Fig. 8. Chord Current Generator Diagram (Indicated current values correspond to the  $\mu$ -law DAC).




Fig. 9. µ-Law Step Current Generator.




Fig. 10. A-Law Step Current Generator.

The chord select inputs, B1, B2, B3, control a one of eight decoder that selects one of the chords, routes that chord current source to the step generator and switches all the lower order chord current sources to the pedestal generator.

The step generator for the  $\mu$ -law characteristic is shown in detail in Figure 9. This circuit divides the total chord current source, I<sub>CN</sub>, into 33 equal parts, and the step current value, I<sub>N</sub>, is equal to 2/33 of the chord current source. The 33 parts accommodate the required 1.5 step transition between chords, so that the total internal chord current source is equal to 16.5 steps. The step generator is similar to a four bit DAC but has six current source outputs to generate 8, 4, 2, 1, 1 and 1/2 step currents. This current division can be done using emitter area scaling with enough accuracy to meet the monotonicity and linearity specifications without the use of emitter resistors. The four step bit inputs can choose from 0 to 15 steps to be switched into the output summing network. The 1/2 step current is used as the encode offset current in the encode mode and will track the value of the chord current. When the transition to the next chord is made, the full chord current is switched to the pedestal generator causing a change in the output of 1.5 steps, i.e., from 15 steps to 16.5 steps. The step selector uses a fully differential current switch to ensure high speed performance. This switch does not require capacitive charging and discharging of low current nodes and has a nearly constant 40ns propagation delay over the dynamic range of the varying chord currents, from the first step current on chord 0 of .5 $\mu$ A to the last step current on chord 7 of .5mA.

The output summing network sums the outputs of the pedestal generator, step generator, and encode current, and routes the current to the output selected by the combination of SB and E/D. If the E/D input is high, the encode current,  $I_{EN}$ , is summed with the step and pedestal currents and is routed to  $I_{OE(+)}$ , if SB is 1, or to  $I_{OE(-)}$ , if SB is 0. If  $E/\overline{D}$  is low, only the step and pedestal currents are summed and sent to the output; the output current is routed to  $I_{OD(+)}$  or  $I_{OD(-)}$  depending on the state of SB. Only one output will be active and the other outputs will be in a high impedance, off, state.

#### Generation of the $\mu$ -Law and A-Law Characteristics

The  $\mu$ -law and A-law devices have similar characteristics which differ in the chords near zero. In the  $\mu$ -law device, the step size doubles when chord 0 ends and chord 1 begins and the first step of chord zero is equal to zero, and the points for positive and negative zero are the same. In the A-law curve, the step size does not change between chord 0 and chord 1. The first two chords are colinear and the step size does not start doubling until chord 2. Additionally, the A-law curve has a 1/2 step offset at the zero point so that positive and negative zero are not equal. These differences in the two companding laws are relatively minor and the two laws can be generated from the same integrated circuit with only minor modifications.

The  $\mu$ -law curve is generated using the earlier described step generator. If step size in the first chord is set to be  $.5\mu A$ , the internal chord 0 current source must be  $8.25\mu A$  (16.5 x  $.5\mu A$ ). Each succeeding internal chord current source doubles in value so that the last two chord current sources are  $528\mu$ A and 1056µA. The reference current is equal to 1/2 the largest current source, so the required reference current is  $528\mu$ A. The full scale output current can be calculated by summing all the internal current sources and subtracting 1.5 steps from the most significant chord, because the full scale current output requires only 15 steps out of the available 16.5 steps to be switched into the output. This gives a full scale current of 2007.75µA. The output current for any point on the companding curve can be calculated in terms of the internal chord 0 source,  $8.25\mu$ A, and its step value,  $.5\mu$ A, using the following formula:

$$I_{N,S} = ((2^{N} - 1) \cdot 8.25\mu A) + (S \cdot 2^{N} \cdot 5\mu A)$$

TABLE 1 NORMALIZED A-LAW DECODER OUTPUT (SIGN BIT EXCLUDED)

| STEP (S)  | CHORD (C) |    |     |     |     |      |      |      |  |  |
|-----------|-----------|----|-----|-----|-----|------|------|------|--|--|
| 51EF (3)  | 0         | 1  | 2   | 3   | 4   | 5    | 6    | 7    |  |  |
| 0         | 1         | 33 | 66  | 132 | 264 | 528  | 1056 | 2112 |  |  |
| 1         | 3         | 35 | 70  | 140 | 280 | 560  | 1120 | 2240 |  |  |
| 23        | 5         | 37 | 74  | 148 | 296 | 592  | 1184 | 2368 |  |  |
| 3         | 7         | 39 | 78  | 156 | 312 | 624  | 1248 | 2496 |  |  |
| 4<br>5    | 9         | 41 | 82  | 164 | 328 | 656  | 1312 | 2624 |  |  |
| 5         | 11        | 43 | 86  | 172 | 344 | 688  | 1376 | 2752 |  |  |
| 6         | 13        | 45 | 90  | 180 | 360 | 720  | 1440 | 2880 |  |  |
| 7         | 15        | 47 | 94  | 188 | 376 | 752  | 1504 | 3008 |  |  |
| 8         | 17        | 49 | 98  | 196 | 392 | 784  | 1568 | 3136 |  |  |
| 9         | 19        | 51 | 102 | 204 | 408 | 816  | 1632 | 3264 |  |  |
| 10        | 21        | 53 | 106 | 212 | 424 | 848  | 1696 | 3392 |  |  |
| 11        | 23        | 55 | 110 | 220 | 440 | 880  | 1760 | 3520 |  |  |
| 12        | 25        | 57 | 114 | 228 | 456 | 912  | 1824 | 3648 |  |  |
| 13        | 27        | 59 | 118 | 236 | 462 | 944  | 1888 | 3776 |  |  |
| 14        | 29        | 61 | 122 | 244 | 488 | 976  | 1952 | 3904 |  |  |
| 15        | 31        | 63 | 126 | 252 | 504 | 1008 | 2016 | 4032 |  |  |
| STEP SIZE | 2         | 2  | 4   | 8   | 16  | 32   | 64   | 128  |  |  |

where N represents the chord number and S the step number. The first term represents the pedestal current value; the second term the value of the steps in the selected chord.

The A-law curve is generated by using the step generator shown in Figure 10. The internal chord current source is divided into 32 equal parts with current source values of 8, 4, 2, 1, 1/2 and 1/2 steps. The zero offset is generated by summing a 1/2 step current with the output of the step generator independent of input code. The range of output values of the step generator is from 1/2 step to 15.5 steps, and the internal chord current source has a value equal to 16 steps. The 1.5 step transition is accomplished by switching the total internal chord current source to the pedestal generator, i.e., adds 1/2 step (the encode current  $I_{EN}$ ), and summing the 1/2 step offset current from the next higher chord, which is the same as one step on the lower chord.

The A-law Companding DAC doubles the size of the chord 0 current source  $I_{C0}$  from the  $\mu$ -law  $I_{C0}$  value by connecting the collector of Q8B to Q8A instead of its base as indicated in Figure 8, so that it is equal to the chord 1 current source. The reference current is adjusted to set the first chord step size to  $1\mu$ A and the internal chord 0 current source value to  $16\mu$ A. The last two chords will have internal current source values of  $512\mu$ A and  $1024\mu$ A each. The reference current required to bias the chord generator is  $512\mu$ A. The full scale output current sources and subtracting 1/2 step from the last chord are switched to the output. The full scale current is nominally  $2016\mu$ A. The current at any point on the A-law companding curve can be calculated by using the following formula:

$$I_{N,S} = (2S+1) \cdot .5\mu A$$
, for N=0, and  
=  $(2^{N-1} \cdot 16.5\mu A) + (2^{N-1} \cdot S \cdot 1\mu A)$ , for N ≥ 1

#### **Output Current Tables**

All output current values on the A-law transfer characteristic curve are higher than corresponding  $\mu$ -law current values, because of the larger step sizes in chord 0 for the A-law characteristic. The different step sizes in chord 0 were originally suggested by the International Telegraph and Telephone

TABLE 2 NORMALIZED µ-LAW DECODER OUTPUT (SIGN BIT EXCLUDED)

|           | CHORD (C) |    |     |     |     |      |      |      |  |  |
|-----------|-----------|----|-----|-----|-----|------|------|------|--|--|
| STEP (S)  | 0         | 1  | 2   | 3   | 4   | 5    | 6    | 7    |  |  |
| 0         | 0         | 33 | 99  | 231 | 495 | 1023 | 2079 | 4191 |  |  |
| 1         | 2         | 37 | 107 | 247 | 527 | 1087 | 2207 | 4447 |  |  |
| 2         | 4         | 41 | 115 | 263 | 559 | 1151 | 2335 | 4703 |  |  |
| 3         | 6         | 45 | 123 | 279 | 591 | 1215 | 2463 | 4959 |  |  |
| 4         | 8         | 49 | 131 | 295 | 623 | 1279 | 2591 | 5215 |  |  |
| 5<br>6    | 10        | 53 | 139 | 311 | 655 | 1343 | 2719 | 547  |  |  |
| 6         | 12        | 57 | 147 | 327 | 687 | 1407 | 2847 | 5727 |  |  |
| 7         | 14        | 61 | 155 | 343 | 719 | 1471 | 2975 | 5983 |  |  |
| 8         | 16        | 65 | 163 | 359 | 751 | 1535 | 3103 | 6239 |  |  |
| 9         | 18        | 69 | 171 | 375 | 783 | 1599 | 3231 | 6495 |  |  |
| 10        | 20        | 73 | 179 | 391 | 815 | 1663 | 3359 | 675  |  |  |
| 11        | 22        | 77 | 187 | 407 | 847 | 1727 | 3487 | 700  |  |  |
| 12        | 24        | 81 | 195 | 423 | 879 | 1791 | 3615 | 7263 |  |  |
| 13        | 26        | 85 | 203 | 439 | 911 | 1855 | 3743 | 7519 |  |  |
| 14        | 28        | 89 | 211 | 455 | 943 | 1919 | 3871 | 777  |  |  |
| 15        | 30        | 93 | 219 | 471 | 975 | 1983 | 3999 | 803  |  |  |
| STEP SIZE | 2         | 4  | 8   | 16  | 32  | 64   | 128  | 256  |  |  |

TABLE 3 IDEAL A-LAW DECODER OUTPUT VALUES EXPRESSED IN dB DOWN FROM OVERLOAD LEVEL (+3dBmo)

| STEP | CHORD   |        |        |        |         |        |        |       |  |  |  |
|------|---------|--------|--------|--------|---------|--------|--------|-------|--|--|--|
| SIEF | 0       | 1      | 2      | 3      | 4       | 5      | 6      | 7     |  |  |  |
| 0    | -69.11  | -38.74 | -35.72 | ~26.70 | -20.68  | -14.66 | -8.64  | -2.62 |  |  |  |
| 1    | -59.57  | -38.23 | -32.21 | -26.19 | -20.17  | -14.15 | -8.13  | -2.11 |  |  |  |
| 2    | - 55.13 | -37.75 | -31.73 | -25.71 | - 19.68 | -13.66 | -7.64  | -1.62 |  |  |  |
| 3    | -52.21  | -37.29 | -31.27 | -25.25 | - 19.23 | -13.21 | -7.19  | -1.17 |  |  |  |
| 4    | ~50.03  | -36.85 | -30.83 | ~24.81 | - 18.79 | -12.77 | -6.75  | -0.73 |  |  |  |
| 5    | -48.28  | -36.44 | -30.42 | ~24.40 | - 18.38 | -12.36 | -6.34  | -0.32 |  |  |  |
| 6    | -46.83  | -36.05 | -30.03 | -24.00 | - 17.98 | -11.96 | -5.94  | +0.08 |  |  |  |
| 7    | ~45.59  | -35.67 | -29.65 | -23.63 | -17.61  | -11.59 | -5.57  | +0.46 |  |  |  |
| 8    | -44.50  | -35.31 | -29.29 | -23.27 | -17.24  | -11.22 | -5.20  | +0.82 |  |  |  |
| 9    | -43.54  | ~34.96 | -28.94 | -22.92 | -16.90  | -10.88 | -4.86  | +1.16 |  |  |  |
| 10   | -42.67  | -34.62 | -28.60 | -22.58 | - 16.56 | -10.54 | -4.52  | +1.50 |  |  |  |
| 11   | -41.88  | -34.30 | -28.28 | -22.26 | -16.24  | -10.22 | -4.20  | +1.82 |  |  |  |
| 12   | -41.15  | -33.99 | -27.97 | -21.95 | - 15.93 | -9.91  | - 3.89 | +2.13 |  |  |  |
| 13   | -40.48  | -33.69 | -27.67 | -21.65 | -15.63  | -9.61  | -3.59  | +2.43 |  |  |  |
| 14   | -39.86  | -33.40 | -27.38 | -21.36 | -15.34  | -9.32  | -3.30  | +2.72 |  |  |  |
| 15   | -39.28  | -33.12 | -27.10 | -21.08 | -15.06  | -9.04  | -3.02  | +3.00 |  |  |  |

Consultive Committee (CCITT), in its recommendation for the encoding laws in Pulse Code Modulation communication systems for voice frequency signals of commercial quality.

This recommendation contains several different tables with information for A-law and  $\mu$ -law encoding requirements. The most important pair of tables contain all 128 distinctive decoder output current values expressed in normalized units. The normalized current output values for A-law and µ-law Companding DACs are presented in Tables 1 and 2, respectively. Step 0 of chord 0 in the A-law table is equal to the value of one normalized unit, whereas the corresponding normalized zero current value in the  $\mu$ -law table is zero. The actual size of this normalized unit is NOT REQUIRED TO BE THE SAME for A-law and for  $\mu$ -law, and entries in Tables 1 and 2 should not be used for any comparison of the two encoding laws. Each table, independently, provides the information for a particular encoding law about required relationships between the output current magnitudes. In addition, the input data coding for Table 2, which contains entries for the  $\mu$ -law normalized output values, is the one's complement of the input data codes suggested by the original CCITT and Bell D3 specification. However, data input coding shown in Tables 1 and 2 is accepted as standard input data coding in order to have consistent data coding for µ-law and A-law Companding DACs. The maximum normalized current values in Tables 1 and 2 are 4032 and 8031, respectively, and these values can be easily derived by summing all of the 128 normalized steps.

Additional conditions beyond the two maximum normalized values are related to the ratios, in  $\mu$ A, between the amplitudes corresponding to full scale current values, and the amplitudes of output currents which are chosen as the reference outputs for A-law and for  $\mu$ -law decoding devices. These reference outputs are generated as sinusoidal waveforms of 1kHz by applying a periodic sequence of eight 8-bit data words at the Companding DAC's inputs at an 8kHz rate. These sequences are specified separately for both encoding laws. The signal level at the peaks of these reference sinusoidal waveforms is chosen as the reference 0dB level. This level is implied to be the same for both encoding laws. The dB levels, calculated by using the peaks of the 1kHz sinusoidal waveforms with amplitudes which correspond to the

TABLE 4 IDEAL μ-LAW DECODER OUTPUT VALUES EXPRESSED IN dB DOWN FROM OVERLOAD LEVEL (+3dBmo)

| OTED | CHORD  |        |        |        |        |        |       |       |  |  |  |
|------|--------|--------|--------|--------|--------|--------|-------|-------|--|--|--|
| STEP | 0      | 1      | 2      | 3      | 4      | 5      | 6     | 7     |  |  |  |
|      |        |        |        |        |        |        |       |       |  |  |  |
| 0    | -      | -44.73 | -35.18 | -27.82 | -21.20 | -14.90 | -8.74 | -2.65 |  |  |  |
| 1    | -69.07 | -43.73 | -34.51 | -27.24 | -20.66 | -14.37 | -8.22 | -2.13 |  |  |  |
| 2    | -63.05 | -42.84 | -33.88 | -26.70 | -20.15 | -13.87 | -7.73 | -1.65 |  |  |  |
| 3    | -59.53 | -42.03 | -33.30 | -26.18 | -19.66 | 13.40  | -7.27 | -1.19 |  |  |  |
| 4    | -57.03 | -41.29 | -32.75 | -25.70 | -19.21 | -12.96 | -6.83 | -0.75 |  |  |  |
| 5    | -55.10 | -40.61 | -32.24 | -25.24 | -18.77 | -12.53 | -6.41 | -0.33 |  |  |  |
| 6    | -53.51 | -39.98 | -31.75 | -24.80 | -18.36 | -12.13 | -6.01 | +0.06 |  |  |  |
| 7    | -52.17 | -39.39 | -31.29 | -24.39 | -17.96 | -11.74 | -5.63 | +0.44 |  |  |  |
| 8    | -51.01 | -38.84 | -30.85 | -23.99 | -17.58 | -11.37 | -5.26 | +0.81 |  |  |  |
| 9    | -49.99 | -38.32 | -30.44 | -23.61 | -17.22 | -11.02 | -4.91 | +1.16 |  |  |  |
| 10   | -49.07 | -37.83 | -30.04 | -23.25 | -16.87 | -10.68 | -4.57 | +1.49 |  |  |  |
| 11   | -48.25 | -37.37 | -29.66 | -22.90 | -16.54 | -10.35 | -4.25 | +1.82 |  |  |  |
| 12   | -47.49 | -36.93 | -29.29 | -22.57 | -16.22 | -10.03 | -3.93 | +2.13 |  |  |  |
| 13   | -46.80 | -36.51 | -28.95 | -22.25 | -15.91 | -9.73  | -3.63 | +2.43 |  |  |  |
| 14   | -46.15 | 36.11  | -28.61 | -21.94 | -15.61 | -9.43  | -3.34 | +2.72 |  |  |  |
| 15   | -45.55 | -35.73 | -28.29 | -21.63 | -15.32 | -9.15  | -3.06 | +3.00 |  |  |  |
|      |        |        |        |        |        |        |       |       |  |  |  |

theoretical maximum output current values, are specified to be +3.14dB and +3.17dB above the common reference level for the A-law and  $\mu$ -law decoding devices, respectively. The small difference in the specified theoretical maximum output current levels implies a very small difference between actual full scale current values for A-law and  $\mu$ -law decoders. In practice, the actual level for the full scale output current values for both laws is set to be +3.00dB above the reference 0dB level. The ideal decoder output values expressed in dB down from the full scale current output for A-law and µ-law are presented in Tables 3 and 4. The reference 0dB level can be found in these tables between steps 5 and 6 on chord 7. Comparison of the numbers corresponding to step 1 in chord 0 shows a difference between the two encoding laws with respect to the output dynamic ranges. The output dynamic range is 62.57dB for A-law, (+3.00dB to -59.57dB), and 72.07dB for µ-law, (+3.00dB to -69.07dB).

In order to make the electrical designs of A-law and µ-law Companding DACs as similar as possible, the normalized unit value of current in Table 1, A-law table, is chosen to be 0.5µA and the normalized unit current quantity in Table 2, µ-law table, is chosen to be 0.25µA. These different "unit" values will cause the steps in chord 0 for A-law Companding DACs to be twice as large as the corresponding  $\mu$ -law device step sizes. Consequently, the ideal full scale absolute current values corresponding to 4032 and 8031 normalized units are 2016µA for A-law and 2007.75µA for µ-law DACs. Tables 5 and 6 contain all 128 absolute decoder output current values in µA. These tables can be further expressed in terms of percent of full scale current output, which may be important for some "percentage" oriented applications. Tabulated summaries of step and chord endpoint sizes which can be extracted from Tables 1 through 6 are presented in Tables 7 and 8. The last column in these tables points out that the best resolution and accurac & re achieved in chord 0 of the Companding DAC's transfer function.

The output current values presented in Tables 5 and 6 are ideal output currents with ideal reference currents of  $528\mu$ A and  $512\mu$ A, respectively. The output current deviations for the communication application of Companding DACs are specified by the compandor tracking system requirements which are illustrated for both decoders in Figures 11 and 12. In both figures a dotted line represents a total gain deviation, in dB, for

3-105

| STEP         | CHORD  |        |        |         |        |        |         |         |  |  |
|--------------|--------|--------|--------|---------|--------|--------|---------|---------|--|--|
|              | 0      | 1      | 2      | 3       | 4      | 5      | 6       | 7       |  |  |
| 0            | .500   | 16.500 | 33.000 | 66.000  | 132.00 | 264.00 | 528.00  | 1056.00 |  |  |
| 1            | 1.500  | 17.500 | 35.000 | 70.000  | 140.00 | 280.00 | 560.00  | 1120.00 |  |  |
| 2            | 2.500  | 18.500 | 37.000 | 74.000  | 148.00 | 296.00 | 592.00  | 1184.00 |  |  |
| 3            | 3.500  | 19.500 | 39.000 | 78.000  | 156.00 | 312.00 | 624.00  | 1248.00 |  |  |
| 4            | 4.500  | 20.500 | 41.000 | 82.000  | 164.00 | 328.00 | 656.00  | 1312.00 |  |  |
| 5            | 5.500  | 21.500 | 43.000 | 86.000  | 172.00 | 344.00 | 688.00  | 1376.00 |  |  |
| 6            | 6.500  | 22.500 | 45.000 | 90.000  | 180.00 | 360.00 | 720.00  | 1440.00 |  |  |
| 7            | 7.500  | 23,500 | 47.000 | 94.000  | 188.00 | 376.00 | 752.00  | 1504.00 |  |  |
| 8            | 8.500  | 24.500 | 49.000 | 98.000  | 196.00 | 392.00 | 784.00  | 1568.00 |  |  |
| 9            | 9.500  | 25.500 | 51.000 | 102.000 | 204.00 | 408.00 | 816.00  | 1632.00 |  |  |
| 10           | 10.500 | 26.500 | 53.000 | 106.000 | 212.00 | 424.00 | 848.00  | 1696.00 |  |  |
| 11           | 11.500 | 27.500 | 55.000 | 110.000 | 220.00 | 440.00 | 880.00  | 1760.00 |  |  |
| 12           | 12.500 | 28,500 | 57.000 | 114.000 | 228.00 | 456.00 | 912.00  | 1824.00 |  |  |
| 13           | 13.500 | 29.500 | 59.000 | 118.000 | 236.00 | 472.00 | 944.00  | 1888.00 |  |  |
| 14           | 14.500 | 30.500 | 61.000 | 122.000 | 244.00 | 488.00 | 976.00  | 1952.00 |  |  |
| 15           | 15.500 | 31.500 | 63.000 | 126.000 | 252.00 | 504.00 | 1008.00 | 2016.00 |  |  |
| STEP<br>SIZE | 1      | 1      | 2      | 4       | 8      | 16     | 32      | 64      |  |  |

TABLE 5 IDEAL A-LAW DECODER OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)

TABLE 6 IDEAL  $\mu\text{-}\mathsf{LAW}$  DECODER OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)

|              |       |        |        | СНО     | RD     |        |        |         |
|--------------|-------|--------|--------|---------|--------|--------|--------|---------|
| STEP         | 0     | 1      | 2      | 3       | 4      | 5      | 6      | 7       |
| 0            | .000  | 8.250  | 24.750 | 57.750  | 123.75 | 255.75 | 519.75 | 1047.75 |
| 1            | .500  | 9.250  | 26.750 | 61.750  | 131.75 | 271.75 | 551.75 | 1111.75 |
| 2            | 1.000 | 10.250 | 28.750 | 65.750  | 139.75 | 287.75 | 583.75 | 1175.75 |
| 3            | 1.500 | 11.250 | 30.750 | 69.750  | 147.75 | 303.75 | 615.75 | 1239.75 |
| 4            | 2.000 | 12.250 | 32.750 | 73.750  | 155.75 | 319.75 | 647.75 | 1303.75 |
| 5            | 2.500 | 13.250 | 34.750 | 77.750  | 163.75 | 335.75 | 679.75 | 1367.75 |
| 6            | 3.000 | 14.250 | 36.750 | 81.750  | 171.75 | 351.75 | 711.75 | 1431.75 |
| 7            | 3.500 | 15.250 | 38.750 | 85.750  | 179.75 | 367.75 | 743.75 | 1495.75 |
| 8            | 4.000 | 16.250 | 40.750 | 89.750  | 187.75 | 383.75 | 775.75 | 1559.75 |
| 9            | 4.500 | 17.250 | 42.750 | 93.750  | 195.75 | 399.75 | 807.75 | 1623.75 |
| 10           | 5.000 | 18.250 | 44.750 | 97.750  | 203.75 | 415.75 | 839.75 | 1687.75 |
| 11           | 5.500 | 19.250 | 46.750 | 101.750 | 211.75 | 431.75 | 871.75 | 1751.75 |
| 12           | 6.000 | 20.250 | 48.750 | 105.750 | 219.75 | 447.75 | 903.75 | 1815.75 |
| 13           | 6.500 | 21.250 | 50.750 | 109.750 | 227.75 | 463.75 | 935.75 | 1879.75 |
| 14           | 7.000 | 22.250 | 52.750 | 113.750 | 235.75 | 479.75 | 967.75 | 1943.75 |
| 15           | 7.500 | 23.250 | 54.750 | 117.750 | 243.75 | 495.75 | 999.75 | 2007.75 |
| STEP<br>SIZE | .5    | 1      | 2      | 4       | 8      | 16     | 32     | 64      |

TABLE 7 A-LAW DECODER STEP SIZE AND CHORD SIZE SUMMARY

| Chord | Step Size<br>Normalized<br>to Full Scale | Chord Endpoints<br>Normalized<br>to Full Scale | Step Size<br>in μA with<br>2016μA F. S. | Chord Endpoints<br>in μA with<br>2016μA F. S. | Step Size<br>as a % of<br>Full Scale | Chord Endpoints<br>as a %<br>of Full Scale | Chord Endpoints<br>in dB Down<br>from Full Scale | Resolution<br>& Accuracy<br>of Equivalent<br>Binary DAC |
|-------|------------------------------------------|------------------------------------------------|-----------------------------------------|-----------------------------------------------|--------------------------------------|--------------------------------------------|--------------------------------------------------|---------------------------------------------------------|
| 0     | 2                                        | 31                                             | 1.0                                     | 15.5                                          | 0.05%                                | 0.77%                                      | -42.28                                           | Sign + 11 Bits                                          |
| 1     | 2                                        | 63                                             | 1.0                                     | 31.5                                          | 0.05%                                | 1.56%                                      | -36.12                                           | Sign + 11 Bits                                          |
| 2     | 4                                        | 126                                            | 2.0                                     | 63.0                                          | 0.1%                                 | 3.13%                                      | -30.10                                           | Sign + 10 Bits                                          |
| 3     | 8                                        | 252                                            | 4.0                                     | 126.0                                         | 0.2%                                 | 6.25%                                      | -24.08                                           | Sign + 9 Bits                                           |
| 4     | 16                                       | 504                                            | 8.0                                     | 252.0                                         | 0.4%                                 | 12.5%                                      | - 18.06                                          | Sign + 8 Bits                                           |
| 5     | 32                                       | 1008                                           | 16.0                                    | 504.0                                         | 0.8%                                 | 25.0%                                      | - 12.04                                          | Sign + 7 Bits                                           |
| 6     | 64                                       | 2016                                           | 32.0                                    | 1008.0                                        | 1.6%                                 | 50.0%                                      | -6.02                                            | Sign + 6 Bits                                           |
| 7     | 128                                      | 4032                                           | 64.0                                    | 2016.0                                        | 3.2%                                 | 100%                                       | 0                                                | Sign + 5 Bits                                           |

 TABLE 8

 µ-LAW DECODER STEP SIZE AND CHORD SIZE SUMMARY

| Chord | Step Size<br>Normalized<br>to Full Scale | Chord Endpoints<br>Normalized to<br>Full Scale | Step Size<br>in μA with<br>2007.75μA FS | Chord Endpoints<br>in μA with<br>2007.75μA FS | Step Size<br>as a % of<br>Full Scale | Chord Endpoints<br>as a % of<br>Full Scale | Chord Endpoints<br>in dB Down<br>from Full Scale | Resolution &<br>Accuracy of<br>Equivalent<br>Binary DAC |
|-------|------------------------------------------|------------------------------------------------|-----------------------------------------|-----------------------------------------------|--------------------------------------|--------------------------------------------|--------------------------------------------------|---------------------------------------------------------|
| 0     | 2                                        | 30                                             | 0.5                                     | 7.5                                           | 0.025%                               | 0.37%                                      | -48.55                                           | Sign + 12 Bits                                          |
| 1     | 4                                        | 93                                             | 1.0                                     | 23.25                                         | 0.05%                                | 1.16%                                      | -38.73                                           | Sign + 11 Bits                                          |
| 2     | 8                                        | 219                                            | 2.0                                     | 54.75                                         | 0.1%                                 | 2.73%                                      | -31.29                                           | Sign + 10 Bits                                          |
| 3     | 16                                       | 471                                            | 4.0                                     | 117.75                                        | 0.2%                                 | 5.86%                                      | -24.63                                           | Sign + 9 Bits                                           |
| 4     | 32                                       | 975                                            | 8.0                                     | 243.75                                        | 0.4%                                 | 12.1%                                      | -18.32                                           | Sign + 8 Bits                                           |
| 5     | 64                                       | 1983                                           | 16.0                                    | 495.75                                        | 0.8%                                 | 24.7%                                      | -12.15                                           | Sign + 7 Bits                                           |
| 6     | 128                                      | 3999                                           | 32.0                                    | 999.75                                        | 1.6%                                 | 49.8%                                      | 6.06                                             | Sign + 6 Bits                                           |
| 7     | 256                                      | 8031                                           | 64.0                                    | 2007.75                                       | 3.2%                                 | 100%                                       | 0                                                | Sign + 5 Bits                                           |




Fig. 11. CCITT A-Law Compandor Tracking Specification.

various signal levels which can be distributed over the encoder and decoder portions of a "one way" communication system. It is understood that encoder and decoder system portions are implemented with corresponding Companding DACs. For the Bell D3 system µ-law tracking specification, the -37dBmo and -50dBmo output current levels can be found between steps 11 and 12 on chord 1, and steps 8 and 9 on chord 0, respectively. For the CCITT A-law compandor tracking specification, the -40dBmo, -50dBmo, and -55dBmo output current levels can be found in the corresponding A-law tables between steps 13 and 14 on chord 0, steps 4 and 5 on chord 0, and steps 2 and 3 on chord 0, respectively. Conversion of the requirements imposed by Figures 11 and 12 to absolute current values produces corresponding absolute decode output current tables with minimum, ideal and maximum values specified for each step.




Fig. 12. Bell D3 System Compandor Tracking Specification.

| STEP         | CHORD NO. |        |        |                  |        |        |         |         |  |
|--------------|-----------|--------|--------|------------------|--------|--------|---------|---------|--|
| NO.          | 0         | 1      | 2      | 3                | 4      | 5      | 6       | 7       |  |
|              | 250       | 7.789  | 24.048 | 56.112           | 120.24 | 248.49 | 505.00  | 1018.02 |  |
| 0            | .000      | 8.250  | 24.750 | 57.750           | 123.75 | 255.75 | 519.75  | 1047.75 |  |
|              | .250      | 8.739  | 25.473 | 59.436           | 127.36 | 263.22 | 534.93  | 1078.34 |  |
|              | .250      | 8.733  | 25.991 | 59.998           | 128.01 | 264.04 | 536.10  | 1080.21 |  |
| 1            | .500      | 9.250  | 26.750 | 61.750           | 131.75 | 271.75 | 551.75  | 1111.75 |  |
|              | .750      | 9.798  | 27.531 | 63.553           | 135.60 | 279.69 | 567.86  | 1144.21 |  |
| 2            | .750      | 9.677  | 27.934 | 63.885           | 135.79 | 279.59 | 567.19  | 1142.39 |  |
|              | 1.000     | 10.250 | 28.750 | 65.750           | 139.75 | 287.75 | 583.75  | 1175.75 |  |
|              | 1.250     | 10.857 | 29.590 | 67.670           | 143.83 | 296.15 | 600.80  | 1210.08 |  |
|              | 1.250     | 10.621 | 29.878 | 67.771           | 143.56 | 295.13 | 598.28  | 1204.58 |  |
| 3            | 1.500     | 11,250 | 30,750 | 69.750           | 147.75 | 303.75 | 615.75  | 1239.75 |  |
| Ũ            | 1.750     | 11.917 | 31.648 | 71.787           | 152.06 | 312.62 | 633.73  | 1275.95 |  |
|              | 1.750     | 11.565 | 31.821 | 71.658           | 151.33 | 310.68 | 629.37  | 1266.76 |  |
| 4            | 2.000     | 12.250 | 32,750 | 73,750           | 155.75 | 319.75 | 647.75  | 1303.75 |  |
| -            | 2.250     | 12.976 | 33,706 | 75.904           | 160.30 | 329.09 | 666.66  | 1341.82 |  |
|              | 2.250     | 12.509 | 33.764 | 75.544           | 159.10 | 326.22 | 660.46  | 1328.94 |  |
| 5            | 2.250     | 13.250 | 34.750 | 77.750           | 163.75 | 335.75 | 679.75  | 1328.94 |  |
|              | 2.750     | 14.035 | 35,765 | 80.020           | 168.53 | 345.55 | 699.60  | 1407.69 |  |
|              | 2.750     | 13,453 | 35,707 | 79.431           | 166.88 | 341.77 | 691.56  | 1391.13 |  |
| 6            | 3.000     | 13.453 | 36.750 | 1                | 171.75 | 341.77 | 711.75  | 1431.75 |  |
|              | 3.250     | 15.094 | 37.823 | 81.750<br>84.137 | 176.77 | 362.02 | 711.75  | 1431.75 |  |
|              |           |        |        |                  |        |        |         |         |  |
| -            | 3.250     | 14.397 | 37.651 | 83.317           | 174.65 | 357.32 | 722.65  | 1453.31 |  |
| 7            | 3.500     | 15.250 | 38.750 | 85.750           | 179.75 | 367.75 | 743.75  | 1495.75 |  |
|              | 3.750     | 16.154 | 39.882 | 88.254           | 185.00 | 378.49 | 765.47  | 1539.43 |  |
| -            | 3.750     | 15.341 | 39.594 | 87.204           | 182.42 | 372.86 | 753.74  | 1515.50 |  |
| 8            | 4.000     | 16.250 | 40.750 | 89.750           | 187.75 | 383.75 | 775.75  | 1559.75 |  |
|              | 4.250     | 17.213 | 41.940 | 92.371           | 193.23 | 394.96 | 798.40  | 1605,30 |  |
|              | 4.248     | 16.285 | 41.537 | 91.090           | 190.20 | 388.41 | 784.83  | 1577.68 |  |
| 9            | 4.500     | 17.250 | 42.750 | 93.750           | 195.75 | 399.75 | 807.75  | 1623.75 |  |
|              | 4.767     | 18.272 | 43.998 | 96.488           | 201.47 | 411.42 | 831.34  | 1671.16 |  |
| 10           | 4.720     | 17.229 | 43.480 | 94.977           | 197.97 | 403.95 | 815.92  | 1639.87 |  |
|              | 5.000     | 18.250 | 44.750 | 97.750           | 203.75 | 415.75 | 839.75  | 1687.75 |  |
|              | 5.296     | 19.331 | 46.057 | 100.604          | 209.70 | 427.89 | 864,27  | 1737.03 |  |
|              | 5.192     | 18.173 | 45.424 | 98.863           | 205.74 | 419.50 | 847.02  | 1702.05 |  |
| 11           | 5.500     | 19.250 | 46.750 | 101.750          | 211.75 | 431.75 | 871.75  | 1751.75 |  |
|              | 5.826     | 19.812 | 48.115 | 104.721          | 217.93 | 444.36 | 897.21  | 1802.90 |  |
|              | 5.664     | 19.675 | 47.367 | 102.750          | 213.52 | 435.05 | 878.11  | 1764.23 |  |
| 12           | 6.000     | 20.250 | 48.750 | 105.750          | 219.75 | 447.75 | 903.75  | 1815.75 |  |
|              | 6.356     | 20.841 | 50.174 | 108.838          | 226.17 | 460.82 | 930.14  | 1868.77 |  |
|              | 6.136     | 20.647 | 49.310 | 106.636          | 221.29 | 450.59 | 909.20  | 1826.42 |  |
| 13           | 6.500     | 21.250 | 50.750 | 109.750          | 227.75 | 463.75 | 935.75  | 1879.75 |  |
|              | 6.885     | 21.871 | 52.232 | 112.955          | 234.40 | 477.29 | 963.07  | 1934.64 |  |
|              | 6.608     | 21.619 | 51.253 | 110.523          | 229.06 | 466.14 | 940.29  | 1888.60 |  |
| 14           | 7.000     | 22.250 | 52:750 | 113.750          | 235.75 | 479.75 | 967.75  | 1943.75 |  |
|              | 7.415     | 22.900 | 54.290 | 117.072          | 242.63 | 493.76 | 996.01  | 2000.51 |  |
|              | 7.080     | 22.590 | 53.197 | 114,409          | 236.83 | 481.68 | 971.39  | 1950,79 |  |
| 15           | 7.500     | 23.250 | 54.750 | 117.750          | 243.75 | 495.75 | 999.75  | 2007.75 |  |
|              | 7.944     | 23.929 | 56.349 | 121.188          | 250.87 | 510.23 | 1028.94 | 2066.38 |  |
| STEP<br>SIZE | .5        | 1      | 2      | 4                | 8      | 16     | 32      | 64      |  |

TABLE 9 ABSOLUTE DECODER OUTPUT CURRENT LIMITS IN μA CONFORMING TO BELL D3 COMPANDOR TRACKING SPECIFICATIONS

The decoder output current values which comply with the Bell D3 compandor tracking requirements are presented in Table 9. A similar table can be generated for the CCITT A-law compandor tracking specification. The corresponding encode output values can be derived from the decode output values by adding a half a step to all entries in a given decode table. The specified limit values include the combined effects of chord end point deviations, step nonlinearity, encode output errors, full scale current deviation from ideal, full scale symmetry error, zero scale current error, full scale drift, and output impedance change over the specified voltage compliance and temperature ranges. The adjacent step current levels in Table

9 for any particular Companding DAC will not overlap, as might be implied from the presented minimum and maximum values, because the device is guaranteed to be monotonic.

If the decode output limits for the  $\mu$ -law Companding DAC are specified to be  $\pm 1/2$  step from the ideal values, Table 9 can be replaced by a similar table. The most important difference between the two tables would be found in the limit values corresponding to the lower step current values in chords 1 through 7. The approximate representations of  $\pm 1/2$  step,  $\pm 1$  step limits and the corresponding Bell D3 compandor tracking limits in Table 9 are illustrated in Figure 13.




Fig. 13. Output Current Limit Diagrams for D3,  $\pm 1/2$  Step, and  $\pm 1$  Step Tolerance Specifications.

#### **Parametric Analysis and Recommendations**

A detailed specification for a digital-to-analog converter should include information about important DAC parameters such as resolution, monotonicity, dynamic range, settling time, nonlinearity, full scale and zero scale current errors, gain error, output voltage compliance, input, output and reference signal levels, operating temperature range, power supply range and power dissipation.

The resolution of a DAC is determined by the maximum number of digital input combinations which can be used to generate analog output signals. The resolution for Companding DACs with sign-plus-7 bit digital data input signals is ±128 steps. A converter is monotonic if its analog output always increases with an increase in the digital value of the input data code. Monotonicity for the Am6070/71/72/73 devices, is guaranteed over the full operating temperature range and for both groups of 128 steps. Two parameters which are used to describe nonlinear errors in a DAC's transfer function are the DAC's nonlinearity and the differential nonlinearity error. The nonlinearity of a Companding DAC is defined as the maximum deviation of the actual output values from an ideal piece-wise linear characteristic calculated from measurements of the actual full scale and zero scale current values. These two current measurements can be used to compute the corresponding theoretical chord endpoint values, and nonlinearity is measured as the difference between this calculated transfer characteristic and the actual current values at the output of the DAC. The differential nonlinearity of the device is a measure of how much any single step current value varies with respect to its theoretical value, (calculated from the actual full scale output current). Differential nonlinearity of ±1/2 step will ensure monotonic behavior. These errors and all other transfer function related errors are specified for the Am6070 Companding DAC Family by the limit current values in the corresponding Absolute Decoder Output Current Level Table.

The DAC's current outputs have a very high impedance, and the output current will not change its value significantly with changes in the applied voltage at the DAC's outputs. The output voltage compliance range is defined as the maximum range of voltages, at the DAC's output, that can be sustained while meeting the output current specifications. The absolute maximum output voltage swing, ( $I_{REF} = 528\mu$ A), is specified between V- plus 10V and V- plus 36V, where V- is the Companding DAC's negative power supply. The maximum range for the reference inputs V<sub>R(-)</sub> and V<sub>R(+)</sub> is specified to be between the V- and V+ power supply values. The maximum power supply range, V+ to V-, is specified at 36V, and maximum power dissipation for temperatures less than 100°C is rated at 500mW.

The settling time for a DAC is defined as the elapsed time, after an input code transition, required for the DAC's output to reach a final value within specified limits. These limits are generally  $\pm 1/2$  of the corresponding step current value. The settling time is usually specified for the input code transition from zero scale to full scale value, and for the Companding DAC Am6070 family the typical value is 300ns. However, this is not the worst case transition. Because of the different step sizes, the output current settling error band changes as the chord current changes, becoming smaller for lower chords. Settling times in chord 7 are measured when the output settles within  $\pm 32\mu A$  of its final value, while settling times in chord 0 are measured when the output settles to within  $\pm .25\mu$ A of it's final value. The worst case transition is, therefore, the transition from full scale current down to zero scale current value, and requires a settling time of 4µs for µ-law DACs and 2.5µs for A-law DACs.

The currents of each of the four Companding DAC's analog outputs can be measured using the circuit shown in Figure 14. This circuit contains 4 resistors, R1, R2, R3, R4, and two operational amplifiers, A1 and A2. Resistor tolerances of 0.1% give 0.1% output measurement error (approximately  $2\mu A$  at full scale). The input offset current of the operational amplifier also increases the output measurement error. This error is most significant near zero scale. The Am101A and Am308 devices, for example, may be used for A1 and A2, since their maximum offset currents which would add directly to the measurement error, are only 10nA and 1nA, respectively. The input offset voltage of the amplifiers, with output resistor values of  $2.5k\Omega$ , also contributes to the output measurement error by a factor of 400nA for every mV of offset voltage. Therefore, to minimize this error, the offset voltages of A1 and A2 should be nulled.




Fig. 14. Companding DAC Output Current DC Test Circuit.

The recommended operating range for the reference current  $I_{REF}$  is 0.1mA to 1.0mA. The full scale output current,  $I_{FS}$ , is a linear function of the reference current, and may be approximated using the equation  $I_{FS}=3.9 \cdot I_{REF}$ . This tight relationship alleviates the requirement for trimming the  $I_{REF}$  current if the  $R_{REF}$  resistors' values are within  $\pm 1\%$  of the calculated value. Lower values of  $I_{REF}$  will reduce the negative power supply current, and will increase the reference amplifier negative common mode input voltage range. However, the device accuracy specifications are not guaranteed at reference currents below 0.5mA.

The ideal value for the reference current, (V<sub>REF</sub>/R<sub>REF</sub>), is 528µA for µ-law and 512µA for A-law Companding DACs. The corresponding ideal full scale decode current values are 2007.75µA and 2016µA, respectively. A percentage change from the ideal I<sub>REF</sub> value produced by changes in the V<sub>REF</sub> or R<sub>REF</sub> values produces the same percentage change in the decode and encode output current values. The positive voltage supply, V+, may be used, with certain precautions, for the positive reference voltage. In this case, the reference resistor R<sub>REF(+)</sub> should be split into two resistors and their junction bypassed to ground with a capacitor of about 0.01µF. The total resistor value should provide the required reference current. The R<sub>REF(-)</sub> resistor value should approximately equal the R<sub>REF(+)</sub> value in order to compensate for errors caused by the reference amplifier's input bias current.


An alternative to the positive reference voltage biasing is the application of a negative voltage to the  $V_{R(-)}$  terminal through the resistor  $R_{REF(-)}$  with the  $R_{REF(+)}$  resistor tied to ground. The advantage of this arrangement is the presence of very high impedance at the  $V_{R(-)}$  terminal while the reference current flows from ground through  $R_{REF(+)}$  into the  $V_{R(+)}$  terminal.

The Companding DAC can be used as a multiplying DAC by varying the reference current. It is important that the reference current have a DC component that guarantees an uninterrupted flow of current INTO the V<sub>R(+)</sub> terminal. The input reference amplifier has sufficient bandwidth and slew rate, (0.12mA/µs minimum), to handle small signal inputs up to 5% of reference current at frequencies up to 500KHz, and large signal inputs of up to 50% of reference current at frequencies up to 80kHz.

The Companding DAC has a wide output voltage compliance suitable for driving a variety of loads. Using the ideal recommended value for  $I_{REF}$  and V = -15V, the positive voltage compliance limit is +18V and the negative voltage compliance limit is -5.0V. For other values of  $I_{REF}$  and V-, the negative voltage compliance limit,  $V_{OC(-)}$ , may be calculated as follows:

 $V_{OC(-)} = (V-) + 2 (I_{REF} \bullet 1.55 k\Omega) + 8.4V,$ 

The V<sub>LC</sub> input controls the input logic threshold voltage, allowing the device to interface with various logic families. This input should be placed at a potential which is 1.4V below the desired logic input switching threshold. Two external discrete circuits which provide this function for non-TTL driven inputs are shown in Figure 15. For TTL-level logic inputs, the V<sub>LC</sub> input should be grounded. If negative voltages are applied at the digital logic inputs, they must have a value which is more positive than -5V.





With the V- voltage between -15V and -11V, the V<sub>OC(-)</sub> value, the input reference common mode voltage range, and the logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- value chosen. With V+ between +5V and +15V, the reference amplifier common mode positive voltage range and the V<sub>LC</sub> input values are reduced by an amount equivalent to the difference between +15V and the V+ value chosen.

#### TYPICAL CIRCUIT APPLICATIONS

#### **Basic Circuit Connections**

The Companding DAC belongs to the class of multiplying D to A converters with true current outputs. The input reference current can be generated by a unipolar constant reference voltage source or by a bipolar AC reference voltage. The applied bipolar reference source usually modulates the reference current, IREF, supplied from the constant reference voltage as shown in Figure 16. Figure 16a shows a high input impedance configuration where the bipolar input signal VIN modulates the voltage level at the  $V_{R(+)}$  input by forcing the voltage across R<sub>REF</sub> to be V<sub>REF</sub> - V<sub>IN</sub>, which in turn modifies IREF. Figure 16b shows low input impedance connections, where IREE equals the sum of the DC reference current from V<sub>BEE</sub> and the AC input current from V<sub>IN</sub>. For both low impedance and high impedance connections, the minimum reference current value at the reference input,  $V_{R(+)}$  should be at least 0.1mA and the maximum value should not exceed 1.0mA.

The wide output voltage compliance range,  $(-5V \text{ to } +18V \text{ with } I_{REF} = 528\mu\text{A}$  and V- = -15V), allows a variety of loads to be driven. Two typical connections are shown in Figure 17. Voltage output relationships for single ended and differential resistive output connections are described in the output voltage table of Figure 17a. The reference current in this resistive load example is set to be  $528\mu\text{A}$  ( $\mu$ -law Companding DAC). The resulting negative voltage generated by the cur-




Fig. 16. Companding DAC's Multiplying Connections.

rents at the outputs A, B, and C, does not exceed the minimum value of -5V, which corresponds to the lower limit of the output voltage compliance range. In the example with balanced load connections, the sum of the common mode voltage,  $V_{CM}$ , and the differential voltage across the load should also be within the -5V and +18V output voltage compliance limit.




Fig. 17. Companding DAC's Output Connections.

### **Companding DAC**

Operational amplifiers and/or comparators can be driven by Companding DACs. The circuits shown in Figure 18 demonstrate various voltage ranges which can be achieved at the outputs of operational amplifiers. The circuit in Figure 18a provides 0V at the op-amp output whenever the E/D input is set to logic 1. When the circuit is in the decode mode,  $E/\overline{D} = 0$ the output voltage polarity is determined by the sign bit input level. With the sign bit set low, the IOD(-) output is active and the corresponding full scale output current,  $I_{FS} \approx$ 2mA, will generate a maximum negative voltage of -5V at the op-amp's positive input. The chosen resistor values and their connections provide the op-amp with a gain of 2 and a maximum negative output voltage of -10V. With the sign bit set high the  $I_{OD(+)}$  output is active and the op-amp's negative input will be held at virtual ground. With a full scale current of 2mA flowing into the IOD(+) pin, the op-amp will act as a transconductance amplifier supplying 2mA to the IOD(+) pin via the 5k $\Omega$  feedback resistor. This current will generate a maximum of +10V at the output, which will make the total output voltage swing between -10V and +10V. The circuit in Figure 18b similarly provides a voltage swing between -5V and +5V across the output capacitor. The output dynamic range expander circuit connections, shown in Figure 19, extend the µ-law Companding DAC's dynamic range from 72dB to 78dB. The A-law Companding DAC's dynamic range can be similarly increased from 62dB to 66dB. In this circuit, the outputs  $I_{OD(+)}$  and  $I_{OE(+)}$  are tied together, and  $I_{OD(-)}$  and  $I_{OE(-)}$  are tied together; the  $E/\overline{D}$  input is used as a fifth step which represents the least significant digital data input, and provides the desired interleaving between the encode and decode current levels. Each chord now contains 32 uniform steps, with the smallest step size value  $0.25\mu$ A and the largest value  $32\mu$ A. The resulting full scale current is equal to the corresponding full scale encode current value, and the ratio between the full scale current value and the smallest current step value,  $I_{FS}/0.25$ , exceeds 8000 for the  $\mu$ -law Companding DAC. The smallest and the largest current step sizes will generate 0.625mV and 80mV changes, respectively, at the op-amp output.

Digital inputs SB and  $E/\overline{D}$  can be used together with data inputs B1 through B7 to provide an output multiplexing capability when connected as shown in Figure 20. The logarithmic digital attenuator circuit combines the companding DAC's multiplying capabilities with the multiplexing function which is accomplished by using the SB and  $E/\overline{D}$  inputs as channel select inputs. The analog signal, V<sub>IN</sub>, applied at the V<sub>R(-)</sub> reference input can be attenuated by approximately 0.3dB per step and 6dB per chord, throughout most of the output dynamic range. The SB and  $E/\overline{D}$  inputs provide signal switching combinations which will multiplex the attenuated analog signal into four different analog channels.




Fig. 18. Some Output Voltage Expansion Schemes.

# **Companding DAC**




Fig. 19. Output Dynamic Range Expander.




Fig. 20. Logarithmic Digital Attenuator.

For applications where the output dynamic range is to be smaller than 78dB, the circuit connection shown in Figure 21 can be used. With given  $V_{REF}$  and  $V_{IN}$  values, there are three resistor values,  $R_{REF}$ , R1, and R2, which need to be determined. The starting assumption is that a maximum gain of unity from  $V_{IN}$  to  $V_{OUT}$ , (0dB), is achieved with all digital inputs set to logic 1. The digital inputs all set to logic 0 will determine the minimum gain of the circuit and consequently the desired output dynamic range. Considering the currents flowing through resistors R1, R2, and  $R_{REF}$ , and the DAC's output with digital inputs at all 1's, the following relationships can be established:

$$I_{R1} = V'_{OUT}/R1 = I_{OUT} + I_{R2}; I_{OUT} \approx 3.8 I_{REF}; I_{R2} = V_{IN}/R2;$$
$$I_{REF} = (V_{REF} - V_{IN})/R_{REF}$$
(1)

The relationship between output voltages  $V'_{OUT}$  and  $V_{OUT}$  and input voltages,  $V_{\text{REF}}$  and  $V_{\text{IN}}$ , can be expressed as follows:

$$V'_{OUT} = 3.8 (R1/R_{REF}) V_{REF} - [3.8(R1/R_{REF}) + R1/R2] \cdot V_{IN}$$
(2)

$$V_{OUT} = -[3.8 (R1/R_{REF}) + R1/R2] \cdot V_{IN}$$

In order to have unity gain,  $V_{OUT}/V_{IN}=$  1, the coefficient for  $V_{IN}$  in the equations (2) must also be 1:

$$-[3.8 (R1/R_{REF}) + R1/R2] = 1$$
(3)

Two additional conditions for calculating R<sub>REF</sub>, R1 and R2 values are the minimum gain value  $G_{min}$ , and the requirements for the minimum and maximum I<sub>REF</sub> values, 0.1mA and 1mA, respectively:

$$G_{\min,dB} = 20 \log [V_{OUT}/V_{IN}] = -20 \log (R2/R1),$$
 (4)

and 
$$0.1\text{mA} \leq (V_{\text{REF}} - V_{\text{IN}})/R_{\text{REF}} \leq 1\text{mA}$$
 (5)

The op-amp output in Figure 21 has a DC component that will be attenuated as well as the AC input signal. The output coupling capacitor is used to remove the DC level. However, during switching, the change in DC level will cause a step transient or "click" at the output.




Fig. 21. AC Coupled Digital Attenuator, Adjustable Range.

#### **Operating Modes**

The Companding DAC has two basic operating modes, decode and encode, which are controlled by the Encode/ Decode, E/D, input signal. A logic 0 applied to the E/D input places the Companding DAC in the decode mode, and current will flow into the  $I_{OD(+)}$  or  $I_{OD(-)}$  output, depending on the state of the sign bit, SB, input. A logic 1 at the E/D input places the Companding DAC in the encode mode, which differs from the decode mode by a half step offset current in each chord, and current flows into one of the  $I_{OE}$  outputs.

The basic decoder connection for the Companding DAC is shown in Figure 22. The E/ $\overline{D}$  input is grounded, which keeps the Companding DAC in the decode mode. The eight digital data inputs generate an output decode current which is converted by an operational amplifier to a bipolar voltage, E<sub>0</sub>. Several discrete E<sub>0</sub> values are tabulated in Figure 22 for both  $\mu$ -law and A-law versions of Companding DACs. The values indicated in parenthesis correspond to the A-law Companding DAC.

The Companding DAC can be used together with a Successive Approximation Register, SAR, a comparator, and additional SSI logic elements to perform the encoding or compression of an analog signal. The circuit, Figure 23, represents an Analog-to-Digital data conversion system. The first task of this system is to determine the polarity of the incoming analog signal and to generate a corresponding SB input. When the proper START, S, and CONVERSION COMPLETE, CC, signal levels are set, the first clock pulse sets the MSB output of the SAR, Am2502, to a logic 0 and sets all other parallel digital outputs to logic 1 levels. At the same time, the flip-flop is triggered, and its output provides the  $E/\overline{D}$  input with a logic 0 level. No current flows into the IOE outputs. This disconnects the converter from the comparator inputs, and the incoming analog signal can be compared with ground which is applied to the opposite comparator input. The resulting comparator output is fed to the Am2502 serial data input, D, through an exclusive-or gate. At the same time, the other input to the exclusive-or gate is held at a logic 0 level by the logic shown in Figure 23. This exclusive-or gate inverts the comparator's outputs whenever a negative signal polarity is detected. This maintains the proper output current coding, i.e., all ones for full scale and all zeros for zero scale.

The second clock pulse changes the  $E/\overline{D}$  input back to a logic 1 level because the  $\overline{CC}$  signal changes. It also clocks the D input signal of the Am2502 to its MSB output, and transfers it to the SB input of the Companding DAC. Depending upon the SB input level, the Companding DAC's output current will flow into the  $I_{OE(+)}$  or  $I_{OE(-)}$  output.




Fig. 22. Detailed Companding DAC Decoder Connection.




Fig. 23. Detailed Companding DAC Encode Connection.

Nine clock pulses are required to obtain a digital, noncomplemented, binary representation of the incoming analog signal at the eight Am2502 digital outputs. The resulting analog output signal is compared with the analog input signal after each of the nine successive clock pulses. The analog input signal should not be allowed to change its value during the data conversion time. In high speed systems, fast changes of the input analog signals are usually prevented by using sample and hold circuitry.

When the Companding DAC is used in a feedback loop with a SAR, the data input transitions in the successive approximation search technique exhibit a maximum change of two adjacent bits, and the starting pattern is 0111 1111. The next successive pattern after the first iteration, will be either 00111111 or 10111111. The worst case settling times are experienced during step bit changes in chord 0, where the output current must settle to  $\pm 0.25 \mu$ A. The worst case settling time is about 600ns for code changes in the upper end of chord zero and 1800ns for code changes near zero. The system clock must take into account the settling time of the DAC, the switching speed of the comparator and the time delays in the SAR. In general, the DAC is the slowest component, (comparator Am311's delay is about 200ns and SAR delays are about 46ns), and will determine the clock rate. For optimum accuracy the clock rate should accommodate the 1800ns settling time near zero scale current. However, faster clock rates (1100ns-1800ns) can be used with some degradation in accuracy for signals near zero.

#### Microprocessor Based Data Acquisition Systems Applications

High output resolution with guaranteed monotonicity over its entire dynamic range and digitally controllable inputs makes the Companding DAC very attractive for application in data acquisition and control systems. The encoding capability, in particular, provides an acquisition system with considerable flexibility, limited only by the rate of change of the acquired analog input signals.

A typical data acquisition system using the Companding DAC is shown in Figure 24. The A to D data conversion procedure is controlled by the 9080A Microprocessor set, (Am9080A 8-bit Microprocessor, Am8224 Clock Generator and Driver, and Am8238 System Controller and Bus Driver). The START one-shot circuit, Am26S02 will be activated by the START A/D command, ( $\overline{CS} = 0$ ,  $\overline{IOW} = 0$ ), which will initiate the A to D procedure by setting the  $\overline{S}$  input of the SAR circuit, Am2502, to a logic 0. The width of the one-shot pulse must be greater than the period of the DATA CLOCK signal to initialize the SAR logic. The duration of DATA CLOCK period must accommodate the worst settling time of the DAC and comparator Am311, to ensure valid data at the SAR input. The one-shot circuit may be eliminated, provided that the expected worst case settling time does not exceed 1µs and the SYSTEM CLOCK,  $\phi$ 1, does not exceed 2MHz. The first data clock after S goes low sets the CC output high, which in turn switches the input sample and hold circuit, (LF198), into the hold mode and puts the microprocessor into a wait state. After eight subsequent DATA CLOCK periods, (8 x 2µs), the conversion complete signal, CC, changes from logic 1 to logic 0, which puts the S & H circuit into the sample mode and allows the microprocessor to resume its functions by removing the logic 0 from the RDYIN input of the Am8224 chip. With a logic 1 at the SAR's S input, the DATA CLOCK cannot change the SAR's digital data outputs after completion of conversion. Thus, these outputs will be stable and available for subsequent interrogation. The microcomputer will issue a READ A/D command, ( $\overline{CS} = 0$ ,  $\overline{IOR} = 0$ ), which enables the threestate data buffer, Am25LS241, and transfers the data outputs of the SAR to the system data bus and into the micro-




Fig. 24. Microprocessor Controlled Data Acquisition System.

processor's accumulator. A subsequent memory write command, then stores this data in the desired memory location. For the next A to D data conversion, the microprocessor must generate another START A/D signal. An A to D data acquisition can be achieved using only three 9080A instructions.

OUT (to ADC device) –generation of START A/D command IN (from ADC device) –generation of READ A/D command STA (to MEMORY) –store digital representation of the acquired analog signal into memory

If the required nine DATA CLOCK periods present a prohibitively long wait state for the processor, the A to D procedure can be more efficiently handled using a suitable interrupt scheme. The logic shown in Figure 25 illustrates the A to D and D to A conversion using three interrupts. The external interrupt signal, VALID RECEIVE DATA, which initializes the A to D conversion, is received and processed by the Am9519 Universal Interrupt Controller. It's output, GINT, is recognized by the 9080A Microprocessor logic and generates the INTA signal at the output of the Am8238. The VALID RECEIVE DATA signal will cause the receive S & H circuit to switch into the hold mode after 5µs, via Am26S02 and associated flipflop circuitry. This delay is needed to satisfy the sample time requirements for the (Am)LF398 S & H circuit, with  $C_{h}$  = 1000pF. This one-shot circuit may be eliminated if the analog input data is maintained unchanged for about 25µs after recognition of the VALID RECEIVE DATA signal. Upon receipt of an INTA signal, the Am9519 provides the address of an appropriate subroutine to the CPU. This subroutine will initiate the A to D conversion by generating the START A/D command. After A to D conversion is complete, the DATA READY signal, identical to the CC signal, generates an interrupt for the 9080A microprocessor to read and store the results of the A to D data conversion via an octal, non-inverting, three-state driver, the Am25LS241A. The CC signal at the same time will

switch the receiving S & H circuitry into the sample mode. Two sequences of 9080A instructions which perform the acquisition operations described are detailed in Table 10. The corresponding functional flow charts are shown in general form in Figure 26.

The addition of SSI logic shown in Figure 25 generates signals CS2 and CS3 which transmit an analog signal generated by the DAC from digital information stored in the system memory. An external interrupt request for transmission of the analog signal, TRANSMISSION REQUEST, will initiate the D to A conversion subroutine. A corresponding word in memory will be fetched into the 9080A accumulator and then latched into the Am25LS374, Octal D type register, via signals CS2 and IOW. At the same time, the non-inverting three-state data bus transceivers, Am8T28, will be turned to the direction which corresponds to the D to A conversion procedure. The latch captures valid 9080A accumulator data, which will be used as the digital inputs throughout the D to A conversion procedure. The next instruction in sequence will be a command to start sampling the Companding DAC's decode outputs,  $(\overline{CS3} = 0, \overline{IOW} = 0)$ , which will be already settled. Assuming that one 9080A I/O instruction takes about 5µs at a system clock frequency of 2MHz, the next command in the instruction sequence may generate a signal VALID TRANS-MISSION DATA, (CS3 = 0, IOR = 0), which will put the transmission S & H circuitry into the hold mode and return the data transceivers, Am8T28, to the direction which corresponds to the A to D conversion procedure. Input data for the Companding DAC is supplied by the SAR circuitry. A sequence of 9080A instructions which could handle the D to A conversion procedure and analog signal transmission through the programming I/O interrupt scheme shown, is presented in Table 10. The corresponding functional flow chart is shown in Figure 26.




Fig. 25. Microprocessor Controlled Single Channel Transceiver Converter System.




Fig. 26. Functional Interrupt Subroutine Flow Charts for Data Transceiving Converter.

#### TABLE 10 INTERRUPT SUBROUTINES FOR SINGLE CHANNEL DATA TRANSCEIVING CONVERTER SYSTEM IMPLEMENTED WITH 9080A INSTRUCTIONS

| VALID RECEIVE DA  | TA Interrupt Subroutine:                                                                                  |
|-------------------|-----------------------------------------------------------------------------------------------------------|
| OUT (to ADC)      | -Generate START A/D command.                                                                              |
| EI                | <ul> <li>Enable other CPU interrupts.</li> </ul>                                                          |
| RET               | - Return to main program.                                                                                 |
| DATA READY Interr | upt Subroutine:                                                                                           |
| STA (to TEMP)     | - Save accumulator content.                                                                               |
| IN (from ADC)     | <ul> <li>Read digital results from SAR outputs into accumulator.</li> </ul>                               |
| STA (to Memory)   | <ul> <li>Store accumulator's content into memory.</li> </ul>                                              |
| LDA (from TEMP)   | <ul> <li>Restore accumulator's content before subroutine.</li> </ul>                                      |
| EI                | <ul> <li>Enable other CPU interrupts.</li> </ul>                                                          |
| RET               | - Return to main program.                                                                                 |
| TRANSMISSION RE   | QUEST Interrupt Subroutine:                                                                               |
| STA (to TEMP)     | - Save Accumulator content.                                                                               |
| LDA (from DATA)   | <ul> <li>Load accumulator with digital data which will be converted to an analog signal.</li> </ul>       |
| OUT (to LATCH)    | - Output data for D to A conversion to the latch circuit and START D/A conversion.                        |
| OUT (to DAC)      | - Generate Transmission SAMPLE command for S & H circuitry, $\overline{CS3} = 0$ , $\overline{IOW} = 0$ . |
| IN (from DAC)     | - Generate Transmission HOLD command for S & H circuitry, and VALID TRANSMISSION DATA signal.             |
| LDA (from TEMP)   | <ul> <li>Restore accumulator's content before interrupt subroutine.</li> </ul>                            |
| EI                | - Enable other CPU interrupts.                                                                            |
| RET               | - Return to main program.                                                                                 |

#### Motion Control Systems Applications

The high resolution and accuracy of the Companding DAC transfer function for small output signal levels provide a very smooth and precise analog control signal to devices whose outputs are voltage or current dependent. However, when major disturbances are detected in the system, the Companding DAC will produce correspondingly larger control analog signals which cause very fast output response of the controlled analog device. Figure 27 shows the Companding DAC used in a feedback loop to provide a small analog error signal to control the speed and direction of a voltage controlled motor in order to properly position the shaft. The shaft encoder generates an 8-bit digital word which represents the current shaft position of the motor.

There are 256 discrete positions of the shaft which can be identified at the shaft encoder's output. This output will be

sampled and latched using an 8-bit register, Am25LS273. The sampling rate is determined by dividing the time for one shaft revolution at the motor's highest speed by 256. The maximum rate will be limited by propagation delays through the comparator and ALU chips and by the settling time of the Companding DAC. The output of the shaft position sampling register, data "B", is digitally compared with the desired shaft position, data "A". The magnitude of the difference between digital words "A" and "B" is directly porportional to the error of the motor shaft position. The sign of this digital subtraction provides information about the polarity of the analog error signal which drives the motor in the direction necessary to decrease the error. The speed of the motor is proportional to the magnitude of the error |A-B|. The sign and magnitude of the error are determined by two comparator chips, (Am9324 Four-Bit Comparator), and two ALU chips, (Am25LS381




Figure 27. Nonlinear, Computer Controlled, Digital-to-Shaft-Position Conversion System.

Four-Bit Arithmetic Logic Unit). The end of the motor shaft correction procedure is indicated to the computer via the comparator's output "A=B".

The eight digital bits of the error magnitude |A-B| are applied to the seven data inputs of the Am6070 and to the  $E/\overline{D}$  input. The Am6070 outputs are connected to provide 32 steps per chord, which totals 256 steps or a 78dB output dynamic range. The smallest and largest step sizes are  $0.25\mu A$  and  $32\mu A$ , respectively. The sign bit value is taken from the "A>B" output of the comparator circuit, and determines the polarity of the op-amp, (Am)LF356, output voltage.

The computer function in Figure 27 is mainly confined to initializing the shaft correction procedure by latching the desired shaft position, data "A". Clear commands may be issued during the power-up procedure in order to bring the motor shaft to some initial position. The application of the Companding DAC with its nonlinear transfer characteristic and its non-uniform step sizes which are proportional to the magnitude of the error, |A-B|, significantly reduces system transient response effects such as over-shoots and ringing while minimizing the time required to reach the new shaft position. The system can be programmed to be either critically damped (minimum response time) or under damped (no overshoot).

Figure 28 shows a Companding DAC in a feedback loop which provides small analog error signals for control of the velocity of a voltage controlled motor. This is a paper cutting control system where paper is unwound from a feed roll and cut to size by a mechanical knife. In this application the Companding DAC is in the velocity feedback path and its output is used to generate a velocity profile command signal. The motor rotation is initiated from a front panel by depressing the START button. A COUNT-UP command from a microprocessor sets the binary counter to its count up mode, which drives the Companding DAC inputs. When some predetermined number of counts has been reached, the counter stops and the Companding DAC is held at a constant output value. The incremental encoder produces pulse counts proportional




Fig. 28. Paper Cutting Control System.

to the distance of paper travel. The desired paper size expressed as a number of incremental encoder pulse counts is stored in a CPU storage register. The outputs of the incremental encoder are constantly accumulated in an internal CPU counter and are compared with the content of the CPU storage register throughout the entire velocity control procedure. When a match is found, the corresponding COUNT DOWN command is issued to the counter, the internal counter is cleared, and a new value is loaded into the internal storage register.

The values which control the velocity of the motor are stored in a register, external to the CPU, and its content is compared with the outputs of a binary up/down counter during the motor's acceleration and deceleration phases. Whenever a match is achieved, an interrupt signal will be generated and the working mode of the external counter changes. The final stop position is approached in a well controlled manner which stops the paper and cuts it with a minimum of overshoot and error.

Figure 29 shows the necessary logic for generation of the velocity profile control signal. The CPU will first load the external storage register, Am25LS273, via the LOAD signal, to the desired count-up value for the external up/down counter, Am25LS193. Upon recognition of the START request, the CPU issues the COUNT-UP command which enables the 8-bit comparator chip, Am25LS2521. The zero initial digital code at the Companding DAC inputs produces zero voltage at the output, VOUT. Every enabled conversion clock pulse will increase the Companding DAC output current by a corresponding amount, and the  $V_{\mbox{OUT}}$  increases in accordance with the Companding DAC transfer characteristic. This portion of the velocity profile control signal corresponds to the motor acceleration phase. When the counter outputs match the content of the external storage register, the interrupt signal INT1 is generated, and the UP flip-flop is reset.

This stops the up/down counter and the motor continues to rotate with a constant velocity, V1. Duration of the acceleration phase depends on the value initially stored in the external storage register and the frequency of the conversion clock. Upon recognition of the INT1 signal, the CPU will load a new value into the external storage register, which is used to decelerate the motor from velocity V1 to a lower velocity, V2.

During the constant velocity phase, V1, the encoder pulses accumulate in the CPU counter until the value "m", stored in the CPU internal storage register, is reached. At this time the CPU will issue a COUNT DOWN command and reload the internal storage register with the value "n". The sum of these two values, m+n, should represent the length of the paper expressed in encoder pulses. This value is "p" pulses shorter than the desired ideal paper length.

The COUNT DOWN command initiates the count-down mode of the external up/down counter, PHASE I, and enables the comparator. When the counter outputs match the value stored in the external storage register, the interrupt signal INT2 is generated and counting stops. The motor continues to rotate with some constant velocity, V2, which is significantly smaller than velocity V1. This velocity, V2, which is significantly smaller than velocity V1. This velocity, V2, is a function of the conversion clock frequency and the motor's mechanical parameters such as inertia, weight, etc. The mechanical parameters may cause synchronization difficulties between the second deceleration phase of the voltage waveform at  $V_{OUT}$  and the actual velocity of the motor. The velocity V2 is much smaller than V1 and allows a smooth, well controlled stop of the motor at the end of the PHASE II of count-down mode, and thus ensures the smallest possible overshoot and error.




Fig. 29. Microprocessor Controlled Generation of Motor Velocity Control Signal.

The INT2 signal automatically clears the external storage register to all zeros and informs the CPU that the deceleration PHASE I is complete. The CPU continues, internally, to accumulate the encoder pulses until their number becomes "n". At this time the CPU issues a new COUNT DOWN command to initiate PHASE II of the count-down mode, and reloads the internal storage register with a final number "p". This number, when summed with the previous two numbers "m" and "n", determines the final length of paper, m+n+p, and is accumulated in the internal CPU counter during PHASE II of counter's count-down mode. At the end of this phase, the INT3 signal is generated and counting stops. The number of encoder pulses in the internal counter will be compared with the number "p" stored in the internal storage register. If a satisfactory match is found, the CPU issues a CUT command to the paper cutting station and the paper is cut to the desired size. Finally, the CPU issues the CLEAR command to initialize the INT flip-flops and clear the internal counter. It also reloads both internal and external storage registers with appropriate values, so that a new velocity profile control signal can be generated. Much of the logic shown could be implemented in software, but this would require that much of the microprocessor resources be dedicated to this speed control function.

#### Audio System Applications

Audio system equipment applications require signal converters which can process bipolar analog audio signals within a  $\pm 10V$  range. A DAC, in an audio system, provides digital gain and/or attenuation of input audio signals. This requires a multiplying DAC, i.e., it must accept an audio signal either in single ended or differential form, and process it as a function of the digital control inputs. Ideally, an audio level control device provides an equal change, in dB, of relative signal level

between any two adjacent digital codes or steps throughout its entire output dynamic range. However, differences between steps which exceed 1dB can be annoying to the human ear. For high quality audio systems, the DAC must have low signal distortion, (on the order 0.05% or less over most of the dynamic range), large working dynamic range, (80dB or more), wide bandwidth, large signal to noise ratio, S/N, (80dB or more), and transient-free output gain-change operation which is independent of digital input states.

The Companding DAC with its multiplying feature and its ability to extend its dynamic range up to 78dB, satisfies or exceeds most of these requirements. It handles audio input signals up to  $\pm 10V$ , and its output signal distortion is 0.02% or less over most of the audio signal range. Its nominal level/ step resolution is 0.15dB, and its S/N ratio is 80dB or better when referred to a 1V output. However, its total useful audio dynamic range, with a maximum 1dB difference between two adjacent steps, is only 59dB, and its output exhibits DC gain step transient effects, due to the required DC bias current.

The Companding DAC's DC output current potential "click" effects must be suppressed for applications in audio systems where there are large changes in the digital input code. Figure 30 shows the connection for the necessary DC output current compensation. The output dynamic range can be adjusted by varying the value of resistor R2. To suppress the DC step transients, the current I<sub>2</sub> compensates for all DC changes in current I<sub>1</sub>. The I<sub>3</sub> current reflects only the AC changes in current I<sub>1</sub> and the current through resistor R2 due to changes in the V<sub>IN</sub> signal. This allows the attenuated V<sub>IN</sub> signal to be DC coupled through op-amp A2. The maximum gain for the circuit is assumed to be unity, (0dB), when all digital inputs are set

# **Companding DAC**




Fig. 30. DC Coupled Digital Attenuator, Adjustable Range.

at logic 1. A determination of the resistor values  $R_{REF+}$ , R1 and R2, was discussed in the section on the AC coupled digital attenuator. The  $R_{REF-}$  value should be identical to  $R_{REF+}$  value and the R3 and R4 values must be equal, so that the current,  $I_2$ , will compensate for the DC component of  $I_1$ .

The 1dB audio resolution requirement truncates approximately 19dB from the Companding DAC's total dynamic range of 78dB. The level ratio becomes greater than 1dB between the 9th and 8th step of chord 0, (0.25µA/step). If the 1dB resolution criterion is applied to a comparable sign-plus-13 bit linear DAC, the corresponding 1dB requirement also takes off 19dB, and the breakpoint occurs between the 9th and 8th step of the linear 13-bit DAC transfer characteristic. The subtle difference between the 13-bit linear DAC and the sign-plus-8 bit Companding DAC lies in the distribution of the dB ratio values within the steps of the 59dB workable audio dynamic range. For a linearly scaled 13-bit linear DAC, the level ratios in dB among the steps close to the full scale current are very small. The ratios increase as the step numbers decrease toward zero. On the other hand, the sign-plus-8 bit Companding DAC maintains a near constant 0.15dB between steps over the entire dynamic range, with the exception of steps in chord 0.

The 59dB working dynamic range is not wide enough for high quality audio systems which require an 80dB audio control range. To satisfy this requirement, two DACs can be cascaded with their digital inputs driven in parallel. The total dynamic range is now increased to 156dB and the working range, (1dB/step or less), is now approximately 106dB. A cascading scheme for Companding DACs, which also provides for DC transient-free operation, is shown in Figure 31. The advantage of the cascaded Companding DAC's scheme over a similar cascaded linear DAC's scheme is in the number of control bits required to achieve the 106dB range and in the 0.3dB/step uniform attenuation distribution

over most of the 106dB range. The audio signal,  $\rm V_{IN},$  is shown in Figure 31 as a single input.

All three Companding DACs in Figure 31 have their SB inputs tied to logic 1. The reference currents for all three DACs should be maintained at positive values throughout the attenuation procedure by proper selection of the input resistor,  $R_{\rm IN}$  =  $V_{\rm IN}/I_{\rm IN},$  where  $I_{\rm IN}$  <  $I_{\rm REF}.$  In Figure 31, the maximum  $I_{IN}$  value is equal to one half of the DC reference current, and the maximum value of VIN is only limited by the output voltage swings of operational amplifiers A2 and A3. The DC transient effects in the cascaded DACs are compensated for by using a Companding DAC followed by the A1 op-amp. The DC compensation circuitry is completely isolated and independent of the AC effects of the applied audio signal VIN, and the only critical requirement is matching R1 and RREF(+). The step sizes in all chords should be matched for all three Companding DACs. For audio signals with amplitudes not more negative than -5V, (Companding DAC's maximum negative output voltage is -5V), the A1 op-amp can be eliminated, and the positive inputs of the A2 and A3 op-amps can be driven by the DC compensating DAC directly.

Companding DACs, with their logarithmic transfer function, are natural generators for the attack and decay analog signal waveforms used in electronic organs and musical synthesizers. A waveform's attack, sustain, and decay times, together with additional harmonic content information, determine the sounds of a particular musical instrument. For example, woodwinds have very short attack and decay times. The circuit shown in Figure 32 generates trapezoidal-like waveforms with exponential rise and fall times under the control of an 8-bit microprocessor, Am9080A. Digital inputs are supplied by two pairs of 4-bit binary counters, Am25LS191, which are set to the Count Down mode. All of the counters are simultaneously loaded by the LOAD command which is decoded from the microprocessor's




Fig. 31. DC Coupled Cascaded Digital Attenuator.




Fig. 32. Microprocessor Controlled Waveform Generator, Attack, Sustain and Decay Signal Waveforms.

address signal combination. Companding DACs 1 and 2 are in the decode mode. The SB inputs are determined by the most significant data bit, DB7, which is stored in the flip-flop during counter loading. The Companding DACs' decode outputs which have the same polarity are tied together and fed into an LF356 operational amplifier. After the settling time required for the Companding DAC's outputs, the currents at the op-amp's inputs should be equal, and its output, VOUT, should be 0V. A command COUNT #1 closes the analog switch, AH0014, and enables counters 1A and 1B via their ENABLE inputs. The 500kHz clock frequency allows sufficient settling time for the Companding DAC's outputs. The initial rise of the op-amp output voltage,  $V_{\mbox{OUT}},$  depends on the number initially stored in the counters, i.e., it depends on the starting point of the Companding DAC transfer characteristic. When Counter #1 reaches zero, the INT1 signal indicates underflow, further counting stops, and the microprocessor is informed about the end of Counter #1 operation. After a certain sustain time, which can be preprogrammed, the microprocessor issues the COUNT #2 command and the VOUT waveform starts its decay portion. The time duration of the Attack and Decay slopes generated by the logic in Figure 32 are equal and is specified by the starting count in Counters #1 and #2.

Note that the microprocessor can control the counting functions and the external counter could be replaced with simple, octal data latches. With the increased use of digital techniques and microprocessors for control functions in complex audio systems, microprocessor controlled analog waveforms, similar to those generated by the logic in Figure 32, may become very desirable and attractive tools for the generation of various audio effects. However, it is important to remember that the output from the Companding DAC consists of discrete, non-uniform steps and is not continuous. To obtain a real, continuous signal from the output, some filtering or integration may be required.

#### **Telecommunication System Applications**

Digital PCM transmission systems compress analog speech signals into a train of 8 digital bits for each sample. They transmit this information and then decode and expand it back into analog signals. The Companding DAC represents a monolithic solution for most requirements of the PCM encoding and decoding procedures. This device replaces a considerable number of discrete and hybrid components in existing PCM transmission schemes. At the same time, the Companding DAC provides increased signal-to-noise ratio in the system, reduces system signal distortions and stimulates further development and wider usage of digital channel switching techniques.

Currently, most transmission systems in the United States follow the Bell D3 communication channel bank specifications, where each channel bank consists of 24 voice channels and the necessary transmission equipment. The entire signal sampling, encoding and multiplexing procedure in the 24 channel bank system must be performed within  $125\mu$ s. The PCM channel time slot distribution, within a one  $125\mu$ s time frame, is shown in Figure 33. Each slot contains an 8-bit digital representation of a particular signal sampled from a corresponding voice channel. The total number of bits in the D3 channel bank time frame is calculated as follows: (24 channels x 8 bit/channel)+ 1 signalling bit = 193 bits. The additional single bit is used to identify the beginning of a frame, and data is transmitted at 1.544MHz (193 bits/samples x 8000 samples/sec). In addition, in every sixth frame the




Fig. 33. PCM Channel Timing Frame Format.

least significant bit in each channel slot is used for communication signalling purposes. Consequently, the signal samples in every sixth frame are represented with only 7 digital bits. The increase in signal distortions in this time frame is slight and is not considered significant for PCM voice transmission performance. When the Companding DAC is used as a simple decoder at the receiving side of a system, the connection shown in Figure 19 can be used to minimize distortion caused by the absence of the least significant bit, B7, during these signalling frames. When the signalling frame is recognized, the Companding DAC output is increased by a half step from its corresponding decode output value by switching the  $E/\overline{D}$  input from a logic 0 level to a logic 1. However, the European systems, using A-law devices, have 32 channels per bank where the 2 channels are used for signalling information. Each frame requires 256 (32 x 8) bits. The corresponding data transmission rate is 2.048MHz (256 bits/sample x 8000 sample/sec).

In a two-way PCM communication system, a single Companding DAC can perform the time shared encoder and decoder functions known as the CODEC function. The logic state of the  $E/\overline{D}$  input determines the operating mode of the Companding DAC and switches the output current to the appropriate outputs. The Companding DAC digital inputs during the encode operation are generated by the successive approximation procedure. In the decode mode, the eight digital inputs are supplied from an external source, either in serial or parallel. The basic diagram for a typical CODEC is shown in Figure 34.

The logic in Figure 34 provides automatic handling of the  $E/\overline{D}$  signal levels during the CODEC's XMT mode of operation. The first task of the system is to initialize the SAR circuit by proper manipulation of the START input for the successive approximation procedure. The XMT COMMAND should be synchronized with the low-to-high transition of the START pulse, and its level must be held at logic 1 for the next 8 CLOCK pulses to keep the three-state XMT buffer, 74126, in the low impedance state. During the A to D conversion period, a serial train of 8 digital bits, which represent the sample at the TRANSMIT ANALOG INPUT in Figure 34, appears on the XMT DATA line. XMT and RECEIVE commands are mutually exclusive.

The CODEC in Figure 34 is set to the receive mode of operation by setting the RECEIVE command signal to a logic




Fig. 34. PCM Encoder/Decoder or Transceiving Converter.

0 level after the START pulse returns to its positive level. A serial data source, DATA STORAGE, supplies a digital train of 8 bits to the serial input D of the SAR circuit via the three-state buffer, RCV, 74126. At the same time, the RECEIVE command signal level keeps the exclusive-or gate output separated from the same SAR's serial D input via another three-state buffer, SEP. The same command also keeps the  $E/\overline{D}$  input of the Companding DAC at logic 0 throughout the entire D to A procedure via the MODE flip-flop in the successive approximation logic. In this CODEC's receive mode, the SAR circuit acts as a serial-to-parallel shift register for the incoming data on the RECEIVE DATA line. After the 8 clock pulses, the outputs of the SAR are ready for the D to A conversion. An analog current representation of the RECEIVE DATA train appears at the RECEIVE ANALOG OUTPUT, after an appropriate settling time. During this time the SAR outputs must remain unchanged and the START signal must remain at logic 1. The RECEIVE command signal must be held at logic 0 for the entire D to A conversion time which includes the Companding DAC's settling time. The CODEC must sample the analog input prior to each A/D conversion. During this sampling period the analog input signal will be changing and the Companding DAC cannot be used to encode this signal. The total encoding time must include the sampling time and the A/D conversion time. If the sampling time period is greater than the time required for the

decoding procedure, the Companding DAC can be used as a decoder during this time period and thus, the decoding operation will not require any additional system time.

The CODEC operations in PCM communication systems can be performed on a single channel or on multiple channels in a multiplexed channel switching scheme. The final number of multiplexed channels which can be served by a single Companding DAC with a data sampling rate of 8kHz is limited by the CODEC's sampling and settling times.

Two examples of a single channel PCM CODEC are shown in Figure 35 and 36. The major difference is in the structure of the XMT and RECEIVE data bus. The parallel data I/O CODEC in Figure 35 transmits and receives digital data in parallel form. The parallel data CODEC contains data bus transceivers, (Am)8T26, for handling data in communications systems which might be controlled by one of the popular 8-bit microprocessors. A parallel data I/O CODEC has a considerably shorter D to A conversion time than a serial I/O CODEC.

The circuits shown in Figures 35 and 36 are controlled asynchronously with START, XMT, RECEIVE and their corresponding SAMPLE COMMANDS, which are generated and supplied externally by a communication system. The CLOCK signal is also externally supplied, and in the case of a serial data I/O CODEC, it must be synchronized with the incoming

# **Companding DAC**




Fig. 35. Single Channel PCM Codec Parallel Data I/O.




Fig. 36. Single Channel PCM Codec Serial Data I/O.

# **Companding DAC**

and outgoing serial data train. The CODEC's only output control signal, CONVERSION COMPLETE, CC, provides the external communication system with information necessary to generate a XMT signal during the encoding procedure. XMT and RECEIVE commands are mutually exclusive. The transmit and receive data transfers can be performed either alternately or simultaneously. In the latter case the external communication system must employ separate transmit and receive data buses. In addition, storage devices external to the CODEC logic must be provided for the receive data. The code assignment for outgoing or incoming parallel data provides uncomplemented binary values for sign and magnitude. The DAC data bus, as a result, yields "high zeros" density for small output signal amplitudes.

To perform a transmit operation cycle, the START pulse must be held low for one clock cycle. Data conversion for a transmit operation is completed in 9 clock cycles, where the ninth cycle initializes the SAR for the next successive approximation procedure.

The RECEIVE operation in parallel data I/O CODEC is performed without using SAR logic, and the corresponding D to A data conversion does not require a CLOCK signal. Duration of the RECEIVE command signal must accommodate the Companding DAC's settling time, plus the sampling time ( $\approx 5\mu$ s) required by the S & H circuit, used at the CODEC's analog output. The typical settling time for the worst case input code transition from all ones to all zeros is about 4µs. The receiving data must not change during this time. A XMT command must be issued after a high-to-low transition of the CC signal, and its duration depends on the time required by the external system logic to sample the correct content from the 8-bit parallel data bus. A sample command pulse for a transmit operation can coincide with the START pulse; its duration depends on the sample and hold circuit used at the CODEC's analog input. A sample command pulse for a receive operation must be delayed from a low-to-high transition of the RECEIVE command signal by an amount equal to the Companding DAC's settling time. Its termination can coincide with a high-to-low transition of the RECEIVE command signal.

In the serial CODEC the duration of XMT and RECEIVE command signals must similarly accommodate all signal propagation delays, as well as the settling and sampling times, necessary for conversion of an outgoing or an incoming series of 8 digital bits. During the receive operation, the SAR is acting as a serial-in to parallel-out shift register for data supplied from an external serial source. Shifting data into the SAR requires 9 clock pulses. A sample command pulse for a transmit cycle must be issued before an XMT command signal; its duration depends on the S & H sampling time used at the CODEC analog input. A sample command pulse for a receive cycle must be delayed by a time equal to the Companding DAC's settling time after a high-to-low transition of the CC signal occurs. The data transmission rate at the receive line is limited only by the shifting speed of the SAR which is rated at 15MHz. The data transmission rate at the serial CODEC's data XMT line is limited by the settling time of the Companding DAC and propagation delays through the comparator, exclusive-or, buffer (74126), and SAR devices.

In a one-way PCM communication system the Companding DAC can be used as the decoder at the receiver end of a system or as a part of the encoder at the transmission end of a system. The transmission data bit rate for 24 communication channels sampled at 8kHz is 1.544 megabits/sec. This trans-

mission rate allocates 0.64µs for each of 193 bits within a 125µs long 24-channel time frame. A 24-channel PCM decoder which is capable of handling this transmission bit rate is shown in Figure 37. This schematic does not show the logic necessary for recognition of frame and signalling bits. To handle a single bit in 0.64 $\mu$ s the total signal propagation time through the 8-bit D-type register, Am25LS273, the Companding DAC, Am6072, and the op-amp must not exceed 8 x  $0.64\mu s = 5.12\mu s$ . This corresponds to the total shifting time of 8 bits through the serial-in, parallel-out, shift register, Am25LS164. The most critical propagation delay is caused by Companding DAC's worst case settling time which corresponds to the worst possible input transition of 1111111 to 0000000, which can occur during D to A conversion. If  $4\mu s$ are taken for the worst case settling times of the DAC and op-amp, only  $1.12\mu$ s are left to be distributed to all other time delays in the system. The 4-bit counter, Am25LS161, and 8-bit shift register, Am25LS164, are synchronized with the system supplied data clock at 1.544MHz. The additional logic in Figure 37 consists of analog switches AH0014 and AM9712, and the corresponding SSI control logic. This switching scheme provides a minimum of crosstalk between output analog channels which may occur due to a possible breakbefore-make switching problem. The output analog channel hold capacitor values depend a lot on the type of a load at these outputs. The Bell D3 specification specifies system performance down to signal levels of -50dB (00000111 code on the transfer curve). Worst case settling time from full scale to -50dB is about 2.5µs. Decoders in excess of 24 channels, can be built using this settling time but they will have somewhat higher distortion for signal levels below -50dB.

In the PCM encoder schematic shown in Figure 38, the maximum settling time for the Am6072 is assumed to be  $1.2\mu$ s for the worst input bit change. The Bell D3 specification can be satisfied using a settling time of  $1.2\mu$ s, which is the worst case settling time in the successive approximation procedure for signals near -50dB (lowest level on D3 specification). There will be some additional error for very low level signals, but the overall system will meet the D3 specification. The additional logic delay in the feedback path is estimated to be 100ns maximum, and is distributed among the comparator, Am686, the digital 2:1 multiplexer, Am74S258, the exclusive-or circuit, 74LS86, and the SAR, Am2502. This yields  $1.3\mu$ s for one successive approximation iteration. Further timing analysis shows that, with no additional delays, 12 channels can be encoded within the 125 $\mu$ s:

 $1.3\mu s \cdot 8 \cdot 12 = 10.4\mu s \cdot 12 = 124.8\mu s$ Clock =  $1/1.3\mu s = 769.23$ kHz

Two methods are used in the schematics in Figure 38, to prevent additional delays. First, a special switching scheme of analog input signals is employed to sample a channel from one group while a channel from the other group is encoded. This sampling scheme saves the time required for sampling of an analog input and provides a solution for encoding a maximum number of channels for the given "one-bit iteration" time. This design uses analog multiplexers, AM9712, and sample and hold circuits, (Am)LF398. The analog multiplexer at the Companding DAC output, AH0014, switches to another comparator during the time allocated for the first bit iteration, when the sign bit of a sample is established and no current flows through IOE outputs. Secondly, a one shot circuit is used to modulate the positive period of the first data clock pulse. after the SAR's CC signal is generated. The one shot pulse should split the positive portion of this first clock pulse into




Fig. 37. 24-Channel PCM Decoder.

two positive pulses, and the positive edge of the second pulse will initialize the SAR and eliminate the need for a ninth pulse. The net effect of this pulse modulation is a reduction of the time available to the SAR for the determination of the sign bit value and reduction of the time available for recording the SAR outputs with the correct least significant bit value. However, the time for sign bit evaluation is  $1\mu s$ , and the LSB value can be taken from the SAR's serial data input D at the time of conversion completion. The encoding logic in Figure 38 is fully synchronized with the system supplied data clock which is input at a frequency of 769.23kHz. A similar encoding scheme provides encoding of 8 channels within the  $125 \mu s$  time without the circuits which are enclosed by dotted lines in Figure 38. Only one S & H circuit and one comparator can be used, and the AH0014 and 74S258 circuits can be eliminated. This D3 system's 8-channel PCM encoder has 15.6 $\mu$ s for an A/D conversion, which allows 5.2 $\mu$ s for the analog multiplexer, (AM9712), and S & H, (LF398), to switch and settle prior to the actual A/D conversion which takes  $10.4\mu$ s.

One multiplexed CODEC using a single Companding DAC is shown in Figure 39. The CODEC's entire activity is synchronized with a data clock which drives the RECEIVING REGISTER, Am25LS22 (8-bit Serial/Parallel Register), the SAR, Am2502, and the 4-bit binary counter, Am25LS161. Maximum clock frequency is limited by the delays involved in the encoding path and by the data transfer protocol chosen for the XMT and RECEIVE data lines. Using 1.8 $\mu$ s for the Companding DAC's longest settling time and 150ns for all other propagation delays in the encoding path, the minimum time for eight iterations amounts to 8 x 1.95 $\mu$ s = 15.6 $\mu$ s. The corresponding Data Clock frequency is 512.82kHz. A time frame of 125 $\mu$ s contains eight time-slots of 15.6 $\mu$ s each.




Fig. 38. 12-Channel PCM Encoder.

The CODEC in Figure 39 has four multiplexed channels, and uses the data conversion protocol illustrated in Figure 40. This protocol allocates equal time to the encoding and decoding procedures. Although this is not the most economical timing scheme, it significantly simplifies the CODEC's logic. The value of the most significant bit, MSB, of the 4-bit counter controls the switching between the encode and decode functions, and the switching of the input and output analog channels in the analog multiplexers, AM9712, via 1 of 4 decoder

circuit, Am25LS2539, (Dual 1 of 4 decoder). During the negative half of the MSB period, the S & H circuit is placed in the hold mode, the DATA CLOCK and the outputs of BUFFER REGISTER, Am25LS373, (Octal Transparent Latch), are enabled and the Companding DAC is placed in the encode mode. At the same time, the RECEIVING REGISTER, Am25LS22, is receiving data with its outputs in the high impedance state. All analog switches, XMT and RECEIVE, are open during this negative portion of the MSB signal. During the positive half of the MSB signal period, data clock inputs to the SAR and RECEIVING REGISTER, and START input to the SAR, are kept at logic 0. The S & H circuit is put into the sample mode, the BUFFER REGISTER is put in the high Z state, the RECEIVING REGISTER outputs are enabled, and the Companding DAC is put into the decode mode. During this positive period, the currently addressed XMT and RECEIVE analog switches are closed. The positive going edge of the MSB signal also updates the address code for the analog switches.

Additional timing analysis reveals that by using different and reduced maximum settling times, for the encode and decode portions of the above described data conversion protocol, the number of multiplexed channels can be significantly increased. However, the necessary logic for control and timing of unequal encode and decode data conversion time periods will be more complex than the logic shown in Figure 39. The same encode/decode alternating timing procedure, with  $1.1 \mu s$ allocated for the A/D settling time, and with only 5.6µs allowed for D to A conversion, (not limited by the DAC), will result in eight multiplexed channels. Systems requiring more than eight channels can be built using multi sample and hold circuits to reduce the input sampling time period. The maximum number of channels, limited by the Companding DAC's settling times, can be further increased by adjusting data clock frequency to its optimal values for each of the successive approximation bit-iterations, repeatedly, for every A/D data conversion.

#### SUMMARY

The Companding DAC was originally developed for the needs and requirements of PCM communication systems. When used to perform a decoder function, at an 8kHz sampling rate, a single Companding DAC can comfortably serve up to 24 voice channels. As a part of the encoding scheme, the Companding DAC can accommodate 12 D3 communication channels. For implementation in CODEC functions, the Companding DAC is ideal for single channel CODEC schemes. The length of the output current's settling time is the most important parameter to be considered for the Companding DAC's implementation in multiple channel CODEC schemes. An 8 channel CODEC is probably an optimum number of channels which can be served by a single Companding DAC.

The timing restrictions are not of such importance in industrial systems. A logarithmic-like, piece-wise transfer function and the very fine resolution and accuracy of a 12-bit linear DAC which are achievable in the Companding DAC's chord 0, provides industrial systems with a very sensitive tool. In addition, the Companding DAC's compatibility with 8-bit microprocessors offers a very powerful control vehicle in the areas of data acquisition and instrumentation systems. A wide dynamic range of 78dB which can be extended by a cascading scheme to 156dB or more, and a high signal-to-distortion ratio of 80dB, allow usage of the Companding DAC's for attenuation functions even in a high fidelity audio system. Industrial applications represent a large potential market for Companding DACs and they should be given serious consideration by industrial system designers.

#### REFERENCES

Transmission Systems for Communications, Bell Telephone Labs, Revised Fourth Edition, December 1971.

The International Telegraph and Telephone Consultative Committee, CCITT, Green Book, Volume III – 2, 1973.

American Telephone and Telegraph Company: The D3 Channel Bank Compatibility Specification, Issue 2, 1974.

PCM Update - Parts 1 and 2, GTE Lenkurt, San Carlos, CA, 1975.

A User's Handbook of D/A and A/D Converters, E.R. Hnatek, John Wiley & Sons, 1976.

A Versatile Integrated CODEC for PCM Systems, J.A. Schoeff, 1976 International Zurich Seminar on Digital Communications.

Applicaton Considerations for IC Data Converters Useful in Audio Signal Processing, W.G. Jung, 55th Convention of the Audio Engineering society, 1976, An Audio Engineering Society preprint.

A Monolithic Companding D/A Converter, J.A. Schoeff, 1977 ISSC Conference, Digest of Technical Papers, Philadelphia, PA, USA.

The Am6070, Am6071, Am6072 and Am6073 Data Sheets, Advanced Micro Devices, Sunnyvale, CA, 1977.




Fig. 39. 4-Channel PCM CODEC with Simultaneous XMT and Receive Data Transfers.





Fig. 40. Ideal Timing Diagrams for 4-Channel PCM CODEC.




# Line Drivers/Receivers – Section IV

| Am1488         | Quad RS-232C Line Driver                                    | 4-1         |
|----------------|-------------------------------------------------------------|-------------|
| Am1489         | Quad RS-232C Line Receiver                                  | 4-4         |
| Am1489A        | Quad RS-232C Line Receiver                                  | 4-4         |
| Am1692/3692    | Three-State Differential Line Drivers                       |             |
| Am25LS240      | Octal Buffer; Inverting, Three-State                        |             |
| Am25LS241      | Octal Buffer; Non-Inverting, Three-State                    |             |
| Am25LS242      | Quad Three-State Bus Transceiver                            |             |
| Am25LS243      | Quad Three-State Bus Transceiver                            |             |
| Am25LS244      | Octal Buffer, Non-Inverting, Three-State                    |             |
| Am26LS29       | Quad Three-State Single-Ended RS-423 Line Driver            | 4-26        |
| Am26LS30       | Dual Differential RS-422 Party Line/Quad Single-Ended       |             |
|                | RS-423 Line Driver                                          |             |
| Am26LS31       | Quad RS-422 High-Speed Differential Line Driver             |             |
| Am26LS32       | Quad RS-422 and RS-423 Differential Line Receiver           |             |
| Am26LS33       | Quad Differential Line Receiver                             |             |
| Am26S10        | Quad Bus Transceiver                                        |             |
| Am26S11        | Quad Bus Transceiver                                        |             |
| Am26S12        | Quad Bus Transceiver                                        |             |
| Am26S12A       | Quad Bus Transceiver                                        |             |
| Am2614         | Quad Single-Ended Line Driver                               | 4-67        |
| Am2615         | Dual Differential Line Receiver                             |             |
| Am2616         | Quad MIL-188C and RS-232C Line Driver                       |             |
| Am2617         | Quad RS-232C Line Receiver                                  |             |
| Am2905         | Quad Two-Input OC Bus Transceiver with Three-State Receiver |             |
| Am2906         | Quad Two-Input OC Bus Transceiver with Parity               |             |
| Am2907         | Quad Bus Transceiver with Interface Logic                   | 4-98        |
| Am2908         | Quad Bus Transceiver with Interface Logic                   | 4-98        |
| Am2915A        | Quad Three-State Bus Transceiver with Interface Logic       | 4-107       |
| Am2916A        | Quad Three-State Bus Transceiver with Interface Logic       | 4-113       |
| Am2917A        | Quad Three-State Bus Transceiver with Interface Logic       | 4-119       |
| Am3212         | 8-Bit Input/Output Port                                     | 4-125       |
| Am3216         | 4-Bit Parallel Bidirectional Bus Driver                     | 4-132       |
| Am3226         | 4-Bit Parallel Bidirectional Bus Driver                     | 4-132       |
| Am3448A        | IEEE-488 Quad Bidirectional Transceiver                     | 4-137       |
| Am54LS/74LS240 | Octal Buffer; Inverting, Three-State                        | 4-13        |
| Am54LS/74LS241 | Octal Buffer; Non-Inverting, Three-State                    | 4-17        |
| Am54LS/74LS242 | Quad Three-State Bus Transceiver                            | 4-21        |
| Am54LS/74LS243 | Quad Three-State Bus Transceiver                            | 4-21        |
| Am54LS/74LS244 | Octal Buffer; Non-Inverting, Three-State                    | 4-17        |
| Am54S/74S240   | Octal Buffer/Line Driver/Line Receiver                      |             |
|                | with Three-State Outputs                                    | 4-142       |
| Am54S/74S241   | Octal Buffer/Line Driver/Line Receiver                      |             |
|                | with Three-State Outputs                                    | 4-142       |
| Am54S/74S242   | Octal Buffer/Line Driver/Line Receiver                      |             |
|                | with Three-State Outputs                                    | 4-142       |
| Am54S/74S243   | Octal Buffer/Line Driver/Line Receiver                      |             |
|                | with Three-State Outputs                                    | 4-142       |
| Am54S/74S244   | Octal Buffer/Line Driver/Line Receiver                      |             |
|                | with Three-State Outputs                                    | 4-142       |
| Am55/75107B    | Dual Line Receiver                                          | 4-147       |
| Am55/75108B    | Dual Line Receiver                                          | · · · · · · |
| Am55/75109     |                                                             |             |
| Am55/75110     |                                                             |             |
| Am71LS/81LS95  | Three-State Octal Buffers                                   |             |
| Am71LS/81LS96  | Three-State Octal Buffers                                   |             |
|                |                                                             |             |

# Line Drivers/Receivers - Section IV (Cont.)

| Am71LS/81LS97     | Three-State Octal Buffers4-159                        |
|-------------------|-------------------------------------------------------|
|                   |                                                       |
| Am71LS/81LS98     | Three-State Octal Buffers                             |
| Am73/8303B        | Octal Three-State Inverting Bidirectional Transceiver |
| Am73/8304B        | Octal Three-State Bidirectional Transceiver           |
| Am78/8820         | Dual Differential Line Receiver 4-173                 |
| Am78/8820A        | Dual Differential Line Receiver 4-173                 |
| Am78/8830         | Dual Differential Line Driver 4-178                   |
| Am78/8831         | Three-State Line Driver4-182                          |
| Am78/8832         | Three-State Line Driver 4-182                         |
| Am78/8838         | Quad Unified Bus Transceiver 4-188                    |
| Am8T26            | Schottky Three-State Quad Bus Driver/Receiver         |
| Am8T26A           | Schottky Three-State Quad Bus Driver/Receiver         |
| Am8T28            | Schottky Three-State Quad Bus Driver/Receiver         |
| Am8212            | 8-Bit Input/Output Port4-125                          |
| Am8216            | 4-Bit Parallel Bidirectional Bus Driver               |
| Am8226            | 4-Bit Parallel Bidirectional Bus Driver               |
| Am9614            | Differential Line Driver                              |
| Am9615            | Dual Differential Line Receiver 4-72                  |
| Am9616            | Triple EIA RS-232C/MIL-STD-188C Line Driver           |
| Am9617            | RS-232C Line Receiver4-209                            |
| Application Notes |                                                       |

| Use of the Am26LS29, 30, 31 and 32 Quad Driver/Receiver |      |
|---------------------------------------------------------|------|
| Family in EIA-422 and 423 Applications                  | 4-45 |



Am1488 Quad RS-232C Line Driver

# Am1488

-

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                 | 65°C to +175°C                       |  |
|-----------------------------------------------------|--------------------------------------|--|
| Temperature (Ambient) Under Bias                    | 0°C to +75°C                         |  |
| Supply Voltage to Ground Potential                  | V⁺ +15V<br>V⁻ -15V                   |  |
| DC Voltage Applied to Outputs for High Output State | $(V^+ + 5.0V) \ge V_o \ge (V^ 5.0V)$ |  |
| DC Input Voltage                                    | ±15V                                 |  |

# ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The following conditions apply unless otherwise specified:  $T_A = 0^{\circ}C$  to +75°C, V<sup>+</sup> = +9.0V, V<sup>-</sup> = -9.0V


| arameters          | Description                                                                             | Test Conditions                                               |                                                         | Min.                                        | Typ.<br>(Note 1) | Max.  | Units |
|--------------------|-----------------------------------------------------------------------------------------|---------------------------------------------------------------|---------------------------------------------------------|---------------------------------------------|------------------|-------|-------|
| կլ                 | Logical "0" Input Current                                                               | V <sub>IN</sub> = 0V                                          |                                                         |                                             | -1.0             | -1.6  | mA    |
| ЧH                 | Logical "1" Input Current                                                               | V <sub>IN</sub> = +5.0V                                       |                                                         |                                             | 0.005            | 10.0  | μA    |
| V <sub>OH</sub>    | High Level Output Voltage                                                               | R <sub>L</sub> = 3.0kΩ,                                       | V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V           | 6.0                                         | 7.0              |       | Volts |
| ∙он                | riigii Level Output Voltage                                                             | V <sub>IN</sub> = 0.8V                                        | V <sup>+</sup> = 13.2V, V <sup>-</sup> = -13.2V         | 9.0                                         | 10.5             |       | Volts |
| VOL                | Low Level Output Voltage                                                                | R <sub>L</sub> = 3.0kΩ,                                       | V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V           | -6.0                                        | -6.8             |       | Volts |
| VOL                | Low Level Output Voltage                                                                | V <sub>IN</sub> = 1.9V                                        | V <sup>+</sup> = <b></b> +3.2V, V <sup>−</sup> = −13.2V | -9.0                                        | -10.5            |       | Volts |
| I <sub>SC</sub> +  | High Level Output<br>Short-Circuit Current                                              | V <sub>OUT</sub> = 0V, V <sub>IN</sub> = 0.8V                 |                                                         | 6.0                                         | -10.0            | -12.0 | mA    |
| I <sub>SC</sub> -  | Low Level Output<br>Short-Circuit Current                                               | V <sub>OUT</sub> = 0V, V <sub>IN</sub> = 1.9V                 |                                                         | 6.0                                         | 10.0             | 12.0  | mA    |
| ROUT               | Output Resistance                                                                       | V <sup>+</sup> = V <sup></sup> = 0V, V <sub>OUT</sub> = ±2.0V |                                                         | 300                                         |                  |       | Ω     |
|                    | $V_{IN} = 1.9V$ $V^+ = 12V, V^- = -12V$ Positive Supply Current $V^+ = 15V, V^- = -15V$ |                                                               | V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V           |                                             | 15.0             | 20.0  | mA    |
|                    |                                                                                         | V <sup>+</sup> = 12V, V <sup>-</sup> = -12V                   |                                                         | 19.0                                        | 25.0             | mA    |       |
| laat               |                                                                                         | Positive Supply Current                                       |                                                         | V <sup>+</sup> = 15V, V <sup>-</sup> = -15V |                  | 25.0  | 34.0  |
| ICC+               | (Output Open)                                                                           |                                                               | V <sup>+</sup> = 9.0V, V <sup>-</sup> = 9.0V            |                                             | 4.5              | 6.0   | mA    |
|                    |                                                                                         | V <sub>IN</sub> = 0.8V                                        | $V^+ = 12V, V^- = -12V$                                 |                                             | 5.5              | 7.0   | mA    |
|                    |                                                                                         |                                                               | V <sup>+</sup> = 15V, V <sup>-</sup> = -15V             |                                             | 8.0              | 12.0  | mA    |
|                    |                                                                                         |                                                               | V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V           |                                             | -13.0            | -17.0 | mA    |
|                    |                                                                                         | V <sub>IN</sub> = 1.9V                                        | $V^+ = 12V, V^- = -12V$                                 |                                             | 18.0             | -23.0 | mA    |
|                    | Negative Supply Current                                                                 |                                                               | V <sup>+</sup> = 15V, V <sup>-</sup> = -15V             |                                             | -25.0            | 34.0  | mA    |
| ICC- (Output Open) | (Output Open)                                                                           |                                                               | V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V           |                                             | -1.0             | -15   | μA    |
|                    |                                                                                         | VIN = 0.8V                                                    | V <sup>+</sup> = 12V, V <sup>-</sup> = -12V             |                                             | -1.0             | 15    | μA    |
|                    |                                                                                         |                                                               | V <sup>+</sup> = 15V, V <sup>-</sup> = -15V             |                                             | -0.01            | -2.5  | mA    |
|                    | Rower Dissingtion                                                                       | V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V                 |                                                         |                                             | 252              | 333   | mW    |
| Pd                 | Power Dissipation                                                                       | V <sup>+</sup> = 12V, V <sup>-</sup> = -12V                   |                                                         |                                             | 444              | 576   | mW    |

# Switching Characteristics (T\_A = 25°C, V^+ = +9.0V, V^- = -9.0V)

| Parameters     | Definition                          | Test Conditions                        | Min | Тур | Max | Units |
|----------------|-------------------------------------|----------------------------------------|-----|-----|-----|-------|
| tPLH           | Delay from input LOW to output HIGH | ······································ |     | 275 | 350 | ns    |
| tPHL           | Delay from input HIGH to output LOW | $Z_t = 3.0 \text{ k}\Omega$            |     | 110 | 175 | ns    |
| t <sub>r</sub> | Output rise time                    | and 15 pF                              |     | 55  | 100 | ns    |
| t <sub>f</sub> | Output fall time                    |                                        |     | 45  | 75  | ns    |

Note 1. Typical values are for  $T_A = 25^{\circ}C$ .

# Am1488



# Am1489•Am1489A


Quad RS-232C Line Receivers

#### **Distinctive Characteristics:**


- Compatible with EIA specification RS-232C
- Input signal range ±30 volts


#### FUNCTIONAL DESCRIPTION:

The Am1489 and Am1489A are quad line receivers whose electrical characteristics conform to EIA specification RS-232C. Each receiver has a single data input that can accept signal swings of up to  $\pm 30$  V. The output of each receiver is TTL/DTL compatible, and includes a  $2k\Omega$  resistor pull-up to  $V_{\rm CC}.$  An internal feedback resistor causes the input to exhibit hysterisis so that AC noise immunity is maintained at a high level even near the switching thresholds. For both devices, when a receiver is in a LOW state on the output, the input may drop as LOW as 1.25 volts without affecting the output, Both devices are guaranteed to switch to the HIGH state when the input voltage is below 0.75 V. Once the output has switched to the HIGH state, the input may rise to 1.0 V for the Am1489 or 1.75 V for the Am1489A without causing a change in the output. The Am1489 is guaranteed to switch to a LOW output when its input reaches 1.5 V and, the Am1489A is guaranteed to switch to a LOW output when its input reaches 2.25 V. Because of this hysterisis in switching thresholds, the devices can receive signals with superimposed noise or with slow rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency noise spikes. The companion line driver is the Am1488.



· Includes response control input and built-in hysterisis





# Am1489/1489A

# MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                             | -65°C to +175°C                 |
|-----------------------------------------------------------------|---------------------------------|
| Temperature (Ambient) Under Bias                                | 0°C to +75°C                    |
| Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous | -0.5 V to +10 V                 |
| DC Voltage Applied to Outputs for High Output State             | -0.5 V to +V <sub>LC</sub> max  |
| Input Signal Range                                              | —30 V to +30 V                  |
| Output Current, Into Outputs                                    | 30 mA                           |
| DC Input Current                                                | Defined by Input Voltage Limits |


# ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)


| rameters               | Description                  | Test Condition                                                   | S                      | Min   | <b>Typ</b> (Note 1) | Max  | Units |
|------------------------|------------------------------|------------------------------------------------------------------|------------------------|-------|---------------------|------|-------|
| <b>v</b> <sub>он</sub> | Output HIGH Voltage          | $I_{OH} = -0.5 \text{ mA}$<br>$V_{IN} = +0.75 \text{ V or open}$ |                        | 2.6   | 4.0                 |      | Volts |
| V <sub>OL</sub>        | Output LOW Voltage           | $I_{OL} = 10 \text{ mA}$<br>$V_{IN} = 3.0 \text{ V}$             |                        |       | 0.2                 | 0.45 | Volts |
| V <sub>IH</sub>        | Input HIGH Level Threshold   | T <sub>A</sub> = 25°C                                            | Am1489                 | 1.0   | 1.25                | 1.5  | Volts |
|                        | input man Level timeshold    | $V_{OL} = 0.45 V$                                                | Am1489A                | 1.75  | 1.95                | 2.25 | Volts |
| V <sub>iL</sub>        | Input LOW Level Threshold    | $T_A = 25^{\circ}C, V_C$                                         | <sub>DH</sub> = +2.5 V | 0.75  |                     | 1.25 | Volts |
| 1                      | Input LOW Current            | $V_{\rm IN} = -3.0 \ V$                                          |                        | -0.43 |                     |      | mA    |
| l <sub>iL</sub>        |                              | $V_{IN} = -25 V$                                                 |                        | -3.6  |                     | -8.3 |       |
|                        | Input HIGH Current           | $V_{1N} = +3.0 V$                                                |                        | 0.43  |                     |      | mA    |
| I <sub>IH</sub>        | H INPUT HIGH Current         |                                                                  |                        | 3.6   |                     | 8.3  |       |
| I <sub>sc</sub>        | Output Short Circuit Current | $V_{\rm IN} = 0.0 V$<br>$V_{\rm OUT} = 0.0 V$                    |                        |       | 3.0                 |      | mA    |
| I <sub>cc</sub>        | Power Supply Current         | $V_{CC} = MAX.$                                                  |                        |       | 20                  | 26   | mA    |

Note: 1) Typical Limits are at V<sub>CC</sub> = 5.0 V, 25°C ambient and maximum loading.

# Switching Characteristics ( $T_A = 25^{\circ}C$ , response control pin open, $C_L = 15 \text{ pF}$ )

| Parameters     | Definition                          | Test Conditions             | Min | Тур | Max | Units |
|----------------|-------------------------------------|-----------------------------|-----|-----|-----|-------|
| tPLH           | Delay from Input LOW to Output HIGH | $R_L = 3.9 \ k\Omega$       |     | 25  | 85  | ns    |
| tPHL           | Delay from Input HIGH to output LOW | $R_L = 390 \ \Omega$        |     | 25  | 50  | ns    |
| t <sub>r</sub> | Output Rise Time (10% to 90%)       | $R_L = 3.9 \text{ k}\Omega$ |     | 120 | 175 | ns    |
| t <sub>f</sub> | Output Fall Time (90% to 10%)       | $R_L = 390 \Omega$          |     | 10  | 20  | ns    |





# Am1692/3692 Three-State Differential Line Drivers

#### DISTINCTIVE CHARACTERISTICS


- · Individual three-state enables for each driver
- Dual differential driver or quad single ended line driver
- Short circuit protection for both source and sink outputs
- Individual rise time control for each output
- 50Ω transmission line drive capability
- High capacitive load drive capability
- Low I<sub>CC</sub> and I<sub>EE</sub> power consumption Differential mode 35mW/driver Single-ended mode 26mW/driver
- Low current PNP inputs compatible with TTL, MOS and CMOS
- Advanced low power Schottky processing
- 100% reliability assurance screening to MIL-STD-883 requirements

#### **FUNCTIONAL DESCRIPTION**

The Am1692/Am3692 are low power Schottky TTL line drivers with three-state outputs. They feature  $\pm$ 10V output common mode range in three-state and 0V output unbalance when operated with  $\pm$ 5V power supplies. They feature 4 buffered outputs with high source and sink current capability with internal short circuit protection.

A mode control input provides a choice of operation either as four independent line drivers or two differential line drivers. A rise time control pin allows the use of an external capacitor to reduce rise time for suppression of near end crosstalk to other receivers in the cable.

The Am1692/3692 is constructed using advanced low-power Schottky processing.



4

### Am1692/3692

# ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                     | -65°C to +150°C |
|-----------------------------------------|-----------------|
| Supply Voltage<br>V+                    | 7.0V            |
| V                                       | -7.0V           |
| Power Dissipation                       | 600mW           |
| Input Voltage                           | -0.5 to +15V    |
| Output Voltage (Power Off)              | ±15V            |
| Lead Soldering Temperature (10 seconds) | 300°C           |

# ELECTRICAL CHARACTERISTICS over the operating temperature range

| The following conditions apply unless otherwise specified: |                                                  |                                        |  |  |  |  |
|------------------------------------------------------------|--------------------------------------------------|----------------------------------------|--|--|--|--|
| Am1692 (MIL)                                               | $T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ | $V_{CC} = 5.0V \pm 10\%, V_{EE} = GND$ |  |  |  |  |
| Am3692 (COM'L)                                             | $T_A = 0^{\circ}C$ to $+70^{\circ}C$             | $V_{CC} = 5.0V \pm 5\%, V_{EE} = GND$  |  |  |  |  |
| Mode Voltage ≤ 0.8V                                        |                                                  |                                        |  |  |  |  |

# DC CHARACTERISTICS over the operating temperature range

| Parameters                        | Description                                   | Test Cond                 | Min.                   | <b>Typ.</b><br>(Note 1) | Max. | Units |       |
|-----------------------------------|-----------------------------------------------|---------------------------|------------------------|-------------------------|------|-------|-------|
| Vo                                |                                               | R <sub>1</sub> = ∞        | V <sub>IN</sub> = 2.0V | 2.5                     | 3.6  | 6.0   | Volts |
| Vo                                | Differential Output Voltage, V <sub>A,B</sub> | $R_L = \infty$            | V <sub>IN</sub> = 0.8V | -2.5                    | -3.6 | -6.0  | Volts |
| VT                                |                                               | B 1000                    | V <sub>IN</sub> = 2.0V | 2                       | 2.6  |       | Volts |
| VT                                | Differential Output Voltage, V <sub>A,B</sub> | $R_L = 100\Omega$         | V <sub>IN</sub> = 0.8V | -2                      | -2.6 |       | Volts |
| V <sub>OS</sub> , V <sub>OS</sub> | Common-Mode Offset Voltage                    | $R_L = 100\Omega$         |                        |                         | 2.5  | 3     | Volts |
| $ V_T  -  \overline{V_T} $        | Difference in Differential Output Voltage     | $R_L = 100\Omega$         |                        |                         | 0.05 | 0.4   | Volts |
| $ V_{OS}  -  \overline{V_{OS}} $  | Difference in Common-Mode Offset Voltage      | $R_L = 100\Omega$         |                        |                         | 0.05 | 0.4   | Volts |
| V <sub>SS</sub>                   | $ V_{T} - \overline{V_{T}} $                  | $R_L = 100\Omega$         |                        | 4.0                     | 4.8  |       | Volts |
| IXA                               |                                               |                           | V <sub>0</sub> = 15V   |                         | 10   | 150   | μΑ    |
| I <sub>XB</sub>                   | Output Leakage Current                        | $V_{CC} = 0$              | $V_0 = -15V$           |                         | -10  | 150   | μΑ    |
|                                   | These Otate Order to Order                    | V <sub>IN</sub> = 2.4V, \ | / <sub>0</sub> ≥ −10V  |                         |      | -150  | μA    |
| lox                               | Three-State Output Current                    | V <sub>IN</sub> = 0.4V, V | / <sub>0</sub> ≤ 15V   |                         |      | 150   | μΑ    |
|                                   |                                               |                           | $V_{OA} = 6.0V$        |                         | 80   | 150   | mA    |
| I <sub>SA</sub>                   | Output Short Circuit Current                  | V <sub>IN</sub> = 2.4V    | V <sub>OB</sub> = 0V   |                         | -80  | -150  | mA    |
|                                   | Output Short Circuit Current                  | V <sub>IN</sub> = 0.4V    | V <sub>OA</sub> = 0V   |                         | -80  | -150  | mA    |
| I <sub>SB</sub>                   |                                               | · IN = 0.47               | $V_{OB} = 6.0V$        |                         | 80   | 150   | mA    |
| lcc                               | Supply Current                                |                           |                        |                         | 18   | 30    | mA    |

Notes: 1. Typical limits are at  $V_{CC}$  = 5.0V,  $V_{EE}$  = GND, 25°C ambient and maximum loading. 2. R<sub>L</sub> connected between each output and its complement.

# ELECTRICAL CHARACTERISTICS over the operating temperature range

The following conditions apply unless otherwise specified:

| Am1692 (MIL)        | $T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$ | $V_{CC} = 5.0V \pm 10\%$ , $V_{EE} = -5.0V \pm 10\%$ |
|---------------------|-------------------------------------------------|------------------------------------------------------|
| Am3692 (COM'L)      | $T_A = 0^{\circ}C$ to $+70^{\circ}C$            | $V_{CC} = 5.0V \pm 5\%$ , $V_{EE} = -5.0V \pm 5\%$   |
| Mode Voltage ≤ 0.8V |                                                 |                                                      |

#### DC CHARACTERISTICS over the operating temperature range unless otherwise noted

| Parameters                  | ters Description Test Conditions |                                            | Min.                         | Typ.<br>(Note 1)                      | Max. | Units |       |  |
|-----------------------------|----------------------------------|--------------------------------------------|------------------------------|---------------------------------------|------|-------|-------|--|
| Vo                          | - Output Voltage                 | m                                          | V <sub>IN</sub> = 2.4V       | 7                                     | 8.5  | 12    | Volts |  |
| Vo                          |                                  | $R_L = \infty$                             | $V_{IN} = 0.4V$              | -7                                    | -8.5 | -12   | Volts |  |
| VT                          | Output Voltage                   | $R_{L} = 200\Omega$                        | V <sub>IN</sub> = 2.4V       | 6                                     | 7.3  |       | Volts |  |
| VT                          | Oulput voltage                   | nL = 2001                                  | $V_{IN} = 0.4V$              | -6                                    | -7.3 |       | Volts |  |
| $ V_T  -  V_T $             | Output Unbalance                 | $ V_{CC}  =  V_{EE} , R_L$                 | = 200Ω                       |                                       | 0.02 | 0.4   | Volts |  |
| 1x <sup>+</sup>             | Output Leakage Power OFF         | V - V - 0V                                 | V <sub>0</sub> = 15V         |                                       | 20   | 150   | μA    |  |
| I <sub>X</sub> <sup>-</sup> | Ouiput Leakage Fower OFF         | $V_{CC} = V_{EE} = 0V$                     | $V_0 = -15V$                 |                                       | -20  | -150  | μA    |  |
| 1                           | Three State Output Current       | $V_{IN} = 2.4V, V_O \ge -$                 | 10V                          |                                       |      | - 150 | μA    |  |
| lox                         | Three-State Output Current       | $V_{1N} = 0.4V, V_0 \le 10$                | $V_{IN} = 0.4V, V_O \le 10V$ |                                       |      | 150   | μA    |  |
| ۱ <sub>s</sub> +            | Output Short Circuit Current     | V - 0V                                     | V <sub>IN</sub> = 2.4V       |                                       | -80  | - 150 | mA    |  |
| IS_                         | Output Short Circuit Current     | $V_0 = 0V$                                 | V <sub>IN</sub> = 0.4V       |                                       | 80   | 150   | mA    |  |
| ISLEW                       | Slew Control Current             |                                            |                              |                                       | ±140 |       | μA    |  |
| lcc                         | Positive Supply Current          | V <sub>IN</sub> = 0.4V, R <sub>L</sub> = ∞ |                              |                                       | 18   | 30    | mA    |  |
| 1 <sub>EE</sub>             | Negative Supply Current          | V <sub>IN</sub> = 0.4V, R <sub>L</sub> = ∞ |                              |                                       | -10  | -22   | mA    |  |
| VIH                         | High Level Input Voltage         |                                            |                              | 2                                     |      |       | Volts |  |
| VIL                         | Low Level Input Voltage          |                                            |                              |                                       |      | 0.8   | Volts |  |
|                             |                                  |                                            | V <sub>IN</sub> = 2.4V       |                                       | 1    | 40    | μΑ    |  |
| Чн                          | High Level Input Current         | ±5.25 ≤ V <sub>EE</sub> ≤ 0V               | V <sub>IN</sub> ≤ 15V        | · · · · · · · · · · · · · · · · · · · | 10   | 100   |       |  |
| IIL                         | Low Level Input Current          | -                                          | V <sub>IN</sub> = 0.4V       |                                       | -30  | -200  | μΑ    |  |
| VI                          | Input Clamp Voltage              |                                            | I <sub>IN</sub> = -12mA      |                                       |      | -1.5  | Volts |  |

Note: Typical values are at  $V_{CC} = 5.0V$ ,  $V_{EE} = -5.0V$ , 25°C ambient and maximum loading.

# AC CHARACTERISTICS $T_A = 25^{\circ}C$


| Parameters             | Description                             | Test Conditions                               | Min.       | Тур. | Max. | Units |
|------------------------|-----------------------------------------|-----------------------------------------------|------------|------|------|-------|
| V <sub>CC</sub> = 5.0V | , Mode Select = 8.0V                    |                                               |            |      |      |       |
| t <sub>r</sub>         | Differential Output Rise Time           | $R_{L} = 100\Omega, C_{L} = 500pF, (Fig. 1)$  |            | 120  | 200  | ns    |
| t <sub>f</sub>         | Differential Output Fall Time           | $R_{L} = 100\Omega, C_{L} = 500pF, (Fig. 1)$  |            | 120  | 200  | ns    |
| t <sub>PDH</sub>       | Output Propagation Delay                | $R_{L} = 100\Omega, C_{L} = 500pF, (Fig. 1)$  |            | 120  | 200  | ns    |
| tPDL                   | Output Propagation Delay                | $R_L = 100\Omega, C_L = 500pF, (Fig. 1)$      |            | 120  | 200  | ns    |
| tPZL                   | Three-State Delay                       | $R_{L} = 100\Omega, C_{L} = 500pF, (Fig. 2)$  |            | 180  | 250  | ns    |
| t <sub>PZH</sub>       | Three-State Delay                       | $R_{L} = 100\Omega, C_{L} = 500pF, (Fig. 2)$  |            | 180  | 250  | ns    |
| t <sub>PLZ</sub>       | Three-State Delay                       | $R_L = 100\Omega, C_L = 500pF, (Fig. 2)$      |            | 80   | 150  | ns    |
| t <sub>PHZ</sub>       | Three-State Delay                       | $R_{L} = 100\Omega, C_{L} = 500pF, (Fig. 2)$  |            | 80   | 150  | ns    |
| V <sub>CC</sub> = 5.0V | /, $V_{EE} = -5.0V$ , Mode Select = 0.0 | 3V                                            |            |      |      |       |
| tr                     | Differential Output Rise Time           | $R_L = 200\Omega, C_L = 500pF, (Fig. 1)$      |            | 190  | 300  | ns    |
| t <sub>f</sub>         | Differential Output Fall Time           | $R_L = 200\Omega, C_L = 500pF, (Fig. 1)$      |            | 190  | 300  | ns    |
| t <sub>PDL</sub>       | Output Propagation Delay                | $R_L = 200\Omega, C_L = 500pF, (Fig. 1)$      |            | 190  | 300  | ns    |
| <sup>t</sup> PDH       | Output Propagation Delay                | $R_{L} = 200\Omega, C_{L} = 500 pF, (Fig. 1)$ |            | 190  | 300  | ns    |
| tPZL                   | Three-State Delay                       | $R_{L} = 200\Omega, C_{L} = 500pF, (Fig. 2)$  |            | 180  | 250  | ns    |
| t <sub>PZH</sub>       | Three-State Delay                       | $R_{L} = 200\Omega, C_{L} = 500pF, (Fig. 2)$  | ·· · · · · | 180  | 250  | ns    |
| <sup>t</sup> PLZ       | Three-State Delay                       | $R_{L} = 200\Omega, C_{L} = 500pF, (Fig. 2)$  |            | 80   | 150  | ns    |
| t <sub>PHZ</sub>       | Three-State Delay                       | $R_L = 200\Omega, C_L = 500pF, (Fig. 2)$      |            | 80   | 150  | ns    |




# Am1692/3692 FUNCTIONAL TABLE

| • • • • • • • • • • • • • • • • • • • | Inp  | outs | Out  | puts |
|---------------------------------------|------|------|------|------|
| Mode                                  | A(D) | B(C) | A(D) | B(C) |
| 0                                     | 0    | 0    | 0    | 1    |
| 0                                     | 0    | 1    | Z    | z    |
| 0                                     | 1    | 0    | 1    | 0    |
| 0                                     | 1    | 1    | Z    | Z    |
| 1                                     | 0    | 0    | 0    | 0    |
| 1                                     | 0    | 1    | 0    | 1    |
| 1                                     | 1    | 0    | 1    | 0    |
| 1                                     | 1    | 1    | 1    | 1    |


# SWITCHING TIME WAVEFORMS AND AC TEST CIRCUIT





BLI-008

\*Current probe is the easiest way to display a differential waveform.







Figure 2. Three State Delays

# Am1692/3692



# Am25LS240•Am54LS/74LS240

**Octal Three-State Inverting Drivers** 

LOGIC DIAGRAM

#### DISTINCTIVE CHARACTERISTICS


- Three-state outputs drive bus lines directly
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- Data-to-output propagation delay times 18ns MAX.
- Enable-to-output 30ns MAX.
- Am25LS240 specified at 48mA output current
- 20 pin hermetic and molded DIP packages
- 100% product assurance testing to MIL-STD-883 requirements

#### FUNCTIONAL DESCRIPTION

The 'LS240 is an octal inverting line driver fabricated using advanced low-power Schottky technology. The 20-pin package provides improved printed circuit board density for use in memory address and clock driver applications.

Three-state outputs are provided to drive bus lines directly. The Am25LS240 is specified at 48mA and 24mA output sink current, while the Am54/74LS240 is guaranteed at 12mA over the military range and 24mA over the commercial range. Four buffers are enabled from one common line and the other four from a second enable line.


Improved noise rejection and high fan-out are provided by input hysteresis and low current PNP inputs.



| INP | UTS | OUTPUT |  |  |  |
|-----|-----|--------|--|--|--|
| Ğ   | А   | Y      |  |  |  |
| н   | х   | Z      |  |  |  |
| L   | н   | L      |  |  |  |
| L   | L   | н      |  |  |  |

Note: All devices have input hysteresis.

LIC-331



# Am25LS240 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

 $\begin{array}{lll} \mbox{COM'L} & T_A = 0^{\circ}\mbox{C to } +70^{\circ}\mbox{C} & V_{CC} = 5.0\mbox{V} \pm 5\% & (MIN. = 4.75\mbox{V} & MAX. = 5.25\mbox{V} \\ \mbox{MIL} & T_A = -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} & V_{CC} = 5.0\mbox{V} \pm 10\% & (MIN. = 4.50\mbox{V} & MAX. = 5.50\mbox{V} \\ \end{tabular} \end{array}$ 

# DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters       | Des                                     | scriptio            | n            | Test C                                                           | onditions (Note 1)                     | Min. | <b>Typ.</b><br>(Note 2) | Max.  | Units |
|------------------|-----------------------------------------|---------------------|--------------|------------------------------------------------------------------|----------------------------------------|------|-------------------------|-------|-------|
| <b>v</b> он      | High-Level Outpu                        | t Voltag            |              | $V_{CC} = MIN., V_{IH}$<br>$I_{OH} = -3.0mA, V_{IH}$             | V <sub>IL</sub> = V <sub>IL</sub> MAX. | 2.4  | 3.4                     |       | Volts |
| ▼он              | High-Level Outpu                        | r voltage           |              | $V_{CC} = MIN.,$                                                 | MIL, I <sub>OH</sub> = -12mA           | 2.0  |                         |       |       |
|                  |                                         |                     |              | $V_{IL} = 0.5V$                                                  | COM'L, I <sub>OH</sub> = -15mA         | 2.0  |                         |       | 1     |
|                  |                                         |                     |              |                                                                  | All I <sub>OL</sub> = 12mA             |      | 0.25                    | 0.4   |       |
| V <sub>OL</sub>  | Low-Level Output                        | Voltage             |              | $V_{CC} = MIN.$                                                  | All I <sub>OL</sub> = 24mA             |      | 0.35                    | 0.5   | Volts |
|                  |                                         |                     |              |                                                                  | COM'L I <sub>OL</sub> = 48mA           |      |                         | 0.55  | 1     |
| V <sub>IH</sub>  | High-Level Input                        | /oltage             |              | Guaranteed input logical HIGH voltage for all inputs             |                                        |      |                         |       | Volts |
| <b>N</b>         | VIL Low-Level Input Voltage COM'L MIL   |                     | COM'L        |                                                                  |                                        | _    |                         | 0.8   | Volts |
| VIL              |                                         |                     |              |                                                                  |                                        |      | 0.7                     | voits |       |
| VIK              | Input Clamp Volta                       | ige                 | ·            | V <sub>CC</sub> = MIN., I <sub>I</sub> =                         | = -18mA                                |      |                         | -1.5  | Volts |
|                  | Hysteresis (V <sub>T+</sub> -           | - V <sub>T-</sub> ) |              | V <sub>CC</sub> = MIN.                                           |                                        | 0.2  | 0.4                     |       | Volts |
| l <sub>ozн</sub> | Off-State Output (<br>High Level Voltag | •                   | ed           | V <sub>CC</sub> = MAX.                                           | V <sub>O</sub> = 2.7V                  |      |                         | 20    |       |
| lozl             | Off-State Output (<br>Low-Level Voltage |                     | d            | V <sub>IH</sub> = 2.0V<br>V <sub>IL</sub> = V <sub>IL</sub> MAX. | V <sub>O</sub> = 0.4V                  | -    |                         | -20   | μΑ    |
| ų                | Input Current at N<br>Input Voltage     | laximun             | n            | V <sub>CC</sub> = MAX., V <sub>I</sub>                           | = 7.0V                                 |      |                         | 0.1   | mA    |
| կլլ              | High-Level Input (                      | Current,            | Any Input    | V <sub>CC</sub> MAX., V <sub>IH</sub>                            | = 2.7V                                 |      |                         | 20    | μΑ    |
| կլ               | Low-Level Input C                       | urrent              | ·····        | V <sub>CC</sub> = MAX., V <sub>I</sub>                           | L = 0.4V                               |      |                         | -200  | μΑ    |
| Isc              | Short Circuit Outp                      | out Curre           | ent (Note 3) | V <sub>CC</sub> = MAX.                                           | -40                                    |      | -225                    | mA    |       |
|                  |                                         | ·                   |              | All Outputs HIGH                                                 |                                        |      | 13                      | 23    |       |
| Icc              | Supply Current                          |                     | = MAX.       | All Outputs LOW                                                  | /                                      |      | 26                      | 44    | mA    |
|                  |                                         | Outputs             |              | Outputs at Hi-Z                                                  |                                        |      | 29                      | 50    | 1     |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.

2. All typical values are  $V_{CC} = 5.0 V$ ,  $T_A = 25^{\circ}C$ .

3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

#### MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature                                 | –65°C to +150°C                |
|-----------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                    | –55°C to +125°C                |
| Supply Voltage to Ground Potential                  | -0.5V to +7.0V                 |
| DC Voltage Applied to Outputs for HIGH Output State | –0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                    | -0.5V to +7.0V                 |
| DC Output Current                                   | 150mA                          |
| DC Input Current                                    | -30mA to +5.0mA                |

#### Am25LS/54LS/74LS240

#### Am54LS/74LS240 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

COM'L  $T_A = 0^{\circ}C$  to +70°C  $V_{CC} = 5.0V \pm 5\%$  (MIN. = 4.75V MAX. = 5.25V)

MIL  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  V<sub>CC</sub>  $= 5.0V \pm 10\%$  (MIN. = 4.50V MAX. = 5.50V)

# DC CHARACTERISTICS OVER OPERATING RANGE


| Parameters             | Des                                      | Description Test Conditions (Note 1) |                        |                                                                      |                                       | Min. | <b>Typ.</b><br>(Note 2) | Max.  | Units |
|------------------------|------------------------------------------|--------------------------------------|------------------------|----------------------------------------------------------------------|---------------------------------------|------|-------------------------|-------|-------|
| Ve                     |                                          | High-Level Output Voltage            |                        | V <sub>CC</sub> = MIN., V <sub>IH</sub><br>I <sub>OH</sub> =3.0mA, V |                                       | 2.4  | 3.4                     |       | Malka |
| <b>v</b> <sub>он</sub> | nigh-Level Output                        |                                      |                        | $V_{CC} = MIN., MIL, I_{OH} = -12mA$                                 |                                       | 2.0  |                         |       | Volts |
|                        |                                          |                                      |                        | $V_{IL} = 0.5V$                                                      | COM'L, I <sub>OH</sub> = -15mA        | 2.0  | 1                       |       | 1     |
| VOL                    | Low-Level Output Voltage                 |                                      | V <sub>CC</sub> = MIN. | All, I <sub>OL</sub> = 12mA                                          |                                       | 0.25 | 0.4                     | Volts |       |
| <b>▼</b> OL            |                                          |                                      | ACC - MILA             | COM'L, I <sub>OL</sub> = 24mA                                        |                                       | 0.35 | 0.5                     | VUILS |       |
| VIH                    | High-Level Input \                       | /oltage                              |                        | Guaranteed inpu<br>voltage for all in                                | 0                                     | 2.0  |                         |       | Volts |
| VIL                    | VII Low-Level Input Voltage              |                                      | COM'L                  |                                                                      |                                       |      |                         | 0.8   | Volts |
| ¥1L                    | LOW-Level input v                        | onage                                | MIL                    |                                                                      |                                       |      |                         | 0.7   | Voita |
| VIK                    | Input Clamp Voltage                      |                                      |                        | V <sub>CC</sub> = MIN., I <sub>I</sub> =                             | = –18mA                               |      |                         | -1.5  | Volts |
|                        | Hysteresis (V <sub>T+</sub> -            | V <sub>T</sub> _)                    |                        | V <sub>CC</sub> = MIN.                                               | · · · · · · · · · · · · · · · · · · · | 0.2  | 0.4                     |       | Volts |
| lozн                   | Off-State Output O<br>High Level Voltage |                                      |                        | V <sub>CC</sub> = MAX.                                               |                                       |      |                         | 20    |       |
| l <sub>ozl</sub>       | Off-State Output O<br>Low-Level Voltage  | -                                    |                        | $V_{IH} = 2.0V$<br>$V_{IL} = V_{IL}MAX.$                             | V <sub>O</sub> = 0.4V                 |      |                         | -20   | μA    |
| I <sub>I</sub>         | Input Current at M<br>Input Voltage      | laximur                              | n                      | V <sub>CC</sub> = MAX., V <sub>I</sub>                               | = 7.0V                                |      |                         | 0.1   | mA    |
| Ч <sub>Н</sub>         | High-Level Input (                       | Current,                             | Any Input              | V <sub>CC</sub> MAX., V <sub>IH</sub>                                | = 2.7V                                |      |                         | 20    | μA    |
| IL                     | Low-Level Input C                        | urrent                               |                        | $V_{CC} = MAX., V_{I}$                                               | L = 0.4V                              |      |                         | -200  | μA    |
| Isc                    | Short Circuit Outp                       | ut Curr                              | ent (Note 3)           | V <sub>CC</sub> = MAX.                                               |                                       | -40  |                         | -225  | mA    |
|                        |                                          |                                      |                        | All Outputs HIGH                                                     |                                       |      | 13                      | 23    |       |
| Icc                    | Supply Current                           |                                      | = MAX.                 | All Outputs LOW                                                      |                                       |      | 26                      | 44    | mA    |
|                        | Outputs open                             |                                      | uts open               | Outputs at Hi-Z                                                      |                                       | -    | 29                      | 50    | 1     |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.

2. All typical values are V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25° C.

3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

#### Metallization and Pad Layout



DIE SIZE 0.060" X 0.103"

#### Am25LS/54LS/74LS240


# SWITCHING CHARACTERISTICS

 $(T_A = +25^{\circ}C, V_{CC} = 5.0V)$ 

|                                                                      |                                                     | Am25LS240 |      | Am54LS/74LS240 |      |      |      | Test Conditions |                                                |
|----------------------------------------------------------------------|-----------------------------------------------------|-----------|------|----------------|------|------|------|-----------------|------------------------------------------------|
| Parameters                                                           | Description                                         | Min.      | Тур. | Max.           | Min. | Тур. | Max. | Units           | (Notes 1-5)                                    |
| t <sub>PLH</sub> Propagation Delay Time,<br>Low-to-High-Level Output |                                                     |           | 8.0  | 12             |      | 9.0  | 14   | ns              | -                                              |
| t <sub>PHL</sub>                                                     | Propagation Delay Time,<br>High-to-Low-Level Output |           | 12   | 16             |      | 12   | 18   | ns              | C <sub>L</sub> = 45pF<br>R <sub>L</sub> = 667Ω |
| t <sub>PZL</sub>                                                     | Output Enable Time to Low Level                     |           | 19   | 27             |      | 20   | 30   | ns              |                                                |
| t <sub>PZH</sub>                                                     | Output Enable Time to High Level                    |           | 14   | 20             |      | 15   | 23   | ns              |                                                |
| t <sub>PLZ</sub>                                                     | Output Disable Time from Low Level                  |           | 14   | 23             |      | 15   | 25   | ns              | $C_L = 5.0 pF$                                 |
| t <sub>PHZ</sub>                                                     | Output Disable Time from High Level                 |           | 10   | 18             |      | 10   | 18   | nş              | $R_L = 667\Omega$                              |

| Am25LS ONLY<br>SWITCHING CHARACTERISTICS<br>OVER OPERATING RANGE*<br>Parameters Description |                                                     | Am25l                                                                                                              | S COM'L | COM'L Am25LS MIL |                                 |       |                                     |
|---------------------------------------------------------------------------------------------|-----------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|---------|------------------|---------------------------------|-------|-------------------------------------|
|                                                                                             |                                                     | $ \begin{array}{l} T_A = 0^\circ C \ to \ +70^\circ C \\ V_{CC} = 5.0V \ \pm 5\% \\ Min. \qquad Max. \end{array} $ |         | 1 1              | C to +125°C<br>.0V ±10%<br>Max. | Units | Test Conditions                     |
| t <sub>PLH</sub>                                                                            | Propagation Delay Time,<br>Low-to-High-Level Output |                                                                                                                    | 16      |                  | 19                              | ns    |                                     |
| t <sub>PHL</sub>                                                                            | Propagation Delay Time,<br>High-to-Low-Level Output |                                                                                                                    | 22      |                  | 25                              | ns    | $C_L = 45 pF$<br>$R_L = 667 \Omega$ |
| t <sub>PZL</sub>                                                                            | Output Enable Time to Low Level                     |                                                                                                                    | 37      |                  | 42                              | ns    | 1                                   |
| t <sub>PZH</sub>                                                                            | Output Enable Time to High Level                    |                                                                                                                    | 27      |                  | 31                              | ns    | 1                                   |
| t <sub>PLZ</sub>                                                                            | Output Disable Time from Low Level                  |                                                                                                                    | 31      |                  | 36                              | ns    | $C_L = 5.0 pF$                      |
| t <sub>PHZ</sub>                                                                            | Output Disable Time from High Level                 |                                                                                                                    | 25      | 1                | 28                              | ns    | $R_{L} = 667\Omega$                 |

\*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.



# Am25LS241 • Am54LS/74LS241 Am25LS244 • Am54LS/74LS244

**Octal Three-State Buffers** 

#### DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- Data-to-output propagation delay times 18ns MAX.
- Enable-to-output 30ns MAX.
- Am25LS241 and 244 specified at 48mA output current
- 20 pin hermetic and molded DIP packages
- 100% product assurance testing to MIL-STD-883
  requirements


#### FUNCTIONAL DESCRIPTION

The 'LS241 and 'LS244 are octal buffers fabricated using advanced low-power Schottky technology. The 20-pin package provides improved printed circuit board density for use in memory address and clock driver applications.

Three-state outputs are provided to drive bus lines directly. The Am25LS241 and Am25LS244 are specified at 48mA and 24mA output sink current, while the Am54LS/74LS241 and Am54LS/74LS244 are guaranteed at 12mA over the military range and 24mA over the commercial range. Four buffers are enabled from one common line and the other four from a second enable line.

The 'LS241 has enable inputs of opposite polarity to allow use as a transceiver without overlap. The 'LS244 enables are of similar polarity for use as a unidirectional buffer in which both halves are enabled simultaneously.

Improved noise rejection and high fan-out are provided by input hysteresis and low current PNP inputs.



#### Am25LS241 • Am25LS244 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

 $\begin{array}{lll} \mbox{COM'L} & T_A = 0^{\circ}\mbox{C to } +70^{\circ}\mbox{C} & V_{CC} = 5.0\mbox{V} \pm 5\% & (\mbox{MIN}. = 4.75\mbox{V} & \mbox{MAX}. = 5.25\mbox{V} \\ \mbox{MIL} & T_A = -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} & V_{CC} = 5.0\mbox{V} \pm 10\% & (\mbox{MIN}. = 4.50\mbox{V} & \mbox{MAX}. = 5.50\mbox{V} \\ \end{tabular}$ 

# DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters                            | De                                    | scriptio                    | n                      | Test C                                                | conditions (Note 1)            | Min. | <b>Typ.</b><br>(Note 2) | Max.  | Units |
|---------------------------------------|---------------------------------------|-----------------------------|------------------------|-------------------------------------------------------|--------------------------------|------|-------------------------|-------|-------|
| V.                                    | High Lovel Outpu                      | + Valtaa                    |                        | $V_{CC} = MIN., V_{IH}$<br>$I_{OH} = -3.0 mA, V_{IH}$ |                                | 2.4  | 3.4                     |       | Volts |
| <b>v</b> oн                           | nigh-Level Outpu                      | High-Level Output Voltage   |                        |                                                       | MIL, $I_{OH} = -12mA$          | 2.0  |                         |       | VOILS |
|                                       |                                       |                             |                        | V <sub>IL</sub> = 0.5V                                | COM'L, I <sub>OH</sub> = -15mA | 2.0  |                         |       | 1     |
|                                       |                                       |                             |                        |                                                       | All I <sub>OL</sub> = 12mA     |      | 0.25                    | 0.4   |       |
| V <sub>OL</sub> Low-Level Output Volt | t Voltage                             | 1                           | V <sub>CC</sub> = MIN. | All I <sub>OL</sub> = 24mA                            |                                | 0.35 | 0.5                     | Volts |       |
|                                       |                                       |                             |                        |                                                       | COM'L, I <sub>OL</sub> = 48mA  |      |                         | 0.55  | 1     |
| V <sub>IH</sub>                       | High-Level Input                      | Voltage                     |                        | Guaranteed inpu<br>voltage for all in                 | 2.0                            |      |                         | Volts |       |
| ¥ 1                                   | COM'L                                 |                             |                        |                                                       |                                |      | 0.8                     | Vala  |       |
| V <sub>IL</sub>                       | Low-Level Input V                     | Low-Level Input Voltage MIL |                        |                                                       |                                | 1    |                         | 0.7   | Volts |
| Vik                                   | Input Clamp Volta                     | ige                         | · · · · · ·            | V <sub>CC</sub> = MIN., I <sub>I</sub> =              | = -18mA                        |      |                         | -1.5  | Volts |
|                                       | Hysteresis (V <sub>T+</sub> -         | - V <sub>T</sub> _)         |                        | V <sub>CC</sub> = MIN.                                |                                | 0.2  | 0.4                     |       | Volts |
| l <sub>OZH</sub>                      | Off-State Output<br>High Level Voltag |                             | d                      | V <sub>CC</sub> = MAX.                                | V <sub>O</sub> = 2.7V          |      |                         | 20    |       |
| l <sub>OZL</sub>                      | Off-State Output                      |                             | d                      | $V_{IH} = 2.0V$<br>$V_{IL} = V_{IL}MAX.$              | $V_{O} = 0.4V$                 |      |                         | -20   | μΑ    |
| ų                                     | Input Current at M<br>Input Voltage   | Aaximun                     | n                      | V <sub>CC</sub> = MAX., V <sub>I</sub>                | = 7.0V                         |      |                         | 0.1   | mA    |
| I <sub>IH</sub>                       | High-Level Input                      | Current,                    | Any Input              | $V_{CC} = MAX., V_{I}$                                | H = 2.7V                       |      |                         | 20    | μΑ    |
| Ι <sub>ΙL</sub>                       | Low-Level Input (                     | Current                     |                        | $V_{CC} = MAX., V_{I}$                                | L = 0.4V                       |      |                         | -200  | μA    |
| Isc                                   | Short Circuit Out                     | out Curre                   | ent (Note 3)           | V <sub>CC</sub> = MAX.                                | -40                            |      | -225                    | mA    |       |
|                                       |                                       |                             |                        | All Outputs HIGH                                      |                                |      | 13                      | 23    |       |
| Icc                                   | Supply Current                        |                             | = MAX.                 | All Outputs LOW                                       |                                |      | 27                      | 46    | mA    |
|                                       |                                       | Outputs open                |                        | Outputs at Hi-Z                                       |                                |      | 32                      | 54    | 1     |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.

2. All typical values are  $V_{CC}$  = 5.0 V, T<sub>A</sub> = 25°C.

3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

#### MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature                                 | -65°C to +150°C                |
|-----------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                    | –55°C to +125°C                |
| Supply Voltage to Ground Potential                  | -0.5V to +7.0V                 |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                    | -0.5V to +7.0V                 |
| DC Output Current                                   | 150mA                          |
| DC Input Current                                    | -30mA to +5.0mA                |

# Am25LS/54LS/74LS241/244

#### Am54LS/74LS241 • Am54LS/74LS244 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

 $\begin{array}{lll} \mbox{COM'L} & T_A = 0^{\circ}\mbox{C to } +70^{\circ}\mbox{C} & V_{CC} = 5.0\mbox{V} \pm 5\% & (\mbox{MIN.} = 4.75\mbox{V} & \mbox{MAX.} = 5.25\mbox{V} ) \\ \mbox{MIL} & T_A = -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} & V_{CC} = 5.0\mbox{V} \pm 10\% & (\mbox{MIN.} = 4.50\mbox{V} & \mbox{MAX.} = 5.50\mbox{V} ) \\ \end{array}$ 


# DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters       | Desc                                            | riptio  | n                                                            | Test C                                   | conditions (Note 1)            | Min.     | <b>Typ.</b><br>(Note 2) | Max.  | Units |
|------------------|-------------------------------------------------|---------|--------------------------------------------------------------|------------------------------------------|--------------------------------|----------|-------------------------|-------|-------|
| v <sub>он</sub>  |                                                 |         | $V_{CC} = MIN., V_{IH}$<br>$I_{OH} = -3.0 \text{mA}, V_{IH}$ | 2.4                                      | 3.4                            |          | Volts                   |       |       |
| ♥ОН              | High-Level Output Voltage                       |         |                                                              | $V_{CC} = MIN.,$                         | MIL, I <sub>OH</sub> = -12mA   | 2.0      |                         |       |       |
|                  |                                                 |         |                                                              | $V_{1L} = 0.5V$                          | COM'L, I <sub>OH</sub> = -15mA | 2.0      | 2.0                     |       | ]     |
| V <sub>OL</sub>  |                                                 |         | V <sub>CC</sub> = MIN.                                       | All, I <sub>OL</sub> = 12mA              |                                | 0.25     | 0.4                     | Volts |       |
|                  | Low-Level Output Voltage                        |         |                                                              | COM'L, I <sub>OL</sub> = 24mA            | 1                              | 0.35     | 0.5                     |       |       |
| V <sub>iH</sub>  | High-Level Input Vo                             | oltage  |                                                              | Guaranteed inpu<br>voltage for all in    | 2.0                            |          |                         | Volts |       |
| V                | Low-Level Input Voltage                         |         | COM'L                                                        |                                          |                                |          |                         | 0.8   | Volts |
| VIL              |                                                 |         | MIL                                                          | · · · · · · · · · · · · · · · · · · ·    |                                |          | 0.7                     | Voits |       |
| VIK              | Input Clamp Voltage                             |         |                                                              | V <sub>CC</sub> = MIN., I <sub>I</sub> = |                                |          | -1.5                    | Volts |       |
|                  | Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> ) |         |                                                              | V <sub>CC</sub> = MIN.                   | 0.2                            | 0.4      |                         | Volts |       |
| I <sub>OZH</sub> | Off-State Output Cu<br>High Level Voltage       |         | d                                                            | $V_{CC} = MAX.$<br>$V_{IH} = 2.0V$       |                                |          | 20                      | μΑ    |       |
| lozl             | Off-State Output Cu<br>Low-Level Voltage        |         | d                                                            | $V_{IL} = V_{IL}MAX.$                    |                                |          | -20                     |       |       |
| II.              | Input Current at Maximum<br>Input Voltage       |         |                                                              | V <sub>CC</sub> = MAX., V <sub>I</sub>   |                                |          | 0.1                     | mA    |       |
| Чн               | High-Level Input Cu                             | irrent, | Any Input                                                    | $V_{CC} = MAX., V_{I}$                   | <sub>H</sub> = 2.7V            |          |                         | 20    | μA    |
| ΙL               | Low-Level Input Current V <sub>CC</sub> = MAX., |         |                                                              |                                          | L = 0.4V                       | <u> </u> |                         | -200  | μA    |
| Isc              | Short Circuit Output                            | t Curre | ent (Note 3)                                                 | V <sub>CC</sub> = MAX.                   | -40                            |          | -225                    | mA    |       |
| Icc              | Supply Current V <sub>CC</sub> = Output         |         | - MAY                                                        | All Outputs HIGH                         |                                | 13       | 23                      |       |       |
|                  |                                                 |         |                                                              | All Outputs LOW                          | 1                              | 27       | 46                      | mA    |       |
|                  |                                                 |         | Outputs at Hi-Z                                              |                                          |                                | 32       | 54                      | 1     |       |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.

2. All typical values are  $V_{CC} = 5.0 V$ ,  $T_A = 25^{\circ}C$ .

3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.




### SWITCHING CHARACTERISTICS

 $(T_A = +25^{\circ}C, V_{CC} = 5.0V)$ 

|                  |                                                     | Am25LS241 Am54LS/74LS241<br>Am25LS244 Am54LS/74LS244 |      |      | Test Conditions |      |      |       |                                     |
|------------------|-----------------------------------------------------|------------------------------------------------------|------|------|-----------------|------|------|-------|-------------------------------------|
| Parameters       | Description                                         | Min.                                                 | Тур. | Max. | Min.            | Тур. | Max. | Units | (Notes 1-5)                         |
| t <sub>PLH</sub> | Propagation Delay Time,<br>Low-to-High-Level Output |                                                      | 10   | 15   | -               | 12   | 18   | ns    |                                     |
| t <sub>PHL</sub> | Propagation Delay Time,<br>High-to-Low-Level Output |                                                      | 12   | 18   |                 | 12   | 18   | ns    | $C_L = 45 pF$<br>$R_L = 667 \Omega$ |
| t <sub>PZL</sub> | Output Enable Time to Low Level                     |                                                      | 20   | 30   | 1               | 20   | 30   | ns    |                                     |
| t <sub>PZH</sub> | Output Enable Time to High Level                    |                                                      | 15   | 23   |                 | 15   | 23   | ns    |                                     |
| t <sub>PLZ</sub> | Output Disable Time from Low Level                  |                                                      | 15   | 25   |                 | 15   | 25   | ns    | $C_L = 5.0 pF$                      |
| t <sub>PHZ</sub> | Output Disable Time from High Level                 |                                                      | 10   | 18   |                 | 10   | 18   | ns    | $R_L = 667\Omega$                   |

| Am25LS ONLY<br>SWITCHING CHARACTERISTICS<br>OVER OPERATING RANGE* |                                                     | $\label{eq:Am25LS COM'L} \hline $$T_A = 0^\circ C$ to +70^\circ C$ $$V_{CC} = 5.0V \pm 5\%$ $$Min. Max.$$$ |    |                                          | LS MIL<br>C to +125°C |       |                                     |
|-------------------------------------------------------------------|-----------------------------------------------------|------------------------------------------------------------------------------------------------------------|----|------------------------------------------|-----------------------|-------|-------------------------------------|
|                                                                   |                                                     |                                                                                                            |    | V <sub>CC</sub> = 5.0V ±10%<br>Min. Max. |                       | Units | Test Conditions                     |
| t <sub>PLH</sub>                                                  | Propagation Delay Time,<br>Low-to-High-Level Output |                                                                                                            | 21 |                                          | 24                    | ns    |                                     |
| t <sub>PHL</sub>                                                  | Propagation Delay Time,<br>High-to-Low-Level Output |                                                                                                            | 25 |                                          | 28                    | ns    | $C_L = 45 pF$<br>$R_L = 667 \Omega$ |
| t <sub>PZL</sub>                                                  | Output Enable Time to Low Level                     |                                                                                                            | 41 |                                          | 47                    | ns    | 1                                   |
| tPZH                                                              | Output Enable Time to High Level                    |                                                                                                            | 31 |                                          | 47                    | ns    | 1                                   |
| t <sub>PLZ</sub>                                                  | Output Disable Time from Low Level                  |                                                                                                            | 34 |                                          | 36                    | ns    | $C_L = 5.0 pF$                      |
| t <sub>PHZ</sub>                                                  | Output Disable Time from High Level                 |                                                                                                            | 25 |                                          | 28                    | ns    | $R_L = 667\Omega$                   |

\*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.



# Am25LS242 • Am54LS/74LS242 Am25LS243 • Am54LS/74LS243

Quad Bus Transceivers with Three-State Outputs

#### DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- Data to output propagation delay times 18ns MAX.
- Enable to output 30ns MAX.
- Am25LS242 and Am25LS243 are specified at 48mA output current
- 100% product assurance testing to MIL-STD-883 requirements


#### FUNCTIONAL DESCRIPTION

The 'LS242 and 'LS243 are quad bus transceivers designed for asynchronous two-way communications between data buses.

The 'LS242 and 'LS243 have the two 4-line data paths connected input-to-output on both sides to form an asynchronous transceiver/buffer with complementing enable inputs. The 'LS242 is inverting, while the 'LS243 presents noninverting data at the outputs.

Three-state outputs are provided to drive bus lines directly. The Am25LS242 and Am25LS243 are specified at 48mA and 24mA output sink current, while the Am54/74LS242 and 243 are guaranteed at 12mA over the military range and 24mA over the commercial range.

Improved noise rejection and high fan-out are provided by input hysteresis and low current PNP inputs.



### Am25LS242 • Am25LS243 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply unless Otherwise Specified:

 $\begin{array}{lll} \mbox{COM'L} & T_A = 0^{\circ}\mbox{C to } +70^{\circ}\mbox{C} & V_{CC} = 5.0\mbox{V} \pm 5\% & (\mbox{MIN.} = 4.75\mbox{V} & \mbox{MAX.} = 5.25\mbox{V} ) \\ \mbox{MIL} & T_A = -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} & V_{CC} = 5.0\mbox{V} \pm 10\% & (\mbox{MIN.} = 4.50\mbox{V} & \mbox{MAX.} = 5.50\mbox{V} ) \\ \end{array}$ 

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters                               | Desc                                            | riptior                                             | า                      | Test Conditions (Note 1)                                         |                                                                          | Min. | <b>Typ.</b><br>(Note 2) | Max.  | Units |
|------------------------------------------|-------------------------------------------------|-----------------------------------------------------|------------------------|------------------------------------------------------------------|--------------------------------------------------------------------------|------|-------------------------|-------|-------|
| v <sub>он</sub>                          | High-Level Output V                             | Voltage                                             |                        |                                                                  | $V_{CC} = MIN., V_{IH} = 2.0V$<br>$I_{OH} = -3.0mA, V_{IL} = V_{IL}MAX.$ |      | 3.4                     |       | Volts |
| ∙он                                      |                                                 |                                                     | $V_{CC} = MIN.,$       | MIL, $I_{OH} = -12mA$                                            | 2.0                                                                      |      |                         |       |       |
|                                          |                                                 |                                                     | $V_{IL} = 0.5V$        | COM'L, I <sub>OH</sub> = -15mA                                   | 2.0                                                                      |      |                         |       |       |
|                                          |                                                 |                                                     |                        |                                                                  | All I <sub>OL</sub> = 12mA                                               |      | 0.25                    | 0.4   |       |
| V <sub>OL</sub> Low-Level Output Voltage |                                                 |                                                     | $V_{CC} = MIN.$        | All I <sub>OL</sub> = 24mA                                       |                                                                          | 0.35 | 0.5                     | Volts |       |
|                                          |                                                 |                                                     |                        |                                                                  | COM'L, I <sub>OL</sub> = 48mA                                            |      |                         | 0.55  | ]     |
| V <sub>IH</sub>                          | High-Level Input Vo                             | oltage                                              |                        | Guaranteed input logical HIGH<br>voltage for all inputs          |                                                                          | 2.0  |                         |       | Volts |
|                                          | d avec l avec l la avec Mal                     |                                                     | COM'L                  |                                                                  |                                                                          |      |                         | 0.8   | Volts |
| VIL                                      | Low-Level Input Vol                             | itage                                               | MIL                    |                                                                  |                                                                          |      |                         | 0.7   | Volts |
| VIK                                      | Input Clamp Voltage                             |                                                     | $V_{CC} = MIN., I_I$   | = -18mA                                                          |                                                                          |      | -1.5                    | Volts |       |
|                                          | Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> ) |                                                     | V <sub>CC</sub> = MIN. |                                                                  | 0.2                                                                      | 0.4  |                         | Volts |       |
| I <sub>OZH</sub>                         |                                                 | f-State Output Current,<br>gh Level Voltage Applied |                        | V <sub>CC</sub> = MAX.                                           | V <sub>O</sub> = 2.7V                                                    |      |                         | 40    |       |
| I <sub>OZL</sub>                         | Off-State Output Cu<br>Low-Level Voltage        |                                                     | Ŀ                      | V <sub>IH</sub> = 2.0V<br>V <sub>IL</sub> = V <sub>IL</sub> MAX. | 1 -                                                                      |      |                         | -200  | μΑ    |
| I,                                       | Input Current at Ma                             | ximum                                               | <u>ו</u>               |                                                                  | $V_1 = 7.0V$ , $\overline{G}AB$ or $GBA$<br>$V_1 = 5.5V$ , A or B        |      |                         | 0.1   | mA    |
| •1                                       | Input Voltage                                   |                                                     |                        | VCC - MAX.                                                       | V <sub>1</sub> = 5.5V, A or B                                            |      |                         | 0.1   | mA    |
| I <sub>IH</sub>                          | High-Level Input Cu                             | irrent, i                                           | Any Input              | V <sub>CC</sub> = MAX., \                                        | / <sub>IH</sub> = 2.7V                                                   |      |                         | 20    | μA    |
| IIL                                      | Low-Level Input Cur                             | rrent                                               |                        | V <sub>CC</sub> = MAX., V                                        | / <sub>IL</sub> = 0.4V                                                   |      |                         | -200  | μA    |
| I <sub>SC</sub>                          | Short Circuit Output                            | t Curre                                             | ent (Note 3)           | $V_{CC} = MAX.$                                                  |                                                                          | -40  |                         | -225  | mA    |
|                                          |                                                 |                                                     | All Outputs<br>HIGH    | 'LS242, 'LS243                                                   |                                                                          | 22   | 38                      |       |       |
| Icc                                      | Supply Current                                  | Outpu                                               | = MAX.<br>its open     | All Outputs<br>LOW                                               | 'LS242, 'LS243                                                           |      | 29                      | 50    | mA    |
|                                          |                                                 | (Note                                               | 4)                     | Outputs at                                                       | 'LS242                                                                   |      | 29                      | 50    | 1     |
|                                          |                                                 |                                                     |                        | Hi-Z                                                             | 'LS243                                                                   |      | 32                      | 54    | 1     |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions. 2. All typical values are  $V_{CC}$  = 5.0V,  $T_A$  = 25°C.

An typical values are VCC = 5.00, TA = 25 C.
 Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

4. For 'LS242 and 'LS243 I<sub>CC</sub> is measured with transceivers enabled in one direction only, or with all transceivers disabled.

#### MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature                                 | -65°C to +150°C                |
|-----------------------------------------------------|--------------------------------|
|                                                     |                                |
| Temperature (Ambient) Under Bias                    | –55°C to +125°C                |
| Supply Voltage to Ground Potential                  | -0.5V to +7.0V                 |
| DC Voltage Applied to Outputs for HIGH Output State | –0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                    | -0.5V to +7.0V                 |
| DC Output Current                                   | 150mA                          |
| DC Input Current                                    | -30mA to +5.0mA                |

## Am25LS/54LS/74LS242/243

#### Am54LS/74LS242 • Am54LS/74LS243 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply unless Otherwise Specified:

COM'L  $T_{A}$  = 0°C to +70°C  $V_{CC}$  = 5.0V  $\pm$  5% (MIN. = 4.75V MAX. = 5.25V)

MIL  $T_A = -55^{\circ}C \text{ to } +125^{\circ}C V_{CC} = 5.0V \pm 10\%$  (MIN. = 4.50V MAX. = 5.50V)

## DC CHARACTERISTICS OVER OPERATING RANGE


| Parameters       | Des                                             | scriptio | n                                      | Test Conditions (Note 1)                                                                       |                                                                          | Min. | <b>Typ.</b><br>(Note 2) | Max.  | Units   |
|------------------|-------------------------------------------------|----------|----------------------------------------|------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|------|-------------------------|-------|---------|
| v <sub>on</sub>  | High-Level Outpu                                | t Voltag |                                        |                                                                                                | $V_{CC} = MIN., V_{IH} = 2.0V$<br>$I_{OH} = -3.0mA, V_{IL} = V_{IL}MAX.$ |      | 3.4                     |       | Volts   |
| ▼он              | •OH Ingli-Level Output voltage                  |          | $V_{CC} = MIN.,$                       | MIL, $I_{OH} = -12mA$                                                                          | 2.0                                                                      |      |                         | VUILS |         |
|                  |                                                 |          | $V_{IL} = 0.5V$                        | COM'L, I <sub>OH</sub> = -15mA                                                                 | 2.0                                                                      |      |                         | ]     |         |
| VOL              | Low-Level Output                                | Voltage  |                                        | Vcc = MIN.                                                                                     | All, $I_{OL} = 12mA$                                                     |      | 0.25                    | 0.4   | Volts   |
| ▼OL              | LOW-Level Output                                | vonage   |                                        | ACC - MILLAT                                                                                   | COM'L, I <sub>OL</sub> = 24mA                                            | }    | 0.35                    | 0.5   |         |
| VIH              | High-Level Input \                              | Voltage  |                                        | Guaranteed input logical HIGH voltage for all inputs                                           |                                                                          | 2.0  |                         |       | Volts   |
|                  |                                                 | /_!      | COM'L                                  |                                                                                                |                                                                          |      |                         | 0.8   | 1 1/-14 |
| VIL              | Low-Level Input V                               | oitage   | MIL                                    |                                                                                                |                                                                          |      |                         | 0.7   | Volts   |
| VIK              | Input Clamp Voltage                             |          | V <sub>CC</sub> = MIN., I <sub>I</sub> | = -18mA                                                                                        | 1                                                                        |      | -1.5                    | Volts |         |
| ····             | Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> ) |          | V <sub>CC</sub> = MIN.                 |                                                                                                | 0.2                                                                      | 0.4  |                         | Volts |         |
| l <sub>ozн</sub> | Off-State Output (<br>High Level Voltag         |          | ed                                     | V <sub>CC</sub> = MAX.                                                                         | V <sub>0</sub> = 2.7V                                                    |      |                         | 40    |         |
| I <sub>OZL</sub> | Off-State Output (<br>Low-Level Voltage         |          |                                        | V <sub>IH</sub> = 2.0V<br>V <sub>IL</sub> = V <sub>IL</sub> MAX.                               | V <sub>O</sub> = 0.4V                                                    |      |                         | -200  | μΑ      |
| 1,               | Input Current at N                              | /laximur | n                                      | Vee = MAX                                                                                      | $V_{I} = 7.0V, \overline{G}AB \text{ or } GBA$                           |      |                         | 0.1   | mA      |
| יז<br>           | Input Voltage                                   |          |                                        | $V_{CC} = MAX.$ $V_{I} = 7.0V, \overline{G}AB \text{ or } GBA$ $V_{I} = 5.5V, A \text{ or } B$ |                                                                          |      |                         | 0.1   | mA      |
| I <sub>IH</sub>  | High-Level Input (                              | Current, | Any Input                              | V <sub>CC</sub> MAX., V <sub>IH</sub>                                                          | = 2.7V                                                                   |      |                         | 20    | μΑ      |
| Ι <sub>ΙL</sub>  | Low-Level Input C                               | Current  |                                        | V <sub>CC</sub> = MAX., V                                                                      | $V_{1L} = 0.4V$                                                          |      |                         | -200  | μA      |
| Isc              | Short Circuit Outp                              | out Curr | ent (Note 3)                           | V <sub>CC</sub> = MAX.                                                                         | ·····                                                                    | -40  |                         | -225  | mA      |
|                  |                                                 | - MAX    | All Outputs<br>HIGH                    | 'LS242, 'LS243                                                                                 |                                                                          | 22   | 38                      |       |         |
| Icc              | Supply Current                                  | Outp     | = MAX.<br>uts open                     | All Outputs<br>LOW                                                                             | 'LS242, 'LS243                                                           |      | 29                      | 50    | mA      |
|                  |                                                 | (Note    | ; 4)                                   | Outputs at                                                                                     | 'LS242                                                                   | 1    | 29                      | 50    | 1       |
|                  |                                                 | ł        |                                        | Hi-Z                                                                                           | 'LS243                                                                   |      | 32                      | 54    | 1       |

Notes: 1. For conditions shown as MIN' or MAX., use the appropriate value specified under recommended operating conditions.

2. All typical values are V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C.

3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

4. For 'LS242 and 'LS243 ICC is measured with transceivers enabled in one direction only, or with all transceivers disabled.



### Am25LS/54LS/74LS242/243

٦

## Am25LS242 • Am54LS/74LS242 SWITCHING CHARACTERISTICS

| $T_A = +25^{\circ}C, V_{CC} = 5.0V$ |                                                     | A    | m25LS2 | 42   | Am54LS/74LS242 |      |      | 1     | Test Conditions                     |  |
|-------------------------------------|-----------------------------------------------------|------|--------|------|----------------|------|------|-------|-------------------------------------|--|
| Parameters                          |                                                     | Min. | Тур.   | Max. | Min.           | Тур. | Max. | Units | (Notes 1-5)                         |  |
| t <sub>PLH</sub>                    | Propagation Delay Time,<br>Low-to-High-Level Output |      | 8.0    | 12   |                | 9.0  | 14   | ns    |                                     |  |
| t <sub>PHL</sub>                    | Propagation Delay Time,<br>High-to-Low-Level Output |      | 12     | 16   |                | 12   | 18   | ns    | $C_L = 45 pF$<br>$R_L = 667 \Omega$ |  |
| t <sub>PZL</sub>                    | Output Enable Time to Low Level                     |      | 20     | 30   |                | 20   | 30   | ns    |                                     |  |
| t <sub>PZH</sub>                    | Output Enable Time to High Level                    |      | 15     | 23   |                | 15   | 23   | ns    |                                     |  |
| tPLZ                                | Output Disable Time from Low Level                  |      | 15     | 25   |                | 15   | 25   | ns    | $C_L = 5.0 pF$                      |  |
| t <sub>PHZ</sub>                    | Output Disable Time from High Level                 |      | 10     | 18   |                | 10   | 18   | ns    | $R_L = 667\Omega$                   |  |

Г

Т

# Am25LS242 ONLY


| Am25LS242 ONLY<br>SWITCHING CHARACTERISTICS<br>OVER OPERATION RANGE* |                                                     | Am25L | S COM'L              | Am25 | LS MIL                  |       |                                      |
|----------------------------------------------------------------------|-----------------------------------------------------|-------|----------------------|------|-------------------------|-------|--------------------------------------|
|                                                                      |                                                     | ~     | to +70°C<br>5.0V ±5% | 1    | C to +125°C<br>.0V ±10% |       |                                      |
| Parameters                                                           | Description                                         | Min.  | Max.                 | Min. | Max.                    | Units | <b>Test Conditions</b>               |
| t <sub>PLH</sub>                                                     | Propagation Delay Time,<br>Low-to-High-Level Output |       | 16                   |      | 19                      | ns    |                                      |
| t <sub>PHL</sub>                                                     | Propagation Delay Time,<br>High-to-Low-Level Output |       | 22                   |      | 25                      | ns    | $C_{L} = 45 pF$ $R_{L} = 667 \Omega$ |
| t <sub>PZL</sub>                                                     | Output Enable Time to Low Level                     |       | 37                   |      | 42                      | ns    | 1 1                                  |
| tPZH                                                                 | Output Enable Time to High Level                    |       | 29                   |      | 33                      | ns    | 1                                    |
| t <sub>PLZ</sub>                                                     | Output Disable Time from Low Level                  |       | 33                   |      | 38                      | ns    | $C_L = 5.0 pF$                       |
| t <sub>PHZ</sub>                                                     | Output Disable Time from High Level                 |       | 25                   |      | 28                      | ns    | $R_L = 667\Omega$                    |

## Am25LS243 • Am54LS/74LS243 SWITCHING CHARACTERISTICS

| $(T_A = +25^{\circ}C, V_{CC} = 5.0V)$ |                                                     | A                | m25LS2 | 43   | Am54LS/74LS243 |      |      |       | Test Conditions                     |  |
|---------------------------------------|-----------------------------------------------------|------------------|--------|------|----------------|------|------|-------|-------------------------------------|--|
| Parameters                            |                                                     | Description Min. |        | Max. | Min.           | Тур. | Max. | Units | (Notes 1-5)                         |  |
| t <sub>PLH</sub>                      | Propagation Delay Time,<br>Low-to-High-Level Output |                  | 10     | 15   |                | 12   | 18   | ns    | $C_L = 45 pF$<br>$R_1 = 667 \Omega$ |  |
| t <sub>PHL</sub>                      | Propagation Delay Time,<br>High-to-Low-Level Output |                  | 12     | 18   |                | 12   | 18   | ns    |                                     |  |
| t <sub>PZL</sub>                      | Output Enable Time to Low Level                     |                  | 20     | 30   |                | 20   | 30   | ns    |                                     |  |
| t <sub>PZH</sub>                      | Output Enable Time to High Level                    |                  | 15     | 23   |                | 15   | 23   | ns    |                                     |  |
| t <sub>PLZ</sub>                      | Output Disable Time from Low Level                  |                  | 15     | 25   |                | 15   | 25   | ns    | $C_L = 5.0 pF$                      |  |
| t <sub>PHZ</sub>                      | Output Disable Time from High Level                 |                  | 10     | 18   |                | 10   | 18   | ns    | $R_L = 667\Omega$                   |  |

| Am25LS243 ONLY<br>SWITCHING CHARACTERISTICS<br>OVER OPERATION RANGE* |                                                     | Am25L | S COM'L | Am25 | LS MIL          |       |                                      |
|----------------------------------------------------------------------|-----------------------------------------------------|-------|---------|------|-----------------|-------|--------------------------------------|
|                                                                      |                                                     |       |         |      | Test Conditions |       |                                      |
| Parameters                                                           | Description                                         | Min.  | Max.    | Min. | Max.            | Units | Test Conditions                      |
| t <sub>PLH</sub>                                                     | Propagation Delay Time,<br>Low-to-High-Level Output |       | 21      |      | 24              | ns    |                                      |
| t <sub>PHL</sub>                                                     | Propagation Delay Time,<br>High-to-Low-Level Output |       | 25      |      | 28              | ns    | $C_{L} = 45 pF$ $R_{L} = 667 \Omega$ |
| t <sub>PZL</sub>                                                     | Output Enable Time to Low Level                     |       | 41      |      | 47              | ns    | 1                                    |
| t <sub>PZH</sub>                                                     | Output Enable Time to High Level                    |       | 33      |      | 49              | ns    | 1                                    |
| tPLZ                                                                 | Output Disable Time from Low Level                  |       | 36      |      | 38              | ns    | $C_L = 5.0 pF$                       |
| t <sub>PHZ</sub>                                                     | Output Disable Time from High Level                 |       | 25      |      | 28              | ns    | $R_L = 667\Omega$                    |

## Am25LS/54LS/74LS242/243



## Quad Three-State Single Ended RS-423 Line Driver

#### DISTINCTIVE CHARACTERISTICS

- Four single ended line drivers in one package for maximum package density
- Output short-circuit protection
- · Individual rise time control for each output
- 50 $\Omega$  transmission line drive capability
- · High capacitive load drive capability
- Low I<sub>CC</sub> and I<sub>EE</sub> power consumption (26mW/driver typ.)
- Meets all requirements of RS-423
- Three-state outputs for bus oriented systems
- Outputs do not clamp line with power off or in hi-impedance state over entire transmission line voltage range of RS-423
- Low current PNP inputs compatible with TTL, MOS and CMOS
- Available in military and commercial temperature range
- Advanced low power Schottky processing
- 100% reliability assurance screening to MIL-STD-883 requirements

#### FUNCTIONAL DESCRIPTION

The Am26LS29 is a quad single ended line driver, designed for digital data transmission. The Am26LS29 meets all the requirements of EIA Standard RS-423 and Federal STD 1030. It features four buffered outputs with high source and sink current, and output short circuit protection.

A slew rate control pin allows the use of an external capacitor to control slew rate for suppression of near end cross talk to receivers in the cable.

The Am26LS29 has three-state outputs for bus oriented systems. The outputs in the hi-impedance state will not clamp the line over the transmission line voltage of RS-423. A typical full duplex system would use the Am26LS29 line driver and up to twelve Am26LS32 line receivers or an Am26LS32 line receiver and up to thirty-two Am26LS29 line drivers with only one enabled at a time and all others in the three-state mode.

The Am26LS29 is constructed using advanced low-power Schottky processing.

OUTPUT B

SLEW RATE

SLEW RATE

OUTPUT C

OUTPUT D

CONTROL D

BLI-004

14

13 Am26L S29

12

10

Note: Pin 1 is marked for orientation.


INPUT B

ENABLE [

GND

VEE [





| Package<br>Type   | Temperature<br>Range | Order<br>Number |
|-------------------|----------------------|-----------------|
| Hermetic DIP      | -55°C to +125°C      | AM26LS29DM      |
| Hermetic Flat Pak | -55°C to +125°C      | AM26LS29FM      |
| Dice              | -55°C to +125°C      | AM26LS29XM      |
| Hermetic DIP      | 0°C to +70°C         | AM26LS29DC      |
| Molded DIP        | 0°C to +70°C         | AM26LS29PC      |
| Dice              | 0°C to +70°C         | AM26LS29XC      |
|                   |                      |                 |

Charles Tampanati

### ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

Tum

| Storage Temperature                     | -05 C t0 +150 |  |  |  |
|-----------------------------------------|---------------|--|--|--|
| Supply Voltage                          |               |  |  |  |
| V+                                      | 7.0V          |  |  |  |
| V-                                      | -7.0V         |  |  |  |
| Power Dissipation                       | 600mW         |  |  |  |
| Input Voltage                           | 0.5 to +15.0V |  |  |  |
| Output Voltage (Power Off)              | ±15V          |  |  |  |
| Lead Soldering Temperature (10 seconds) | 300°C         |  |  |  |

## ELECTRICAL CHARACTERISTICS over the operating temperature range

The following conditions apply unless otherwise specified:

#### DC CHARACTERISTICS over the operating temperature range (Notes 1 and 2)


| Parameters                 | Description                  | Test Cond                                                | litions                                    | Min. | Typ.<br>(Note 1) | Max. | Units |
|----------------------------|------------------------------|----------------------------------------------------------|--------------------------------------------|------|------------------|------|-------|
| Vo                         |                              | D                                                        | V <sub>IN</sub> = 2.4V                     | 4.0  | 4.4              | 6.0  | Volts |
| vo                         | Output Voltage               | R∟≃∞                                                     | V <sub>IN</sub> = 0.4V                     | -4.0 | -4.4             | -6.0 | Volts |
| VT                         | Output Voltage               | R <sub>1</sub> = 450Ω                                    | V <sub>IN</sub> = 2.4V                     | 3.6  | 4.1              |      | Volts |
| $\overline{v_T}$           | Output Voltage               | HL - 45032                                               | V <sub>IN</sub> = 0.4V                     | -3.6 | -4.1             | í í  | Volts |
| $ V_T  -  \overline{V_T} $ | Output Unbalance             | V <sub>CC</sub>   =  V <sub>EE</sub>  , R <sub>L</sub> = | 450Ω                                       |      | 0.02             | 0.4  | Volts |
| 1X+                        | Output Leakage Power Off     | Vcc = VFF = 0V                                           | V <sub>O</sub> = 10V                       | 1    | 2.0              | 100  | μA    |
| 'x-                        | Output Leakage Fower On      | ACC - AEE - 04                                           | $V_0 = -10V$                               |      | -2.0             | -100 | μA    |
| IS+                        | Output Short Circuit Current | V0 = 0V                                                  | V <sub>IN</sub> = 2.4V                     |      | -70              | 150  | mA    |
| IS-                        | Output short circuit current | v0-0v                                                    | V <sub>IN</sub> = 0.4V                     | 1    | 60               | 150  | mA    |
| ISlew                      | Slew Control Current         | V <sub>SLEW</sub> = V <sub>EE</sub> + 0.9V               |                                            |      | ±110             |      | μA    |
| 1cc                        | Positive Supply Current      | V <sub>IN</sub> = 0.4V, R <sub>L</sub> = ∞               | 1                                          |      | 18               | 30   | mA    |
| IEE                        | Negative Supply Current      | V <sub>IN</sub> = 0.4V, R <sub>L</sub> = ∞               |                                            |      | -10              | -22  | mA    |
| ١o                         | Off State (High Impedance)   | Vcc = MAX.                                               | V <sub>O</sub> = 10V                       | 1    | 2.0              | 100  | μA    |
| .0                         | Output Current               |                                                          | $V_0 = -10V$                               |      | -2.0             | -100 | μA    |
| VIH                        | High Level Input Voltage     |                                                          |                                            | 2.0  |                  |      | Volts |
| VIL                        | Low Level Input Voltage      |                                                          |                                            | 1    |                  | 0.8  | Volts |
|                            |                              | VIN = 2.4V                                               | · · · · · · · · · · · · · · · · · · ·      | 1    | 1.0              | 40   | μA    |
| Чн                         | High Level Input Current     | V <sub>IN</sub> ≤ 15V                                    | 1                                          | 10   | 100              | μA   |       |
| 1 <sub>1L</sub>            | Low Level Input Current      | V <sub>IN</sub> = 0.4V                                   | · · · · •= · · · · · · · · · · · · · · · · | 1    | -30              | -200 | μA    |
| VI                         | Input Clamp Voltage          | I <sub>IN</sub> = -12mA                                  | •                                          |      |                  | -1.5 | Volts |


## **AC CHARACTERISTICS**

 $V_{\mbox{CC}}$  = 5.0V,  $V_{\mbox{EE}}$  = -5.0 V,  $T_{\mbox{A}}$  =  $25^{\circ}\mbox{C}$ 

| Parameters               | Description                                | Test Conditions                                |                       | Min. | (Note 1) | Max. | Units |
|--------------------------|--------------------------------------------|------------------------------------------------|-----------------------|------|----------|------|-------|
|                          | D'                                         |                                                | $C_{C} = 50 pF$       |      | 3.0      |      | μs    |
| t <sub>r</sub>           | t <sub>r</sub> Rise Time                   | $R_L = 450\Omega, C_L = 500pF, Fig. 1$         | $C_{C} = OpF$         |      | 120      | 300  | ns    |
|                          | <b>C</b> -11 <b>T</b> ime                  | $R_{L} = 450\Omega, C_{L} = 500pF, Fig. 1$     | C <sub>C</sub> = 50pF |      | 3.0      |      | μs    |
| t <sub>f</sub> Fall Time | $H_{L} = 450\Omega, C_{L} = 500pF, Fig. 1$ | $C_C = 0pF$                                    |                       | 120  | 300      | ns   |       |
| Src                      | Slew Rate Coefficient                      | $R_{L} = 450\Omega, C_{L} = 500pF, Fig. 1$     |                       |      | .06      |      | μs/pF |
| t <sub>LZ</sub>          | · · · · · · · · · · · · · · · · · · ·      |                                                | - E Eig 0             |      | 180      | 300  |       |
| t <sub>HZ</sub>          | Output Enable to Output                    | $R_{L} = 450\Omega, C_{L} = 500pF, C_{C} = 0p$ | pr, rig. 2            |      | 250      | 350  | ns    |
| tzL                      | Output Enable to Output                    | $R_1 = 450\Omega, C_1 = 500pF, C_C = 0$        | pE Fig 2              |      | 250      | 350  | 115   |
| tzн                      |                                            |                                                | рі, і і <u></u> д. с  |      | 180      | 300  |       |

Notes: 1. Typical limits are at  $V_{CC}$  = 5.0V,  $V_{EE}$  = -5.0V, 25°C ambient and maximum loading. 2. Symbols and definitions correspond to EIA RS-423 where applicable.





Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver

#### DISTINCTIVE CHARACTERISTICS

- Dual RS-422 line driver or quad RS-423 line driver
- Driver outputs do not clamp line with power off or in hi-impedance state
- · Individually three-state drivers when used in differential mode
- Low I<sub>CC</sub> and I<sub>EE</sub> power consumption RS-422 differential mode RS-423 single-ended mode 26mW/driver typ.
- · Individual slew rate control for each output
- $\bullet$  50  $\Omega$  transmission line drive capability (RS-422 into virtual ground)
- Low current PNP inputs compatible with TTL, MOS and CMOS
- · High capacitive load drive capability
- Exact replacement for DS16/3691
- · Advanced low power Schottky processing
- 100% reliability assurance screening to MIL-STD-883 requirements


#### FUNCTIONAL DESCRIPTION

The Am26LS30 is a line driver designed for digital data transmission. A mode control input provides a choice of operation either as two differential line drivers which meet all of the requirements of EIA Standard RS-422 or four independent single-ended RS-423 line drivers.

In the differential mode the outputs have individual three-state controls. In the hi-impedance state these outputs will not clamp the line over a common mode transmission line voltage of  $\pm$  10V. A typical full duplex system would be the Am26LS30 differential line driver and up to twelve Am26LS32 line receivers or an Am26LS32 line receivers and up to thirty-two Am26LS30 differential drivers.

A slew rate control pin allows the use of an external capacitor to control slew rate for suppression of near end cross talk to receivers in the cable.

The Am26LS30 is constructed using Advanced Low Power Schottky processing.



#### ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                     | 65°C to +150°C |
|-----------------------------------------|----------------|
| Supply Voltage                          |                |
| V+                                      | 7.0V           |
| V-                                      | 7.0V           |
| Power Dissipation                       | 600mW          |
| Input Voltage                           | -0.5 to +15.0V |
| Output Voltage (Power Off)              | ±15V           |
| Lead Soldering Temperature (10 seconds) | 300°C          |

#### ELECTRICAL CHARACTERISTICS over the operating temperature range

The Following Conditions Apply Unless Otherwise Specified:

#### DC CHARACTERISTICS over the operating temperature range

| Parameters                        | Description                               | Test Conditi           | ons (Note 3)            | Min. | Typ.<br>(Note 1) | Max. | Units |
|-----------------------------------|-------------------------------------------|------------------------|-------------------------|------|------------------|------|-------|
| Vo                                | Differential Output Voltage, VA, B        | R <sub>1</sub> = ∞     | V <sub>IN</sub> = 2.0V  |      | 3.6              | 6.0  | Volts |
| $\overline{v_0}$                  | Differential Output Voltage, VA, B        | 1                      | V <sub>IN</sub> = 0.8V  |      | -3.6             | -6.0 | Volts |
| VT                                | Differential Output Voltage, VA, B        | R <sub>1</sub> = 100Ω  | V <sub>IN</sub> = 2.0V  | 2.0  | 2.4              |      | Volts |
| $\overline{v_T}$                  |                                           |                        | V <sub>IN</sub> = 0.8V  | 2.0  | -2.4             |      | Volts |
| VOS, VOS                          | Common Mode Offset Voltage                | R <sub>L</sub> = 100Ω  |                         |      | 2,5              | 3.0  | Volts |
| $ V_T  -  \overline{V_T} $        | Difference in Differential Output Voltage | RL = 100Ω              |                         |      | 0.005            | 0.4  | Volts |
| Vos – Vos                         | Difference in Common Mode Offset Voltage  | R <sub>L</sub> = 100Ω  |                         |      | 0.005            | 0.4  | Volts |
| V <sub>SS</sub>                   |                                           | RL = 100Ω              |                         | 4.0  | 4.8              |      | Volts |
| VCMR                              | Output Voltage Common Mode Range          | VENABLE =              | 2.4V                    | ±10  |                  |      | Volts |
| IXA                               | Output Leakage Current                    | Vcc = 0V               | V <sub>CMR</sub> = 10V  |      |                  | 100  | μA    |
| <sup>I</sup> XB                   |                                           | VCC - 0V               | V <sub>CMR</sub> = -10V |      |                  | -100 | μA    |
| lox                               | Off State (High Impedance)                | V <sub>CC</sub> = MAX. | V <sub>CMR</sub> ≤ 10V  |      |                  | 100  | μA    |
| .0X                               | Output Current                            | VCC - MAA.             | V <sub>CMR</sub> ≥ −10V |      |                  | -100 | μA    |
|                                   |                                           | V <sub>IN</sub> = 2.4V | V <sub>OA</sub> = 6.0V  |      | 80               | 150  | mA    |
| I <sub>SA</sub> , I <sub>SB</sub> | Output Short Circuit Current              | VIN - 2.4V             | V <sub>OB</sub> = 0V    |      | -80              | -150 | mA    |
| 'SA' 'SB                          |                                           | VIN = 0.4V             | V <sub>OA</sub> = 0V    |      | -80              | -150 | mA    |
|                                   |                                           | VIN 0.4V               | V <sub>OB</sub> = 6.0V  |      | 80               | 150  | mA    |
| lcc                               | Supply Current                            |                        |                         |      | 18               | 30   | mA    |
| VIH                               | High Level Input Voltage                  |                        |                         | 2.0  |                  |      | Volts |
| VIL                               | Low Level Input Voltage                   |                        |                         |      |                  | 0.8  | Volts |
| Чн                                | High Level Input Current                  | V <sub>IN</sub> = 2.4V |                         |      | 1.0              | 40   | μA    |
|                                   |                                           | V <sub>IN</sub> ≤ 15V  |                         |      | 10               | 100  | μΑ    |
| ΊL                                | Low Level Input Current                   | V <sub>IN</sub> = 0.4V |                         |      | -30              | -200 | μA    |
| VI                                | Input Clamp Voltage                       | $I_{1N} = -12mA$       | <b>A</b>                |      |                  | -1.5 | Volts |

## **AC CHARACTERISTICS**

EIA RS-422 Connection, V\_{CC} = 5.0V, V\_{EE} = GND, Mode = 0.4V, T\_A = 25°C

| Parameters       | Description                   | Test Conditions                                           | Min. | Typ.<br>(Note 1) | Max. | Units |
|------------------|-------------------------------|-----------------------------------------------------------|------|------------------|------|-------|
| t <sub>r</sub>   | Differential Output Rise Time | Fig. 2, $R_L = 100\Omega$ , $C_L = 500pF$                 |      | 120              | 200  | ns    |
| t <sub>f</sub>   | Differential Output Fall Time | Fig. 2, $R_L = 100\Omega$ , $C_L = 500pF$                 |      | 120              | 200  | ns    |
| t <sub>PDH</sub> | Output Propagation Delay      | Fig. 2, $R_L = 100\Omega$ , $C_L = 500pF$                 | _    | 120              | 200  | ns    |
| t <sub>PDL</sub> | Output Propagation Delay      | Fig. 2, $R_L = 100\Omega$ , $C_L = 500pF$                 |      | 120              | 200  | ns    |
| t <sub>LZ</sub>  |                               | $R_1 = 450\Omega, C_1 = 500pF, C_C = 0pF, Fig. 3$         |      | 180              | 300  |       |
| t <sub>HZ</sub>  | Output Enchle to Output       | $n_{L} - 45032, C_{L} = 500p_{r}, C_{C} = 0p_{r}, Fig. 3$ |      | 250              | 350  |       |
| t <sub>ZL</sub>  | Output Enable to Output       |                                                           |      | 250              | 350  | ns    |
| t <sub>ZH</sub>  |                               | $R_{L} = 450\Omega, C_{L} = 500pF, C_{C} = 0pF, Fig. 3$   |      | 180              | 300  |       |

Notes: 1. Typical limits are at  $V_{CC} = 5.0V$ ,  $V_{EE} = GND$ , 25°C ambient and maximum loading.

2. Symbols and definitions correspond to EIA RS-422 where applicable.

3. RL connected between each output and its complement.

**ELECTRICAL CHARACTERISTICS** over the operating temperature range

The following conditions apply unless otherwise specified:

#### DC CHARACTERISTICS over the operating temperature range (Notes 1 and 2)


| Parameters                 | Description                  | Test Condition                                          | ons                    | Min. | Typ.<br>(Note 1) | Max. | Units |
|----------------------------|------------------------------|---------------------------------------------------------|------------------------|------|------------------|------|-------|
| Vo                         | Output Voltage               | R <sub>L</sub> = ∞,                                     | V <sub>IN</sub> = 2.4V | 4.0  | 4.4              | 6.0  | Volts |
| $\overline{v_0}$           |                              | V <sub>CC</sub>   =  V <sub>EE</sub>   = 4.75V          | V <sub>IN</sub> = 0.4V | -4.0 | -4.4             | -6.0 | Volts |
| VT                         | Output Voltage               | R <sub>L</sub> = 450Ω,                                  | V <sub>IN</sub> = 2.4V | 3.6  | 4.1              |      | Volts |
| VT                         |                              | V <sub>CC</sub>   =  V <sub>EE</sub>   = 4.75V          | V <sub>IN</sub> = 0.4V | -3.6 | -4.1             |      | Volts |
| $ V_T  -  \overline{V_T} $ | Output Unbalance             | V <sub>CC</sub> = V <sub>EE</sub> , R <sub>L</sub> = 45 | Ω0ذ                    |      | 0.02             | 0.4  | Volts |
| <sup>I</sup> X+            | Output Leakage Power Off     | VCC = VFF = 0V                                          | V <sub>O</sub> = 6.0V  |      | 2.0              | 100  | μA    |
| 1 <sub>X</sub> -           |                              | ACC - AEE - AA                                          | V <sub>O</sub> =6.0V   |      | -2.0             | -100 | μA    |
| IS+                        | Output Short Circuit Current | Vo = 0V                                                 | V <sub>IN</sub> = 2.4V |      | 80               | -150 | mA    |
| IS-                        | Output short cheart carrent  | VO - 0V                                                 | V <sub>IN</sub> = 0.4V |      | 80               | 150  | mA    |
| IStew                      | Slew Control Current         | V <sub>SLEW</sub> = V <sub>EE</sub> + 0.9V              |                        |      | ±140             |      | μA    |
| ICC                        | Positive Supply Current      | V <sub>IN</sub> = 0.4V, R <sub>L</sub> = ∞              |                        |      | 18               | 30   | mA    |
| IEE                        | Negative Supply Current      | V <sub>IN</sub> = 0.4V, R <sub>L</sub> = ∞              |                        |      | -10              | -22  | mA    |
| ⊻ін                        | High Level Input Voltage     |                                                         |                        | 2.0  |                  |      | Volts |
| VIL                        | Low Level Input Voltage      |                                                         |                        |      |                  | 0.8  | Volts |
| [ ]                        |                              | V <sub>IN</sub> = 2.4V                                  | I                      |      | 1.0              | 40   | μA    |
| ин                         | High Level Input Current     | V <sub>IN</sub> ≤ 15V                                   |                        |      | 10               | 100  | μA    |
| 111                        | Low Level Input Current      | V <sub>IN</sub> = 0.4V                                  |                        |      | -30              | -200 | μA    |
| VI                         | Input Clamp Voltage          | $I_{IN} = -12mA$                                        |                        |      |                  | -1.5 | Volts |


## **AC CHARACTERISTICS**

RS-423 Connection,  $V_{CC}$  = 5.0V,  $V_{EE}$  = -5.0V, Mode = 2.4V,  $T_{A}$  = 25°C


| Parameters       | Description              | Test Conditions                                       |                       | Min. | Typ.<br>(Note 1) | Max. | Units |
|------------------|--------------------------|-------------------------------------------------------|-----------------------|------|------------------|------|-------|
| •                | Rise Time                | Fig. 1, D                                             | $C_{C} = 50 pF$       |      | 3.0              |      | μs    |
| t <sub>r</sub>   | Rise Time                | Fig. 1, $R_L = 450\Omega$ , $C_L = 500pF$             | C <sub>C</sub> = 0    |      | 120              | 300  | ns    |
|                  | Fall Time                |                                                       | C <sub>C</sub> = 50pF |      | 3.0              |      | μs    |
| t <sub>f</sub>   | Fail Line                | Fig. 1, $R_L = 450\Omega$ , $C_L = 500pF$             | C <sub>C</sub> = 0    |      | 120              | 300  | ns    |
| Src              | Slew Rate Coefficient    | Fig. 1, $R_L = 450\Omega$ , $C_L = 500pF$             |                       |      | .06              |      | μs/pF |
| t <sub>PDH</sub> | Output Propagation Delay | Fig. 1, $R_L = 450\Omega$ , $C_L = 500pF$ , $C_C = 0$ |                       |      | 180              | 300  | ns    |
| tPDL             | Output Propagation Delay | Fig. 1, $R_L = 450\Omega$ , $C_L = 500pF$ , $C_C = 0$ |                       |      | 180              | 300  | ns    |

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, V<sub>EE</sub> = -5.0V, 25°C ambient and maximum loading. 2. Symbols and definitions correspond to EIA RS-423 where applicable.









# Quad High Speed Differential Line Driver

#### DISTINCTIVE CHARACTERISTICS

- Output skew 2.0ns typical
- Input to output delay 12ns
- Operation from single +5V supply
- 16-pin hermetic and molded DIP package
- Outputs won't load line when V<sub>CC</sub> = 0
- Four line drivers in one package for maximum package density
- Output short-circuit protection
- Complementary outputs
- Meets the requirements of EIA standard RS-422
- $\bullet$  High output drive capability for 100 terminated transmission lines
- · Available in military and commercial temperature range
- Advanced low-power Schottky processing
- 100% reliability assurance screening to MIL-STD-883 requirements


#### FUNCTIONAL DESCRIPTION

The Am26LS31 is a quad differential line driver, designed for digital data transmission over balanced lines. The Am26LS31 meets all the requirements of EIA standard RS-422 and federal standard 1020. Is is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines.

The circuit provides an enable and disable function common to all four drivers. The Am26LS31 features 3-state outputs and logical OR-ed complementary enable inputs. The inputs are all LS compatible and are all one unit load.


The Am26LS31 is constructed using advanced low-power Schottky processing.

#### LOGIC DIAGRAM



LIC-352

| ,               | ORDERING INFORMATI   | UN              |
|-----------------|----------------------|-----------------|
| Package<br>Type | Temperature<br>Range | Order<br>Number |
| Hermetic DIP    | -55°C to +125°C      | AM26LS31DM      |
| Flat Pak        | –55°C to +125°C      | AM26LS31FM      |
| Dice            | –55°C to +125°C      | AM26LS31XM      |
| Hermetic DIP    | 0°C to +70°C         | AM26LS31DC      |
| Molded DIP      | 0°C to +70°C         | AM26LS31PC      |
| Dice            | 0°C to +70°C         | AM26LS31XC      |



#### ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

| Supply Voltage            | 7.0V            |
|---------------------------|-----------------|
| Input Voltage             | 7.0V            |
| Output Voltage            | 5.5V            |
| Storage Temperature Range | –65°C to +150°C |


#### ELECTRICAL CHARACTERISTICS over the operating temperature range


| The following condition | The following conditions apply unless otherwise specified: |                            |  |  |  |
|-------------------------|------------------------------------------------------------|----------------------------|--|--|--|
| Am26LS31XM (MIL)        | $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$             | V <sub>CC</sub> = 5V ± 10% |  |  |  |
| Am26LS31XC (COM'L)      | $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$                | V <sub>CC</sub> = 5V ± 5%  |  |  |  |


| Am26LS31XC (    | COM'L) $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$ | $V_{CC} = 5V \pm 5\%$                                                |                                                |     | Тур.     |       |       |
|-----------------|-----------------------------------------------------|----------------------------------------------------------------------|------------------------------------------------|-----|----------|-------|-------|
| Parameters      | Description                                         | Test Cond                                                            | Test Conditions                                |     | (Note 1) | Max.  | Units |
| V <sub>OH</sub> | Output HIGH Voltage                                 | V <sub>CC</sub> = Min., I <sub>OH</sub> = -2                         | 0mA                                            | 2.5 | 3.2      |       | Volts |
| VOL             | Output LOW Voltage                                  | V <sub>CC</sub> = Min., I <sub>OL</sub> = 20                         | пА                                             |     | 0.32     | 0.5   | Volts |
| VIH             | Input HIGH Voltage                                  | V <sub>CC</sub> = Min.                                               |                                                | 2.0 |          |       | Volts |
| VIL             | Input LOW Voltage                                   | V <sub>CC</sub> = Max.                                               |                                                |     |          | 0.8   | Volts |
| Կւ              | Input LOW Current                                   | V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.4                        | 4∨                                             |     | -0.20    | -0.36 | mA    |
| Чн              | Input HIGH Current                                  | V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.                         | V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7V |     | 0.5      | 20    | μA    |
| 4               | Input Reverse Current                               | V <sub>CC</sub> = Max., V <sub>IN</sub> = 7.0                        | ov 🛛                                           |     | 0.001    | 0.1   | mA    |
| 10              | Off-State (High Impedance)                          | V <sub>CC</sub> = Max.                                               | V <sub>O</sub> = 5.5V                          |     | 0.5      | 20    | μΑ    |
|                 | Output Current                                      | VCC max.                                                             | V <sub>O</sub> = 0.5V                          |     | 0.5      | -20   | μΑ    |
| V <sub>I</sub>  | Input Clamp Voltage                                 | V <sub>CC</sub> = Min., I <sub>IN</sub> = 18n                        | nA                                             |     | -0.8     | -1.5  | Volts |
| I <sub>SC</sub> | Output Short Circuit Current                        | V <sub>CC</sub> = Max.                                               |                                                | -30 | 60       | -150  | mA    |
| Icc             | Power Supply Current                                | V <sub>CC</sub> = Max., all outpu                                    | ts disabled                                    |     | 60       | 80    | mA    |
| tPLH .          | Input to Output                                     | V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°                         | C, Load = Note 2                               |     | 12       | 20    | ns    |
| tPHL -          | Input to Output                                     | V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°                         | C, Load = Note 2                               |     | 12       | 20    | ns    |
| SKEW            | Output to Output                                    | V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°                         | C, Load = Note 2                               |     | 2.0      | 6.0   | ns    |
| <sup>t</sup> LZ | Enable to Output                                    | V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, C <sub>L</sub> = 10pF |                                                |     | 23       | 35    | ns    |
| tHZ             | Enable to Output                                    | V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, C <sub>L</sub> = 10pF |                                                |     | 17       | 30    | ns    |
| tZL             | Enable to Output                                    | V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°                         | C, Load = Note 2                               |     | 35       | 45    | ns    |
| tzн             | Enable to Output                                    | V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°                         | C, Load = Note 2                               |     | 30       | 40    | ns    |

Notes: 1. All typical values are  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ .

2.  $C_L = 30pF$ ,  $V_{1N} = 1.3V$  to  $V_{OUT} = 1.3V$ ,  $V_{PULSE} = 0V$  to +3.0V, See Below.







4-39

# Am26LS32 • Am26LS33

## **Quad Differential Line Receivers**

#### DISTINCTIVE CHARACTERISTICS

- Input voltage range of 15V (differential or common mode) on Am26LS33; 7V (differential or common mode) on Am26LS32
- ±0.2V sensitivity over the input voltage range on Am26LS32; ±0.5V sensitivity on Am26LS33
- The Am26LS32 meets all the requirements of RS-422 and RS-423
- 6k minimum input impedance
- 30mV input hysteresis
- Operation from single +5V supply
- 16-pin hermetic and molded DIP package
- Fail safe input-output relationship. Output always high when inputs are open.
- Three-state drive, with choice of complementary output enables, for receiving directly onto a data bus.
- Propagation delay 17ns typical
- Available in military and commercial temperature range
- Advanced low-power Schottky processing
- 100% reliability assurance screening to MIL-STD-883 requirements

#### FUNCTIONAL DESCRIPTION

The Am26LS32 is a quad line receiver designed to meet the requirements of RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.


The Am26LS32 features an input sensitivity of 200mV over the input voltage range of  $\pm$ 7V.

The Am26LS33 features an input sensitivity of 500mV over the input voltage range of  $\pm$ 15V.

The Am26LS32 and Am26LS33 provide an enable and disable function common to all four receivers. Both parts feature 3-state outputs with 8mA sink capability and incorporate a fail safe input-output relationship which keeps the outputs high when the inputs are open.

The Am26LS32 and Am26LS33 are constructed using Advanced Low-Power Schottky processing.

4



## Am26LS32 Am26LS33

## ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)


| Supply Voltage             | 7.0V            |
|----------------------------|-----------------|
| Common Mode Range          | ±25V            |
| Differential Input Voltage | ±25V            |
| Enable Voltage             | 7.0V            |
| Output Sink Current        | 50mA            |
| Storage Temperature Range  | –65°C to +165°C |


## ELECTRICAL CHARACTERISTICS Over the operating temperature range

The following conditions apply unless otherwise specified:

| arameters         | Description                  | Tes                                                                         | t Conditions                 |                         | Min. | Typ.<br>(Note 1) | Max.       | Units   |
|-------------------|------------------------------|-----------------------------------------------------------------------------|------------------------------|-------------------------|------|------------------|------------|---------|
| V <sub>TH</sub>   | Differential Input Voltage   | VOUT = VOL or VOH                                                           | Am26LS32, –7V ≤              | V <sub>CM</sub> ≤ +7V   | 0.2  | 0.06             | 0.2        | Volts   |
| *IH               | Differential input voltage   |                                                                             | Am26LS33,15V ≤               | ⊊V <sub>CM</sub> ≤ +15V | 0.5  | 0.12             | 0.5        |         |
| RIN               | Input Resistance             | $-15V \le V_{CM} \le +15V$ (0                                               | ne input AC ground)          |                         | 6.0k | 8.5k             |            | Ω       |
| IIN               | Input Current (Under Test)   | V <sub>IN</sub> = +15V, Other Inpu                                          | $t - 15V \le V_{IN} \le +15$ | v                       |      |                  | 2.3        | mA      |
| <b>I</b> IN       | Input Current (Under Test)   | VIN = -15V, Other Inpu                                                      | $t - 15V \le V_{IN} \le +15$ | SV .                    |      |                  | -2.8       | mA      |
|                   | 0                            | $V_{CC}$ = Min., $\Delta V_{IN}$ = +1.0                                     | DV V                         | COM'L                   | 2.7  | 3.4              |            |         |
| ∨он               | Output HIGH Voltage          | VENABLE = 0.8V, IOH =                                                       | = —440µA                     | MIL                     | 2.5  | 3.4              |            | - Volts |
| VOL               | Output LOW Voltage           | $V_{CC} = Min., \Delta V_{IN} = -1.0$                                       | 0V                           | 1 <sub>OL</sub> = 4.0mA |      |                  | 0.4        | Volts   |
| VOL               | Output LOW Voltage           | VENABLE = 0.8V                                                              |                              | 1 <sub>OL</sub> = 8.0mA |      |                  | 0.45       | Voits   |
| VIL               | Enable LOW Voltage           |                                                                             |                              |                         |      | 0.8              | Volts      |         |
| VIH               | Enable HIGH Voltage          | •                                                                           |                              |                         | 2.0  |                  |            | Volts   |
| VI                | Enable Clamp Voltage         | V <sub>CC</sub> = Min., I <sub>IN</sub> = -18mA                             |                              |                         |      |                  | -1.5       | Volts   |
| 10                | Off-State (High Impedance)   | V <sub>CC</sub> = Max.                                                      |                              | V <sub>0</sub> = 2.4V   |      |                  | 20         | μΑ      |
| 10                | Output Current               | $V_{\rm CC} = 0.4V$                                                         |                              |                         |      | -20              | <b>μ</b> μ |         |
| 1 <sub>1L</sub>   | Enable LOW Current           | V <sub>IN</sub> = 0.4V                                                      |                              |                         |      | -0.2             | 0.36       | mA      |
| Чн                | Enable HIGH Current          | V <sub>IN</sub> = 2.7V                                                      |                              |                         |      | 0.5              | 20         | μA      |
| lj –              | Enable Input High Current    | V <sub>IN</sub> = 5.5V                                                      |                              |                         |      | 1                | 100        | μA      |
| Isc               | Output Short Circuit Current | $V_0 = 0V, V_{CC} = Max., \Delta$                                           | V <sub>IN</sub> = +1.0V      |                         | -15  | -50              | -85        | mA      |
| 1cc               | Power Supply Current         | V <sub>CC</sub> = Max., All V <sub>IN</sub> = G                             | ND, Outputs Disabled         |                         |      | 52               | 70         | mA      |
| V <sub>HYST</sub> | Input Hysteresis             | $T_A = 25^{\circ}C, V_{CC} = 5.0V$                                          | , V <sub>CM</sub> = 0V       |                         |      | 30               |            | mV      |
| t₽LH              | Input to Output              | $T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $C_L = 15pF$ , see test cond. below |                              |                         | _    | 17               | 25         | ns      |
| tPHL .            | Input to Output              | $T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $C_L = 15pF$ , see test cond. below |                              |                         |      | 17               | 25         | ns      |
| tLZ               | Enable to Output             | $T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $C_L = 5pF$ , see test cond. below  |                              |                         |      | 20               | 30         | ns      |
| tHZ               | Enable to Output             | $T_A = 25^{\circ}C, V_{CC} = 5.0V,$                                         | CL = 5pF, see test con       | d. below                |      | 15               | 22         | ns      |
| tZL               | Enable to Output             | $T_A = 25^{\circ}C, V_{CC} = 5.0V,$                                         | CL = 15pF, see test co       | nd. below               |      | 15               | 22         | ns      |
| tzH               | Enable to Output             | $T_A = 25^{\circ}C, V_{CC} = 5.0V,$                                         | CL = 15pF, see test co       | nd. below               |      | 15               | 22         | ns      |


Note: 1. All typical values are  $V_{CC} = 5.0 V$ ,  $T_A = 25^{\circ}C$ .






LIC-361

## PROPAGATION DELAY (Notes 1 and 3)




## ENABLE AND DISABLE TIMES (Notes 2 and 3)




Notes:

- 1. Diagram shown for Enable LOW.
- 2. S1 and S2 of Load Circuit are closed except
- where shown. 3. Pulse Generator for All Pulses: Rate ≤ 1.0MHz;
- $Z_0 = 50\Omega$ ;  $t_r \le 15$ ns;  $t_f \le 6.0$ ns.

## Am26LS32 > Am26LS33





#### LINE TERMINATION

It is important in a digital communication system to have the minimum amount of noise generated by undesired reflections at the driver and receiver. There are numerous ways of matching to the line. The line can be matched at the driver, at the receiver or both, each method has advantages and disadvantages. Generally for any but the longest lines it is sufficient to match at one place, and only when there are discontinuities in the line, party line operation, or lack of a reasonable match at the opposite end of the line is the extra hardware of matching at both ends justified. The majority of transmission lines have fairly low characteristic impedances (in the range of 50 to 200 ohms) and the currents involved for a reasonable voltage swing are quite large. It is more difficult to couple noise into this low impedance, but it is also more difficult to drive, and line drivers must have the ability to supply large currents.

Various matching techniques that can be employed are shown in Figure 1. These impedance charts are useful in showing what happens to wave fronts traveling down a line, when the line delay is longer than the wave front transition. The DC input characteristic of the receiver, including any external components, is plotted on the V-I graph together with the output characteristic of the driver, including any external components used at the driving end. There are always quiescent points points where the driver and receiver characteristics cross. These points represent the DC voltage/current conditions, which must eventually be satisfied. To determine the effect of switching from one quiescent point to the other, a line with a slope equal to the characteristic impedance of the transmission line is plotted, starting at the initial quiescent point and ending at the applicable output impedance characteristic. The point of intersection gives the voltage and current at the output of the driver (and the input of the transmission line immediately after the driver switched states). From this point a line having an equal but opposite slope is drawn to the input characteristic and, at the intersection shows the voltage/current conditions of the wave front at the input of the receiver. This procedure is repeated to the output characteristic and so on at each intersection of the characteristic, the voltage/current relationship for a particular reflection is given. The resulting time/


voltage relationships for the traveling wavefront at the two ends of the transmission line are shown alongside.

From the graphs several important features can be seen. If the line is not matched at either end considerable transient voltage swings can occur. In fact if the input and output characteristics are at right angles to one another, the reflections continue for an infinite time if the line is assumed to have zero loss. Most lines have extremely low losses, and, therefore, a very undesirable situation exists if the line is not matched at either end.

If the line is matched at the receiver, a voltage wave of constant amplitude travels down the line and is absorbed at the termination. Note whether the line is terminated to ground or to the power supply the system consumes DC power, either in the HIGH logic level or in the LOW logic level. In order to reduce the power dissipation, a blocking capacitor can be used in series with the receiver termination. The capacitor can be chosen to look like a short circuit to the voltage wavefront but stop DC (current) flow. Since the capacitor must be charged and discharged through the line, the data rate is reduced, when this technique is employed.

If the line is matched with a series resistor at the driver, then the line input initially rises to one half the final voltage. This wave front travels down the line and is reflected at the receiver. When the reflection reaches the driver the voltage at the driver rises to its final amplitude. The receiver, however, sees one transition from the initial to the final amplitude. When the driver switches from HIGH to LOW a similar situation occurs, in which the input of the line sees at first a step to one half the final value and, two line delays later, the final LOW condition. This back matching mode of operation consumes no DC power if the input impedance of the receiver is infinite. The advantage of the method is that if the input impedance of the receiver is high, very little power is dissipated and current only flows during the transition time, which is twice the line delay time. If back matching is used in a balanced system the terminating series resistance must be divided into two equal resistances with resistors inserted in series with each wire in order to maintain a balanced system.

## Am26LS32 • Am26LS33



## USE OF THE Am26LS29, 30, 31 and 32 QUAD DRIVER/RECEIVER FAMILY IN EIA RS-422 AND 423 APPLICATIONS

## By David A. Laws and Roy J. Levy

#### INTRODUCTION

Today's high-performance data processing systems demand significantly faster data communications rates than are possible with the EIA RS-232 specifications in use for the past ten years.

Two new standards prepared by the Electronic Industries Association address this need. EIA RS-423 is an unbalanced, bipolar voltage specification designed to interface with RS-232C, while greatly enhancing its operation. It permits the communication of digital information over distances of up to 2000 feet and at data rates of up to 300 Kilobaud. EIA RS-422 is a balanced voltage digital interface for communicaton of digital data over distances of 4000 feet or data rates of up to 10 megabaud.

Advanced Micro Devices has developed a family of monolithic Low-power Schottky quad line drivers and receivers to meet the requirements of these specifications.

The Am26LS29 and 30 line drivers and the Am26LS32 receiver meet all requirements of RS-423 while the Am26LS31 differential line driver and the Am26LS32 receiver meet the requirements of RS-422.

A second receiver element, the Am26LS33 is available for use in high common mode noise environments, exceeding the common mode voltage requirements of RS-422 and RS-423.

This application note reviews the use of these devices in implementing the new standards. Emphasis is given to the EIA RS-422 balanced interface.

#### EIA STANDARD SPECIFICATIONS

Two basic forms of operation are available for transmission of digital data over interconnecting lines. These are the single ended and differential techniques.

The single-ended form uses a single conductor to carry the signal with the voltage referenced to a single return conductor. This may also be the common return for other signal conductors. Figure 1a.

The single-ended form is the simplest way to send data as it requires only one signal line per circuit. This simplicity, however, is often offset by the inability of this form to allow discrimination between a valid signal produced by the driver, and the sum of the driver signal plus externally induced noise signals.

A solution to some of the problems inherent in the singleended form of operation is offered by the differential form of operation. Figure 1b. This consists of a differential driver (essentially two single-ended drivers with one driver always producing the complementary output signal level to the other driver), a twisted pair transmission line and a differential line receiver. The driver signal appears as a differential voltage to the line receiver, while the noise signals appear as a common mode signal. The two signals, therefore, can be discriminated by a line receiver with a sufficient common mode voltage operating range.

The Electronic Industries Association, EIA, has defined a number of specifications standardizing the interface between data terminal equipment and data circuit terminating equipment based on both single-ended and differential operation.




Figure 1. Data Communication Techniques.

The most widely used standard for interfacing between data terminal equipment and data communications equipment today, is EIA RS-232C, issued in August 1969. The RS-232C electrical interface is a single-ended, bipolar-voltage, unterminated circuit. This specification is for serial binary data interchange over short distances (up to 50 feet) at low rates (up to 20 Kilobaud). It is a protocol standard as well as an electrical standard, specifying hand shaking signals and functions between terminal and the communications equipment. As already noted, single-ended circuits are susceptible to all forms of electromagnetic interference. Noise and cross talk susceptibility are proportional to length and bandwidth. RS-232C places restrictions on both. It limits slew rate of the drivers  $(30V/\mu s)$  to control radiated emission on neighboring circuits and allows bandwidth limiting on the receivers to reduce susceptibility to cross talk. The length and slew rate limits can adequately control reflections on unterminated lines, and the length and bandwidth limits are more than adequate to reduce susceptibility to noise.

Like EIA RS-232C, the new EIA RS-423 is also a single-ended, bipolar-voltage unterminated circuit. It extends the distance and data rate capabilities of this technique to distances of up to 4000 feet at data rates of 3000 baud, or at higher rates of up to 300 Kilobaud over a maximum distance of 40 feet.

EIA RS-422 is a differential, balanced voltage interface capable of significantly higher data rates over longer distances. It can accommodate rates of 100 Kilobaud over a distance of 4000 feet or rates of up to 10 megabaud. These performance improvements stem from the advantages of a balanced configuration which is isolated from ground noise currents. It is also immune to fluctuating voltage potentials between system ground references and to common mode electromagnetic interference. Figure 2 compares the driver output waveforms for the three EIA standard configurations, while Table I compares the key characteristics required by drivers and receivers intended for these applications. Since RS-232C has been in use for many years, RS-422 and 423 parameter values have been selected to facilitate an orderly transition from existing designs to new equipment.




Figure 2. Driver Output Waveforms.

| Characteristics                                                | EIA RS-232C      | EIA RS-423                                                                           | EIA RS-422                    | Units        |
|----------------------------------------------------------------|------------------|--------------------------------------------------------------------------------------|-------------------------------|--------------|
| Form of Operation                                              | Single Ended     | Single Ended                                                                         | Differential                  |              |
| Max. cable length                                              | 50               | 2000                                                                                 | 4000                          | Feet         |
| Max. data rate                                                 | 20K              | 300K                                                                                 | 10M                           | Baud         |
| Driver output<br>voltage, open<br>circuit*                     | ±25              | ±6                                                                                   | 6 volts<br>between<br>outputs | Volts (Max.) |
| Driver output<br>voltage, Loaded<br>output <sup>*</sup>        | ±5 to ±15        | ±3.6                                                                                 | 2 volts<br>between<br>outputs | Volts (Min.) |
| Driver output resis-<br>tance power off<br>Driver output short | $Ro = 300\Omega$ | $100\mu A$ between<br>-6 to +6V                                                      | 100µA between<br>+6 and −.25V | Min.         |
| circuit current I <sub>SC</sub>                                | ±500             | ±150                                                                                 | ±150                          | mA (Max.)    |
| Driver output slew<br>rate                                     | 30 V/µsec Max.   | Slew rate must be<br>controlled based<br>upon cable length<br>and modulation<br>rate | No control<br>necessary       |              |
| Receiver input<br>resistance R <sub>in</sub>                   | 3K to 7K         | ≥4K                                                                                  | ≥4K                           | Ω            |
| Receiver input<br>thresholds                                   | −3 to +3         | -0.2 to +0.2                                                                         | -0.2 to +0.2                  | Volts (Max.) |
| Receiver input<br>voltage                                      | -25 to +25       | -12 to +12                                                                           | -12 to +12                    | Volts (Max.) |

 TABLE I

 KEY PARAMETERS OF EIA SPECIFICATIONS

\*± indicates polarity switched output.

#### INTEGRATED CIRCUIT CHARACTERISTICS

Most semiconductor manufacturers offer integrated circuits designed to satisfy the old RS-232C standard. A number of them have designs in progress to meet the new EIA specifications. Products available from Advanced Micro Devices to meet these needs are shown in Table II.

The Am26LS29, 30, 31 and 32 are a family of quad drivers and receivers designed specifically to meet the new EIA standards. These products utilize Low-Power Schottky technology to incorporate four drivers or four receivers, together with control logic, in the standard 16-pin package outlines.

The Am26LS29/30 and the Am26LS32 are driver and receiver pairs designed to implement the single-ended EIA RS-423 standard. The Am26LS31 is a differential line driver designed for use with the Am26LS32 receiver in a differential mode to meet EIA RS-422.

#### Am26LS29 AND Am26LS30 QUAD RS-423 LINE DRIVERS

The Am26LS29 and 30 consist of four single-ended line drivers designed to meet or exceed the requirements of RS-423. The buffered driver outputs are provided with sufficient source and sink current capability to drive 50 ohm to a virtual ground transmission line and high capacitive loads. The Am26LS29 has a three-state output control while the Am26LS30 has a Moce Control input that allows it to operate as a dual RS-422 driver (with suitable power supply changes), Figure 3.

Each of the four driver inputs, as well as the Enable/Mode Control input is a PNP Low-Power Schottky input for reduced

input loading, one-half the normal fan-in. Since there are two inverters from each input to output, the driver is non-inverting. When operating in the RS-423 mode, the Am26LS29 and 30 require both +5V and -5V nominal value power supplies. This allows the outputs to swing symmetrically about ground – producing a true bipolar output. The Mode Control (Pin 4) of the Am26LS30 should be HI or tied to

TABLE II ADVANCED MICRO DEVICES' EIA COMPATIBLE DEVICES

| EIA Standard | Drivers                                                      | Receivers                                                    |
|--------------|--------------------------------------------------------------|--------------------------------------------------------------|
|              | Am1488<br>Quad Driver                                        | Am1489, 1489A<br>Quad Receivers with<br>response control pin |
|              | Am9616                                                       | Am9617                                                       |
| RS-232C      | Triple Driver with<br>logic control                          | Triple Receiver with<br>optional hysteresis                  |
|              | Am2616                                                       | Am2617                                                       |
|              | Quad Driver also<br>specified for CCITT<br>V.24 and MIL-188C | Quad Receiver specified<br>over MIL range                    |
| RS-422       | Am26LS31                                                     | Am26LS32                                                     |
|              | Quad Differential<br>with three-state<br>control gating      | Quad Differential Driver<br>single-ended Receiver            |
| RS-423       | Am26LS29                                                     | Am26LS32                                                     |
|              | Quad Driver with<br>three-state output                       | Quad single-ended/<br>Differential Receiver                  |
|              | Am26LS30<br>Quad Driver with<br>slew rate control            |                                                              |




Figure 3. Am26LS29 and Am26LS30 Drivers.

 $V_{CC}.$  Each output is designed to drive the RS-423 load of 50 ohms with an output voltage equal or greater than +3.6 volts in the HI state and -3.6 volts in the LO state. Each output is current limited to 150mA max. in either logic state. A Slew Rate control pin is brought out separately for each output to allow output ramp rate (rise and fall time) control. This provides suppression of near end cross talk to other receivers in the cable. Connecting a capacitor from this node to that

driver's respective output will produce a ramp (10% to 90%) of 50ns typical for each picofarad of capacitance in that capacitor. RS-423 establishes recommended ramp rates versus length of line driven and modulation rate, Figure 4.

The Am26LS30 can be used at low data rates as a dual EIA RS-422 driver with three-state outputs by connecting the  $\rm V_{EE}$  supply and the mode control input to ground.

#### Am26LS31 QUAD RS-422 DRIVER

The Am26LS31 is a quad differential line driver designed to meet the RS-422 specification while operating with a single +5 volt supply. A common enable and disable function controls all four drivers, Figure 5. The driver features high speed, de-skewed differential outputs with typical propagation de lays of 12ns and residual skew of 2ns. Both differential line outputs are designed for three-state operation to allow two-way half duplex and multiplex, data bus applications.

Table III is a summary of the essential requirements of the RS-422 standard. Section A describes the key characteristics satisfied by the Am26LS31 driver.

The balanced differential line driver consists of two halves, each of which is similar to a Low-power Schottky TTL gate with equal source and sink current capability. The two halves are emitter coupled in a differential input configuration. One side of the input circuit is tied to a fixed TTL bias threshold and the other side is tied to a sink diode in normal DTL/TTL fashion. This configuration offers complementary outputs with very low skew, dependent only upon component matching, a necessity to meet RS-422.




Figure 4. Data Modulation Rate or Cable Length Versus Risetime for EIA RS-423.

The circuit diagram of the driver is shown in Figure 6. The emitter-coupled input circuit is formed by Q2 and Q3, which are biased by a current source. This source is a current mirror, formed by Q1 which supplies the current, and D6 which is diode connected transistor matched to Q1. The fixed bias for Q3, formed by D5 and D6, is  $2V_{BE}$ . A  $2V_{BE}$  bias, less the D2 Schottky diode drop, provides the normal Low-power Schottky TTL threshold,  $V_{IL} \doteq 0.7V$ . R19 provides a boost to 0.8V for a full 400mV TTL noise margin. The differential outputs of the emitter coupled stage, A and  $\overline{A}$ , drive emitter followers Q14 and Q15, which provide the required speed and matching characteristics. The emitter followers, drive phase splitters Q4 and Q5, which in turn drive totem-pole outputs. The outputs at the line interface are of standard Low-power Schottky TTL configuration, except that circuit values are modified to provide high sourcing capability. The outputs are designed to source or sink 20mA each, so that they can generate a voltage of at least 2.0V across a 100 ohm load, as required by RS-422. Additional circuitry has been included to make the line outputs three-state for two-way bus applications. The Am26LS31 meets the RS-422 requirement that the driver not load the line in the powered down condition ( $I_X \le 100\mu A$ ) or if the power supply to that device should fail.

#### Am26LS32 QUAD RS-422 AND 423 RECEIVER

The Am26LS32 is a quad line receiver which, operating from a single 5 volt supply, can be used in either differential or single-ended modes to satisfy RS-422 and 423 applications respectively. A complementary enable and disable feature, similar to that on the driver, controls all four receivers, Figure 7. The device's three-state outputs, which can sink 8mA, incorporate a fail-safe input-output relationship which keeps the outputs high when the inputs are open.

The Am26LS32 meets the receiver input specification of Table III, a 200mV threshold sensitivity with common mode rejection exceeding the supply line potentials, (greater than 7 volts). The same design feature of the input circuit which provides the common mode rejection also insures excellent power supply ripple rejection, which is important when switching the high currents involved in a system's interfaces. Furthermore, unlike operational amplifiers, where the DC common mode and power supply rejection ratios roll off with open loop gain, the full rejection capability of this line receiver is maintained at high frequencies. The receiver hysteresis of typically 30mV, provides differential noise immunity. Signals received on long lines can have slow transition times, and without hysteresis, a small amount of noise around the switching threshold can cause errors in the receiver output.




Figure 5. Am26LS31 Logic Diagram.

## TABLE III

## SUMMARY OF EIA RS-422 STANDARD FOR A BALANCED DIFFERENTIAL INTERFACE

| A. Line Driver<br>Open Circuit Voltage (either logic state)<br>Differential $ V_{do}  \le 6.0V$<br>Common Mode $ V_{cmo}  \le 3.0V$<br>Differential Output Voltage (across 100 ohm load)<br>Either logic state $ V_d  \ge \max (0.5V_{do}, 2.0V)$<br>Output Impedance<br>Either logic state $R_G \le 100$ ohms<br>Mark-Space Level Symmetry (across 100 ohm load)<br>Differential $ V_{dS}  -  V_{dM}  \le 0.4V$<br>Common Mode $ V_{cmS}  -  V_{dM}  \le 0.4V$<br>Output Short Circuit Current (to ground)<br>Either Output $ I_{SC}  \le 150$ mA<br>Output Leakage Current (power off)<br>Voltage Range $-0.25V \le V_x \le +6.0V$<br>Either Output at $V_x$ $ I_X  \le 100\mu$ A<br>Rise and Fall Times (across 100 ohm load)<br>T = Baud Interval $(t_r, t_f) \le \max (0.1T, 20ns)$<br>Ringing (across 100 ohm load)<br>Definitions<br>$V_{dSS} = V_d$ (steady state)<br>$V_{SS} = V_d S - V_{dM}$ (steady state)<br>Limits (either logic state)<br>Percentage $ V_d - V_{dSS}  \le 0.1V_{SS}$<br>Absolute $2.0V \le  V_d  \le 6.0V$ | B. Line ReceiverSignal Voltage RangeDifferential $ V_{d}  \leq 6.0V$ Common Mode $ V_{cm}  \leq 7.0V$ Single-Ended Input Current (power ON or OFF)Either Input at $V_x$ $ V_x  = 10V$ Other Input Grounded $ I_V  \leq 3.25mA$ Single-Ended Input Bias Voltage (other input grounded)Either Input Open Circuit $ V_B  \leq 3.0V$ Single-Ended Input Impedance (other input grounded)Either InputR_L $\geq 4000$ ohmsDifferential Threshold SensitivityCommon Mode Voltage Range $ V_{cm}  \leq 7.0V$ Either Logic State $ V_T  \leq 200mV$ Absolute Maximum Input VoltageDifferentialDifferentialInput Balance (threshold shift)Common Mode Voltage Range $ V_{cm}  \leq 7.0V$ Differential Threshold (500 ohms in series with eachinput)Either Logic State $ V_t  \leq 400mV$ Termination (optional)Total Load Resistance (differential)R_T > 90 ohmsMultiple Receivers (bus applications)Up to 10 receivers allowed. Differential threshold sensitivity of 200mV must be maintained.Hysteresis (optional)As required for applications with slow rise/fall time at receiver, to control oscillations.Fail Safe (optional)As required by application to provide a steady MARK or SPACE condition under open connector or driver power |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| C. Interconnecting CableTypeTwisted Pair Wire or Flat Cable Conductor PairConductor SizeCopper Wire (solid or stranded)24 AWG or largerOther (per conductor)R $\leq$ 30 ohms/1000 ft.CapacitanceMutual PairC $\leq$ 20pF/ft.StrayC $\leq$ 40pF/ft.Pair-to-Pair Cross Talk (balanced)Attenuation at 150KHzA $\geq$ 40dB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |




Figure 6. Am26LS31 Circuit Diagram (Only one driver shown).

The balanced differential line receiver is a three-stage circuit. The input stage consists of a low-impedance differential current amplifier with series resistor inputs to convert line signal voltage to current and provide a moderate input impedance. The input resistors provide an impedance greater than 6K on each input, power on or power off, which exceeds the requirements of RS-422 and RS-423. This is one advantage of the current amplifier input circuit. Another advantage is that is can operate with immunity to common mode voltages above  $V_{CC}$  and below ground. The differential threshold sensitivity of this circuit is 200mV, as required by RS-422. The second stage is a differential voltage amplifier, which interfaces to the single-ended output stage through an emitter follower. The output stage is a standard Low-power Schottky TTL totem-pole output with three-state capability.

The full circuit is shown in Figure 8. Resistors  $R_{20}$  and  $R_{21}$ , which connect the non-inverting input to  $V_{CC}$  and the inverting input to ground, provide the fail-safe feature, which guarantees a HIGH logic state for the receiver output when there is no signal on the line. The differential voltage amplifier in the second stage is formed by Q6 and Q3 which are biased by current source Q9. The hysteresis in the re-

ceiver switching characteristic is provided by Q4 and Q5, a differential pair biased by current source Q6, whose collectors are connected in positive feedback to the input pull-up circuits. A small amount of current is switched by Q4 and Q5, which must be overcome by the different voltage signal, resulting in the hysteresis. The output stage is driven from one side of the differential second stage by emitter follower Q17, which is a multiple emitter transistor. the second emitter is the control point for the three-state output.Q17 drives the phase splitter Q12, which in turn drives the three-state totempole output. The remainder of the circuit is the output enable control logic. This three-state capability on the receiver TTL side of the interface is a useful feature for modularizing two-way bus design.

A mask option of the input resistors (R<sub>1</sub>, R<sub>2</sub>, R<sub>20</sub> and R<sub>21</sub>) modifies the receiver characteristics to improve operation in high common mode noise environments. This device, known as the Am26LS33, has these resistors at twice the value of the Am26LS32. An input differential or common mode voltage range of  $\pm 15$  volts is achieved at the expense of a minor decrease of input threshold sensitivity, to  $\pm 500$ mV from  $\pm 200$ mV.




Figure 7. Am26LS32 Logic Diagram.




Figure 8. Am26LS32 and Am26LS33 Circuit Diagram (Only one receiver shown).

#### APPLICATIONS IN MIXED RS-232 AND 422/3 SYSTEMS

A system implemented with the RS-422 differential output cannot be used to drive an RS-232C system directly. An RS-423 single-ended driver, such as the Am26LS29 or Am26LS30, may be used provided certain precautions are observed.

- Although the RS-423 driver output specification of between 4 to 5V does not meet the RS-232C specification of 6V, operation is usually satisfactory with RS-232C receivers. This is achieved because the short cable lengths permitted by RS-232C cause very little signal degredation and because of the low source impedance of the RS-423 driver.
- 2. RS-232C specifies that the rise time for the signal to pass through the  $\pm 3.0V$  transition region shall not exceed 4% of the signal element duration. RS-423 requires much slower rise times, specified from 10% to 90% of the total signal amplitude, to reduce cross talk for operation over longer distances. Therefore, the RS-423 driver in the equipment must be waveshaped. This is achieved by selection of a capacitor value for the Am26LS30 to simultaneously meet the requirements of both RS-423 and RS-232C for data rates covered by RS-232C.
- RS-423 specifies one common return ground for each direction of transmission, RS-232C requires only one for both directions of transmission. Care must be taken to insure that a return ground path has been created when interfacing between the two systems.
- RS-232C does not require termination, while it may be necessary for RS-422 and 423. Detailed consideration of termination is covered in the next section.

Note that RS-422 and RS-423 specifies that receivers should not be damaged by voltages up to 12V, while RS-232C allows drivers to produce output voltages up to 25V. The Am26LS32 receiver has been designed to avoid this hazard and can withstand input voltages of  $\pm 25$  volts.

#### **RS-422 TRANSMISSION LINE FEATURES**

Any time a receiver and transmitter are connected with more than a few inches of a wire, problems due to reflections can arise if care is not exercised to terminate the line correctly. RS-422 describes the cable as a twisted pair of approximately 120 $\Omega$  impedance terminated in a resistor R<sub>T</sub>. R<sub>T</sub> is not specified because there are two extreme values which may be chosen for the two following general classes of usage: (1) single direction transmission; and (2) multi-direction and multiple source transmission (party line). Considering the cable impedance only, the termination should equal the cable impedance of  $120\Omega$ . However this reduces the terminated cable resistance as seen by the driver to only  $60\Omega$ , with resulting loading of the output signal. This loading causes a reduction of S/N ratio at the received terminal due to the decrease in signal voltage swing. The solution lies in a compromise between an  $R_T$  of 120 $\Omega$  which provides maximum power transfer at a reduced S/N ratio or  $R_T$  of 240 $\Omega$  which causes a mis-match of 2-to-1 but no S/N reduction. The choice is left to the user as it is system dependent. Both schemes will work for an average line length and should only approach the margins at maximum line length and maximum bit rates.

Electronic Industries Association, when preparing EIA Stan-

dard RS-422 conducted their tests with 24 gauge twisted pair wire. The resulting length vs. data rate, is published as a guideline in RS-422 (Figure 9). This shows two important results: (1) Unmodulated baseband (NRZ) signalling is not recommended at distances greater than 4000 feet; (2) At data




Figure 9. Data Rate Versus Cable Length for Balanced, Twisted Pair Cable (From EIA RS-422).

rates above about 100KHz, the maximum cable length for acceptable signal quality is inversely proportional to data rate.

Result (1) above is due to the DC resistance of the cable. For a 4000 foot cable with a DC resistance of 30 ohms/1000 feet, the DC series loop resistance is  $240\Omega$ . The minimum allowable terminated differential load impedance is  $90\Omega$ . The DC voltage attentuation is 90/(90-240) = 1/4(6db), which is arbitrarily chosen as the maximum allowable limit.

Result (2) is due to line losses. Laboratory tests using the 26LS31 Line Driver connected to the 26LS32 Line Receiver by 800 feet of ordinary 20 AWG twisted pair (Beldon #8205 plastic-jacketed wire), terminated in its characteristic impedance of  $100\Omega$  were evaluated. The input waveform was a 500KHz square wave with (10% to 90%) rise and fall times of less than 10ns. The output waveform produced rise and fall times which together accounted for approximately one-half the period ( $t_r + t_f = 500$  ns). This was due to line loss and constant capacity. The energy per cycle of the output waveform is approximately 25% lower than that of the input. The input rise and fall times are not a function of line length, assuming matching termination. The output rise and fall times are dependent upon length in a complex manner. Furthermore, it can be shown by observation that they build up along the line.

Many good reference sources are available on the subject of transmission lines (References 1, 2, 3 and 4). These will provide background information to the following discussion.

Seshadri in Reference (1) has analyzed a line with series resistance losses and has shown that rise time varies with the square of the length. This shows series resistance to be a function of the square root of frequency. However when one tries to use this result in combination with the previous result, it becomes apparent just how difficult the problem is. In Reference (2), the authors point out that skin depth implies a frequency dependent series inductance as well as resistance, and that one cannot be considered without the other.

They go on to show how this leads to the same result; namely that rise and fall times vary with the square of distance.

No attempt will be made to explain here why Figure 5 shows maximum length varying inversely with frequency rather than with the square of frequency. Certainly many complex factors are involved. Our laboratory observations showed a dependence somewhere in between linear and square law.

The Am26LS31 Quad Line Driver and the Am26LS32 Quad Line Receiver are capable of good, clean operation to the distance limits and data rate limits of RS-422.

#### SYSTEM APPLICATIONS

The Am26LS30, 31, 32 and 33 can be combined in various

signaling networks. Using Am26LS29, Am26LS30 and Am26LS32, Figure 10, a unidirectional RS-423 communication can be constructed. Allowing for the voltage variation described earlier, RS-232C requirements can be satisfied. It should be noted that the Am26LS29 or Am26LS30 is used above to meet the bipolar requirements. If a single-ended line, Figure 11, is required without a bipolar requirement, the Am26LS31 can be used by biasing the reference terminal of the receiver to approximately 1.5 volts. Note that additional resistors will enhance fail safe operation.

Figure 12 shows the use of the Am26LS31 and Am26LS32 to meet a balanced line, single direction RS-422 application. If bidirectionality is required, an additional termination should be added as shown in Figure 13.




Figure 10. Unidirectional RS-423 (partial RS-232C).





Figure 11. Single-Ended Line Without Bipolar Requirement.





4




Figure 13. Bidirectional RS-422.




Figure 14. Party Line Configuration.




Figure 15.




Figure 15. (Cont.)

The high speed capability of RS-422 has attracted the interest of many computer designers for use in the party line mode (Figure 14). The most common usage is that of a four wire full duplex exchange system (Figure 15). This mode of operation involves two pairs of wires each handling a single direction of traffic. The outgoing direction consists of one driver (Am26LS30 or Am26LS31) and n receivers (Am26LS32 or Am26LS33). The incoming direction consists of one receiver (Am26LS32 or Am26LS33) and n drivers (Am26LS30 or Am26LS31). This seems extremely simple to organize. However, problems arise when system ground is considered. If the network of receiver and driver span a moderate to long physical distance, ground loop noise or differences are developed changing the voltage that appears at the terminals of all receivers and drivers except for the one driver that is active. It remains the system reference as long as it is active. This induced or system developed voltage is referred to as Common Mode voltage (CMV) and as such must be considered as a device parameter. All manufacturers specify CMV capability of their receiver in compliance with RS-422 (approx. 7 volts plus signal) but there is no specification for drivers. If the dimensions of the system are short compared to 1/4 wave length of the maximum date rise and fall times, the CMV can be assumed to be minimal and drivers with single voltage supply and limited negative CMV can be used, i.e., Am26LS31. If the system dimensions are large, the CMV will cause problems in that the driver will clamp to the ground the moment the collective or apparent voltage swings below minus 0.5 volts relative to the driver ground, causing a short in the line and increasing level shift and noise. The clamping is caused in part by conduction of the I/C substrate diode. The problem can be avoided by using a driver with an output common mode range (Am26LS30). The Am26LS30 guarantees an output CMV range of  $\pm 10$  volts about the driver ground reference. New international standards are under consideration to specify this mode of operation. In conclusion, a good system of 4 wire full duplex for data communication would use as an outgoing pair an Am26LS30 line driver and up to 12 - Am26LS32 line receivers, with a termination at the near and far ends of the cable. The same system would use as an incoming pair an Am26LS32 line receiver and up to 32 - Am26LS30 line drivers with only one enabled at a time and all others in three-state mode with cable termination at both near and far ends of the cable.

Many other applications are possible using this family of devices. Although the designs are based on the requirements of the EIA data communications specifications, they are not limited to these situations. Aircraft buses and internal equipment interconnections will benefit from the features offered by these products.

#### REFERENCES

- 1. Seshadri, S. R., Fundamental of Transmission Lines and Electromagnetic Fields, (U. of Wisconsin), Addison-Wesley, Reading, Mass., 1971.
- Adler, R. B., L. J. Chu, and R. M. Fano, Electromagnetic Energy Transmission and Radiation, (MIT), John Wiley & Sons, New York, 1963.
- 3. Matick, R. E., Transmission Lines for Digital and Communication Networks, (IBM), McGraw-Hill, New York, 1969.
- 4. Reference Data for Radio Engineers, (ITT), Fifth Edition, Howard W. Sams & Company, Indianapolis, 1974.
- Electronic Industries Association, 2001 Eye Street, N.W. Washington, D.C., RS Standard Proposal, RS-232C, August, 1969.
- Electronic Industries Association, 2001 Eye Street, N.W. Washington, D.C., RS Standard Proposal 1220, Rev. RS-422, September 21, 1976.
- Electronic Industries Association, 2001 Eye Street, N.W. Washington, D.C., RS Standard Proposal 1221, Rev. RS-423, September 21, 1976.

# Am26S10 • Am26S11

**Quad Bus Transceivers** 

### **Distinctive Characteristics**

- Input to bus is inverting on Am26S10
- Input to bus is non-inverting on Am26S11
- Quad high-speed open collector bus transceivers
- Driver outputs can sink 100mA at 0.8V maximum

#### FUNCTIONAL DESCRIPTION

The Am26S10 and Am26S11 are quad Bus Transceivers consisting of four high-speed bus drivers with open-collector outputs capable of sinking 100mA at 0.8 volts and four high-speed bus receivers. Each driver output is connected internally to the high-speed bus receiver in addition to being connected to the package pin. The receiver has a Schottky TTL output capable of driving ten Schottky TTL unit loads.

An active LOW enable gate controls the four drivers so that outputs of different device drivers can be connected together for party-line operation. The enable input can be conveniently driven by active LOW decoders such as the Am25LS139.


The bus output high-drive capability in the LOW state allows party-line operation with a line impedance as low as  $100\Omega$ . The line can be terminated at both ends, and still give considerable noise margin at the receiver. The receiver typical switching point is 2.0 volts.

The Am26S10 and Am26S11 feature advanced Schottky processing to minimize propagation delay. The device package also has two ground pins to improve ground current handling and allow close decoupling between  $V_{CC}$  and ground at the package. Both GND<sub>1</sub> and GND<sub>2</sub> should be tied to the ground bus external to the device package.

# ORDERING INFORMATION

| Package<br>Type<br>Molded DIP<br>Hermetic DIP<br>Dice<br>Hermetic DIP<br>Hermetic Flat Pack<br>Dice | Temperature<br>Range<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>-55°C to +125°C<br>-55°C to +125°C<br>-55°C to +125°C | Am26S10<br>Order<br>Number<br>AM26S10PC<br>AM26S10DC<br>AM26S10XC<br>AM26S10DM<br>AM26S10FM<br>AM26S10XM | Am26S11<br>Order<br>Number<br>AM26S11PC<br>AM26S11DC<br>AM26S11DC<br>AM26S11DM<br>AM26S11FM<br>AM26S11XM            |
|-----------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                               |                                                                                                                               | /s<br>c <sup>B</sup> 3 <sup>Z</sup> 3 <sup>T</sup> 3 E<br>1 1 1 1 1                                      | $\begin{array}{c} 6 & 7 & 8 \\ \hline \\ 2_1 & \hline \\ \hline \\ z_1 & \overline{B_1} & \text{GND}_2 \end{array}$ |
| LIC-368 No                                                                                          | ote: Pin 1 is marked fo                                                                                                       | or orientation.                                                                                          | LIC-369                                                                                                             |

- Bus compatible with Am2905, Am2906, Am2907
- Advanced Schottky processing
- PNP inputs to reduce input loading
- 100% reliability assurance testing in compliance with MIL-STD-883



# Am26S10 • Am26S11

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                 | -65°C to +150°C                |
|-----------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                    | –55°C to +125°C                |
| Supply Voltage to Ground Potential                  | 0.5V to +7V                    |
| DC Voltage Applied to Outputs for High Output State | -0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                    | -0.5V to +5.5V                 |
| Output Current, Into Bus                            | 200 mA                         |
| Output Current, Into Outputs (Except Bus)           | 30 mA                          |
| DC Input Current                                    | -30mA to +5.0mA                |

# ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

|                 | Am26S11XC $T_A = 0^\circ C \text{ to } +70^\circ$ Am26S11XM $T_A = -55^\circ C \text{ to } +70^\circ$ |                                                                    | MIN. = 4,75V<br>MIN. = 4,5V |      | K. = 5.25∨<br>K. = 5.5∨ |       |       |
|-----------------|-------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|-----------------------------|------|-------------------------|-------|-------|
| arameters       | Description                                                                                           | Test Conditions (Note                                              | )                           | Min. | Typ.<br>(Note 2)        | Max.  | Units |
| VOH             | Output HIGH Voltage                                                                                   | V <sub>CC</sub> = MIN., I <sub>OH</sub> = -1.0mA                   | MIL                         | 2.5  | 3.4                     |       | Volts |
| •OH             | (Receiver Outputs)                                                                                    | VIN = VIL or VIH                                                   | COM'L                       | 2.7  | 3.4                     |       | VOILS |
| V <sub>OL</sub> | Output LOW Voltage<br>(Receiver Outputs)                                                              | V <sub>CC</sub> = MIN., I <sub>OL</sub> = 20mA<br>VIN = VIL or VIH |                             |      |                         | 0.5   | Volts |
| V <sub>IH</sub> | Input HIGH Level<br>(Except Bus)                                                                      | Guaranteed input logical HIGH for all inputs                       |                             | 2.0  |                         |       | Volts |
| VIL             | Input LOW Level<br>(Except Bus)                                                                       | Guaranteed input logical LOW for all inputs                        |                             |      |                         | 0.8   | Volts |
| V <sub>1</sub>  | Input Clamp Voltage<br>(Except Bus)                                                                   | V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18mA                    |                             |      |                         | -1.2  | Volts |
| III.            | Input LOW Current                                                                                     | VCC = MAX., VIN = 0.4V                                             | Enable                      |      |                         | -0.36 | mA    |
| ·IL             | (Except Bus)                                                                                          |                                                                    | Data                        |      |                         | -0.54 |       |
| чн              | Input HIGH Current                                                                                    | VCC = MAX., VIN = 2.7V                                             | Enable                      |      |                         | 20    | μA    |
|                 | (Except Bus)                                                                                          |                                                                    | Data                        |      |                         | 30    | μ.,   |
| ų               | Input HIGH Current<br>(Except Bus)                                                                    | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V                     |                             |      |                         | 100   | μA    |
| I <sub>SC</sub> | Output Short Circuit Current                                                                          | W = MAX (Note 2)                                                   | MIL                         | -20  |                         | -55   |       |
| ·30             | (Except Bus)                                                                                          | V <sub>CC</sub> = MAX. (Note 3)                                    | COM'L                       | -18  |                         | -60   | mA    |
| laa             | Power Supply Current                                                                                  | V <sub>CC</sub> = MAX.                                             | Am26S10                     |      | 45                      | 70    | - 0   |
| CCL             | (All Bus Outputs LOW)                                                                                 | Enable = GND                                                       | Am26S11                     |      |                         | 80    | mA    |

# **Bus Input/Output Characteristics**

| Parameters     | Description                        | Test C                 | onditions (N | ote 1)                  | Min. | Typ.<br>(Note 2) | Max. | Units |
|----------------|------------------------------------|------------------------|--------------|-------------------------|------|------------------|------|-------|
|                |                                    |                        |              | I <sub>OL</sub> = 40mA  |      | 0.33             | 0.5  |       |
|                |                                    |                        | MIL          | IOL = 70mA              |      | 0.42             | 0.7  |       |
| N              |                                    |                        |              | 1 <sub>OL</sub> = 100mA |      | 0.51             | 0.8  |       |
| VOL            | V <sub>OL</sub> Output LOW Voltage | $V_{CC} = MIN.$        |              | I <sub>OL</sub> = 40mA  |      | 0.33             | 0.5  | Volts |
| 1              |                                    |                        | COM'L        | 1 <sub>OL</sub> = 70mA  |      | 0.42             | 0.7  |       |
|                |                                    |                        |              | 1 <sub>OL</sub> = 100mA |      | 0.51             | 0.8  |       |
|                |                                    |                        |              | V <sub>O</sub> = 0.8V   |      |                  | -50  |       |
| 1 <sub>0</sub> | Bus Leakage Current                | V <sub>CC</sub> = MAX. | MIL          | V <sub>O</sub> = 4.5V   |      |                  | 200  | μΑ    |
|                |                                    |                        | COM'L        | V <sub>O</sub> = 4.5V   |      |                  | 100  | 1     |
| OFF            | Bus Leakage Current (Power Off)    | V <sub>O</sub> = 4.5V  |              |                         |      |                  | 100  | μA    |
| VTH            | Receiver Input HIGH Threshold      | Bus Enable = 2.4       | IV.          | MIL                     | 2.4  | 2.0              |      | Volts |
| VIH            | neceiver input man meshold         | V <sub>CC</sub> = MAX  |              | COM'L                   | 2.25 | 2.0              |      | Volts |
| VTL            | Receiver Input LOW Threshold       | Bus Enable = 2.4       | IV ·         | MIL                     |      | 2.0              | 1.6  | Volts |
| • 1 L          | Hotelver inpar LOW Threshold       | V <sub>CC</sub> = MIN  |              | COM'L                   |      | 2.0              | 1.75 |       |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at V<sub>CC</sub> = 5.0 V, 25°C ambient and maximum loading. 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

# Am26S10 • Am26S11

# Switching Characteristics ( $T_A = +25^{\circ}C$ , $V_{CC} = 5.0V$ )

L

L

н

| Parameters       | 0              | Descriptio   | n      |        |      | Test Conditions                             |      | I   | Min. | Тур.  | Max. | Units |
|------------------|----------------|--------------|--------|--------|------|---------------------------------------------|------|-----|------|-------|------|-------|
| tPLH .           |                |              |        | 26510  |      |                                             |      |     |      | 10    | 15   |       |
| <b>t</b> PHL     | Data la sut s  | - <b>D</b>   |        | 20310  |      |                                             |      |     |      | 10    | 15   | ns    |
| tPLH .           | Data Input t   | IO BUS       |        | 26511  |      |                                             |      |     |      | 12    | 19   | 115   |
| tPHL .           | _              |              | Am     | 26511  |      | R <sub>B</sub> = 50Ω                        |      |     |      | 12    | 19   |       |
| <sup>t</sup> ₽LH |                |              |        | 26510  |      | CB = 50pF (Note 1)                          |      |     |      | 14    | 18   |       |
| <sup>t</sup> PHL | Enable Inpu    | t to Rue     |        | 120310 |      |                                             |      |     |      | 13    | 18   | ns    |
| tPLH .           | chable inpu    |              | A      | 26511  |      |                                             |      |     |      | 15    | 20   | 113   |
| tPHL_            |                |              |        | 20311  |      |                                             |      |     |      | 14    | 20   |       |
| tPLH             | Bus to Rece    | iver Out     |        |        |      | R <sub>B</sub> = 50Ω, R <sub>L</sub> = 280Ω | 2    |     |      | 10    | 15   | ns    |
| <b>t</b> PHL     | Bus to nece    |              |        |        | c c  | $C_B = 50 pF (Note 1), C_L =$               | 15pF |     |      | 10    | 15   |       |
| t <sub>r</sub>   | Bus            |              |        |        |      | R <sub>B</sub> = 50Ω                        |      |     | 4.0  | 10    |      | ns    |
| tf               | Bus            |              |        |        |      | C <sub>B</sub> = 50pF (Note 1)              |      |     | 2.0  | 4.0   |      | ns    |
| Note 1, Incl     | udes probe and | ijig capacit | tance. |        |      | TRUTH TABLES                                |      |     |      |       |      |       |
|                  |                |              | Am2    | 6510   |      |                                             |      | Am2 | 6S11 |       |      |       |
|                  |                | Input        | S      | Out    | puts |                                             | Inp  | uts | Ou   | tputs |      |       |
|                  | Γ              | Ē            | I      | B      | z    | ]                                           | Ē    | T   | B    | z     |      |       |



| Inp | uts | Out | outs |
|-----|-----|-----|------|
| Ē   | T   | B   | z    |
| L   | L   | L   | н    |
| L   | н   | н   | L    |
| н   | ×   | Y   | Ŷ    |


H = HIGH Voltage Level


L = LOW Voltage Level

X = Don't Care


Y = Voltage Level of Bus (Assumes Control by

Another Bus Transceiver)





.



# Am26S12·Am26S12A

**Quad Bus Transceiver** 

#### **Distinctive Characteristics**

Flat Pak

Dice

--55°C to +125°C

-55°C to +125°C

AM26S12FM

AM26S12XM

- Quad high-speed bus transceivers
- Driver outputs can sink 100mA at 0.7V typically
- 100% reliability assurance testing in compliance with MIL-STD-883
- Choice of receiver hysteresis characteristics

#### FUNCTIONAL DESCRIPTION


The Am26S12 • Am26S12A are high-speed quad Bus Transceivers consisting of four high-speed bus drivers with open-collector outputs capable of sinking 100mA at 0.7 volts and four high-speed bus receivers. Each driver output is brought out and also connected internally to the high-speed bus receiver. The receiver has an input hysteresis characteristic and a TTL output capable of driving ten TTL Loads.

An active LOW, two-input AND gate controls the four drivers so that outputs of different device drivers can be connected together for partyline operation. The enable inputs can be conveniently driven by active LOW decoders such as the Am54S/74S139.

The high-drive capability in the LOW state allows party-line operation with a line impedance as low  $_{\rm JS}$  100 $\Omega$ . The line can be terminated at both ends, and still give considerable noise margin at the receiver. The

hysteresis characteristic of the Am26S12 receiver is chosen so that the receiver output switches to a HIGH logic level when the receiver input is at a HIGH logic level and moves to 1.4 volts typically, and switches to a LOW logic level when the receiver input is at a LOW logic level and moves to 2.0 volts typically. This hysteresis characteristic makes the receiver very insensitive to noise on the bus.

The Am26S12A is functionally identical to the Am26S12 but has a different hysteresis characteristic so that the output switches with the input being typically at 1.2 volts or 2.25 volts. In both devices the threshold margin, the difference between the switching points, is greater than 0.4 volts.



Note: Pin 1 is marked for orientation.

1 Z1

ΓJ

Bo to Zo

6

E

GND

LIC-382

AM26S12AFM

AM26S12AXM

# Am26S12/Am26S12A

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                             | -65°C to +150°C                |
|-----------------------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                                | -55°C to +125°C                |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | 0.5V to +7V                    |
| DC Voltage Applied to Outputs for High Output State             | -0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                                |                                |
| Output Current, Into Outputs (BUS)                              | 200mA                          |
| Output Current, Into Outputs (Receiver)                         | 30mA                           |
| DC Input Current                                                | -30mA to +5.0mA                |

Max.

70

100

Units mΑ

μA

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am26S12XC-A<br>Am26S12XM-A | m26S12AXC $T_A = 0^{\circ}C$<br>m26S12AXM $T_A = -55$ |                     | C = 5.0V ±5% (COM Range)<br>C = 5.0V ±10% (MIL Range) | lote 1 |              |   |
|----------------------------|-------------------------------------------------------|---------------------|-------------------------------------------------------|--------|--------------|---|
| Parameters                 | Description                                           |                     | Test Conditions                                       | Min.   | Typ.(Note 2) |   |
| l'cc                       | Power Supply Current                                  | V <sub>CC</sub> = M | ΑX.                                                   |        | 46           | Γ |
| IBUS                       | Bus Leakage Current                                   | 00                  | AX. or 0V;<br>I.0V; Driver in OFF State               |        |              |   |

#### **Driver Characteristics**

|                 |                                           |                                           | COM'L                                                                            | I <sub>OL</sub> = 100mA  |     | 0.7        | 0.8  | Volts |     |  |
|-----------------|-------------------------------------------|-------------------------------------------|----------------------------------------------------------------------------------|--------------------------|-----|------------|------|-------|-----|--|
| V <sub>OL</sub> | Output LOW Voltage                        | V <sub>CC</sub> = MIN.                    | V <sub>CC</sub> = MIN.<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> M |                          |     | IOL = 60mA |      | 0.55  | 0.7 |  |
| (Note 1)        |                                           |                                           | MIL                                                                              | I <sub>OL</sub> = 100 mA |     | 0.7        | 0.85 | Volts |     |  |
| VIH             | Input HIGH Voltage                        |                                           |                                                                                  |                          | 2.0 |            |      | Volts |     |  |
| VIL             | Input LOW Voltage                         |                                           |                                                                                  |                          |     |            | 0.8  | Volts |     |  |
| v <sub>i</sub>  | Input Clamp Voltage                       | V <sub>CC</sub> = MIN., I <sub>IN</sub> = | —18mA                                                                            |                          |     |            | -1.2 | Volt  |     |  |
| ų               | Input Current<br>at Maximum Input Voltage | V <sub>CC</sub> = MAX., V <sub>I</sub> =  | 5.5V                                                                             |                          |     |            | 1.0  | mA    |     |  |
| Ιн              | Unit Load<br>Input HIGH Current           | V <sub>CC</sub> = MAX., V <sub>I</sub> =  | 2.4V                                                                             |                          |     | 1.0        | 40   | μA    |     |  |
| ΙL              | Unit Load<br>Input LOW Current            | V <sub>CC</sub> = MAX., V <sub>I</sub> =  | 0.4V                                                                             |                          |     | 0.4        | -1.6 | mA    |     |  |


#### **Receiver Characteristics**

| v <sub>OH</sub> | Output HIGH Voltage          |                     | /IN., I <sub>OH</sub> = −800µA<br>/ <sub>IL</sub> (Receiver) | 2.4  |      |      | Volts |
|-----------------|------------------------------|---------------------|--------------------------------------------------------------|------|------|------|-------|
| <b>v</b> ol     | Output LOW Voltage           |                     | /IN., I <sub>OL</sub> = 20mA<br>/ <sub>IL</sub> (Receiver)   |      | 0.4  | 0.5  | Volts |
|                 |                              | =                   | Am26S12                                                      | 1.8  | 2.0  | 2.2  |       |
| VIH             | Input HIGH Level Threshold   | Ē = H               | Am26S12A                                                     | 2.05 | 2.25 | 2.45 | Volts |
|                 |                              | Ē=H                 | Am26S12                                                      | 1.2  | 1.4  | 1.6  |       |
| VIL             | Input LOW Level Threshold    | E=H                 | Am26S12A                                                     | 1.0  | 1.2  | 1.4  | Volts |
| VTM             | Input Threshold Margin       | Ē = H               |                                                              | 0.4  |      |      | Volts |
| IOS             | Output Short Circuit Current | V <sub>CC</sub> = N | MAX., VOUT = 0.0V                                            | -20  |      | -55  | mA    |

Notes: 1, For the Am26S12FM, Am26S12AFM the output current must be limited at 60mA or the maximum case temperature limited to 125°C for correct operation. 2. Typical limits are at  $V_{CC}$  = 5.0 V, 25° C ambient and maximum loading.


# Switching Characteristics ( $T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ )


| Parameters | Description                  | Conditions                                    | Min. | Тур. | Max. | Units |
|------------|------------------------------|-----------------------------------------------|------|------|------|-------|
| t PLH      | Turn Off Delay Input to Bus  | $C_{LB} = 15 pF, R_{LB} = 100 \Omega$         |      | 7    | 11   | ns    |
| t PHL      | Turn On Delay Input to Bus   | $C_{LB} = 300 pF, R_{LB} = 50 \Omega$         |      | 14   | 21   | ns    |
| tPLH       | Turn Off Delay Enable to Bus | $C_{LB} = 15 pF, R_{LB} = 50 \Omega$          |      | 10   | 15   | ns    |
| 1PHL       | Turn On Delay Enable to Bus  | C <sub>LB</sub> = 15pF, R <sub>LB</sub> = 50Ω |      | 10   | 15   | ns    |
| tPLH       | Turn Off Delay Bus to Output | C <sub>L</sub> = 15pF                         |      | 18   | 26   | ns    |
| t PHL      | Turn On Delay Bus to Output  | CL = 15pF                                     |      | 18   | 26   | ns    |



Am26S12/Am26S12A

# Am26S12/Am26S12A





# Am2614 Quad Single-Ended Line Driver


#### **Distinctive Characteristics**


- Quad single-ended driver for multi-channel common ground operation
- Single 5V power supply
- DTL, TTL compatible

#### FUNCTIONAL DESCRIPTION

The Am2614 is a DTL, TTL compatible line driver operating off a single 5V supply. The Am2614 is a quad inverting driver with two separate inputs and one common-strobe input for each pair of drivers. The device has active pull-up outputs for high-speed and HIGH capacitance drive. The Am2614 is ideal for single-ended transmission line driving, or as a high-speed, high-fan-out driver for semiconductor memory decoding, buffering, clock driving and general logic use.


The Am2614 has short circuit protected active pull-ups, and incorporates input clamp diodes to reduce the effect of line transients, and also is capable of driving 50 $\Omega$  terminated transmission lines.





#### **ORDERING INFORMATION**

| Package<br>Type | Temperature<br>Range | Order<br>Number |
|-----------------|----------------------|-----------------|
| Hermetic DIP    | -55°C to +125°C      | AM2614DM        |
| Flat Pak        | ~55°C to +125°C      | AM2614FM        |
| Dice            | –55°C to +125°C      | AM2614XM        |
| Hermetic DIP    | 0°C to +70°C         | AM2614DC        |
| Molded DIP      | 0°C to +70°C         | AM2614PC        |
| Dice            | 0°C to +70°C         | AM2614XC        |



# Short-circuit protected outputs

- Capable of driving 50 $\Omega$  terminated transmission lines
- 100% reliability assurance testing in compliance with MIL-STD-883

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                             | -65°C to +150°C                |
|-----------------------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                                | -55°C to +125°C                |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V                 |
| DC Voltage Applied to Outputs for HIGH Output State             | -0.5 V to +V <sub>CC</sub> max |
| DC Input Voltage                                                | -0.5 V to +5.5 V               |
| Output Current, Into Outputs                                    | mA                             |
| DC Input Current                                                | Note 1                         |

# ELECTRICAL CHARACTERISTICS

| The following condition | ons apply unless otherwise                   | noted:                       |                              |
|-------------------------|----------------------------------------------|------------------------------|------------------------------|
| Am2614XM (MIL)          | $T_A = -55^\circ C \text{ to } +125^\circ C$ | V <sub>CC</sub> MIN. = 4.50V | V <sub>CC</sub> MAX. = 5.50V |
| Am2614XC (COM'L)        | $T_A = 0^\circ C \text{ to } +70^\circ C$    | V <sub>CC</sub> MIN. = 4.75V | V <sub>CC</sub> MAX. = 5.25V |

#### DC Characteristics (Note 2)


|                  | cteristics (Note 2)      |                                                     |                                 | TA   | MIN. |      | LIMITS<br>+25°C |      | ΤΑΜΑΧ. |      |         |
|------------------|--------------------------|-----------------------------------------------------|---------------------------------|------|------|------|-----------------|------|--------|------|---------|
| arameters        | Description              | Test Conditions                                     |                                 | Min. | Max. | Min. | Тур.            | Max. | Min.   | Max. | Units   |
| v <sub>он</sub>  | Output HIGH Voltage      | V <sub>CC</sub> = MIN.,<br>I <sub>OH</sub> =10mA    |                                 | 2.4  |      | 2.4  | 3.2             |      | 2.4    |      | Volts   |
| N-               | Output LOW Voltage       | V <sub>CC</sub> = MIN.,                             | MIL                             |      | 0.4  |      | 0.2             | 0.4  |        | 0.4  | Volts   |
| VOL              | Output LOW Voltage       | I <sub>OL</sub> = 40mA                              | COM'L                           |      | 0.45 |      | 0.2             | 0.45 |        | 0.45 | Volts   |
| N                | Input HIGH Voltage       | V <sub>CC</sub> = MIN.                              | MIL                             | 2.0  |      | 1.7  | 1.5             |      | 1.4    |      | Volts   |
| VIH              |                          | VCC - WIN.                                          | COM'L                           | 1.9  |      | 1.8  | 1.5             |      | 1.6    |      | volts   |
| N.               | Input LOW Voltage        |                                                     | MIL                             |      | 0.8  |      | 1.3             | 0.9  | _      | 0.8  | - Volts |
| VIL              | Input LOW Voltage        | V <sub>CC</sub> = MAX.                              | COM'L                           |      | 0.85 |      | 1.3             | 0.85 | _      | 0.85 | Volts   |
| 1 <sub>E</sub>   | Input Load Current       | V <sub>CC</sub> = MAX.                              | V <sub>F</sub> = 0.4V, MIL      |      |      |      |                 |      |        |      |         |
| <b>۱</b> ۲       |                          | VCC - MAX.                                          | V <sub>F</sub> = 0.45V, COM'L   |      | -2.4 |      | -1.65           | -2.4 |        | -2.4 | mA      |
|                  | Reverse Input Current    | $V_{CC} = MAX.$ $V_{R} = 4.5V$                      |                                 |      | 90   |      |                 |      |        |      |         |
| R                | Reverse input Current    |                                                     |                                 |      | 90   |      |                 | 90   |        | 90   | μA      |
| I <sub>SC</sub>  | Short Circuit Current    | V <sub>CC</sub> = MAX.,<br>V <sub>O</sub> = 0V      |                                 |      |      | -40  | -90             | 120  |        |      | mA      |
|                  |                          | V <sub>CC</sub> = MAX.,<br>Inputs = 0V              |                                 |      | 48.7 |      | 33              | 48.7 |        | 48.7 |         |
| IPD              | Power Supply Current     | V <sub>CC</sub> = 7.0V,                             | COM'L                           |      |      |      | 46              | 70   |        |      |         |
|                  |                          | Inputs = 0V                                         | MIL                             |      |      |      | 46              | 65.7 |        |      |         |
|                  | Reverse Output Current   | V <sub>CC</sub> = MAX.                              | V <sub>CEX</sub> = 5.5V, MIL    |      | 100  |      | 10              | 100  |        | 200  |         |
| CEX              | Reverse Output Gurrent   | VCC - MAA.                                          | V <sub>CEX</sub> = 5.25V, COM'L |      | 100  |      | 10              | 100  |        | 200  | μΑ      |
| V <sub>OLC</sub> | Output Low Clamp Voltage | V <sub>CC</sub> = MAX.,<br>I <sub>OLC</sub> = -40m. | A                               |      |      |      | -0.8            | -1.5 |        |      | Volts   |
| v <sub>ic</sub>  | Input Clamp Voltage      | V <sub>CC</sub> = MIN.,<br>I <sub>IC</sub> =12mA    |                                 |      |      |      | -1.0            | -1.5 |        |      | Volts   |

# Switching Characteristics ( $T_A = 25^{\circ}C$ unless otherwise specified)

| Ŭ                 |                |                                                | Am2614XM |      |      | Д    |      |      |       |
|-------------------|----------------|------------------------------------------------|----------|------|------|------|------|------|-------|
| Parameters        | Description    | Test Conditions                                | Min.     | Typ. | Max. | Min. | Тур. | Max. | Units |
| t <sub>pd+</sub>  | Turn Off Delay | V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 30pF, |          | 8    | 12   |      | 8    | 15   | ns    |
| t <sub>pd</sub> _ | Turn On Delay  | V <sub>M</sub> = 1.5V, Refer to Fig. 92        |          | 7    | 10   |      | 7    | 12   | ns    |

Notes: 1. Maximum current defined by DC input voltage.

2. For conditions shown as MIN, or MAX,, use the appropriate value specified under Electrical Characteristics for the applicable device type or grade.



LIC-394

#### **USER NOTES**


SINGLE ENDED LINES. The Am2614 quad line driver and the Am2615 dual differential amplifier allow data to be transmitted with only a single data wire per channel and a common ground for typically 8 data wires. This single-ended mode of interconnection offers considerable savings in integrated circuit packages required and effectively halves the number of interconnections as compared to a balanced differential system. The method still gives  $\pm 15V$  common mode rejection and DC noise margin of interconnected TTL logic. The common ground wire should be twisted in with the data wires so that any injected noise is common to all wires. If a multiwire cable with screen is used one of the wires is used as the common ground line, and the screen is tied to ground at the driving end only.


**MATCHING.** Transmission lines can be matched in a number of ways. The most widely used method is to terminate the line at the receiving end in its characteristic impedance. This impedance is connected across the input terminals of the receiver. A 130 $\Omega$  resistor is included at the + input of each receiver for matching twisted pairs and this resistor, or if the characteristic impedance is not 130 $\Omega$ , a discrete resistor is connected between the two receiver inputs. This method of

matching causes a DC component in the signal. Power is dissipated in the resistor and the signal is attenuated. The DC component can be effectively removed by connecting a large capacitor in series with the terminating resistor.

The transmission line can also be terminated through the receiver power supply by placing equal value resistors from the + input of the receiver to  $V_{CC}$  and from the - input to ground. This method again has the disadvantage that a DC signal component exists, attenuation occurs, and power is dissipated in the terminating resistors but it does allow multiplexed operation in the balanced differential mode.

An alternate method of matching at the receiver is to back match at the driver. A resistor is placed in series with the line so that the signal from the driver which is reflected at the high input impedance of the receiver is absorbed at the driver. This method does not have a DC component and therefore no attenuation occurs and power is not dissipated in the resistor. For balanced differential driving a resistor is required in series with each line. The table below shows the value of each matching resistor required for lines of different characteristic impedance.





# Am2615/9615

**Dual Differential Line Receivers** 

### **Distinctive Characteristics:**


- Dual differential receiver (Am9615) pin-for-pin equivalent to the Fairchild 9615
- Dual differential receiver for single-ended data (Am2615)
- · Single 5-volt supply
- High common-mode voltage range (±15 volts)

#### FUNCTIONAL DESCRIPTION

The Am2615 and Am9615 are dual differential line receivers designed to receive digital data from transmission lines and operate over the military and industrial temperature ranges using a single 5 volt supply. The Am2615 can receive 3 volt single ended and the Am9615  $\pm$ 500 mV differential data in the presence of high level ( $\pm$ 15 V) common mode voltages and deliver undisturbed logic levels to the following DTL or TTL circuitry. The response time of each receiver and thereby immunity to AC noise can be controlled by an external capacitor. A strobe is provided for each receiver together with a 130 $\Omega$  input terminating resistor. Each output has an uncommitted collector with an active pull-up network available on an adjacent pin.

The Am2615 is identical to the Am9615 except for the input offset (threshold) voltage. The Am2615 has an input threshold of  $\sim$ 1.5 V compatible with DTL & TTL logic. The Am9615 has an input threshold of  $\sim$ 0 V. The Am2615 can directly replace the Am9615 and give fail safe protection in differential systems where the Input difference is >2.0 V.

- · Frequency response control, strobe, and internal terminating resistor
- Am2615 has fail safe capability
- Choice of uncommitted collector or active pull-up outputs
- 100% reliability assurance testing in compliance with ٠ MIL-STD-883



**Top View** 

NOTE: PIN 1 is marked for orientation.

V<sub>CC</sub> + 5V

П о'ОТРОТ В

STROBE B


T + INPUT B

**1** 130Ω B -INPUT B

ACTIVE PULL-UP B

RESPONSE CONTROL B

LIC-401



#### **ORDERING INFORMATION**

| OUTPUT A           | Order<br>Number      | Temperature<br>Range               | Package<br>Type            | Part<br>Number |
|--------------------|----------------------|------------------------------------|----------------------------|----------------|
| ACTIVE PULL-UP A   | AM2615DM             | -55°C to +125°C                    | Hermetic DIP               |                |
| STROBE A           | AM2615FM<br>AM2615XM | –55°C to +125°C<br>–55°C to +125°C | Flat Pak<br>Dice           | Am2615         |
| RESPONSE CONTROL A | AM2615DC<br>AM2615PC | 0°C to +75°C<br>0°C to +75°C       | Hermetic DIP<br>Molded DIP |                |
| + INPUT A          | AM2615XC             | 0°C to +75°C                       | Dice                       |                |
| 130Ω A             | 9615DM<br>9615FM     | -55°C to +125°C<br>-55°C to +125°C | Hermetic DIP<br>Flat Pak   |                |
| -INPUT A           | AM9615XM             | -55°C to +125°C                    | Dice                       | Am9615         |
| GND                | 9615DC<br>9615PC     | 0°C to +75°C<br>0°C to +75°C       | Hermetic DIP<br>Molded DIP |                |
| NOTE:              | AM9615XC             | 0°C to +75°C                       | Dice                       |                |



4-72

# Am2615/9615

| Storage Temperature                                             | -65°C to +150°C                                |
|-----------------------------------------------------------------|------------------------------------------------|
| Temperature (Ambient) Under Bias                                | -55°C to +125°C                                |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5 V to +7 V                                 |
| DC Voltage Applied to Outputs for HIGH Output State             | -0.5 V to +13.2 V                              |
| DC Strobe Input Voltage                                         | -0.5 V to +5.5 V                               |
| DC Data Input Voltage                                           | - 20 V to + 20 V                               |
| Output Current, Into Outputs                                    | 30 mA                                          |
| DC Input Current                                                | maximum current is defined by DC Input Voltage |

# Am2615 ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

| Ат2615XM<br>Ат2615XC   | $V_{CC} = 4.5V \text{ to } 5.5V \text{ T}_{\mu}$<br>$V_{CC} = 4.75V \text{ to } 5.25V \text{ T}_{\mu}$ | $\chi = -55^{\circ}C \text{ to } +125^{\circ}C $ (MIL grad<br>$\chi = 0^{\circ}C \text{ to } +75^{\circ}C $ (COM'L grad |              |                                 |       | іміте  |       |      |            |       |
|------------------------|--------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|--------------|---------------------------------|-------|--------|-------|------|------------|-------|
| Parameters             | Description                                                                                            | Test Conditions                                                                                                         |              | T <sub>A</sub> = Min<br>Min Max | TA    | = 25   | °C    |      | Max<br>Max | Units |
| <b>v</b> <sub>oh</sub> | Output HIGH Voltage                                                                                    | $V_{CC} = MIN, I_{OH} = -5.0 \text{ mA}$<br>$V_{IN+} = +0.8 \text{ V}, V_{IN-} = 0 \text{ V}$                           |              | 2.4                             | 2.4   | 3.2    |       | 2.4  |            | Volts |
| v                      | Output LOW Valence                                                                                     | $V_{\rm CC} = MAX$                                                                                                      | MIL grade    | 0.40                            |       | .18    | 0.40  |      | 0.40       | M-14- |
| V <sub>OL</sub>        | Output LOW Voltage                                                                                     | $I_{OH} = 15.0 \text{ mA}$<br>$V_{IN+} = +2.0 \text{ V}, \text{ V}_{IN-} = 0 \text{ V}$                                 | COM'L grade  | 0.45                            |       | .25    | 0.45  |      | 0.45       | Volts |
|                        |                                                                                                        | $V_{CC} = MIN$ $V_{CEX} = 12 V$                                                                                         | MIL grade    |                                 |       |        |       |      |            |       |
| ICEX                   | Output Leakage Current                                                                                 | $V_{IN+} = 0 V$<br>$V_{IN-} = 4.5 V$ $V_{CEX} = 5.25 V$ COM'L grade                                                     |              | 100                             |       |        | 100   |      | 200        | μA    |
| I <sub>sc</sub>        | Output Short Circuit                                                                                   | $V_{CC} = MAX$<br>$V_{OUT} = 0 V$                                                                                       | MIL grade    | -15 -80                         | -15   | -39    | 80    | -15  | -80        | mA    |
|                        | Current                                                                                                | $V_{1N+} = +0.8 V$<br>$V_{1N-} = 0 V$                                                                                   | COM'L grade  | -14 -100                        | -14   | -39    | 100   | -14  | -100       |       |
| I <sub>IL</sub>        | Input Load Current                                                                                     | $V_{CC} = MAX$<br>$V_{IN} = V_{OL MAX}$ , other input =                                                                 | -0.9         |                                 | -0.49 | 0 -0.7 |       | -0.7 | mA         |       |
| I <sub>IL(ST)</sub>    | Strobe Input Low<br>Current                                                                            |                                                                                                                         | 2.0 V        | -2.4                            |       | -1.15  | -2.4  |      | -2.4       | mA    |
| IIL(RC)                | Response Control Input<br>Load Current                                                                 | $\begin{array}{c} V_{\rm CC} = MAX & V_{\rm IN+} = +2 \\ V_{\rm RC} = V_{\rm OL} MAX & V_{\rm IN-} = 0 \end{array}$     |              |                                 | -1.2  | -3.4   |       |      |            | mA    |
| V <sub>CM</sub>        | Common Mode Voltage                                                                                    | $V_{CC} = 5.0 V V_{IN+} - V_{IN-} =$                                                                                    | 0.4 or 2.4 V |                                 | -15   | ±17.5  | +15   | -15  | +15        | v     |
| I <sub>IH(ST)</sub>    | Strobe Input HIGH                                                                                      | $V_{CC} = MIN$<br>$V_{ST} = 4.5 V$                                                                                      | MIL grade    |                                 |       |        | 2.0   |      | 5.0        | μA    |
|                        | Current                                                                                                | $V_{IN+} = +0.8 V$<br>$V_{IN-} = 0 V$                                                                                   | COM'L grade  |                                 |       |        | 5.0   |      | 10.0       |       |
| -                      |                                                                                                        | $V_{\rm CC} = 5.0 \text{ V}$                                                                                            | MIL grade    | •                               | 77    | 130    | 167   |      |            | •     |
| R <sub>IN</sub>        | Input Resistor                                                                                         | $V_{IN+} = 0 V$<br>$V_{RFS} = 1.0 V$                                                                                    | COM'L grade  |                                 | 74    | 130    | 179   |      |            | Ω     |
| V <sub>TH</sub>        | Differential Input<br>Threshold Voltage                                                                | $V_{CM} = 0 V$                                                                                                          |              | +0.8 +2.0                       | +0.8  | +1.5   | + 2.0 | +0.8 | + 2.0      | v     |
|                        |                                                                                                        | V <sub>CC</sub> = MAX                                                                                                   | MIL grade    | 50                              |       | 28.7   | 50    |      | 50         |       |
| I <sub>cc</sub>        | Power Supply Current                                                                                   | $V_{IN+} = +2.0 V$<br>$V_{IN-} = 0 V$                                                                                   | COM'L grade  | 50                              |       | 28.7   | 50    |      | 50         | mA    |

#### Switching Characteristics ( $T_A = 25^{\circ}C$ )

| Switching Characteristics (T <sub>A</sub> = 25°C)    |                                                                    |     | Am2615XM |     |     | Am2615XC |     |       |  |
|------------------------------------------------------|--------------------------------------------------------------------|-----|----------|-----|-----|----------|-----|-------|--|
| Parameters                                           | Test Conditions                                                    | Min | Тур      | Max | Min | Тур      | Max | Units |  |
| $t_{pd+}$ Turn Off Delay $R_L = 3.9 \text{ k}\Omega$ | $V_{CC} = 5.0 \text{ V}, C_L = 30 \text{ pF}$<br>Refer to figure 4 |     | 30       | 50  |     | 30       | 75  | ns    |  |
| $t_{pd-}$ Turn On Delay $R_L = 390 \Omega$           |                                                                    |     | 30       | 50  |     | 30       | 75  | _ 115 |  |
| t <sub>pd+</sub> Turn Off Delay Strobe to Output     | $R_L = 3.9 \text{ k}\Omega, C_L = 30 \text{ pF}$                   |     | 7        | 12  |     | 7        | 15  | ns    |  |
| t <sub>pd</sub> _ Turn On Delay Strobe to Output     | $R_{L} = 390 \Omega$                                               |     | 10       | 15  |     | 10       | 20  | - 115 |  |


# Am9615 ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE


| Am9615XM | V <sub>CC</sub> = 4.5V to 5.5V   | $T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ | (MIL grade)   |
|----------|----------------------------------|--------------------------------------------------|---------------|
| Am9615XC | V <sub>CC</sub> = 4.75V to 5.25V | $T_A = 0^\circ C$ to $+75^\circ C$               | (COM'L grade) |

| Parameters          | Description                             | Test Conditions                                                                                   |               | T <sub>A</sub> = Min |                        | T <sub>A</sub> = Max | Units |
|---------------------|-----------------------------------------|---------------------------------------------------------------------------------------------------|---------------|----------------------|------------------------|----------------------|-------|
| V <sub>OH</sub>     | Output HIGH Voltage                     | $V_{CC} = MIN, I_{OH} = -5.0 \text{ mA}$<br>$V_{IN+} = -0.5 \text{ V}, V_{IN-} = 0 \text{ V}$     | <u> </u>      | Min Max<br>2.4       | Min Typ Max<br>2.4 3.2 | 2.4                  | Volts |
| v                   | Output LOW Valence                      | $V_{CC} = MAX$                                                                                    | MIL grade     | 0.40                 | .18 0.40               | 0.40                 |       |
| V <sub>OL</sub>     | Output LOW Voltage                      | $I_{OH} = 15.0 \text{ mA}$<br>$V_{IN+} = +0.5 \text{ V}, V_{IN-} = 0$                             | COM'L grade   | 0.45                 | .25 0.45               | 0.45                 | Volts |
| ICEX                | Output Leakage Current                  | $\begin{array}{c c} V_{CC} = MIN \\ V_{IN+} = 0 V \end{array}  V_{CEX} = 12 V$                    | MIL grade     | 100                  | 100                    | 200                  | μA    |
| •CEX                |                                         | $V_{\rm IN+} = 0.0$<br>$V_{\rm IN-} = V_{\rm CC}$ $V_{\rm CEX} = 5.25 V$                          | COM'L grade   | 100                  | 100                    | 200                  | μA    |
| I <sub>sc</sub>     | Output Short Circuit                    | $V_{CC} = MAX$<br>$V_{OUT} = 0 V$                                                                 | MIL grade     | -15 -80              | -15 -39 -80            | -15 -80              | mA    |
|                     | Current                                 | $V_{IN+} = -0.5 V$<br>$V_{IN-} = 0 V$                                                             | COM'L grade   | -14 -100             | -14 -39 -100           | -14 -100             |       |
| I <sub>IL</sub>     | Input Load Current                      | $V_{CC} = MAX$<br>$V_{IN} = V_{OL MAX}$ , other input =                                           | -0.9          | -0.49 -0.7           | -0.7                   | mA                   |       |
| IIL(ST)             | Strobe Input Low<br>Current             |                                                                                                   | -2.4          | -1.15 -2.4           | -2.4                   | mA                   |       |
| I <sub>IL(RC)</sub> | Response Control Input<br>Load Current  | $ \begin{array}{c} V_{CC} = MAX & V_{IN+} = +0 \\ V_{RC} = V_{OL MAX} & V_{IN-} = 0 \end{array} $ |               |                      | -1.2 -3.4              |                      | mA    |
| V <sub>CM</sub>     | Common Mode Voltage                     | $V_{CC} = 5.0 V$ $V_{IN+} - V_{IN-}$                                                              | $= \pm 2.0 V$ | -15 +15              | -15 ±17.5 +15          | -15 +15              | V     |
| I <sub>IH(ST)</sub> | Strobe Input HIGH                       | $V_{CC} = MIN$<br>$V_{ST} = 4.5 V$                                                                | MIL grade     |                      | 2.0                    | 5.0                  | μA    |
|                     | Current                                 | $V_{IN+} = -0.5 V$<br>$V_{IN-} = 0 V$                                                             | COM'L grade   |                      | 5.0                    | 10.0                 |       |
| Р                   | Input Resistor                          | $V_{\rm CC} = 5.0 V$                                                                              | MIL grade     |                      | 77 130 167             |                      | Ω     |
| R <sub>IN</sub>     | input Resistor                          | $V_{\rm IN+} = 0 V$ $V_{\rm RES} = 1.0 V$                                                         |               |                      | 74 130 179             |                      | 75    |
| V <sub>TH</sub>     | Differential Input<br>Threshold Voltage | $V_{CM} = 0 V$                                                                                    | <u> </u>      | -0.5 +0.5            | -0.5 ±0.02 +0.5        | -0.5 +0.5            | v     |
|                     | Bowen Currely Current                   | $V_{CC} = MAX$                                                                                    | MIL grade     | 50                   | 28.7 50                | 50                   | mA    |
| I <sub>cc</sub>     | Power Supply Current                    | $V_{IN+} = +0.5 V$<br>$V_{IN-} = 0 V$                                                             | COM'L grade   | 50                   | 28.7 50                | 50                   | IIIA  |


| Switching | Charact | teristics (T <sub>A</sub> | = 25°C) |
|-----------|---------|---------------------------|---------|
|-----------|---------|---------------------------|---------|

| Switching Characteristics ( $T_{A} = 25^{\circ}C$ )  |                                                                    |     | Am9615XM |     |     | Am9615XC |     |       |  |
|------------------------------------------------------|--------------------------------------------------------------------|-----|----------|-----|-----|----------|-----|-------|--|
| Parameters                                           | Test Conditions                                                    | Min | Тур      | Max | Min | Тур      | Max | Units |  |
| $t_{pd+}$ Turn Off Delay $R_L = 3.9 \text{ k}\Omega$ | $V_{CC} = 5.0 \text{ V}, C_L = 30 \text{ pF}$<br>Refer to figure 4 |     | 30       | 50  |     | 30       | 75  | ns    |  |
| $t_{pd-}$ Turn On Delay $R_L = 390 \Omega$           |                                                                    |     | 30       | 50  |     | 30       | 75  | 113   |  |
| t <sub>pd+</sub> Turn Off Delay Strobe to Output     | $R_L = 3.9 \text{ k}\Omega, C_L = 30 \text{ pF}$                   |     | 7        | 12  |     | 7        | 15  | ns    |  |
| t <sub>pd</sub> _ Turn On Delay Strobe to Output     | $R_L = 390 \Omega$                                                 |     | 10       | 15  |     | 10       | 20  | ] "3  |  |






**Output Voltage Versus Common** Mode Voltage (Am9615)



VCM- COMMON MODE VOLTAGE - VOLTS

Power Supply Current Versus **Ambient Temperature** 




LIC-402

#### Am2615/9615


# THRESHOLD CHARACTERISTICS


#### Am2615






LIC-403






|            |                  |              | Input        | Fan            |               |
|------------|------------------|--------------|--------------|----------------|---------------|
| ſ          | Input/Output     | Pin<br>No.'s | Unit<br>Load | Output<br>HIGH | Output<br>LOW |
|            | Out              | 1            | ·            | o/c            | 10            |
|            | Active Pull-Up   | . 2          |              | 83             |               |
| er A       | Response Control | 3            | _            | _              |               |
| Receiver A | Strobe           | 4            | 1.5          |                | _             |
| Bec        | + In             | 5            | 0.5          |                |               |
|            | 130 Ω            | 6            | _            | -              | _             |
|            | — In             | 7            | 0.5          | —              | _             |
| {          | GND              | 8            |              |                | _             |
|            | — In             | 9            | 0.5          |                | _             |
|            | 130 Ω            | 10           |              | _              |               |
| er B       | + In             | 11           | 0.5          |                |               |
| Receiver B | Response Control | 12           | _            | _              |               |
| Be         | Strobe           | 13           | 1.5          | -              |               |
| ĺ          | Active Pull-Up   | 14           |              | 83             | _             |
|            | Out              | 15           | _            | o/c            | 10            |
| ι          | V <sub>cc</sub>  | 16           | -            |                | _             |
|            |                  |              |              |                |               |

## Am2615/9615



#### Metallization and Pad Layout



53 X 58 Mils


Quad MIL-188C and RS-232C Line Driver

Am2616

#### **Distinctive Characteristics**

- Conforms to EIA RS-232C, CCITT V.24 and MIL-188C specifications
- Short circuit protected output •
- Internal slew rate limiting

- Supply independent output swing
- 100% reliability assurance testing in compliance with MIL-STD-883



. . . . . . . . . . . . . . . . . . . .

| Storage Temperature                   | –65°C to +150°C |
|---------------------------------------|-----------------|
| Temperature (Ambient) Under Bias      | –55°C to +125°C |
| Supply Voltage to Ground Potential    |                 |
| V <sub>CC</sub>                       | +15 V           |
| V <sub>EE</sub>                       | –15 V           |
| DC Voltage Applied to Outputs         | ±15 \           |
| DC Input Voltage                      | –1.5 V to +6 V  |
| Lead Temperature (Soldering, 30 sec.) | 300°C           |

### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

(COM'L)  $T_A = 0^{\circ}C$  to +75°C (M1L)  $T_A = -55^{\circ}C$  to +125°C  $V_{CC}$  = +12 V  $\pm$  10%,  $V_{EE}$  = -12 V  $\pm$  10%, R  $_L$  = 3  $k\Omega$  unless otherwise noted

| Parameters      | Description                                                                | Test Conditions                                                                                                                                       | Min. | Typ.<br>(Note 1) | Max. | Units |
|-----------------|----------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|------|------------------|------|-------|
| V <sub>OH</sub> | Output HIGH Voltage (Note 2)                                               | $V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 0.8 V$                                                                                                           | +5.0 | +6.0             | +7.0 | Volts |
| VOL             | Output LOW Voltage (Note 2)                                                | $V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 2.0 V$                                                                                                           | -7.0 | -6.0             | -5.0 | Volts |
| VIH             | Input HIGH Level                                                           | Guaranteed input logical HIGH voltage                                                                                                                 | 2.0  |                  |      | Volts |
| VIL             | Input LOW Level                                                            | Guaranteed input logical LOW voltage                                                                                                                  |      |                  | 0.8  | Volts |
| I <sub>IL</sub> | Input LOW Current                                                          | $V_{1N_1} = V_{1N_2} = 0.4 \text{ V or } V_{1NH1B1T} = 0.4 \text{ V}$                                                                                 |      | -1.2             | -1.6 | mA    |
| IIH             | Input HIGH Current                                                         | $V_{IN_1} = V_{IN_2} = 2.4 \text{ V or } V_{INHIBIT} = 2.4 \text{ V}$                                                                                 |      |                  | 40   | μA    |
| I <sub>sc</sub> | Output Short Circuit Current (Positive)<br>(Note 3)                        | $R_{L} = 0 \Omega$ $V_{IN_{1}} \text{ or } V_{IN_{2}} = V_{INHIBIT} = 0.8 V$                                                                          | 10   | -17              | -30  | mA    |
| I <sub>SE</sub> | Output Short Circuit Current (Negative)<br>(Note 3)                        | $R_{L} = 0 \Omega$<br>V <sub>IN1</sub> or V <sub>IN2</sub> = V <sub>INHIBIT</sub> = 2.0 V                                                             | +10  | +17              | +30  | mA    |
| 100             | Total Positive Supply Current                                              | $V_{1N_1} = V_{1N_2} = V_{1NH1B1T} = 0.8 V$                                                                                                           |      | 19               | 28   | mA    |
|                 |                                                                            | $V_{1N_1} = V_{1N_2} = V_{1NHIBIT} = 2.0 V$                                                                                                           |      | 9.5              | 17   |       |
| lee             | Total Negative Supply Current                                              | $V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 0.8 V$                                                                                                           |      | 0                | -2   | mA    |
| 'EE             |                                                                            | $V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 2.0 V$                                                                                                           |      | 20               | -30  |       |
| I <sub>CC</sub> | (Note 3)<br>Total Positive Supply Current<br>Total Negative Supply Current | $\frac{V_{1N_{1}} = V_{1N_{2}} = V_{1NHIBIT} = 0.8 V}{V_{1N_{1}} = V_{1N_{2}} = V_{1NHIBIT} = 2.0 V}$ $V_{1N_{1}} = V_{1N_{2}} = V_{1NHIBIT} = 0.8 V$ |      | 9.5<br>0         |      | 17    |

Notes: 1. Typical values are at  $V_{CC} = 12 \text{ V}$ ,  $V_{EE} = -12 \text{ V}$ ,  $T_A = 25^{\circ}C$ .


2. V<sub>OH</sub> and V<sub>OL</sub> are guaranteed to be equal within ±10 percent of each other for MIL-188C operation. (i.e., V<sub>OH</sub> = 6.0V then V<sub>OL</sub> =  $-6.0V \pm 0.6V$ ).

3. The ISC and ISE minimum limits guarantee the output impedance to be less than 100 ohms.

# Switching Characteristics (T<sub>A</sub> = 25°C, V<sub>CC</sub> = +12.0 V, V<sub>EE</sub> = -12.0 V)

| Parameters       | Description                         | Test Conditions                                                       | Min. | Тур. | Max. | Units |
|------------------|-------------------------------------|-----------------------------------------------------------------------|------|------|------|-------|
| <sup>t</sup> ₽LH | Delay from Input LOW to Output HIGH | C <sub>I</sub> = 15 pF, R <sub>I</sub> = ∞                            |      | 320  | 650  | ns    |
| <sup>t</sup> PHL | Delay from Input HIGH to Output LOW |                                                                       |      | 320  | 650  | ns    |
| dV/dt (+)        | Positive Slew Rate                  | $0  \text{pF} \le C_1 \le 2500  \text{pF}, R_1 \ge 3  \text{k}\Omega$ | 4.0  | 15   | 30   | V/µs  |
| dV/dt(_)         | Negative Slew Rate                  |                                                                       | -30  | -15  | -4.0 | V/µs  |

**TYPICAL CHARACTERISTICS** 



#### **DEFINITION OF TERMS**


#### FUNCTIONAL TERMS

**RS-232C** A specification of the Electronic Industries Association that defines the electrical characteristics of data signals transmitted between two pieces of digital equipment.

 $\mathbf{R}_{\mathsf{L}}$  Load resistance. The DC resistance between the driver output and ground.

**MIL-188C** A Military specification that defines the electrical interface and characteristics of data signals transmitted between two pieces of digital equipment.

**CCITT V.24** A European specification similar to the MIL-188C and RS-232 specifications.



#### • Guaranteed input thresholds over full military tem-**Distinctive Characteristics** perature range • Full military temperature range • 100% reliability assurance testing in compliance with MIL-STD-883 Compatible with EIA specification RS-232C • Input signal range ± 30 volts • Includes response control input and built-in hysterisis FUNCTIONAL DESCRIPTION LOGIC SYMBOL The Am2617 is a guad line receiver whose electrical characteristics conform to EIA specification RS-232C. Each receiver has a single data input that can accept signal swings of up to ±30V. The output <u>3</u> оит А IN A of each receiver is TTL/DTL compatible, and includes a $2k\Omega$ resistor pull-up to VCC. An internal feedback resistor causes the input to BC A exhibit hysterisis so that AC noise immunity is maintained at a high level even near the switching thresholds. For example, at 25°C when IN B 4 <u>6</u> олте a receiver is in a LOW state on the output, the input may drop as LOW as 1.25 volts without affecting the output. The device is R.C. B guaranteed to switch to the HIGH state when the input voltage is below 0.75V. Once the output has switched to the HIGH state, the IN C 10 <u><sup>8</sup> оит с</u> input may rise to 1.75V without causing a change in the output. The Am2617 is guaranteed to switch to a LOW output when its input R.C. C \_\_\_\_ reaches 2.25V. Because of this hysterisis in switching thresholds. the device can receive signals with superimposed noise or with slow 11 OUT D IN D 13 rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a R.C. D 12 DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency noise V<sub>CC</sub> = Pin 14 spikes. The companion line driver is the Am2616. GND = Pin 7 LIC-417 **CIRCUIT DIAGRAM** (One Receiver) o Vcc **≷**2kΩ 9kΩ **{** 5kΩ 2kΩ RESPONSE CONTROL 4kΩ INPUT O ξ 10kΩ -O GND LIC-418 ORDERING INFORMATION CONNECTION DIAGRAM Top View Order Temperature Range Number A R.C. DIN Molded DIP $0^{\circ}$ C to +75 $^{\circ}$ C AM2617PC олт 🗌 D R.C. Hermetic DIP $0^{\circ}$ C to +75 $^{\circ}$ C AM2617DC 11 🗌 в ойт $0^{\circ}$ C to +75 $^{\circ}$ C BIN Dice AM2617XC Hermetic DIP -55°C to +125°C AM2617DM в в.с. Г 10 --55°C to +125°C Hermetic Flat Pack AM2617FM C R.C. B OUT [ -55°C to +125°C Dice AM2617XM ] с оит GND LIC-419 Note: Pin 1 is marked for orientation.

Am2617

Quad RS-232C Line Receiver

| MAXIMUM RATINGS (A | Above which the useful life may | y be impaired) |
|--------------------|---------------------------------|----------------|
|--------------------|---------------------------------|----------------|

| Storage Temperature                                             | -65°C to +175°C                 |
|-----------------------------------------------------------------|---------------------------------|
| Temperature (Ambient) Under Bias                                | -55°C to +125°C                 |
| Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous | -0.5 V to +10 V                 |
| DC Voltage Applied to Outputs for High Output State             | 0.5 V to +V <sub>CC</sub> max.  |
| Input Signal Range                                              | -30 V to +30 V                  |
| Output Current, Into Outputs                                    | 30 mA                           |
| DC Input Current                                                | Defined by Input Voltage Limits |

# ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| ТA | = 0°C to +75°C  |    |
|----|-----------------|----|
| T۸ | = -55°C to +125 | °c |

 $V_{CC} = 5.0 V \pm 5\%$  $V_{CC} = 5.0 V \pm 10\%$ 

Response control pin open.

| ~                      |                              |                                                            |       | Тур.     |      |       |
|------------------------|------------------------------|------------------------------------------------------------|-------|----------|------|-------|
| arameters              | Description                  | Test Conditions                                            | Min.  | (Note 1) | Max. | Units |
| VOH                    | Output HIGH Voltage          | I <sub>OH</sub> = -0.5 mA, V <sub>IN</sub> = 0.4 V or open | 2.4   | 4.0      |      | Volts |
| VOL                    | Output LOW Voltage           | 1 <sub>OL</sub> = 10 mA, V <sub>IN</sub> = 3.0 V           |       | 0.2      | 0.45 | Volts |
| li∟                    | Input LOW Current            | V <sub>IN</sub> = -3.0 V                                   | -0.43 |          |      | mA    |
|                        | input LOW current            | V <sub>IN</sub> = -25 V                                    | -3.6  |          | -8.3 | mA    |
| IIH Input HIGH Current | V <sub>IN</sub> = +3.0 V     | 0.43                                                       |       |          | mA   |       |
|                        | V <sub>IN</sub> = +25 V      | 3.6                                                        |       | 8.3      |      |       |
| ISC                    | Output Short Circuit Current | V <sub>IN</sub> = 0.0 V, V <sub>OUT</sub> = 0.0 V          | 1.9   | 2.5      | 3.8  | mA    |
| ICC                    | Power Supply Current         | V <sub>CC</sub> = MAX.                                     |       | 20       | 26   | mĀ    |

Note 1. Typical Limits are at  $V_{CC}$  = 5.0 V, 25°C ambient and maximum loading.


#### Threshold Characteristics (Note 2)

| Parameters      | Description                      | Test Conditions                                 | TA                                             | Min.  | <b>Typ.</b><br>(Note 1) | Max. | Units |       |
|-----------------|----------------------------------|-------------------------------------------------|------------------------------------------------|-------|-------------------------|------|-------|-------|
| v <sub>T+</sub> |                                  |                                                 | -55°C                                          | 2.3   |                         | 3.1  |       |       |
|                 |                                  |                                                 | 0°C                                            | 1.9   |                         | 2.5  | 7     |       |
|                 | Positive-Going Threshold Voltage | V <sub>OL</sub> = 0.45V, V <sub>CC</sub> = 5.0V | 25°C                                           | 1.75  | 2.0                     | 2.25 | Volts |       |
|                 |                                  |                                                 | 75°C                                           | 1.45  |                         | 1.90 |       |       |
|                 |                                  |                                                 | 125°C                                          | 1.20  |                         | 1.65 |       |       |
| v <sub>T-</sub> |                                  |                                                 | -55°C                                          | 0.85  |                         | 1.65 |       |       |
|                 | Negative-Going Threshold Voltage | V <sub>OH</sub> = 2.5V, V <sub>CC</sub> = 5.0V  | V <sub>OH</sub> = 2.5V, V <sub>CC</sub> = 5.0V | 0°C   | 0.75                    |      | 1.40  | 7     |
|                 |                                  |                                                 |                                                | 25° C | 0.75                    | 0.95 | 1.25  | Volts |
|                 |                                  |                                                 | 75°C                                           | 0.60  |                         | 1.10 |       |       |
|                 |                                  |                                                 | 125°C                                          | 0.50  |                         | 0.95 | 7     |       |

Notes: 1. Typical Limits are at  $V_{CC} = 5.0V$ ,  $25^{\circ}C$  ambient and maximum loading. 2. The input threshold margin for the device is greater than the voltage computed as the  $V_{T+}-V_{T-}$  value. For the minimum value see the input threshold margin versus temperature graph.

# Switching Characteristics ( $T_A = 25^{\circ}C$ , response control pin open, $C_L = 15 \text{ pF}$ )

| Parameters       | Description                         | Test Conditions        | Min. | Typ. | Max. | Units |
|------------------|-------------------------------------|------------------------|------|------|------|-------|
| tPLH             | Delay from Input LOW to Output HIGH | RL = 3.9 kΩ            |      | 25   | 85   | ns    |
| <sup>t</sup> PHL | Delay from Input HIGH to Output LOW | RL = 390 Ω             |      | 25   | 50   | ns    |
| t <sub>r</sub>   | Output Rise Time (10% to 90%)       | RL = 3.9 kΩ            |      | 120  | 175  | ns    |
| tf               | Output Fall Time (90% to 10%)       | R <sub>L</sub> = 390 Ω |      | 10   | 20   | ns    |




#### **DEFINITION OF TERMS** FUNCTIONAL TERMS

Response Control Pin A pin available on each receiver that allows the user to set the switching thresholds and frequency response of the receiver.

Threshold Voltage The voltage level on the input that will cause the output to change state. Because the device exhibits hysterisis, the LOW level input threshold is different from the HIGH level input threshold. Both thresholds can be moved by applying a bias to the response control pin.

RS-232C A specification of the Electronic Industries Association that defines the electrical characteristics of data signals transmitted between two pieces of digital equipment.

Input Signal Range The permitted range of DC voltages that can be applied to the receiver input without damage to the device.



# Quad Two-Input OC Bus Transceiver With Three-State Receiver

#### **Distinctive Characteristics**

- Quad high-speed LSI bus-transceiver
- Open-collector bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 100 mA at 0.8V max.

#### FUNCTIONAL DESCRIPTION


The Am2905 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches that feature three-state outputs.


This LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input ( $\overline{BE}$ ) is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$  is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the  $A_i$  data is stored in the register and when S is HIGH, the  $B_i$  data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{RLE}$ ) input. When the  $\overline{RLE}$  input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and  $\overline{OE}$  LOW). When the  $\overline{RLE}$ input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have threestate outputs and are controlled by a buffered common three-state control ( $\overline{OE}$ ) input. When  $\overline{OE}$  is HIGH, the receiver outputs are in the high-impedance state.

- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883





## MAXIMUM RATINGS (Above which the useful life may be impaired)

| -55°C to +125°C                |
|--------------------------------|
|                                |
| -0.5V to +7V                   |
| -0.5V to +V <sub>CC</sub> max. |
| 0.5V to +7V                    |
| 30mA                           |
| 200 mA                         |
| -30mA to +5.0mA                |
|                                |

## ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

| Am2905XC (COM'L) | $T_A = 0^\circ C$ to $+70^\circ C$               | V <sub>CC</sub> MIN. = 4.75V V <sub>CC</sub> MAX. = 5.25V   |  |
|------------------|--------------------------------------------------|-------------------------------------------------------------|--|
| Am2905XM (MIL)   | $T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ | V <sub>CC</sub> MIN. = 4.50 V V <sub>CC</sub> MAX. = 5.50 V |  |

## BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters | Description                        |                        | Min.                                              | <b>Typ.</b><br>(Note 2) | Max. | Units |     |       |
|------------|------------------------------------|------------------------|---------------------------------------------------|-------------------------|------|-------|-----|-------|
|            |                                    |                        | I <sub>OL</sub> = 40mA                            |                         |      | 0.32  | 0.5 |       |
| VOL        | Bus Output LOW Voltage             | V <sub>CC</sub> = MIN. | I <sub>OL</sub> = 70mA<br>I <sub>OL</sub> = 100mA |                         |      | 0.41  | 0.7 | Volts |
|            |                                    |                        |                                                   |                         |      | 0.55  | 0.8 | 1     |
|            |                                    |                        | V <sub>O</sub> = 0.4V                             |                         |      |       | -50 |       |
| IO         | Bus Leakage Current                | V <sub>CC</sub> = MAX. | V <sub>O</sub> = 4.5V                             | MIL                     |      |       | 200 | μΑ    |
|            |                                    |                        |                                                   | COM'L                   |      |       | 100 |       |
| IOFF       | Bus Leakage Current<br>(Power OFF) | V <sub>O</sub> = 4.5V  |                                                   |                         |      | 100   | μA  |       |
| VTH        | Receiver Input HIGH                |                        | MI                                                |                         | 2.4  | 2.0   |     | Volts |
| •18        | Threshold                          | Bus enable = 2.4V      |                                                   | COM'L                   | 2.3  | 2.0   |     |       |
| VTL        | Receiver Input LOW                 | Bus enable = 2.4V      |                                                   | MIL                     |      | 2.0   | 1.5 | Volts |
| •11        | Threshold                          | COM'L                  |                                                   |                         |      | 2.0   | 1.6 | VOIts |

# ELECTRICAL CHARACTERISTICS

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters      | Description                              | Test Cor                                    | nditions (Note                                               | 1)                     | Min.  | Typ.<br>(Note 2) | Max.      | Units |
|-----------------|------------------------------------------|---------------------------------------------|--------------------------------------------------------------|------------------------|-------|------------------|-----------|-------|
| voн             | Receiver Output                          | V <sub>CC</sub> = V <sub>IN</sub>           | MIL, I <sub>OH</sub> =1.0mA<br>COM'L, I <sub>OH</sub> =2.6mA |                        | 2.4   | 3.4              |           | Volts |
| *UH             | HIGH Voltage                             | VIN = VIL or VIH                            |                                                              |                        | 2.4   | 3.4              | V01       | Volts |
|                 |                                          | V <sub>CC</sub> = MIN.                      | IOL = 4mA                                                    |                        |       | 0.27             | 0.4       |       |
| VOL             | Receiver Output<br>LOW Voltage           | $V_{IN} = V_{IL} \text{ or } V_{IH}$        | IOL = 8mA                                                    |                        |       | 0.32             | 0.45 Volt | Volts |
|                 |                                          |                                             | I <sub>OL</sub> = 12m/                                       | A                      |       | 0.37             | 0.5       | ]     |
| VIH             | Input HIGH Level<br>(Except Bus)         | Guaranteed input logi<br>for all inputs     | 2.0                                                          |                        |       | Volts            |           |       |
| N.              | Input LOW Level                          | Guaranteed input logical LOW MI             |                                                              | MIL                    |       |                  | 0.7       |       |
| VIL             | (Except Bus)                             | for all inputs COM'L                        |                                                              |                        |       |                  | 0.8       | Volts |
| V <sub>1</sub>  | Input Clamp Voltage<br>(Except Bus)      | V <sub>CC</sub> = MIN., I <sub>IN</sub> = - |                                                              |                        |       | -1.5             | Volts     |       |
| ηL              | Input LOW Current<br>(Except Bus)        | V <sub>CC</sub> = MAX., V <sub>IN</sub> = ( |                                                              |                        | -0.36 | mA               |           |       |
| Чн              | Input HIGH Current<br>(Except Bus)       | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5 |                                                              |                        | 20    | μΑ               |           |       |
| I <sub>1</sub>  | Input HIGH Current<br>(Except Bus)       | V <sub>CC</sub> = MAX., V <sub>IN</sub> =   |                                                              |                        | 100   | μA               |           |       |
| IO              | Receiver Off-State                       | $V_0 = 2.4$                                 |                                                              | V <sub>0</sub> = 2.4 V |       |                  | 20        |       |
| ·0              | Output Current                           | V <sub>CC</sub> = MAX.                      |                                                              | V <sub>O</sub> = 0.4 V | 1     |                  | -20       | μĄ    |
| I <sub>SC</sub> | Receiver Output<br>Short Circuit Current | V <sub>CC</sub> = MAX.                      |                                                              | -12                    |       | 65               | mA        |       |
| Icc             | Power Supply Current                     | V <sub>CC</sub> = MAX., All inpu            |                                                              |                        | 69    | 105              | mA        |       |


## SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

|                  |                                           |                             |      | Am2905X                  | м  | 4                            | ]  |    |          |  |
|------------------|-------------------------------------------|-----------------------------|------|--------------------------|----|------------------------------|----|----|----------|--|
| Parameters       | Description                               | Test Conditions             | Min. | Typ.<br>Min. (Note 2) Ma |    | Typ.<br>. Min. (Note 2) Max. |    |    | Units    |  |
| tPHL.            |                                           | ·····                       |      | 21                       | 40 |                              | 21 | 36 |          |  |
| tPLH             | Driver Clock (DRCP) to Bus                | C <sub>L</sub> (BUS) = 50pF |      | 21                       | 40 |                              | 21 | 36 | ns       |  |
| <sup>t</sup> PHL | Bus Enable (BE) to Bus                    | $R_{L}$ (BUS) = 50 $\Omega$ |      | 13                       | 26 |                              | 13 | 23 |          |  |
| tPLH .           | Bus Enable (BE) to Bus                    |                             |      | 13                       | 26 |                              | 13 | 23 | ns       |  |
| ts               |                                           |                             | 25   |                          |    | 23                           |    |    | ns<br>ns |  |
| th               | Data Inputs (A or B)                      |                             | 8.0  |                          |    | 7.0                          |    |    |          |  |
| ts               | Select Input (S)                          |                             | 33   |                          |    | 30                           |    |    |          |  |
| t <sub>h</sub>   | Select input (S)                          | CL = 15pF<br>RL = 2.0kΩ     | 8.0  |                          |    | 7.0                          |    |    |          |  |
| tpw              | Driver Clock (DRCP) Pulse Width<br>(HIGH) |                             | 28   |                          |    | 25                           |    |    | ns       |  |
| tPLH             | Bus to Receiver Output                    |                             |      | 18                       | 37 |                              | 18 | 34 | ns       |  |
| tPHL             | (Latch Enable)                            |                             |      | 18                       | 37 |                              | 18 | 34 | ns       |  |
| tPLH             | Latch Enable to Receiver Output           |                             |      | 21                       | 37 |                              | 21 | 34 | - ns     |  |
| tPHL             | Eaten Enable to Receiver Output           |                             |      | 21                       | 37 |                              | 21 | 34 |          |  |
| ts               | Bus to Latch Enable (RLE)                 |                             | 21   |                          | ,  | 18                           |    |    | ns       |  |
| th               | Bus to Laten Enable (RLE)                 |                             | 7.0  |                          | -  | 5.0                          |    |    | 113      |  |
| tZH              |                                           |                             |      | 14                       | 28 |                              | 14 | 25 | ns       |  |
| tZL              | Output Control to Receiver Output         |                             |      | 14                       | 28 |                              | 14 | 25 | 115      |  |
| tHZ              | Output Control to Receiver Output         |                             |      | 14                       | 28 |                              | 14 | 25 | ns       |  |
| tLZ              | Output Control to Receiver Output         |                             |      | 14                       | 28 |                              | 14 | 25 | 113      |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at  $V_{CC}$  = 5.0 V, 25 °C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.



# FUNCTION TABLE

|                                                       |    |    | INPUT | s  |                           |    | INTER<br>TO DE | NAL | BUS  | ουτρυτ | FUNCTION                     |  |
|-------------------------------------------------------|----|----|-------|----|---------------------------|----|----------------|-----|------|--------|------------------------------|--|
| s                                                     | Ai | Bi | DRCP  | BE | RLE                       | ŌĒ | Di             | Qi  | BŪSį | Rj     | 10101101                     |  |
| х                                                     | х  | х  | Х     | н  | X                         | х  | X              | х   | z    | х      | Driver output disable        |  |
| х                                                     | х  | х  | х     | x  | X                         | н  | х              | х   | х    | Z      | Receiver output disable      |  |
| х                                                     | х  | х  | х     | н  | L                         | L  | х              | L   | L    | н      | Driver output disable and    |  |
| х                                                     | x  | х  | x     | н  | L                         | L  | x              | н   | н    | L      | receive data via Bus input   |  |
| х                                                     | х  | х  | X     | X  | н                         | х  | X              | NC  | х    | х      | Latch received data          |  |
| L                                                     | L  | X  | 1     | х  | X                         | х  | L              | X   | х    | х      |                              |  |
| L                                                     | н  | x  | t     | ×  | ×                         | х  | н              | x   | x    | х      | Load driver register         |  |
| н                                                     | X  | L  | t t   | ×  | ×                         | x  | L              | X   | X    | x      | Coad Griver register         |  |
| н                                                     | х  | н  | 1     | X  | x                         | X  | н              | х   | х    | х      |                              |  |
| х                                                     | x  | x  | L.    | X  | X                         | х  | NC             | х   | x    | х      | No driver clock restrictions |  |
| х                                                     | X  | X  | н     | ×  | ) x                       | x  | NC             | x   | x    | х      |                              |  |
| х                                                     | x  | x  | X     | L  | x                         | х  | L              | х   | н    | х      | Drive Bus                    |  |
| х                                                     | X  | X  | х     | L  | x                         | x  | н              | x   | L    | х      | Drive Bus                    |  |
| $ \begin{array}{llllllllllllllllllllllllllllllllllll$ |    |    |       |    | i = 0, 1, 2, 3<br>nsition |    |                |     |      |        |                              |  |

#### ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.

| Order<br>Number      | Package<br>Type<br>(Note 1) | Temperature<br>Range<br>(Note 2) | Screening<br>Level<br>(Note 3)                       |
|----------------------|-----------------------------|----------------------------------|------------------------------------------------------|
| AM2905PC             | P-24                        | С                                | C-1                                                  |
| AM2905DC             | D-24                        | С                                | C-1                                                  |
| AM2905DC-B           | D-24                        | С                                | B-1                                                  |
| AM2905DM             | D-24                        | М                                | C-3                                                  |
| AM2905DM-B           | D-24                        | М                                | B-3                                                  |
| AM2905FM             | F-24                        | м                                | C-3                                                  |
| AM2905FM-B           | F-24                        | м                                | B-3                                                  |
| AM2905XC<br>AM2905XM | Dice<br>Dice                | C<br>M                           | Visual inspection<br>to MIL-STD-883<br>Method 2010B. |

Notes:

 P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline. Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.

2. C = 0°C to +70°C, M = -55°C to +125°C.

 See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.



### DEFINITION OF FUNCTIONAL TERMS


| A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub> | The "A" word data input into the two      |
|-------------------------------------------------------------------|-------------------------------------------|
| · · ·                                                             | input multiplexer of the driver register. |

- B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub> The "B" word data input into the two input multiplexers of the driver register.
- S Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.
- DRCP Driver Clock Pulse. Clock pulse for the driver register.
- BE Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.


 
 BUS<sub>0</sub>, BUS<sub>1</sub>
 The four driver outputs and receiver in-BUS<sub>2</sub>, BUS<sub>3</sub>


 puts (data is inverted).

- R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.
- RLE Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
- **OE** Output Enable. When the **OE** input is HIGH, the four three state receiver outputs are in the high-impedance state.



#### Metallization and Pad Layout





Quad Two-Input OC Bus Transceiver With Parity

### **Distinctive Characteristics**

- Quad high-speed LSI bus transceiver.
- Open-collector bus driver.
- Two-port input to D-type register on driver.
- Bus driver output can sink 100 mA at 0.8V max.
- Internal odd 4-bit parity checker/generator.

### FUNCTIONAL DESCRIPTION

The Am2906 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four opencollector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches. The device also contains a four-bit odd parity checker/generator.


This LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input ( $\overline{BE}$ ) is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$  is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.


The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the  $A_i$  data is stored in the register and when S is HIGH, the  $B_i$  data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{RLE}$ ) input. When the  $\overline{RLE}$  input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted). When the  $\overline{RLE}$  input is HIGH, the latch will close and retain the present data regardless of the bus input.

The Am2906 features a built-in four-bit odd parity checker/ generator. The bus enable input ( $\overline{BE}$ ) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A or B field data input to the driver register. When  $\overline{BE}$  is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the highimpedance state, the BUS parity is checked.

- Receiver has output latch for pipeline operation.
- Receiver outputs sink 12 mA.
- Advanced low-power Schottky processing.
- 100% reliability assurance testing in compliance with MIL-STD-883.





#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                 | -65°C to +150°C                |
|-----------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                    | –55°C to +125°C                |
| Supply Voltage to Ground Potential                  | -0.5V to +7V                   |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                    | -0.5V to +5.5V                 |
| DC Output Current, Into Outputs (Except Bus)        | 30mA                           |
| DC Output Current, Into Bus                         | 200 mA                         |
| DC Input Current                                    | -30mA to +5.0mA                |

#### ELECTRICAL CHARACTERISTICS

# BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| arameters    | Description                        | Test Conditions (Note 1)            |                         |           | Min. | (Note 2) | Max. | Units.  |
|--------------|------------------------------------|-------------------------------------|-------------------------|-----------|------|----------|------|---------|
|              |                                    |                                     | I <sub>OL</sub> = 40mA  |           |      | 0.32     | 0.5  |         |
| VOL          | Bus Output LOW Voltage             |                                     | IOL = 70mA              |           |      | 0.41     | 0.7  | Volts   |
|              |                                    |                                     | I <sub>OL</sub> = 100mA |           |      | 0.55     | 0.8  | 1       |
|              | IO Bus Leakage Current             |                                     | V <sub>O</sub> = 0.4V   |           |      |          | -50  |         |
| 10           |                                    | Bus Leakage Current $V_{CC} = MAX.$ | V <sub>CC</sub> = MAX.  | Vo = 4.5V | MIL  |          |      | 200     |
|              |                                    |                                     |                         | COM'L     |      |          | 100  |         |
| IOFF         | Bus Leakage Current<br>(Power OFF) | V <sub>O</sub> = 4.5V               | V <sub>O</sub> = 4.5V   |           |      |          | 100  | μA      |
| VTH          | Receiver Input HIGH                | Bus enable = 2.4                    | ,                       | MIL       | 2.4  | 2.0      |      | Volts   |
| • I <b>П</b> | Threshold Bus enable = 2.44        |                                     |                         | COM'L     | 2.3  | 2.0      |      | Voits   |
| VTL          | Receiver Input LOW                 | Bus enable = 2.4                    | /                       | MIL       |      | 2.0      | 1.5  | Volts   |
| · I L        | Threshold                          | 543 Chable 2,40                     |                         | COM'L     |      | 2.0      | 1.6  | 1 10113 |

# ELECTRICAL CHARACTERISTICS

| The following conditions | apply unless otherwise not                           | ted:                         |                             |
|--------------------------|------------------------------------------------------|------------------------------|-----------------------------|
| Am2906XC (COM'L)         | $T_A = 0^\circ C$ to +70° C                          | V <sub>CC</sub> MIN. = 4.75V | VCC MAX: = 5,25V            |
| Am2906XM (MIL)           | $T_A \approx -55^{\circ}C \text{ to } +125^{\circ}C$ | VCC MIN. 4.5V                | V <sub>CC</sub> MAX, = 5,5V |

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| arameters       | Description                                  | Test Con                                        | ditions (No                                    | te 1)                  | Min. | Тур.<br>(Note 2) | Max.  | Units |
|-----------------|----------------------------------------------|-------------------------------------------------|------------------------------------------------|------------------------|------|------------------|-------|-------|
|                 | Receiver Output                              | V <sub>CC</sub> = MIN.                          | MIL                                            | IOH =1mA               | 2,4  | 3.4              |       |       |
| v <sub>он</sub> | HIGH Voltage                                 | VIN = VIL or VIH                                | COM'L                                          | I <sub>OH</sub> =2.6mA | 2.4  | 3.4              |       | Volts |
| , •OH           | Parity Output                                | V <sub>CC</sub> = MIN., I <sub>OH</sub> = -     | -660µA                                         | MIL                    | 2.5  | 3.4              |       | voits |
|                 | HIGH Voltage VIN = VIH or VIL                |                                                 | COM'L                                          | 2.7                    | 3.4  |                  |       |       |
|                 |                                              |                                                 | IOL = 4r                                       | nA                     |      | 0.27             | 0.4   |       |
| Vol             | Output LOW Voltage<br>(Except Bus)           | V <sub>CC</sub> = MIN.<br>VIN = VII or VIH      | IOL = 8r                                       | nA                     |      | 0.32             | 0.45  | Volts |
|                 |                                              | VIN - VIL OF VIH                                | IOL = 12                                       | mA                     |      | 0.37             | 0.5   |       |
| v <sub>IH</sub> | Input HIGH Level<br>(Except Bus)             | Guaranteed input logical HIGH<br>for all inputs |                                                | 2.0                    |      |                  | Volts |       |
| <b>V</b>        | Input LOW Level                              | Guaranteed input log                            | ical LOW                                       | MIL                    |      |                  | 0.7   | Volts |
| VIL             | (Except Bus)                                 | for all inputs                                  |                                                | COM'L                  |      |                  | 0.8   | Volts |
| vi              | Input Clamp Voltage<br>(Except Bus)          | V <sub>CC</sub> = MIN., I <sub>IN</sub> = -     | 18mA                                           |                        |      |                  | -1.2  | Volts |
| ŧιĽ             | Input LOW Current<br>(Except Bus)            | V <sub>CC</sub> = MAX., V <sub>IN</sub> =       | 0.4∨                                           |                        |      |                  | -0.36 | mA    |
| Чн              | Input HIGH Current<br>(Except Bus)           | V <sub>CC</sub> = MAX., V <sub>IN</sub> =       | 2.7V                                           |                        |      |                  | 20    | μA    |
| 11              | Input HIGH Current<br>(Except Bus)           | V <sub>CC</sub> = MAX., V <sub>IN</sub> =       | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V |                        |      |                  | 100   | μA    |
| I <sub>SC</sub> | Output Short Circuit Current<br>(Except Bus) | V <sub>CC</sub> = MAX.                          |                                                |                        | -12  |                  | -65   | mA    |
| ICC             | Power Supply Current                         | V <sub>CC</sub> = MAX., All inp                 | uts = GND                                      |                        |      | 72               | 105   | mA    |

# SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

|                  |                                       |                       | 4    | m2906XI                    | И  | 4                          | m2906X | 2           | ]        |  |
|------------------|---------------------------------------|-----------------------|------|----------------------------|----|----------------------------|--------|-------------|----------|--|
| Parameters       | Description                           | Test Conditions       | Min. | Typ.<br>Min. (Note 2) Max. |    | Typ.<br>Min. (Note 2) Max. |        |             | Units    |  |
| tPHL .           |                                       |                       |      | 21                         | 40 |                            | 21     | 36          |          |  |
| <sup>t</sup> PLH | Driver Clock (DRCP) to Bus            | $C_{L}(BUS) = 50pF$   |      | 21                         | 40 | 1                          | 21     | 36          | ns       |  |
| tPHL.            | Bus Enable ( $\overline{BE}$ ) to Bus | RL(BUS) = 50Ω         |      | 13                         | 26 |                            | 13     | 23          |          |  |
| <b>t</b> PLH     | Bus Enable (BE) to Bus                |                       |      | 13                         | 26 |                            | 13     | 23          | ns       |  |
| ts               |                                       |                       | 25   |                            |    | 23                         |        |             |          |  |
| th               | Data Inputs (A or B)                  |                       | 8.0  |                            |    | 7.0                        |        |             | ns       |  |
| ts               |                                       |                       | 33   | 1                          |    | 30                         |        |             |          |  |
| th               | Select Inputs (S)                     |                       | 8.0  | -                          |    | 7.0                        |        |             | ns       |  |
| tpw              | Clock Pulse Width (HIGH)              |                       | 28   |                            |    | 25                         |        |             | ns       |  |
| tPLH             | Bus to Receiver Output                |                       |      | 18                         | 37 |                            | 18     | 34 ns<br>34 |          |  |
| <b>t</b> PHL     | (Latch Enabled)                       |                       |      | 18                         | 37 |                            | 18     |             | ns       |  |
| <b>tPLH</b>      |                                       |                       |      | 21                         | 37 |                            | 21     | 34          | <u> </u> |  |
| TPHL             | Latch Enable to Receiver Output       | C <sub>L</sub> = 15pF |      | 21                         | 37 |                            | 21     | 34 ns       | ns       |  |
| ts               |                                       | RL = 2.0kΩ            | 21   |                            |    | 18                         |        |             |          |  |
| th               | Bus to Latch Enable (RLE)             |                       | 7.0  |                            |    | 5.0                        |        | · · ·       | ns       |  |
| tPLH             | A or B Data to Odd Parity Output      | 1                     |      | 21                         | 40 |                            | 21     | 36          |          |  |
| <b>t</b> PHL     | (Driver Enabled)                      |                       |      | 21                         | 40 |                            | 21     | 36          | - ns     |  |
| tPLH .           | Bus to Odd Parity Output              |                       |      | 21                         | 40 |                            | 21     | 36          |          |  |
| tPHL             | (Driver Inhibited, Latch Enabled)     |                       |      | 21                         | 40 |                            | 21     | 36 ns       |          |  |
| tPLH .           | Latch Enable (RLE) to                 |                       |      | 21                         | 40 |                            | 21     |             |          |  |
| tPHL             | Odd Parity Output                     |                       |      | 21                         | 40 |                            | 21     | 36          | ns<br>S  |  |


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at  $V_{CC}$  = 5.0 V, 25  $^{\circ}$  C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

\_

#### Am2906



#### FUNCTION TABLE

| FUNCTION                    | ουτρυτ | BUS  |    | INTER<br>TO DE |    |     | S  | INPUT |    |    |   |
|-----------------------------|--------|------|----|----------------|----|-----|----|-------|----|----|---|
|                             | Ri     | BUSi | Qi | Di             | ŌĒ | RLË | BE | DRCP  | Bi | Ai | s |
| Driver output disable       | х      | Z    | х  | X              | х  | х   | н  | Х     | х  | х  | х |
| Receiver output disable     | Z      | х    | Х  | х              | н  | х   | x  | х     | х  | х  | х |
| Driver output disable and   | н      | L    | L  | х              | L  | L   | н  | x     | х  | х  | х |
| receive data via Bus input  | L      | . Н  | н  | х              | L  | L   | н  | x     | х  | x  | x |
| Latch received data         | Х      | х    | NC | х              | х  | н   | x  | X     | х  | х  | х |
|                             | х      | х    | х  | L              | х  | X   | х  | 1     | х  | L  | L |
| Load driver register        | х      | х    | х  | н              | x  | X   | х  | 1     | х  | н  | L |
| Load driver register        | х      | х    | х  | L              | х  | ×   | х  | 1     | L  | х  | н |
|                             | х      | х    | х  | н              | х  | x   | х  | 1     | н  | х  | н |
| No driver clock restriction | х      | х    | х  | NC             | x  | х   | х  | L     | х  | х  | х |
| NO GIVE CIDER TESTICION     | х      | х    | х  | NC             | x  | x   | х  | н     | x  | х  | x |
| 0.1.0.1                     | х      | н    | х  | L              | х  | X   | L  | X     | х  | х  | х |
| Drive Bus                   | x      | L    | x  | н              | x  | X   | L  | X     | x  | x  | х |

#### DEFINITION OF FUNCTIONAL TERMS

- A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>, A<sub>3</sub> The "A" word data input into the two input multiplexer of the driver register.
  B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub> The "B" word data input into the two input multiplexers of the driver register.
- S Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.
- DRCP Driver Clock Pulse. Clock pulse for the driver register.
- BE Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
- BUS0, BUS1The four driver outputs and receiver in-<br/>BUS2, BUS3The four driver outputs and receiver in-<br/>puts (data is inverted).
- R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.
- **RLE** Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
- OE Output Enable. When the OE input is HIGH, the four three state receiver outputs are in the high-impedance state.


#### ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.


| Order<br>Number      | Package<br>Type<br>(Note 1) | Temperature<br>Range<br>(Note 2) | Screening<br>Level<br>(Note 3)                       |
|----------------------|-----------------------------|----------------------------------|------------------------------------------------------|
| AM2906PC             | P-24                        | С                                | C-1                                                  |
| AM2906DC             | D-24                        | С                                | C-1                                                  |
| AM2906DC-B           | D-24                        | С                                | B-1                                                  |
| AM2906DM             | D-24                        | м                                | C-3                                                  |
| AM2906DM-B           | D-24                        | M                                | B-3                                                  |
| AM2906FM             | F-24                        | м                                | C-3                                                  |
| AM2906FM-B           | F-24                        | м                                | B-3                                                  |
| AM2906XC<br>AM2906XM | Dice<br>Dice                | с<br>м                           | Visual inspection<br>to MIL-STD-883<br>Method 2010B. |

Notes:

- P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline. Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.
- 2. C = 0°C to +70°C, M = -55°C to +125°C.
- See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.




#### Metallization and Pad Layout





Am2906



# Am2907•Am2908

Quad Bus Transceivers with Interface Logic

## **Distinctive Characteristics**

- Quad high-speed LSI bus-transceiver
- Open-collector bus driver
- D-type register on driver
- Bus driver output can sink 100mA at 0.8V max.
- Internal odd 4-bit parity checker/generator •

## **FUNCTIONAL DESCRIPTION**

The Am2907 and Am2908 are high-performance bus transceivers intended for bipolar or MOS microprocessor system applications. The Am2908 is Digital Equipment Corporation "Q or LSI-II bus compatible" while the Am2907 features a 2.0V receiver threshold. These devices consist of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches, that feature three-state outputs. The devices also contain a four-bit odd parity checker/generator.

These LSI bus transceivers are fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.


The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the Ai data into this driver register on the LOW-to-HIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted form driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ( $\overline{\text{OE}}$ ) input. When  $\overline{\text{OE}}$  is HIGH, the receiver outputs are in the high-impedance state.

The Am2907 and Am2908 feature a built-in four-bit odd parity checker/generator. The bus enable input (BE) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When BE is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.


The Am2907 has receiver threshold typically of 2.0V while the Am2908 threshold is typically 1.5V.

- Am2907 has 2.0V input receiver threshold; Am2908 is 'DEC Q or LSI-II bus compatible" with 1.5V receiver threshold
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- Advanced Low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883



| Package<br>Type   | Temperature<br>Range | Am2907<br>Order<br>Number | Am2908<br>Order<br>Number |
|-------------------|----------------------|---------------------------|---------------------------|
| Molded DIP        | 0°C to +70°C         | AM2907PC                  | AM2908PC                  |
| Hermetic DIP      | 0°C to +70°C         | AM2907DC                  | AM2908DC                  |
| Dice              | 0°C to +70°C         | AM2907XC                  | AM2908XC                  |
| Hermetic DIP      | -55°C to +125°C      | AM2907DM                  | AM2908DM                  |
| Hermetic Flat Pak | -55°C to +125°C      | AM2907FM                  |                           |
| Dice              | -55°C to +125°C      | AM2907XM                  |                           |

# Am2907/08



#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                 | –65°C to +150°C                 |
|-----------------------------------------------------|---------------------------------|
| Temperature (Ambient) Under Bias                    | –55°C to +125°C                 |
| Supply Voltage to Ground Potential                  | –0.5 V to +7 V                  |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V <sub>CC</sub> max. |
| DC Input Voltage                                    | –0.5 V to +5.5 V                |
| DC Output Current, Into Outputs (Except BUS)        | 30 mA                           |
| DC Output Current, Into Bus                         | 200 mA                          |
| DC Input Current                                    | –30 mA to +5.0 mA               |

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

# BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters      | Description                           | Test C                      | onditions (Note         | ə 1)  | Min. | <b>Typ.</b><br>(Note 2) | Max. | Units   |
|-----------------|---------------------------------------|-----------------------------|-------------------------|-------|------|-------------------------|------|---------|
|                 |                                       |                             | $I_{OL} = 40 \text{mA}$ |       |      | 0.32                    | 0.5  |         |
| V <sub>OL</sub> | Bus Output LOW Voltage                | V <sub>CC</sub> = MIN.      | I <sub>OL</sub> = 70mA  |       |      | 0.41                    | 0.7  | Volts   |
|                 |                                       |                             | I <sub>OL</sub> = 100mA |       |      | 0.55                    | 0.8  | 1       |
|                 |                                       |                             | V <sub>O</sub> 4 0.4V   |       |      |                         | -50  |         |
| lo              | Bus Leakage Current                   | V <sub>CC</sub> = MAX.      |                         | MIL   |      |                         | 200  | μΑ      |
|                 |                                       |                             | V <sub>O</sub> = 4.5V   | COM'L |      |                         | 100  | 1       |
| loff            | Bus Leakage Current (Power Off)       | V <sub>O</sub> = 4.5V       |                         |       |      |                         | 100  | μA      |
|                 | Receiver Input HIGH Threshold         | Bus Enable = 2.4V           | Am2907<br>Am2908        | MIL   | 2.4  | 2.0                     |      | - Volts |
|                 |                                       |                             |                         | COM'L | 2.3  | 2.0                     | 1    |         |
| V <sub>TH</sub> |                                       |                             |                         | MIL   | 1.9  | 1.5                     |      |         |
|                 | · · · · · · · · · · · · · · · · · · · |                             |                         | COM'L | 1.7  | 1.5                     |      |         |
|                 |                                       |                             |                         | MIL   | -    | 2.0                     | 1.5  |         |
|                 |                                       |                             | Am2907                  | COM'L |      | 2.0                     | 1.6  | 1       |
| V <sub>TL</sub> | Receiver Input LOW Threshold          | Bus Enable = 2.4V           |                         | MIL   | -    | 1.5                     | 1.1  | Volts   |
|                 |                                       | Am2908                      |                         | COM'L |      | 1.5                     | 1.3  | 1 1     |
| VI              | Input Clamp Voltage                   | $V_{CC} = MIN., I_{IN} = -$ | -18mA                   |       |      |                         | -1.2 | Volts   |

# **ELECTRICAL CHARACTERISTICS**

| The following conditions apply i | unless otherwise noted:                         |                       |                       |
|----------------------------------|-------------------------------------------------|-----------------------|-----------------------|
| Am2907XC, Am2908XC (COM'L)       | $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$     | $V_{CC}$ MIN. = 4.75V | $V_{CC}$ MAX. = 5.25V |
| Am2907XM, Am2908XM (MIL)         | $T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$ | $V_{CC}$ MIN. = 4.50V | $V_{CC}$ MAX. = 5.50V |
|                                  |                                                 |                       |                       |

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters      | Description              | Test Conditions (Note 1)                                                                                                                                                   |                        |        | Min. | Typ. (Note 2) | Max.  | Units |
|-----------------|--------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|--------|------|---------------|-------|-------|
| N.              | Receiver                 | V <sub>CC</sub> = MIN.                                                                                                                                                     | MIL: IOH = -           | mA     | 2.4  | 3.4           |       | Volts |
| v <sub>он</sub> | Output HIGH Voltage      | VIN = VIL or VIH                                                                                                                                                           | COM'L: IOH =           | -2.6mA | 2.4  | 3.4           |       | Volts |
|                 | Parity                   | V <sub>CC</sub> = MIN., I <sub>OH</sub> = ~660µA MIL                                                                                                                       |                        | 2.5    | 3.4  | ·.,           | Volts |       |
| v <sub>он</sub> | Output HIGH Voltage      | VIN = VIH or VIL COM'L                                                                                                                                                     |                        | 2.7    | 3.4  |               |       |       |
|                 | Output LOW Voltage       | V <sub>CC</sub> = MIN.         I <sub>OL</sub> = 4mA           V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OL</sub> = 8mA           I <sub>OL</sub> = 12mA |                        |        | 0.27 | 0.4           |       |       |
| VOL             | (Except Bus)             |                                                                                                                                                                            |                        |        |      | 0.32          | 0.45  | Volts |
|                 | (Except Bus)             |                                                                                                                                                                            |                        |        |      | 0.37          | 0.5   | 1     |
| N.              | Input HIGH Level         | Guaranteed input lo                                                                                                                                                        | gical HIGH             |        | 2.0  |               |       | Volts |
| VIH             | (Except Bus)             | for all inputs                                                                                                                                                             |                        |        | 2.0  |               |       | Voits |
|                 | Input LOW Level          | Guaranteed input lo                                                                                                                                                        | gical LOW              | MIL    |      |               | 0.7   | Valts |
| VIL             | (Except Bus)             | for all inputs COM'L                                                                                                                                                       |                        |        |      |               | 0.8   |       |
| VI              | Input Clamp Voltage      | Vcc = MIN., IIN =                                                                                                                                                          |                        |        |      |               | -1.2  | Volts |
| VI              | (Except Bus)             | VCC - MIN., IN -                                                                                                                                                           | -TomA                  |        |      |               | -1.2  | Volts |
|                 | Input LOW Current        | Vcc = MAX., VIN                                                                                                                                                            | - 0.4.1/               |        |      |               | -0.36 | mA    |
| 40              | (Except Bus)             | VCC - MAA., VIN                                                                                                                                                            | - 0.4 V                |        |      |               | -0.30 |       |
| 1               | Input HIGH Current       | VCC = MAX., VIN                                                                                                                                                            | - 2 7 1/               |        |      |               | 20    | μΑ    |
| Чн              | (Except Bus)             | VCC - MAA., VIN                                                                                                                                                            | = 2.7 V                |        |      |               | 20    |       |
|                 | Input HIGH Current       | Vcc = MAX., VIN                                                                                                                                                            |                        |        |      |               | 100   |       |
| 41              | (Except Bus)             | VCC - MAA., VIN                                                                                                                                                            | = 5.5 V                |        |      |               | 100   | μΑ    |
|                 | Output Short Circuit     |                                                                                                                                                                            |                        | -      | -12  |               | -65   | mA    |
| ISC             | Current (Except Bus)     | V <sub>CC</sub> = MAX.                                                                                                                                                     |                        |        | -12  |               | -05   |       |
| ICC             | Power Supply Current     | V <sub>CC</sub> = MAX., All Ir                                                                                                                                             | puts = GND             |        |      | 75            | 110   | mA    |
| 1.              | Off-State Output Current | VCC = MAX.                                                                                                                                                                 | V <sub>O</sub> = 2.4 V |        |      |               | 20    | μΑ    |
| <b>'</b> 0      | (Receiver Outputs)       | VCC - MAA.                                                                                                                                                                 | V <sub>O</sub> = 0.4 V |        |      |               | -20   |       |

# **Am2907 SWITCHING CHARACTERISTICS**

| Am2907 S     | SWITCHING CHARACTERIST                |                                                   |      |                  |      |      |                         | 1    |       |
|--------------|---------------------------------------|---------------------------------------------------|------|------------------|------|------|-------------------------|------|-------|
|              | ERATING TEMPERATURE R                 |                                                   | A    | m2907XN          | N    | A    | m2907XC                 | ;    |       |
| arameters    | Description                           | Test Conditions                                   | Min. | Typ.<br>(Note 2) | Max. | Min. | <b>Typ.</b><br>(Note 2) | Max. | Unit  |
| tPHL         |                                       |                                                   |      | 21               | 40   |      | 21                      | 36   |       |
| tPLH         | Driver Clock (DRCP) to Bus            | C <sub>L</sub> (BUS) = 50pF                       |      | 21               | 40   |      | 21                      | 36   | ns    |
| tPHL         |                                       | R <sub>L</sub> (BUS) = 50Ω                        |      | 13               | 26   |      | 13                      | 23   |       |
| tPLH .       | Bus Enable ( $\overline{BE}$ ) to Bus |                                                   |      | 13               | 26   |      | 13                      | 23   | ns    |
| ts           | Dete la pute                          |                                                   | 18   |                  |      | 15   |                         |      |       |
| th           | Data Inputs                           |                                                   | 8.0  |                  |      | 7.0  |                         |      | - ns  |
| tpw          | Clock Pulse Width (HIGH)              |                                                   | 28   |                  |      | 25   |                         |      | ns    |
| tPLH         | Bus to Receiver Output                | -                                                 |      | 18               | 37   |      | 18                      | 34   |       |
| tPHL.        | (Latch Enabled)                       |                                                   |      | 18               | 37   |      | 18                      | 34   | ns    |
| tPLH         |                                       |                                                   |      | 21               | 37   |      | 21                      | 34   |       |
| tPHL         | Latch Enable to Receiver Output       | 0 - 15-5                                          |      | 21               | 37   |      | 21                      | 34   | ns    |
| ts           |                                       | - C <sub>L</sub> = 15pF<br>R <sub>L</sub> = 2.0kΩ | 21   |                  |      | 18   |                         |      |       |
| th           | Bus to Latch Enable (RLE)             | n 2.0ku                                           | 7.0  |                  |      | 5.0  |                         |      | - ns  |
| tPLH .       | Data to Odd Parity Out                |                                                   |      | 21               | 40   |      | 21                      | 36   |       |
| tPHL         | (Driver Enabled)                      |                                                   |      | 21               | 40   |      | 21                      | 36   | ns    |
| tPLH         | Bus to Odd Parity Out                 |                                                   |      | 21               | 40   |      | 21                      | 36   |       |
| <b>t</b> PHL | (Driver Inhibit)                      |                                                   |      | 21               | 40   |      | 21                      | 36   | ns    |
| tPLH         | Latch Enable (RLE) to Odd             |                                                   |      | 21               | 40   |      | 21                      | 36   |       |
| tPHL         | Parity Output                         |                                                   |      | 21               | 40   |      | 21                      | 36   | -  ns |
| tzH          |                                       | 1                                                 |      | 14               | 28   |      | 14                      | 25   |       |
| tZL          | Output Control to Output              |                                                   |      | 14               | 28   |      | 14                      | 25   | ns    |
| tHZ          |                                       | CL = 5.0pF                                        |      | 14               | 28   |      | 14                      | 25   | ns    |
| tLZ          | Output Control to Output              | R <sub>L</sub> = 2,0kΩ                            |      | 14               | 28   |      | 14                      | 25   | ]     |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at  $V_{CC}$  = 5.0V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

#### Am2907/08


#### Am2908 SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| OVER OPE         | ERATING TEMPERATURE F           |                        | 4m2908X | VI.                     | Am2908XC |      |                         |       |       |
|------------------|---------------------------------|------------------------|---------|-------------------------|----------|------|-------------------------|-------|-------|
| Parameters       | Description                     | Test Conditions        | Min.    | <b>Typ.</b><br>(Note 2) | Max.     | Min. | <b>Typ.</b><br>(Note 2) | Max.  | Units |
| t <sub>PHL</sub> | Driver Clock (DRCP) to Bus      |                        |         | 21                      | 40       |      | 21                      | 36    | ns    |
| t <sub>PLH</sub> | Driver Clock (DRCP) to Bus      |                        |         | 21                      | 40       |      | 21                      | 36    | 115   |
| t <sub>PHL</sub> | Bus Enable (BE) to Bus          |                        |         | 13                      | 26       |      | 13                      | 23    | ns    |
| t <sub>PLH</sub> |                                 | $C_{L}(BUS) = 50pF$    |         | 13                      | 26       |      | 13                      | 23    | 115   |
| t <sub>r</sub>   | Bus Output Rise Time            |                        | 5       | 10                      |          | 7    | 10                      |       | ns    |
| t <sub>f</sub>   | Bus Output Fall Time            | 200Ω to GND            | 3       | 6                       |          | 4    | 6                       |       |       |
| ts               | Dete insute                     |                        | 18      |                         |          | 15   |                         |       |       |
| t <sub>h</sub>   | Data Inputs                     |                        | 8.0     |                         |          | 7.0  |                         |       | ns    |
| t <sub>PW</sub>  | Clock Pulse Width (HIGH)        |                        | 28      |                         |          | 25   |                         |       | ns    |
| t <sub>PLH</sub> | Bus to Receiver Output          |                        |         | 18                      | 38       |      | 18                      | 35    | ns    |
| t <sub>PHL</sub> | (Latch Enabled)                 |                        |         | 18                      | 38       |      | 18                      | 35    |       |
| t <sub>PLH</sub> | Latah Enghla ta Ressiuse Output | C <sub>L</sub> = 50pF  |         | 21                      | 38       |      | 21                      | 35    | ns    |
| t <sub>PHL</sub> | Latch Enable to Receiver Output | $R_L = 2.0 k\Omega$    |         | 21                      | 38       |      | 21                      | 35    |       |
| ts               | Bus to Latch Enable (RLE)       |                        | 21      |                         |          | 18   |                         | · _ · |       |
| t <sub>h</sub>   | Bus to Laten Enable (RLE)       |                        | 7.0     |                         |          | 5.0  |                         |       | ns    |
| t <sub>PLH</sub> | Data to Odd Parity Out          |                        |         | 21                      | 40       |      | 21                      | 36    |       |
| t <sub>PHL</sub> | (Driver Enabled)                |                        |         | 21                      | 40       |      | 21                      | 36    | ns    |
| t <sub>PLH</sub> | Bus to Odd Parity Out           |                        |         | 21                      | 40       |      | 21                      | 36    |       |
| t <sub>PHL</sub> | (Driver Inhibit)                | $C_L = 15pF$           |         | 21                      | 40       |      | 21                      | 36    | ns    |
| t <sub>PLH</sub> | Latch Enable (RLE) to Odd       | $R_L = 2.0k\Omega$     |         | 21                      | 40       |      | 21                      | 36    | 1     |
| t <sub>PHL</sub> | Parity Output                   |                        |         | 21                      | 40       |      | 21                      | 36    | ns    |
| t <sub>ZH</sub>  | Output Control to Output        |                        |         | 14                      | 28       |      | 14                      | 25    |       |
| t <sub>ZL</sub>  |                                 | i                      |         | 14                      | 28       |      | 14                      | 25    | ns    |
| t <sub>HZ</sub>  |                                 | C <sub>L</sub> = 5.0pF |         | 14                      | 28       |      | 14                      | 25    | 1     |
| t <sub>LZ</sub>  | Output Control to Output        | $R_{L} = 2.0 k\Omega$  |         | 14                      | 28       |      | 14                      | 25    | ns    |


A --- 0000VIA

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics fo the applicable device type. 2. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.














# **TRUTH TABLE**

| FUNCTION                       |   | BUS | RNAL<br>EVICE | INTER<br>TO DE |    | INPUTS |    |      |    |  |  |
|--------------------------------|---|-----|---------------|----------------|----|--------|----|------|----|--|--|
|                                |   | Bi  | Qi            | Di             | ŌĒ | RLE    | BE | DRCP | Ai |  |  |
| utput disable                  | х | Н   | Х             | Х              | х  | Х      | н  | Х    | Х  |  |  |
| output disable                 | Z | Х   | Х             | Х              | Н  | Х      | х  | Х    | х  |  |  |
| utput disable and receive data | н | L   | L             | х              | L  | L      | н  | х    | х  |  |  |
| nput                           | L | н   | н             | х              | L  | L      | н  | х    | х  |  |  |
| ceived data                    | Х | Х   | NC            | Х              | Х  | н      | Х  | Х    | Х  |  |  |
| ver register                   | х | Х   | х             | L              | х  | Х      | Х  | 1    | L  |  |  |
| ver register                   | x | Х   | Х             | Н              | х  | X      | х  | 1    | н  |  |  |
| r clock restrictions           | х | х   | х             | NC             | х  | ×      | Х  | L    | х  |  |  |
| r clock restrictions           | x | х   | х             | NC             | х  | x      | х  | н    | x  |  |  |
| -                              | х | н   | х             | L              | х  | X      | L  | х    | х  |  |  |
| S                              | x | L   | х             | н              | х  | x      | L  | х    | х  |  |  |

H = HIGH L = LOW NC = No Change

Z = High Impedance X = Don't Care

i = 0, 1, 2, 3 ↑ = LOW-to-HIGH Transition

# PARITY OUTPUT FUNCTION TABLE

| BE | ODD PARITY OUTPUT                                                                |
|----|----------------------------------------------------------------------------------|
| L  | $ODD = A_0 \oplus A_1 \oplus A_2 \oplus A_3$                                     |
| н  | $ODD = \mathbf{Q}_0 \oplus \mathbf{Q}_1 \oplus \mathbf{Q}_2 \oplus \mathbf{Q}_3$ |

#### **DEFINITION OF FUNCTIONAL TERMS**

DRCP Driver Clock Pulse. Clock pulse for the driver register.

BE Bus Enable. When the Bus Enable is LOW, the four drivers are in the high impedance state.

BUS0, BUS1, BUS2, BUS3 'The four driver outputs and receiver inputs (data is inverted).

R0, R1, R2, R3 The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is noninverted.

**RLE** Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.

ODD Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.


OE Output Enable. When the OE input is HIGH, the four three-state receiver outputs are in the high-impedance state.

vcc RLE DRCP 1 19 20 R<sub>3</sub> 18 Α3 BUS BUS-16 GND<sub>2</sub> GND<sub>1</sub> BUS BUS A2 12 R2 R 10 ŌĒ BF 13 ODD

Metallization and Pad Layout

#### DIE SIZE 0.088" X 0.103"





#### **Distinctive Characteristics**

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 48mA at 0.5V max.
- Receiver has output latch for pipeline operation

#### FUNCTIONAL DESCRIPTION


The Am2915A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches that feature three-state outputs.


This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48mA at 0.5V maximum. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled. The V<sub>OH</sub> and V<sub>OL</sub> of the bus driver are selected for compatibility with standard and Low-Power Schottky inputs.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the A<sub>i</sub> data is stored in the register and when S is HIGH, the B<sub>i</sub> data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ( $\overline{OE}$ ) input. When  $\overline{OE}$  is HIGH, the receiver outputs are in the high-impedance state.

- Three-state receiver outputs sink 12mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors





## MAXIMUM RATINGS (Above which the useful life may be impaired)

| DC Output Current, Into Bus                         | 100mA                          |
|-----------------------------------------------------|--------------------------------|
| DC Output Current, Into Outputs (Except Bus)        | 30mA                           |
| DC Input Voltage                                    | -0.5V to +7V                   |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5V to +V <sub>CC</sub> max. |
| Supply Voltage to Ground Potential                  | -0.5V to +7V                   |
| Temperature (Ambient) Under Bias                    | -55°C to +125°C                |
| Storage Temperature                                 | -65°C to +150°C                |

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

#### **BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

| Parameters      | Description                      | Test Cond                                    | itions ( | Note 1)                 | Min. | Тур. | Max. | Units |
|-----------------|----------------------------------|----------------------------------------------|----------|-------------------------|------|------|------|-------|
| VOL             | Bus Output LOW Voltage           | V <sub>CC</sub> = MIN.                       |          | I <sub>OL</sub> = 24 mA |      |      | 0.4  | Volts |
| VOL             |                                  | VCC - MIN.                                   |          | I <sub>OL</sub> = 48mA  |      |      | 0.5  | Voits |
| v <sub>он</sub> | Bus Output HIGH Voltage          | COM'L, I <sub>OH</sub> = -20mA               |          | 2.4                     |      |      |      |       |
| TOH             | Bus Output HIGH Voltage          | V <sub>CC</sub> = MIN.                       | МІ       | L, IOH = -15mA          | 2.4  |      |      | Voits |
|                 | IO (High Impedance)              |                                              |          | V <sub>O</sub> = 0.4 V  |      |      | -200 | μΑ    |
| IO              |                                  | V <sub>CC</sub> = MAX.<br>Bus enable = 2.4 V |          | V <sub>O</sub> = 2.4 V  |      |      | 50   |       |
|                 |                                  | Dus enable - 2.4                             | •        | V <sub>O</sub> = 4.5 V  |      | 1    |      |       |
| IOFF            | Bus Leakage Current              | V <sub>O</sub> = 4.5 V                       |          |                         |      |      | 100  |       |
|                 | (Power OFF)                      | V <sub>CC</sub> = 0V                         |          |                         |      |      | 100  | μA    |
| VIH             | Receiver Input HIGH Threshold    | Bus enable = 2.4                             | /        |                         | 2.0  |      |      | Volts |
| V.,             | Resource Incut I OW These had    | Due seeble = 2.41                            | ,        | COM'L                   |      |      | 0.8  |       |
| ↓ IL            | VIL Receiver Input LOW Threshold | Bus enable = 2.4 V                           |          | MIL                     |      | 0.7  |      | Volts |
| ISC             | Bus Output Short Circuit Current | V <sub>CC</sub> = MAX.                       |          |                         | 50   | -120 | -225 | mA    |
|                 |                                  | V <sub>O</sub> = 0 V                         |          |                         |      |      |      |       |

#### **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

Am2915AXC (COM'L) Am2915AXM (MIL)

 $\begin{array}{ll} T_A = 0^{\circ}C \ to + 70^{\circ}C & V_{CC} \ MIN. = 4.75 \ V & V_{CC} \ MAX. = 5.25 \ V \\ T_A = -55^{\circ}C \ to + 125^{\circ}C & V_{CC} \ MIN. = 4.50 \ V & V_{CC} \ MAX. = 5.50 \ V \end{array}$ 

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| arameters       | Description                                  | Test Cond                                            | itions (N               | ote 1)                          | Min. | Typ.<br>(Note 2) | Max.  | Units |
|-----------------|----------------------------------------------|------------------------------------------------------|-------------------------|---------------------------------|------|------------------|-------|-------|
|                 | · · ·                                        | V <sub>CC</sub> = MIN.                               | MIL: I                  | OH =1.0mA                       | 2.4  | 3.4              |       |       |
| v <sub>он</sub> | Receiver<br>Output HIGH Voltage              | V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> | COM'L                   | COM'L: I <sub>OH</sub> = -2.6mA |      | 3.4              |       | Volts |
|                 | auput men vonage                             | V <sub>CC</sub> = 5.0 V, I <sub>OH</sub> =100μA      |                         | 3.5                             |      |                  |       |       |
|                 | Output LOW Voltage<br>(Except Bus)           | V <sub>CC</sub> = MIN.                               | 1 <sub>OL</sub> = 4.0mA |                                 | 0.27 | 0.4              |       |       |
| VOL             |                                              | $V_{\rm CC} = V_{\rm IL}$ or $V_{\rm IH}$            |                         | 1 <sub>OL</sub> = 8.0mA         |      | 0.32             | 0.45  | Volts |
|                 |                                              |                                                      |                         | I <sub>OL</sub> = 12mA          |      | 0.37             | 0.5   |       |
| VIH             | Input HIGH Level<br>(Except Bus)             | Guaranteed input logical HIGH<br>for all inputs      |                         |                                 | 2.0  |                  |       | Volts |
| VIL             | Input LOW Level                              | Guaranteeu input logical com                         |                         | MIL                             |      |                  | 0.7   | Volts |
| ۹Ľ              | (Except Bus)                                 |                                                      |                         | COM'L                           |      |                  | 0.8   |       |
| V <sub>I</sub>  | Input Clamp Voltage (Except Bus)             | V <sub>CC</sub> = MIN., I <sub>IN</sub> = -1         | 8mA                     |                                 |      |                  | -1.2  | Volts |
| 1               | Input LOW Current (Except Bus)               | Vcc = MAX., VIN = (                                  |                         | BE, RLE                         |      |                  | 0.72  |       |
| հե              | Input LOW Current (Except Bus)               | $\nabla CC = WAX., VIN = 0$                          | J.4 V                   | All other inputs                |      |                  | -0.36 | mA    |
| Чн              | Input HIGH Current (Except Bus)              | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2          | 2.7 ∨                   |                                 |      |                  | 20    | μA    |
| Ч               | Input HIGH Current (Except Bus)              | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 7          | 7.0 V                   |                                 |      |                  | 100   | μA    |
| Isc             | Output Short Circuit Current<br>(Except Bus) | V <sub>CC</sub> = MAX.                               |                         |                                 | -30  |                  | -130  | mA    |
| ICC             | Power Supply Current                         | V <sub>CC</sub> = MAX.                               |                         | -                               |      | 63               | 95    | mA    |
| I <sub>0</sub>  | Off-State Output Current                     | V <sub>CC</sub> = MAX.                               |                         | V <sub>O</sub> = 2.4 V          |      |                  | 50    | μА    |
| .0              | (Receiver Outputs)                           |                                                      |                         | V <sub>O</sub> = 0.4 V          |      |                  | -50   | ] "~  |


#### SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

|                                   |                                           |                               | Aı   | m2915AX<br>Typ. | M    | A    | m2915AX<br>Typ. | С    |       |  |
|-----------------------------------|-------------------------------------------|-------------------------------|------|-----------------|------|------|-----------------|------|-------|--|
| Parameters                        | Description                               | Test Conditions               | Min. | (Note 2)        | Max. | Min. | (Note 2)        | Max. | Units |  |
| tPHL.                             | Driver Clock (DRCP) to Bus                |                               |      | 21              | 36   |      | 21              | 32   | ns    |  |
| tPLH .                            | Driver Clock (DRCP) to Bus                | $C_{L}$ (BUS) = 50pF          |      | 21              | 36   |      | 21              | 32   | 115   |  |
| tZH, tZL                          | Bus Enable (BE) to Bus                    | R <sub>L</sub> (BUS) = 130Ω   |      | 13              | 26   |      | 13              | 23   | ns    |  |
| t <sub>HZ</sub> , t <sub>LZ</sub> | Bus Enable (BE) to Bus                    |                               |      | 13              | 21   |      | 13              | 18   | ns    |  |
| t <sub>s</sub>                    |                                           |                               | 15   |                 |      | 12   |                 |      |       |  |
| t <sub>h</sub>                    | Data Inputs (A or B)                      |                               | 8.0  |                 |      | 6.0  |                 |      | ns    |  |
| t <sub>s</sub>                    |                                           |                               | 28   |                 |      | 25   |                 |      | ns    |  |
| th                                | Select Input (S)                          |                               | 8.0  |                 |      | 6.0  |                 |      |       |  |
| tPW                               | Driver Clock (DRCP) Pulse Width<br>(HIGH) |                               | 20   |                 |      | 17   |                 |      | ns    |  |
| tPLH                              | Bus to Receiver Output                    |                               |      | 18              | 33   |      | 18              | 30   |       |  |
| tPHL                              | (Latch Enable)                            | C <sub>L</sub> = 15pF         |      | 18              | 30   |      | 18              | 27   | ns    |  |
| <sup>t</sup> PLH                  | Latch Enable to Receiver Output           | RL = 2.0kΩ                    |      | 21              | 33   |      | 21              | 30   | ns    |  |
| tPHL                              | Laten Enable to Receiver Output           |                               |      | 21              | 30   |      | 21              | 27   | 1 "   |  |
| t <sub>s</sub>                    |                                           | 1                             | 15   | 1               |      | 13   |                 |      | ns    |  |
| t <sub>h</sub>                    | Bus to Latch Enable (RLE)                 |                               | 6.0  |                 |      | 4.0  |                 |      |       |  |
| tZH, tZL                          |                                           | 1                             |      | 14              | 26   |      | 14              | 23   |       |  |
| tHZ, tLZ                          | Output Control to Receiver Output         | $C_L = 5pF, R_L = 2.0k\Omega$ |      | 14              | 26   |      | 14              | 23   | ns    |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V<sub>CC</sub> = 5.0 V,  $25^{\circ}$ C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.



|                                                                                                                                                           | FUN                                                                                                                     | CTION                                                                                                                                            | IAL                                                                                                 | TABL                                                                                                                              | E                                                                                                                                                                                                                                               | Metallization and Pad Layout                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |  |  |  |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
|                                                                                                                                                           |                                                                                                                         | INTERNAL                                                                                                                                         | 1                                                                                                   | [                                                                                                                                 |                                                                                                                                                                                                                                                 | RLE 1                                                                                                                  | Vcc 23 DRCP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |  |  |  |
| INPUTS                                                                                                                                                    |                                                                                                                         |                                                                                                                                                  | BUS<br>BUS                                                                                          |                                                                                                                                   | FUNCTION                                                                                                                                                                                                                                        | nee 1                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |  |  |  |
| хххнх                                                                                                                                                     | x                                                                                                                       | x x                                                                                                                                              | Z                                                                                                   | X                                                                                                                                 | Driver output disable                                                                                                                                                                                                                           | R <sub>0</sub> 2                                                                                                       | 22 R3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |  |  |  |
| x x x x x                                                                                                                                                 | н                                                                                                                       | хх                                                                                                                                               | X                                                                                                   | Z                                                                                                                                 | Receiver output disable                                                                                                                                                                                                                         | B <sub>0</sub> 3                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |  |  |  |
| X X X H L<br>X X X H L                                                                                                                                    | 1 1                                                                                                                     | X L<br>X H                                                                                                                                       | L<br>H                                                                                              | H<br>L                                                                                                                            | Driver output disable and receive data via Bus input                                                                                                                                                                                            | A <sub>0</sub> 4<br>BUS <sub>0</sub> 5                                                                                 | 20 A <sub>3</sub>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |  |  |  |
| ххххн                                                                                                                                                     |                                                                                                                         | X NC                                                                                                                                             | X                                                                                                   | x                                                                                                                                 | Latch received data                                                                                                                                                                                                                             | 8030 5                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |  |  |  |
| L X T X X<br>H X T X X                                                                                                                                    | x                                                                                                                       | L X<br>H X                                                                                                                                       | x<br>x                                                                                              | ×<br>×                                                                                                                            | Load driver register                                                                                                                                                                                                                            | GND <sub>1</sub> 6                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |  |  |  |
| X   L   ↑   X   X<br>  X   H   ↑   X   X                                                                                                                  | 1 1                                                                                                                     | L X<br>H X                                                                                                                                       | X X                                                                                                 | X X                                                                                                                               |                                                                                                                                                                                                                                                 | BUS <sub>1</sub> 7<br>A <sub>1</sub> 8                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |  |  |  |
| XXLXX                                                                                                                                                     | ×                                                                                                                       | NC X                                                                                                                                             | X                                                                                                   | x                                                                                                                                 | No driver clock restrictions                                                                                                                                                                                                                    | B1 9                                                                                                                   | 15 B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |  |  |  |
| X X H X X<br>X X X L X<br>X X X L X                                                                                                                       | ×                                                                                                                       | NC X<br>L X<br>H X                                                                                                                               | Х<br>Н<br>L                                                                                         | x<br>x<br>x                                                                                                                       | Drive Bus                                                                                                                                                                                                                                       | R <sub>1</sub> 10                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |  |  |  |
| H = HIGH Z = HIGH                                                                                                                                         | المسمعات                                                                                                                |                                                                                                                                                  | Don't                                                                                               |                                                                                                                                   | i = 0, 1, 2, 3                                                                                                                                                                                                                                  | BE 11                                                                                                                  | 12 13 S                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |  |  |  |
|                                                                                                                                                           |                                                                                                                         |                                                                                                                                                  |                                                                                                     |                                                                                                                                   |                                                                                                                                                                                                                                                 |                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |  |  |  |
| DEFINITION<br>A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub>                                                                           | The                                                                                                                     | "A" w                                                                                                                                            | /ord                                                                                                | data in                                                                                                                           | ERMS<br>put into the two<br>driver register.                                                                                                                                                                                                    | BUS <sub>0</sub> , BUS <sub>1</sub><br>BUS <sub>2</sub> , BUS <sub>3</sub>                                             | DIE SIZE .074" X .130"<br>The four driver outputs and receiver in-<br>puts (data is inverted).                                                                                                                                                                                                                                                                                                                                                                                                                                                           |  |  |  |
| A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub><br>B <sub>0</sub> , B <sub>1</sub> , B <sub>2</sub> , B <sub>3</sub>                    | The<br>inpu<br>The<br>inpu                                                                                              | "A" w<br>ut multip<br>"B" w<br>ut multip                                                                                                         | vord<br>plexe<br>ord<br>plexe                                                                       | data in<br>r of the<br>data in<br>rs of the                                                                                       | put into the two<br>driver register.<br>put into the two<br>e driver register.                                                                                                                                                                  |                                                                                                                        | The four driver outputs and receiver in-<br>puts (data is inverted).<br>The four receiver outputs. Data from the<br>bus is inverted while data from the A or B                                                                                                                                                                                                                                                                                                                                                                                           |  |  |  |
| A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub>                                                                                         | The<br>inpu<br>The<br>inpu<br>Sele<br>A d<br>ister                                                                      | "A" w<br>ut multip<br>"B" w<br>ut multip<br>ect. When<br>ata work<br>When                                                                        | vord<br>blexe<br>bord<br>blexe<br>blexe<br>h the<br>d is a<br>the s                                 | data in<br>r of the<br>data in<br>rs of the<br>select i<br>applied<br>elect in                                                    | put into the two<br>driver register.<br>put into the two                                                                                                                                                                                        | $\overline{\text{BUS}}_2, \overline{\text{BUS}}_3$                                                                     | The four driver outputs and receiver in-<br>puts (data is inverted).<br>The four receiver outputs. Data from the<br>bus is inverted while data from the A or B<br>inputs is non-inverted.<br>Receiver Latch Enable. When RLE is<br>LOW, data on the BUS inputs is passed<br>through the receiver latches. When RLE                                                                                                                                                                                                                                       |  |  |  |
| A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub><br>B <sub>0</sub> , B <sub>1</sub> , B <sub>2</sub> , B <sub>3</sub>                    | The<br>inpu<br>The<br>inpu<br>Sele<br>A d<br>ister<br>B we<br>Driv                                                      | "A" w<br>ut multip<br>"B" w<br>ut multip<br>ect. When<br>ata work<br>When<br>ord is ap                                                           | vord<br>plexe<br>pord<br>plexe<br>d is a<br>the s<br>plied<br>k Pu                                  | data in<br>r of the<br>data in<br>rs of the<br>select i<br>elect in<br>l to the                                                   | put into the two<br>driver register.<br>put into the two<br>e driver register.<br>input is LOW, the<br>to the driver reg-<br>put is HIGH, the                                                                                                   | BUS <sub>2</sub> , BUS <sub>3</sub><br>R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub>               | The four driver outputs and receiver in-<br>puts (data is inverted).<br>The four receiver outputs. Data from the<br>bus is inverted while data from the A or B<br>inputs is non-inverted.<br>Receiver Latch Enable. When RLE is<br>LOW, data on the BUS inputs is passed                                                                                                                                                                                                                                                                                 |  |  |  |
| A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub><br>B <sub>0</sub> , B <sub>1</sub> , B <sub>2</sub> , B <sub>3</sub><br>S               | The<br>inpu<br>The<br>inpu<br>Sele<br>A d<br>ister<br>B we<br>Driv<br>drive<br>Bus                                      | "A" w<br>ut multip<br>"B" w<br>ut multip<br>ata word<br>wer cloc<br>er registe<br>Enable."<br>four driv                                          | vord<br>blexe<br>blexe<br>blexe<br>d is a<br>the s<br>plied<br>k Pu<br>er.<br>When                  | data in<br>r of the<br>data in<br>rs of the<br>eselect i<br>applied<br>elect in<br>I to the<br>Ise. Clo                           | put into the two<br>driver register.<br>put into the two<br>e driver register.<br>input is LOW, the<br>to the driver reg-<br>put is HIGH, the<br>driver register.                                                                               | BUS <sub>2</sub> , BUS <sub>3</sub><br>R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub>               | The four driver outputs and receiver in-<br>puts (data is inverted).<br>The four receiver outputs. Data from the<br>bus is inverted while data from the A or B<br>inputs is non-inverted.<br>Receiver Latch Enable. When RLE is<br>LOW, data on the BUS inputs is passed<br>through the receiver latches. When RLE<br>is HIGH, the receiver latches are closed<br>and will retain the data independent of                                                                                                                                                |  |  |  |
| A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub><br>B <sub>0</sub> , B <sub>1</sub> , B <sub>2</sub> , B <sub>3</sub><br>S<br>DRCP       | The<br>inpu<br>The<br>inpu<br>Sele<br>A d<br>ister<br>B we<br>Driv<br>drive<br>Bus<br>the                               | "A" w<br>ut multip<br>"B" w<br>ut multip<br>ata word<br>wer cloc<br>er registe<br>Enable."<br>four driv                                          | vord<br>blexe<br>blexe<br>blexe<br>d is a<br>the s<br>plied<br>k Pu<br>er.<br>When                  | data in<br>r of the<br>data in<br>rs of the<br>eselect i<br>applied<br>elect in<br>I to the<br>Ise. Clo                           | put into the two<br>driver register.<br>put into the two<br>e driver register.<br>input is LOW, the<br>to the driver reg-<br>put is HIGH, the<br>driver register.<br>puts pulse for the<br>s Enable is HIGH,                                    | BUS <sub>2</sub> , BUS <sub>3</sub><br>R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub><br>RLE<br>OE  | The four driver outputs and receiver in-<br>puts (data is inverted).<br>The four receiver outputs. Data from the<br>bus is inverted while data from the A or B<br>inputs is non-inverted.<br>Receiver Latch Enable. When $\overline{RLE}$ is<br>LOW, data on the BUS inputs is passed<br>through the receiver latches. When $\overline{RLE}$<br>is HIGH, the receiver latches are closed<br>and will retain the data independent of<br>all other inputs.<br>Output Enable. When the $\overline{OE}$ input is<br>HIGH, the four three state receiver out- |  |  |  |
| A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub><br>B <sub>0</sub> , B <sub>1</sub> , B <sub>2</sub> , B <sub>3</sub><br>S<br>DRCP<br>BE | The<br>inpu<br>The<br>inpu<br>Sele<br>A d<br>ister<br>B w<br>Driv<br>driv<br>B w<br>Uriv<br>driv<br>Bus<br>the<br>state | "A" w<br>ut multir<br>"B" w<br>ut multir<br>ata word<br>tata word<br>. When<br>ord is ap<br>ver Cloc<br>er registe<br>Enable.<br>four driv<br>e. | vord<br>blexe<br>ord<br>blexen<br>n the<br>d is a<br>the s<br>plied<br>k Pu<br>er.<br>When<br>ers a | data in<br>r of the<br>data in<br>rs of the<br>select in<br>applied<br>elect in<br>l to the<br>lise. Clo<br>n the Bu<br>re in the | put into the two<br>driver register.<br>put into the two<br>e driver register.<br>input is LOW, the<br>to the driver reg-<br>put is HIGH, the<br>driver register.<br>bock pulse for the<br>s Enable is HIGH,<br>e high impedance<br>ORDERING II | BUS <sub>2</sub> , BUS <sub>3</sub> R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub> RLE           OE | The four driver outputs and receiver in-<br>puts (data is inverted).<br>The four receiver outputs. Data from the<br>bus is inverted while data from the A or B<br>inputs is non-inverted.<br>Receiver Latch Enable. When RLE is<br>LOW, data on the BUS inputs is passed<br>through the receiver latches are closed<br>and will retain the data independent of<br>all other inputs.<br>Output Enable. When the OE input is<br>HIGH, the four three state receiver out-                                                                                   |  |  |  |


| Order Number | Package Type<br>(Note 1) | Temperature Range<br>(Note 2) | Screening Level<br>(Note 3)     |
|--------------|--------------------------|-------------------------------|---------------------------------|
| AM2915APC    | P-24                     | С                             | C-1                             |
| AM2915ADC    | D-24                     | С                             | C-1                             |
| AM2915ADC-B  | D-24                     | С                             | B-1.                            |
| AM2915ADM    | D-24                     | м                             | C-3                             |
| AM2915ADM-B  | D-24                     | м                             | B-3                             |
| AM2915AFM    | F-24                     | м                             | C-3                             |
| AM2915AFM-B  | F-24                     | м                             | B-3                             |
| AM2915AXC    | Dice                     | С                             | Visual inspection               |
| AM2915AXM    | Dice                     | M                             | to MIL-STD-883<br>Method 2010B. |

Notes: 1. P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline. Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.

2. C = 0°C to +70°C, M = -55°C to +125°C.

3. See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.





#### Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 48mA at 0.5V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation

#### FUNCTIONAL DESCRIPTION

The Am2916A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edgetriggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches. The device also contains a four-bit odd parity checker/ generator.


The LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48mA at 0.5V maximum. The bus enable input ( $\overline{BE}$ ) is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$  is HIGH, the driver is disabled.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the A<sub>i</sub> data is stored in the register and when S is HIGH, the B<sub>i</sub> data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.


Data from the A or B input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data in non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable  $(\overline{RLE})$  input. When the  $\overline{RLE}$  input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted). When the  $\overline{RLE}$  input is HIGH, the latch will close and retain the present data regardless of the bus input.

The Am2916A features a built-in four-bit odd parity checker/ generator. The bus enable input ( $\overline{BE}$ ) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A or B field data input to the driver register. When  $\overline{BE}$ is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.

- Receiver outputs sink 12mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors







#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                 | -65°C to +150°C                |
|-----------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                    | -55°C to +125°C                |
| Supply Voltage to Ground Potential                  | _0.5V to +7V                   |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                    | -0.5V to +7V                   |
| DC Output Current, Into Outputs (Except Bus)        | 30mA                           |
| DC Output Current, Into Bus                         | 100mA                          |
| DC Input Current                                    | -30mA to +5.0mA                |

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

# BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters     | Description                                | Test Condit                                  | ions (Note 1)           | Min. | Typ. | Max. | Units |
|----------------|--------------------------------------------|----------------------------------------------|-------------------------|------|------|------|-------|
| VOL            | Bus Output LOW Voltage                     | Vcc = MIN.                                   | I <sub>OL</sub> = 24mA  |      |      | 0.4  | Volts |
| VOL .          | Dus Output LOW Voltage                     | VCC - MIN.                                   | IOL = 48mA              |      |      | 0.5  | volts |
| Vou            | V <sub>OH</sub> Bus Output HIGH Voltage    |                                              | $COM'L, I_{OH} = -20mA$ | 24   |      |      | Valte |
| •Он            |                                            | V <sub>CC</sub> = MIN.                       | MIL, IOH = -15mA        | 2.4  |      |      | Volts |
|                | IO Bus Leakage Current<br>(High Impedance) |                                              | V <sub>O</sub> = 0.4 V  |      |      | -200 |       |
| I <sub>O</sub> |                                            | V <sub>CC</sub> = MAX.<br>Bus enable = 2.4 V | V <sub>O</sub> = 2.4 V  | +    |      | 50   | μA    |
|                |                                            | Dus enable - 2.4 v                           | V <sub>O</sub> = 4.5 V  |      |      | 100  |       |
| OFF            | Bus Leakage Current                        | V <sub>O</sub> = 4.5 V                       |                         |      |      | 100  |       |
| .044           | (Power OFF)                                | V <sub>CC</sub> = 0V                         |                         | 1    |      | 100  | μΑ    |
| VIH            | Receiver Input HIGH Threshold              | Bus enable = 2.4 V                           |                         | 2.0  |      |      | Volts |
| V.,            | Pageiner lagut LOW Thread and              | Bus enable = 2.4 V                           | COM'L                   |      |      |      |       |
| VIL            | Receiver Input LOW Threshold               | Bus enable - 2.4 v                           | MIL                     |      |      | 0.7  | Volts |
| 1              | Bus Output Short Circuit Current           | V <sub>CC</sub> = MAX.                       |                         | -50  | 120  | -225 | mA    |
| ISC            | Bus Output Short Circuit Current           | V <sub>O</sub> = 0 V                         |                         | -50  | -120 | -225 |       |

## **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

Am2916AXC (COM'L) Am2916AXM (MIL)

 $T_A = 0^\circ C$  to  $+70^\circ C$ 

 $\begin{array}{lll} T_{A} = 0^{\circ}C \ to + 70^{\circ}C & V_{CC} MIN. = 4.75 \, V & V_{CC} MAX. = 5.25 \, V \\ T_{A} = -55^{\circ}C \ to + 125^{\circ}C & V_{CC} MIN. = 4.50 \, V & V_{CC} MAX. = 5.50 \, V \end{array}$ 

**T**....

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| arameters       | Description                        | Test Cond                                                                      |           |                          | Min. | (Note 2) | Max.  | Units<br>Volts                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |
|-----------------|------------------------------------|--------------------------------------------------------------------------------|-----------|--------------------------|------|----------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
|                 |                                    | V <sub>CC</sub> = MIN.                                                         | MIL: IC   | )H =1.0mA                | 2.4  | 3.4      | _     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |  |
| v <sub>он</sub> | Receiver<br>Output HIGH Voltage    | VIN = VIL or VIH                                                               | COM'L     | I <sub>OH</sub> = -2.6mA | 2.4  | 3.4      |       | Volts                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |  |
|                 |                                    | V <sub>CC</sub> = 5.0 V, I <sub>OH</sub> = -                                   | 100 µA    |                          | 3.5  |          |       | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |  |
| Vau             | Parity                             | V <sub>CC</sub> = MIN., I <sub>OH</sub> = -                                    | 660µA     | MIL                      | 2.5  | 3.4      |       | Malu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |  |
| v <sub>он</sub> | Output HIGH Voltage                | VIN = VIH or VIL                                                               |           | COM'L                    | 2.7  | 3.4      |       | voits                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |  |
|                 |                                    |                                                                                |           | I <sub>OL</sub> = 4.0mA  |      | 0.27     | 0.4   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |  |
| VOL             | Output LOW Voltage<br>(Except Bus) | V <sub>CC</sub> = MIN.<br>V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> |           | 1 <sub>OL</sub> = 8.0mA  |      | 0.32     | 0.45  | Volts Volts Volts Volts Volts Volts Montained |  |
|                 |                                    | VIN - VIL OUVIH                                                                |           | I <sub>OL</sub> = 12mA   |      | 0.37     | 0.5   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |  |
| VIH             | Input HIGH Level<br>(Except Bus)   | Guaranteed input logical HIGH for all inputs                                   |           |                          | 2.0  |          |       | Volts                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |  |
| VIL             | Input LOW Level                    | Guaranteed input logic                                                         | al LOW    | MIL                      |      |          | 0.7   | Volta                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |  |
| ۹IL             | (Except Bus)                       | 1 <sup>.</sup> *                                                               |           | COM'L                    |      | 1        | 0.8   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |  |
| V <sub>I</sub>  | Input Clamp Voltage (Except Bus)   | V <sub>CC</sub> = MIN., I <sub>IN</sub> = -1                                   | 8mA       |                          |      |          | -1.2  | Volts                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |  |
|                 |                                    |                                                                                |           | BE, RLE                  |      |          | -0.72 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |  |
| 11              | Input LOW Current (Except Bus)     | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0                                    | ).4 ∨     | All other inputs         |      |          | -0.36 | 1 <sup>mA</sup>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |  |
| Чн              | Input HIGH Current (Except Bus)    | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.7 V                                |           |                          |      |          | 20    | μΑ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |  |
| Ч               | Input HIGH Current (Except Bus)    | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 7.0 V                                |           |                          |      |          | 100   | μA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |  |
| ISC             | Output Short Circuit Current       | V <sub>CC</sub> = MAX.                                                         |           | RECEIVER                 | -30  |          | -130  | mA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |  |
|                 | (Except Bus)                       |                                                                                |           | PARITY                   | -20  |          | -100  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |  |
| ICC             | Power Supply Current               | V <sub>CC</sub> = MAX., All Inpu                                               | uts = GND |                          |      | 75       | 110   | mA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |  |


#### SWITCHING CHARACTERISTICS OVER **OPERATING TEMPERATURE RANGE**

| Parameters                        | Description                       | Test Conditions              | ۵<br>Min. | <b>m2916A</b><br>Typ.<br>(Note 2) | (M<br>Max. | A<br>Min. | m2916AX<br>Typ.<br>(Note 2) | C<br>Max. | Units   |
|-----------------------------------|-----------------------------------|------------------------------|-----------|-----------------------------------|------------|-----------|-----------------------------|-----------|---------|
| tPHL                              |                                   |                              |           | 21                                | 36         |           | 21                          | 32        |         |
| tPLH                              | Driver Clock (DRCP) to Bus        | CL (BUS) = 50pF              |           | 21                                | 36         |           | 21                          | 32        | ns      |
| tzH, tzL                          | Bus Enable (BE) to Bus            | R <sub>L</sub> (BUS) = 130 Ω |           | 13                                | 26         |           | 13                          | 23        | ns      |
| t <sub>HZ</sub> , t <sub>LZ</sub> | Bus Enable (BE) to Bus            |                              |           | 13                                | 21         |           | 13                          | 18        | 115     |
| ts                                |                                   |                              | 15        |                                   |            | 12        |                             |           |         |
| t <sub>h</sub>                    | Data Inputs (A or B)              |                              | 8.0       |                                   |            | 6.0       |                             |           | ns      |
| ts                                |                                   | 1                            | 28        |                                   |            | 25        |                             |           | ns      |
| th                                | Select Inputs (S)                 |                              | 8.0       |                                   |            | 6.0       |                             |           | ins ins |
| tPW                               | Clock Pulse Width (HIGH)          | 1                            | 20        |                                   |            | 17        |                             |           | ns      |
| · . tPLH                          | Bus to Receiver Output            |                              |           | 18                                | 33         |           | 18                          | 30        | ns      |
| tPHL .                            | (Latch Enabled)                   |                              |           | 18                                | 30         | _         | 18                          | 27        | 115     |
| tPLH .                            | Latch Enable to Receiver Output   |                              |           |                                   | 33         |           | 21                          | 30        | ns      |
| tPHL .                            |                                   |                              |           | 21                                | 30         |           | 21                          | 27        | 115     |
| t <sub>s</sub>                    | Bus to Latch Enable (RLE)         |                              | 15        |                                   |            | 13        |                             |           | ns      |
| t <sub>h</sub>                    | Bus to Latch Enable (RLE)         | C <sub>L</sub> = 15pF        | 6.0       |                                   |            | 4.0       |                             |           | 115     |
| tPLH                              | A or B Data to Odd Parity Output  | R <sub>L</sub> = 2.0kΩ       |           | 32                                | 46         |           | 32                          | 42        |         |
| tPHL .                            | (Driver Enabled)                  |                              |           | 26                                | 40         |           | 26                          | 36        | ns      |
| <b>t</b> PLH                      | Bus to Odd Parity Output          | ]                            |           | 21                                | 36         |           | 21                          | 32        | ns      |
| tPHL .                            | (Driver Inhibited, Latch Enabled) |                              |           | 21                                | 36         |           | 21                          | 32        |         |
| tPLH                              | Latch Enable (RLE) to             | ]                            |           | 21                                | 36         |           | 21                          | 32        | ns      |
| tPHL                              | Odd Parity Output                 | · · ·                        |           | 21                                | 36         |           | 21                          | 32        |         |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at  $V_{CC}$  = 5.0 V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test shoul not exceed one second.






# Am2916A

|                                 |              |          |                | FU    | NCT                  | 101    | N TA                    | ABLE              |                                                         | м                                                                          | etallization and Pad Layout                                                                              |
|---------------------------------|--------------|----------|----------------|-------|----------------------|--------|-------------------------|-------------------|---------------------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|
|                                 |              | _        |                |       |                      |        |                         |                   |                                                         |                                                                            | Vcc                                                                                                      |
|                                 | RCP          | -        | RLE            | ŌĒ    | INTER<br>TO DE<br>Di |        | BUS<br>BUS <sub>i</sub> | OUTPUT<br>Ri      | FUNCTION                                                | RLE 1 -                                                                    | 24 23 DRCP                                                                                               |
|                                 | ×            | н        | ×              | x     | x                    | X      | Z                       | x                 | Driver output disable                                   | R <sub>0</sub> 2 ·                                                         | 22 R3                                                                                                    |
|                                 | ×            | x        | ×              | н     | x                    | x      | ×                       | z                 | Receiver output disable                                 | B <sub>0</sub> 3 -                                                         | 21 B3                                                                                                    |
| 1 1 1                           | x<br>x       | н<br>н   | L              | L     | X<br>X               | L<br>Н | L<br>  H                | H<br>L            | Driver output disable and<br>receive data via Bus input | A0 4 -                                                                     | 20 A3                                                                                                    |
|                                 | <del>x</del> | X        | н              | X     | x                    | NC     | x                       | X                 | Latch received data                                     | BUS0 5 -                                                                   |                                                                                                          |
| + + +                           | †            | ×        | ×              | ×     | L                    | X      | ×                       | x                 |                                                         |                                                                            | 18 GND2                                                                                                  |
| 1 1 1                           | 1            | x        | ×              | ×     | н                    | ×      | ×                       | ×                 | Load driver register                                    |                                                                            |                                                                                                          |
|                                 | †<br>†       | x<br>x   | ×              | ×     | L<br>H               | ×      | x                       | X<br>X            |                                                         | BUS <sub>1</sub> 7 -<br>A <sub>1</sub> 8 -                                 | 17 BUS <sub>2</sub><br>16 A <sub>2</sub>                                                                 |
| -+-+                            | i l          | <u>x</u> | X              | x     | NC                   | x      | x                       | x                 |                                                         | -                                                                          |                                                                                                          |
| 1 1 1                           | н I          | x        | x              | x     | NC                   | x      | x                       | x                 | No driver clock restrictions                            | B <sub>1</sub> 9 ·<br>                                                     |                                                                                                          |
| XX                              | x            | L        | x              | X     | L                    | x      | н                       | ×                 | Drive Bus                                               |                                                                            |                                                                                                          |
| X X                             | x            | L        | ×              | x     | н                    | ×      | L                       | ×                 |                                                         | _                                                                          |                                                                                                          |
| H = HIGH                        |              |          |                |       | lance                |        | Don't o                 | are<br>b HIGH tra | i = 0, 1, 2, 3                                          | BE 11 -                                                                    | 12 L 13 S<br>ODD                                                                                         |
| L = LOW                         | N            | C =      | NO C           | hange | 9                    | 1 =    |                         |                   | nsition                                                 |                                                                            |                                                                                                          |
|                                 |              |          |                |       |                      |        |                         |                   |                                                         |                                                                            |                                                                                                          |
|                                 |              |          |                |       |                      |        |                         |                   |                                                         |                                                                            |                                                                                                          |
|                                 |              |          |                |       |                      |        |                         |                   |                                                         |                                                                            |                                                                                                          |
|                                 |              |          |                |       |                      |        |                         |                   |                                                         |                                                                            | DIE SIZE .074" X .130"                                                                                   |
|                                 |              |          |                |       |                      |        |                         |                   |                                                         |                                                                            | ······                                                                                                   |
| DEFI                            | רוא          | по       | N              | OF    | FUN                  | NCT    | ION                     | AL TE             | RMS                                                     |                                                                            |                                                                                                          |
| А <sub>0</sub> , А <sub>1</sub> | ן <i>,</i> Α | 2, /     | 4 <sub>3</sub> |       |                      |        |                         |                   | put into the two<br>driver register.                    | BUS <sub>0</sub> , BUS <sub>1</sub><br>BUS <sub>2</sub> , BUS <sub>3</sub> | The four driver outputs and receiver in-<br>puts (data is inverted).                                     |
| в <sub>0</sub> , в <sub>1</sub> | , В <u>;</u> | 2, B     | 3              |       |                      |        |                         | -                 | out into the two<br>e driver register.                  |                                                                            | The four receiver outputs. Data from the bus is inverted while data from the A or B                      |
| S                               |              |          |                | Sel   | ect.                 | Wher   | n the                   | select            | input is LOW, the                                       |                                                                            | inputs is non-inverted.                                                                                  |
|                                 |              |          |                | Α     | data                 | wore   | d is a                  | applied           | to the driver reg-                                      | RLE                                                                        | Receiver Latch Enable. When RLE is                                                                       |
|                                 |              |          |                | iste  | er. W                | hen    | the s                   | elect in          | put is HIGH, the                                        |                                                                            | LOW, data on the BUS inputs is passed                                                                    |
|                                 |              |          |                | Βv    | vord                 | is ap  | plied                   | l to the          | driver register.                                        |                                                                            | through the receiver latches. When RLE                                                                   |
| DRCP                            |              |          |                |       | iver (<br>ver re     |        |                         | lse. Clo          | ock pulse for the                                       |                                                                            | is HIGH, the receiver latches are closed<br>and will retain the data independent of<br>all other inputs. |
| BE                              |              |          |                | Bu    | s Ena                | hle \  | Nher                    | the Bu            | s Enable is HIGH,                                       | ŌE                                                                         | Output Enable. When the $\overline{OE}$ input is                                                         |
|                                 |              |          |                |       |                      |        |                         |                   | high impedance                                          |                                                                            | HIGH, the four three state receiver out-                                                                 |
|                                 |              |          |                | sta   | te.                  |        |                         |                   |                                                         |                                                                            | puts are in the high-impedance state.                                                                    |
|                                 |              |          |                |       |                      |        |                         |                   | ORDERING                                                | INFORMATION                                                                |                                                                                                          |
|                                 | (            | Orde     | er th          | e pa  | irt nur              | nber   | accor                   | ding to t         | he table below to obtain                                | n the desired package, to                                                  | emperature range, and screening level.                                                                   |
|                                 |              |          |                |       |                      | Orde   | r Nun                   | nber              | Package Type<br>(Note 1)                                | Temperature Range<br>(Note 2)                                              | Screening Level<br>(Note 3)                                                                              |
|                                 |              |          |                |       |                      |        | 916AI                   |                   | P-24                                                    | С                                                                          | C-1                                                                                                      |
|                                 |              |          |                |       |                      |        | 916AI                   |                   | D-24                                                    | c                                                                          | C-1                                                                                                      |
|                                 |              |          |                |       |                      |        | 916AI<br>916AI          |                   | D-24<br>D-24                                            | C<br>M                                                                     | B-1<br>C-3                                                                                               |
|                                 |              |          |                |       |                      |        |                         | DM-B              | D-24<br>D-24                                            | M                                                                          | B-3                                                                                                      |
|                                 |              |          |                |       |                      |        | 916A                    |                   | F-24                                                    | M                                                                          | C-3                                                                                                      |
|                                 |              |          |                |       |                      |        | 916AI                   |                   | F-24                                                    | M                                                                          | B-3                                                                                                      |
|                                 |              |          |                |       |                      |        | 916A)                   |                   | Dice                                                    | С                                                                          | Visual inspection                                                                                        |
|                                 |              |          |                |       |                      |        | 916A)<br>916A)          |                   | Dice                                                    | м                                                                          | to MIL-STD-883                                                                                           |
|                                 |              |          |                |       |                      |        |                         |                   |                                                         |                                                                            | Method 2010B.                                                                                            |
|                                 | W            | here     | • Ар           | penc  | lix B d              | conta  | ins se                  |                   | sh numbers, any of the                                  |                                                                            | per of leads. See Appendix B for detailed outline<br>ge may be used unless otherwise specified.          |
|                                 | . Se         |          | ppe            |       |                      |        |                         |                   |                                                         | conform to MIL-STD-88                                                      | 33, Class C. Level B-3 conforms to MIL-STD-883                                                           |





#### Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- D-type register on driver
- Bus driver output can sink 48mA at 0.5V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation

#### FUNCTIONAL DESCRIPTION

The Am2917A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.


The LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48mA at 0.5V maximum. The bus enable input ( $\overline{BE}$ ) is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$ is HIGH, the driver is disabled.


The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the  $A_i$  data into this driver register on the LOW-to-HIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and  $\overrightarrow{OE}$  LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ( $\overrightarrow{OE}$ ) input. When  $\overrightarrow{OE}$  is HIGH, the receiver outputs are in the high-impedance state.

The Am2917A features a built-in four-bit odd parity checker/ generator. The bus enable input ( $\overline{BE}$ ) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When  $\overline{BE}$  is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.

- Three-state receiver outputs sink 12mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors





# MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                 | -65°C to +150°C                 |
|-----------------------------------------------------|---------------------------------|
| Temperature (Ambient) Under Bias                    | –55°C to +125°C                 |
| Supply Voltage to Ground Potential                  | -0.5 V to +7 V                  |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V <sub>CC</sub> max. |
| DC Input Voltage                                    | -0.5 V to +7 V                  |
| DC Output Current, Into Outputs (Except BUS)        | 30 mA                           |
| DC Output Current, Into Bus                         | 100 mA                          |
| DC Input Current                                    | -30 mA to +5.0 mA               |

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

| Am2917AXC (COM'L) | $T_A = 0^\circ C$ to $+70^\circ C$               | V <sub>CC</sub> MIN. = 4.75 V | V <sub>CC</sub> MAX. = 5.25 |
|-------------------|--------------------------------------------------|-------------------------------|-----------------------------|
| Am2917AXM (MIL)   | $T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ | V <sub>CC</sub> MIN. = 4.50 V | V <sub>CC</sub> MAX. = 5.50 |

# BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Parameters      | Description                               | Test Condi                                   | tions (                      | Note 1)                    | Min. | Тур. | Max. | Units                                                 |  |
|-----------------|-------------------------------------------|----------------------------------------------|------------------------------|----------------------------|------|------|------|-------------------------------------------------------|--|
| VOL             | Bus Output LOW Voltage                    | Vcc = MIN.                                   |                              | I <sub>OL</sub> = 24 mA    |      |      | 0.4  | Units<br>Volts<br>Volts<br>μΑ<br>Volts<br>Volts<br>mA |  |
| VOL             |                                           | VCC - WIN.                                   |                              | IOL = 48mA                 |      |      | 0.5  |                                                       |  |
| V <sub>OH</sub> | Bus Output HIGH Voltage                   |                                              | COM,                         | L, I <sub>OH</sub> = -20mA | 2.4  |      |      |                                                       |  |
| •он             | Bus Output men voltage                    | $V_{CC} = MIN.$                              | MIL, I <sub>OH</sub> = -15mA |                            | 2.4  |      |      | VUITS                                                 |  |
|                 |                                           | V                                            |                              | V <sub>O</sub> = 0.4 V     |      |      |      |                                                       |  |
| 10              | O Bus Leakage Current<br>(High Impedance) | V <sub>CC</sub> = MAX.<br>Bus enable = 2.4 \ | ,                            | V <sub>O</sub> = 2.4 V     |      |      | 50   | μΑ                                                    |  |
|                 |                                           |                                              |                              | V <sub>O</sub> = 4.5 V     |      |      | 100  |                                                       |  |
| IOFF            | Bus Leakage Current                       | V <sub>0</sub> = 4.5V                        |                              |                            |      |      | 100  |                                                       |  |
|                 | (Power OFF)                               | V <sub>CC</sub> = 0 V                        |                              |                            |      |      | 100  | μΑ                                                    |  |
| VIH             | Receiver Input HIGH Threshold             | Bus enable = 2.4 V                           | /                            |                            | 2.0  |      |      | Volts                                                 |  |
| VIL             | Receiver Input LOW Threshold              | Bus enable = 2.4 \                           | ,                            | COM'L                      |      | [    | 0.8  | <b>N</b> ( 1)                                         |  |
| *1              | Receiver input LOW Threshold              | Bus enable - 2.4 V                           |                              | MIL                        |      |      | 0.7  | Volts                                                 |  |
| 1               | Bus Output Short Circuit Current          | V <sub>CC</sub> = MAX.                       |                              |                            | 50   | -120 | -225 | m ^                                                   |  |
| ISC             | Bus Output Short Circuit Current          | V <sub>O</sub> = 0 V                         |                              |                            | 30   | -120 | -225 | I IIA                                                 |  |

# Am2917A

#### **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

Am2917AXC (COM'L)  $T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ Am2917AXM (MIL)

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| arameters       | Description                        | Test Condi                                                                     | tions (No                     | ote 1)                     | Min.      | Typ.<br>(Note 2) | Max.  | Units                                     |  |
|-----------------|------------------------------------|--------------------------------------------------------------------------------|-------------------------------|----------------------------|-----------|------------------|-------|-------------------------------------------|--|
|                 |                                    | V <sub>CC</sub> = MIN.                                                         | MIL: 1 <sub>OH</sub> = -1.0mA |                            | 2.4       | 3.4              |       |                                           |  |
| v <sub>он</sub> | Receiver<br>Output HIGH Voltage    | VIN = VIL or VIH                                                               | COM'L                         | : I <sub>OH</sub> = -2.6mA | 2.4       | 3.4              |       | Volts                                     |  |
|                 |                                    | V <sub>CC</sub> = 5.0 V, I <sub>OH</sub> =1                                    | 00µA                          |                            | 3.5       |                  |       |                                           |  |
| VOH             | Parity                             | $V_{CC} = MIN., I_{OH} = -6$                                                   | 60µA                          | MIL                        | 2.5       | 3.4              |       | Volta                                     |  |
| *OH             | Output HIGH Voltage                | VIN = VIH or VIL                                                               |                               | COM'L                      | 2.7       | 3.4              |       | Voits                                     |  |
|                 |                                    |                                                                                |                               | I <sub>OL</sub> = 4.0mA    |           | 0.27             | 0.4   | Volts<br>Volts<br>Volts<br>Volts<br>Volts |  |
| VOL             | Output LOW Voltage<br>(Except Bus) | V <sub>CC</sub> = MIN.<br>V <sub>IN</sub> = V <sub>II</sub> or V <sub>IH</sub> |                               | I <sub>OL</sub> = 8.0mA    |           | 0.32             | 0.45  | Volts                                     |  |
|                 |                                    |                                                                                |                               | IOL = 12mA                 |           | 0.37             | 0.5   |                                           |  |
| VIH             | Input HIGH Level<br>(Except Bus)   | Guaranteed input logical HIGH<br>for all inputs                                |                               |                            | 2.0       |                  |       | Volt                                      |  |
| VIL             | Input LOW Level                    | Guaranteed input logic                                                         | al LOW                        | MIL                        |           |                  | 0.7   | Vala                                      |  |
| . 15            | (Except Bus)                       | for all inputs                                                                 |                               | COM'L                      |           |                  | 0.8   | VOIt                                      |  |
| V <sub>I</sub>  | Input Clamp Voltage (Except Bus)   | V <sub>CC</sub> = MIN., I <sub>IN</sub> = -1                                   | 3mA                           |                            |           |                  | -1.2  | Volt                                      |  |
|                 | Input LOW Current (Except Bus)     | N                                                                              | 4.1/                          | BE, RLE                    | · · · · · |                  | -0.72 |                                           |  |
| 11              | Input EOW Current (Except Bus)     | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.4 V<br>All other inputs            |                               | All other inputs           |           |                  | -0.36 | - mA                                      |  |
| Чн              | Input HIGH Current (Except Bus)    | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2                                    | 7 V                           |                            |           |                  | 20    | μA                                        |  |
| I <sub>I</sub>  | Input HIGH Current (Except Bus)    | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 7                                    | 0 V                           |                            |           |                  | 100   | μA                                        |  |
| I <sub>SC</sub> | Output Short Circuit Current       | Vcc = MAX.                                                                     |                               | RECEIVER                   | -30       |                  | -130  | mA                                        |  |
| 00              | (Except Bus)                       |                                                                                |                               | PARITY                     | -20       |                  | -100  |                                           |  |
| Icc             | Power Supply Current               | V <sub>CC</sub> = MAX.                                                         |                               |                            |           | 63               | 95    | mA                                        |  |
| 10              | Off-State Output Current           | Vcc = MAX.                                                                     |                               | V <sub>0</sub> = 2.4 V     |           |                  | 50    |                                           |  |
| .0              | (Receiver Outputs)                 |                                                                                |                               | $V_0 = 0.4 V$              |           |                  | -50   | μΑ                                        |  |

#### SWITCHING CHARACTERISTICS OVER **OPERATING TEMPERATURE RANGE**


|                                   |                                 |                               | A    | m2917AX<br>Typ. | M    | A    | m2917AX<br>Typ. | c    |       |  |
|-----------------------------------|---------------------------------|-------------------------------|------|-----------------|------|------|-----------------|------|-------|--|
| Parameters                        | Description                     | Test Conditions               | Min. | (Note 2)        | Max. | Min. | (Note 2)        | Max. | Units |  |
| t₽HL                              |                                 |                               |      | 21              | 36   | [    | 21              | 32   | ns    |  |
| tPLH                              | Driver Clock (DRCP) to Bus      | C <sub>L</sub> (BUS) = 50pF   | [    | 21              | 36   |      | 21              | 32   | 1 115 |  |
| tZH, tZL                          | Bus Enable (BE) to Bus          | R <sub>L</sub> BUS) = 130Ω    |      | 13              | 26   |      | 13              | 23   |       |  |
| t <sub>HZ</sub> , t <sub>LZ</sub> | Bus Enable (BE) to Bus          |                               | _    | 13              | 21   |      | 13              | 18   | ns    |  |
| ts                                |                                 |                               | 15   |                 |      | 12   |                 |      |       |  |
| t <sub>h</sub>                    | A Data Inputs                   |                               | 8.0  |                 |      | 6.0  |                 |      | ns    |  |
| tpw                               | Clock Pulse Width (HIGH)        | 7                             | 20   |                 |      | 17   |                 |      | ns    |  |
| tPLH                              | Bus to Receiver Output          |                               |      | 18              | 33   |      | 18              | 30   |       |  |
| <sup>t</sup> PHL                  | (Latch Enabled)                 |                               | 18   | 30              |      | 18   | 27              | ns   |       |  |
| <sup>t</sup> PLH                  | Latch Enable to Receiver Output |                               |      | 21              | 33   |      | 21              | 30   | ns    |  |
| <sup>t</sup> PHL                  | Laten Enable to Receiver Output |                               | 21   | 21              | 30   |      | 21              | 27   |       |  |
| ts                                | Bus to Latch Enable (RLE)       |                               | 15   |                 |      | 13   |                 |      | ns    |  |
| t <sub>h</sub>                    | Bus to Laten Enable (RLE)       | CL = 15pF<br>- RL = 2.0kΩ     | 6.0  |                 |      | 4.0  |                 |      |       |  |
| <sup>t</sup> PLH                  | A Data to Odd Parity Out        | 11 - 2,0832                   |      | 32              | 46   |      | 32              | 42   |       |  |
| <sup>t</sup> PHL                  | (Driver Enabled)                |                               |      | 26              | 40   |      | 26              | 36   | ns    |  |
| <sup>t</sup> PLH                  | Bus to Odd Parity Out           |                               |      | 21              | 36   |      | 21              | 32   | ns    |  |
| <sup>t</sup> ₽HL                  | (Driver Inhibit)                |                               |      | 21              | 36   |      | 21              | 32   | 1     |  |
| tPLH .                            | Latch Enable (RLE) to Odd       |                               |      | 21              | 36   |      | 21              | 32   | ns    |  |
| tPHL .                            | Parity Output                   |                               |      | 21              | 36   |      | 21              | 32   |       |  |
| tZH, tZL                          | Output Control to Output        |                               |      | 14              | 26   |      | 14              | 23   |       |  |
| tHZ, tLZ                          | Surput Control to Surput        | $C_L = 5pF, R_L = 2.0k\Omega$ |      | 14              | 26   |      | 14              | 23   | ns    |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at  $V_{CC} = 5.0 V$ ,  $25^{\circ}C$  ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.





# Am2917A

AiDRC XXX XX

X X I

x x

X X

L †

H † X L

X H


x x x x

> H = HIGHI = IOW

#### FUNCTION TABLE

#### Metallization and Pad Layout

| _ | NPUT    | s   |    | INTER<br>TO DE   | RNAL<br>EVICE | BUS  | ουτρυτ                  | FUNCTION                                             |  |
|---|---------|-----|----|------------------|---------------|------|-------------------------|------------------------------------------------------|--|
|   | BE      | RLE | ŌĒ | Di               | Qi            | BUSi | Rj                      |                                                      |  |
|   | н       | X   | х  | X                | х             | Z    | х                       | Driver output disable                                |  |
|   | X       | X   | н  | х                | х             | х    | Z                       | Receiver output disable                              |  |
|   | н       | L   | L  | x                | L             | L    | н                       | Driver output disable and receive data via Bus input |  |
|   | н       | Ľ   | L  | x                | н             | н    | L                       |                                                      |  |
|   | х       | н   | X  | X                | NC            | x    | x                       | Latch received data                                  |  |
|   | X       | X   | X  | L                | х             | X    | х                       | Load driver register                                 |  |
|   | X       | X   | ×  | н                | X             | X    | x                       | Load driver register                                 |  |
|   | x       | X   | x  | NC               | x             | x    | x                       | No driver clock restrictions                         |  |
|   | x       | ×   | X  | NC               | x             | x    | x                       | NO GIVET CIOCK TESTICIOUS                            |  |
|   | L       | ×   | X  | L                | X             | н    | x                       | Drive Bus                                            |  |
|   | L       | ×   | x  | н                | ×             | L    | x                       | Drive Dus                                            |  |
|   | SH<br>N |     |    | Impeda<br>change |               |      | n't care<br>W to HIGH t | i = 0, 1, 2, 3<br>ransition                          |  |



DIE SIZE .074" X .130"

#### **ORDERING INFORMATION**

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.

| Order<br>Number        | Package<br>Type<br>(Note 1) | Temperature<br>Range<br>(Note 2) | Screening<br>Level<br>(Note 3)                       |
|------------------------|-----------------------------|----------------------------------|------------------------------------------------------|
| AM2917APC              | P-20                        | С                                | C-1                                                  |
| AM2917ADC              | D-20                        | С                                | C-1                                                  |
| AM2917ADC-B            | D-20                        | С                                | B-1                                                  |
| AM2917ADM              | D-20                        | М                                | C-3                                                  |
| AM2917ADM-B            | D-20                        | M                                | B-3                                                  |
| AM2917AFM              | F-20                        | м                                | C-3                                                  |
| AM2917AFM-B            | F-20                        | м                                | B-3                                                  |
| AM2917AXC<br>AM2917AXM | Dice<br>Dice                | с<br>м                           | Visual inspection<br>to MIL-STD-883<br>Method 2010B. |

Notes:

- P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline. Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.
- 2.  $C = 0^{\circ}C$  to +70°C,  $M = -55^{\circ}C$  to +125°C.
- See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.

#### DEFINITION OF FUNCTIONAL TERMS

DRCP Driver Clock Pulse. Clock pulse for the driver register.

**BE** Bus Enable. When the Bus Enable is LOW, the four drivers are in the high impedance state.

BUS<sub>0</sub>, BUS<sub>1</sub>, BUS<sub>2</sub>, BUS<sub>3</sub> The four driver outputs and receiver inputs (data is inverted).

 $R_0,\,R_1,\,R_2,\,R_3\,$  The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.

**RLE** Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.


**ODD** Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.

 $\overline{\text{OE}}$  Output Enable. When the  $\overline{\text{OE}}$  input is HIGH, the four three-state receiver outputs are in the high-impedance state.

#### PARITY OUTPUT FUNCTION TABLE

BEODD PARITY OUTPUTLODD =  $A_0 \oplus A_1 \oplus A_2 \oplus A_3$ HODD =  $Q_0 \oplus Q_1 \oplus Q_2 \oplus Q_3$ 






# Am3212 • Am8212 Eight-Bit Input/Output Port

# **Distinctive Characteristics**


- Fully parallel, 8-bit data register and buffer replacing latches, multiplexers and buffers needed in microprocessor systems.
- 4.0V output high voltage for direct interface to MOS microprocessors, such as the Am9080A family.
- Input load current 250µA max.
- Reduces system package count

#### FUNCTIONAL DESCRIPTION

All of the principal peripheral and input/output functions of a Microcomputer System can be implemented with the Am3212  $\bullet$  Am8212. The Am3212  $\bullet$  Am8212 input/output port consists of an 8-latch with 3-state output buffers along with control and device selection logic, which can be used to implement latches, gated buffers or multiplexers.



- Available for operation over both commercial and military temperature ranges.
- Advanced Schottky processing with 100% reliability assurance testing in compliance with MIL-STD-883.
- Service request flip-flop for interrupt generation
- Three-state outputs sink 15mA
- Asynchronous register clear with clock over-ride



Note: Pin 1 is marked for orientation.

LIC-424

#### PIN DEFINITION

| DI1-DI8                                | DATA IN                |
|----------------------------------------|------------------------|
| D01-D08                                | DATA OUT               |
| $\overline{\text{DS}_1} - \text{DS}_2$ | DEVICE SELECT          |
| MD                                     | MODE                   |
| STB                                    | STROBE                 |
| INT                                    | INTERRUPT (ACTIVE LOW) |
| CLR                                    | CLEAR (ACTIVE LOW)     |

#### ORDERING INFORMATION

| Package<br>Type | Temperature<br>Range | Order<br>Number |
|-----------------|----------------------|-----------------|
| Hermetic DIP    | -55°C to +125°C      | AM8212DM        |
| Hermetic DIP    | 0°C to +70°C         | D8212           |
| Molded DIP      | 0°C to +70°C         | P8212           |
| Dice            | 0°C to +70°C         | AM8212XC        |
| Hermetic DIP    | 0°C to +70°C         | D3212           |
| Hermetic DIP    | 55°C to +125°C       | MD3212          |
| Molded DIP      | 0°C to +70°C         | P3212           |

#### FUNCTIONAL DESCRIPTION (Cont'd)

#### Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input  $(\overline{\text{CLR}})$ . (Note: Clock (C) Overrides Reset  $(\overline{\text{CLR}})$ ).

#### **Output Buffer**

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state). This high-impedance state allows the Am3212.  $\bullet$  Am8212 to be connected directly onto the micro-processor bi-directional data bus.

#### **Control Logic**

The Am3212 • Am8212 has control inputs  $\overline{DS}_1$ ,  $DS_2$ , MD And STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

#### DS1, DS2 (Device Select)

These 2 inputs are used for device selection. When  $\overline{DS}_1$  is low and  $DS_2$  is high ( $\overline{DS}_1 \cdot DS_2$ ) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

#### MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic  $(\overline{\text{DS}}_1 \cdot \text{DS}_2)$ .

When MD is low (input mode) the output buffer state is determined by the device selection logic  $(\overline{DS}_1 \cdot DS_2)$  and the source of clock (C) to the data latch is the STB (Strobe) input.

#### STB (Strobe)

This input is used as the clock (C) to the data latch for the input mode MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

#### Service Request Flip-Flop

The SR flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the  $\overline{\text{CLR}}$  input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ( $\overline{DS}_1 \cdot DS_2$ ). The output of the "NOR" gate ( $\overline{INT}$ ) is active low (interrupting state) for connection to active low input priority generating circuits.

| STB | MD | $\overline{\text{DS}_1} - \text{DS}_2$ | Data Out Equals |  |
|-----|----|----------------------------------------|-----------------|--|
| 0   | 0  | 0                                      | Three-State     |  |
| 1   | 0  | 0                                      | Three-State     |  |
| 0   | 1  | 0                                      | Data Latch      |  |
| 1   | 1  | 0                                      | Data Latch      |  |
| 0   | 0  | 1                                      | Data Latch      |  |
| 1   | 0  | 1                                      | Data In         |  |
| 0   | 1  | 1                                      | Data In         |  |
| 1   | 1  | 1                                      | Data In         |  |

## TRUTH TABLE

| CLR | $\overline{\text{DS}_1} - \text{DS}_2$ | STB    | SR* | INT |
|-----|----------------------------------------|--------|-----|-----|
| 0   | 0                                      | 0      | 1   | 1   |
| 0   | 1                                      | 0      | 1   | 0   |
| 1   | 1                                      | $\sim$ | 0   | 0   |
| 1   | 1                                      | 0      | 1   | 0   |
| 1   | 0                                      | 0      | 1   | 1   |
| 1   | 1                                      | ~_     | 1   | 0   |
|     |                                        |        |     |     |
|     |                                        |        |     |     |

CLR - Resets Data Latch

- Sets SR Flip-Flop (no effect on Output Buffer) \* Internal SR Flip-Flop



#### Am3212/Am8212

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature              | -65°C to +150°C |
|----------------------------------|-----------------|
| Temperature (Ambient) Under Bias | -55°C to +125°C |
| Supply Voltage                   | 0.5V to +7.0V   |
| Output Voltage                   | -0.5V to +7.0V  |
| Input Voltages                   | -1.0V to +5.5V  |
| Output Current (Each Output)     | 125mA           |

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| P8212, D8212, P3212, D3212 (COM'L) | $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$    | V <sub>CC</sub> = 5.0V ± 5%  |      |
|------------------------------------|------------------------------------------------|------------------------------|------|
| Am8212DM, MD3212 (MIL)             | $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ | V <sub>CC</sub> = 5.0V ± 10% |      |
| DC CHARACTERISTICS                 |                                                |                              | Тур. |

| Parameters        | Description                                                                             | Test Conditions              |       | Min. | (Note 1) | Max.  | Units |
|-------------------|-----------------------------------------------------------------------------------------|------------------------------|-------|------|----------|-------|-------|
| ١F                | Input Load Current<br>ACK, DS <sub>2</sub> , CR, DI <sub>1</sub> DI <sub>8</sub> Inputs | V <sub>F</sub> = 0.45V       |       |      |          | 0.25  | mA    |
| IF                | Input Load Current MD Input                                                             | V <sub>F</sub> = 0.45V       |       |      |          | -0.75 | mA    |
| 1 <sub>F</sub>    | Input Load Current DS1 Input                                                            | V <sub>F</sub> = 0.45V       |       |      |          | -1.0  | mA    |
| IR                | Input Leakage Current<br>ACK, DS, CR, DI <sub>1</sub> – DI8 Inputs                      | V <sub>R</sub> = 5.25V       |       |      |          | 10    | μA    |
| IR                | Input Leakage Current MO Input                                                          | V <sub>R</sub> = 5.25V       |       |      |          | 30    | μA    |
| IR                | Input Leakage Current DS1 Input                                                         | V <sub>B</sub> = 5.25V       |       |      |          | 40    | μA    |
|                   | Input Forward Voltage Clamp                                                             | I <sub>C</sub> = -5.0mA      | COM'L |      |          | -1.0  | Volts |
| v <sub>c</sub>    |                                                                                         |                              | MIL   |      |          | -1.2  |       |
|                   | Input LOW Voltage                                                                       |                              | COM'L |      |          | 0.85  | N-11- |
| VIL               |                                                                                         | Γ                            | MIL   |      |          | 0.80  | Volts |
| VIH               | Input HIGH Voltage                                                                      |                              |       | 2.0  |          |       | Volts |
| VOL               | Output LOW Voltage                                                                      | I <sub>OL</sub> = 15mA       |       |      |          | 0.45  | Volts |
|                   | Output HIGH Voltage                                                                     | I <sub>OH</sub> = -1.0mA     | COM'L | 3.65 | 4.0      |       | Volts |
| v <sub>он</sub>   |                                                                                         |                              | MIL   | 3.3  | 4.0      |       |       |
|                   |                                                                                         | IOH = -0.5mA                 | MIL   | 3.4  | 4.0      |       | 1     |
| ISC               | Short Circuit Output Current                                                            | $V_{O} = 0V$                 |       | 15   |          | -75   | mA    |
| lı <sub>o</sub> l | Output Leakage Current<br>High Impedance                                                | V <sub>O</sub> = 0.45V/5.25V |       |      |          | 20    | μA    |
| ICC               | Power Supply Current                                                                    | Note 2                       |       |      | 90       | 130   | mA    |

# AC CHARACTERISTICS (Note 3)

|                  |                              |      | Тур.     |      |       |
|------------------|------------------------------|------|----------|------|-------|
| Parameters       | Description                  | Min. | (Note 1) | Max. | Units |
| tpw              | Pulse Width                  | 30   | 8        |      | ns    |
| tpd              | Data to Output Delay         |      | 12       | 30   | ns    |
| twe              | Write Enable to Output Delay |      | 18       | 40   | ns    |
| t <sub>set</sub> | Data Set-up Time             | 15   |          |      | ns    |
| th               | Data Hold Time               | 20   |          |      | ns    |
| tr               | Reset to Output Delay        |      | 18       | 40   | ns    |
| t <sub>s</sub>   | Set to Output Delay          |      | 15       | 30   | ns    |
| te               | Output Enable/Disable Time   |      | 14       | 45   | ns    |
| t <sub>c</sub>   | Clear to Output Delay        |      | 25       | 55   | ns    |
|                  |                              |      |          |      |       |

#### CAPACITANCE (Note 4)

 $F = 1.0 MHz, V_{B1AS} = 2.5 V, V_{CC} = +5.0 V, T_{A} = 25^{\circ}C$ 


| Parameters | Description                                                                      | Тур. | Max. | Units |
|------------|----------------------------------------------------------------------------------|------|------|-------|
| CIN        | DS <sub>1</sub> MD Input Capacitance                                             | 9.0  | 12   | pF    |
| CIN        | DS <sub>2</sub> , CK, ACK, DI <sub>1</sub> -DI <sub>8</sub><br>Input Capacitance | 5.0  | 9.0  | pF    |
| COUT       | DO <sub>1</sub> -DO <sub>8</sub> Output Capacitance                              | 8.0  | 12   | pF    |

Notes: 1. Typical limits are at  $V_{CC} = 5.0V$ ,  $25^{\circ}C$  ambient and maximum loading. 2. CLR = STB = HIGH;  $DS_1 = DS_2 = MD = LOW$ ; all data inputs are gound, all data outputs are open. 3. Conditions of Test: a) Input pulse amplitude = 2.5V b) Input rise and fall times 5.0ns


c) Between 1.0V and 2.0V measurements made at 1.5V with 15mA and 30pF Test Load.


4. This parameter is sampled and not 100% tested.

## TEST LOAD (15mA and 30pF)



# Am3212/Am8212





### Am3212/Am8212


### **TYPICAL APPLICATIONS OF THE Am8212**

### GATED BUFFER (3-STATE)

By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic  $\overline{\text{DS}}_1$  and  $\text{DS}_2$ .


When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output.




#### **Bi-Directional Bus Driver**

Two Am3212 • Am8212's wired back-to back can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to  $\overline{\text{DS}}_1$  on the first Am3212 • Am8212 and to DS<sub>2</sub> on the second. While one device is active, and acting as a straight through buffer the other is in its 3-state mode.



#### Interrupting Input Port


The Am3212 • Am8212 accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true – enabling the system input data onto the data bus.



### TYPICAL APPLICATIONS OF THE Am8212 (Cont'd)

### Interrupt Instruction Port

The Am3212 • Am8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. ( $\overline{DS}_1$  could be used to multiplex a variety of interrupt instruction ports onto a common bus).




#### Am9080A Status Latch


The input to the Am3212 • Am8212 latch comes directly from the Am9080A data bus. Timing shows that when the SYNC signal is true ( $\overline{\text{DS}}_1$  input), and  $\phi_1$  is true,

#### **Output Port (With Hand-Shaking)**

The Am3212 • Am8212 is used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of date. The selection of the port comes from the device selection logic.  $(\overline{DS}_1 \cdot DS_2)$ .



 $\overline{(DS_1)}$  input) then the status data will be latched into the Am3212 • Am8212. The mode signal is tied high so that the output on the latch is active and evabled all the time.



# Am3216 · Am3226 · Am8216 · Am8226

Four-Bit Parallel Bidirectional Bus Driver

### **Distinctive Characteristics**

- Data bus buffer driver for 8080 type CPU's
- Low input load current 0.25mA maximum
- High output drive capability for driving system data bus – 50mA at 0.5V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Am3216 and Am8216 have non-inverting outputs

### FUNCTIONAL DESCRIPTION

The Am3216, Am3226, Am8216 and Am8226 are four-bit, bi-directional bus drivers for use in bus oriented applications. The-non-inverting-Am3216-and-Am8216,-and-inverting-Am3226 and Am8226 drivers are provided for flexibility in system design.


Each buffered line of the four bit driver consists of two separate buffers that are three-state to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, I/O, etc., because its interface is TTL compatible and it has high drive (50mA). On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied

- Output high voltage compatible with direct interface to MOS
- Three-state outputs
- Advanced Schottky processing
- Available in military and commercial temperature range
- Am3226 and Am8226 have inverting outputs

together so that the driver can be used to buffer a true bi-directional bus. The DO outputs on this side of the driver have a special high voltage output drive capability so that direct inter-face to the 8080 type CPUs is achieved with an adequate amount of noise immunity.

The  $\overline{CS}$  input is a device enable. When it is "high" the output drivers are all forced to their high-impedance state. When it is a "LOW" the device is enabled and the direction of the data flow is determined by the  $\overline{DIEN}$  input.

The DIEN input controls the direction of data flow which is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.



### Am3216/3226/8216/8226

| MAXIMUM RATINGS (Above which the useful life may be impaired) |
|---------------------------------------------------------------|
|---------------------------------------------------------------|

| Temperature (Ambient) Under Bias | –55°C to +125°C |
|----------------------------------|-----------------|
| Storage Temperature              | -65°C to +150°C |
| AN Output and Supply Voltages    | 0.5 V to +7.0 V |
| All Input Voltages               | -1.0V to +5.5V  |
| Output Currents                  | 125mA           |

\_

### Am3216, Am3226, Am8216 AND Am8226 MILITARY ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (-55°C to +125°C)

The following conditions apply unless otherwise specified:

MD3216, MD8216, MD3226, MD8226 (MIL)  $T_A = -55^{\circ}C \text{ to } +125^{\circ}C \qquad V_{CC} = 5.0V \pm 10\%$ 

### **DC CHARACTERISTICS**

| Parameters       | Description                         |                   | Test Condition                                                         | 15           | Min. | Typ.<br>(Note 1) | Max. | Units |
|------------------|-------------------------------------|-------------------|------------------------------------------------------------------------|--------------|------|------------------|------|-------|
| F1               | Input Load Current DIEN, CS         |                   | V <sub>F</sub> = 0.45                                                  |              |      | -0.15            | -0.5 | mA    |
| I <sub>F2</sub>  | Input Load Current All Other Inputs |                   | V <sub>F</sub> = 0.45                                                  |              |      | -0.08            | 0.25 | mA    |
| I <sub>R1</sub>  | Input Leakage Current DIEN, CS      |                   | V <sub>R</sub> = 5.5V                                                  |              |      |                  | 80   | μA    |
| I <sub>R2</sub>  | Input Leakage Current DI Inputs     |                   | V <sub>R</sub> = 5.5V                                                  |              |      |                  | 40   | μA    |
| v <sub>c</sub>   | Input Forward Voltage Clamp         |                   | 1 <sub>C</sub> = -5.0mA                                                |              |      |                  | 1.2  | Volts |
| N.,              | Input LOW Voltage                   | Am3216,<br>Am8216 |                                                                        |              |      |                  | 0.95 | Malta |
| VIL              | Input LOW Voltage                   | Am3226,<br>Am8226 |                                                                        |              |      |                  | 0.9  | Volts |
| VIH              | Input HIGH Voltage                  |                   | -                                                                      |              | 2.0  |                  |      | Volts |
| •                | Output Leakage Current              | DO                |                                                                        |              |      |                  | 20   |       |
| 10               | (Three-State)                       | DB                | V <sub>O</sub> = 0.45V/5.5V                                            |              |      |                  | 100  | μA    |
|                  | Power Supply Current                | Am3216,<br>Am8216 |                                                                        |              |      | 95               | 130  | mA    |
| 1 <sub>CC</sub>  | Fower supply current                | Am3226,<br>Am8226 |                                                                        |              |      | 85               | 120  | mA    |
| V <sub>OL1</sub> | Output LOW Voltage                  |                   | DO Outputs I <sub>OL</sub> = 15mA<br>DB Outputs I <sub>OL</sub> = 25mA |              |      | 0.3              | 0.45 | Volts |
| V <sub>OL2</sub> | Output LOW Voltage                  |                   | DB Outputs IOL = 45mA                                                  |              |      | 0.5              | 0.6  | Volts |
| VOH1             | Output HIGH Voltage                 |                   | DO Outputs                                                             | IOH = -0.5mA | 3.4  | 4.0              |      | Volts |
| • OH1            |                                     | ,                 |                                                                        | IOH = -2.0mA | 2.4  |                  |      | volts |
| V <sub>OH2</sub> | Output HIGH Voltage                 |                   | DB Outputs I <sub>OH</sub> = -5.0mA                                    |              | 2.4  | 3.0              |      | Volts |
| los              | Output Short Circuit Current        |                   | DO Outputs $\cong$ 0V, V <sub>CC</sub> = 5.0V                          |              | 15   | -35              | 65   | mA    |
| 105              |                                     |                   | DB Outputs = $0V$ , $V_{CC}$ = $5.0V$                                  |              | 30   | -75              | -120 | 11/4  |

### AC CHARACTERISTICS

| Parameters | Description                           |                | Test Conditions                                                             | Min. | <b>Typ.</b><br>(Note 1) | Max. | Units  |
|------------|---------------------------------------|----------------|-----------------------------------------------------------------------------|------|-------------------------|------|--------|
| tPD1       | Input to Output Delay DO Outputs      |                | $C_L = 30 pF, R_1 = 300 \Omega, R_2 = 600 \Omega$                           |      | 15                      | 25   | ns     |
|            | tPD2 Input to Output Delay DB Outputs | Am3216, Am8216 | 0 - 200-F D - 000 D - 1000                                                  |      | 20                      | 33   |        |
| PD2        |                                       | Am3226, Am8226 | $-C_{L} = 300 \text{pF}, \text{R}_{1} = 90\Omega, \text{R}_{2} = 180\Omega$ |      | 16                      | 25   | ns     |
|            | t <sub>E</sub> Output Enable Time     | Am3216         | Note 3                                                                      |      | 45                      | 75   |        |
| tE         |                                       | Am8216         | Note 2                                                                      |      | 45                      | 75   | ns     |
|            |                                       | Am3226, Am8226 | Note 3                                                                      |      | 35                      | 62   | -<br>- |
|            | 0                                     | Am3216, Am8216 |                                                                             |      | 20                      | 40   |        |
| tD 0       | Output Disable Time                   | Am3226, Am8226 | - Note 4                                                                    |      | 16                      | 38   | ns     |

### Am3216, Am3226, Am8216 AND Am8226 COMMERCIAL ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (0°C to +70°C)

The following conditions apply unless otherwise specified: D3216, D8216, D3226, D8226, P3216, P3216, P3226, P8226 (COM'L)  $T_A = 0^{\circ}C \text{ to } +70^{\circ}C \quad V_{CC} = 5.0V \pm 5\%$ DC CHARACTERISTICS


| Parameters       | Description                            |                | Test Conditions                                            | Min. | Typ.<br>(Note 1) | Max.  | Units  |
|------------------|----------------------------------------|----------------|------------------------------------------------------------|------|------------------|-------|--------|
| I <sub>F1</sub>  | Input Load Current DIEN, CS            |                | V <sub>F</sub> = 0.45                                      |      | -0.15            | -0.5  | mA     |
| IF2              | Input Load Current All Other Inputs    |                | V <sub>F</sub> = 0.45                                      |      | -0.08            | -0.25 | mΑ     |
| I <sub>R1</sub>  | Input Leakage Current DIEN, CS         |                | V <sub>R</sub> = 5.25V                                     |      |                  | 20    | μA     |
| I <sub>R2</sub>  | Input Leakage Current DI Inputs        |                | V <sub>R</sub> = 5.25V                                     |      |                  | 10    | μA     |
| v <sub>c</sub>   | Input Forward Voltage Clamp            |                | I <sub>C</sub> = -5.0mA                                    | -    |                  | -1.0  | Volts  |
| VIL              | Input LOW Voltage                      |                |                                                            |      |                  | 0.95  | Volts  |
| VIH              | Input HIGH Voltage                     |                |                                                            | 2.0  |                  |       | Volts  |
| 11-1             | Output Leakge Current<br>(Three-State) | DO             | V <sub>O</sub> = 0.45V/5.5V                                |      |                  | 20    |        |
| 101              |                                        | DB             |                                                            |      |                  | 100   | - μΑ   |
| 1                |                                        | Am3216, Am8216 |                                                            |      | 95               | 130   |        |
| I <sub>CC</sub>  | Power Supply Current                   | Am3226, Am8226 |                                                            |      | 85               | 120   | mA     |
| V <sub>OL1</sub> | Output LOW Voltage                     |                | DB Outputs I <sub>OL</sub> = 15mA<br>DB Outputs IOL = 25mA |      | 0.3              | 0.45  | Volt   |
| N.               | Output LOW Voltage                     | Am3216, Am8216 | DB Outputs IOL = 55mA                                      |      | 0.5              | 0.6   | Volts  |
| V <sub>OL2</sub> | Output LOW Voltage                     | Am3226, Am8226 | DB Outputs I <sub>OL</sub> = 50mA                          |      | 0.5              | 0.6   |        |
| V <sub>OH1</sub> | Output HIGH Voltage                    | •              | DO Outputs I <sub>OH</sub> = -1.0mA COM'L                  | 3.65 | 4.0              |       | Volt   |
| V <sub>OH2</sub> | Output HIGH Voltage                    |                | DB Outputs I <sub>OH</sub> = -10mA                         | 2.4  | 3.0              |       | Volt   |
|                  | Output Short Circuit Current           |                | DO Outputs ≅ 0V                                            | 15   | -35              | -65   | mA     |
| IOS              | Output short circuit current           |                | DB Outputs V <sub>CC</sub> = 5.0V                          | -30  | -75              | -120  | ] "``` |

### AC CHARACTERISTICS

| Parameters                        | Description                           |                                                                                                           | Test Conditions                                   | Min. | <b>Typ.</b><br>(Note 1) | Max. | Units |
|-----------------------------------|---------------------------------------|-----------------------------------------------------------------------------------------------------------|---------------------------------------------------|------|-------------------------|------|-------|
| tPD1                              | Input to Output Delay DO Outputs      |                                                                                                           | $C_L = 30 pF, R_1 = 300 \Omega, R_2 = 600 \Omega$ |      | 15                      | 25   | ns    |
| tan a                             | tPD2 Input to Output Delay DB Outputs | Am3216, Am8216                                                                                            | C. = 200=F. B. = 000. B. = 1800                   |      | 20                      | 30   |       |
| PD2                               |                                       | Input to Output Delay DB Outputs $Am3226$ , $Am8226$ $C_L = 300pF$ , $R_1 = 90\Omega$ , $R_2 = 180\Omega$ |                                                   | 16   | 25                      | ns   |       |
|                                   |                                       | Am3216                                                                                                    | Note 3                                            |      | 45                      | 65   |       |
| t <sub>E</sub> Output Enable Time | Am8216                                | Note 2                                                                                                    |                                                   | 45   | 65                      | ns   |       |
|                                   |                                       | Am3226, Am8226                                                                                            | Note 3                                            |      | 35                      | 54   |       |
| tD                                | Output Disable Time                   | •                                                                                                         | Note 4                                            |      | 20                      | 35   | ns    |

### TEST CONDITIONS

#### Input pulse amplitude of 2.5V. Input rise and fall times of 5.0 ns between 1.0 and 2.0 volts. Output loading is 5.0mA and 10pF. Speed measurements are made at 1.5V levels.



TEST LOAD CIRCUIT

### Am3216/3226/8216/8226


### CAPACITANCE (Note 5)

.


| CAPACITANC        | E (Note 5)         |                                                                            |      | Тур.     |      |       |
|-------------------|--------------------|----------------------------------------------------------------------------|------|----------|------|-------|
| Parameters        | Description        | Test Conditions                                                            | Min. | (Note 1) | Max. | Units |
| CIN               | Input Capacitance  |                                                                            |      | 4.0      | 8.0  | pF    |
| C <sub>OUT1</sub> | Output Capacitance | $V_{BIAS} = 2.5V, V_{CC} = 5.0V$<br>$T_{\Delta} = 25^{\circ}C, f = 1.0MHz$ |      | 6.0      | 10   | рF    |
| COUT2             | Output Capacitance |                                                                            |      | 13       | 18   | pF    |

Notes: 1. Typical values are for T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V.
 2. D0 outputs, C<sub>L</sub> = 30 pF, R<sub>1</sub> = 300/10 kΩ, R<sub>2</sub> = 180/1.0 kΩ; DB outputs, C<sub>L</sub> = 300 pF, R<sub>1</sub> = 90/10 kΩ, R<sub>2</sub> = 180/1.0 kΩ.
 3. D0 outputs, C<sub>L</sub> = 30 pF, R<sub>1</sub> = 300/10 kΩ, R<sub>2</sub> = 600/1.0 kΩ; DB outputs, C<sub>L</sub> = 300 pF, R<sub>1</sub> = 90/10 kΩ, R<sub>2</sub> = 180/1.0 kΩ.
 4. D0 outputs, C<sub>L</sub> = 5.0 pF, R<sub>1</sub> = 300/10 kΩ, R<sub>2</sub> = 600/1.0 kΩ; DB outputs, C<sub>L</sub> = 5.0 pF, R<sub>1</sub> = 90/10 kΩ, R<sub>2</sub> = 180/1.0 kΩ.
 5. This permetric is originally another and a 100% tentering.

5. This parameter is periodically sampled and not 100% tested.



### Am3216/3226/8216/8226



### DISTINCTIVE CHARACTERISTICS

- · Four independent driver/receiver pairs
- Three-state outputs
- High impedance inputs
- Receiver hysteresis 600mV (Typ.)
- Fast Propagation Times 50-20ns (Typ.)
- TTL compatible receiver outputs
- Single +5 volt supply
- Open collector driver output option with internal passive pull up
- · Power up/power down protection (No invalid information transmitted to bus)
- · No bus loading when power is removed from device
- Required termination characteristics provided
- Advanced Schottky processing
- 100% product assurance screening to MIL-STD-883 requirements

### GENERAL DESCRIPTION

<u>RAA</u> **IEEE-488 Quad Bidirectional Transceiver** 


> The Am3448A is a guad bidirectional transceiver meeting the requirement of IEEE-488 standard digital interface for programmable instrumentation for the driver, receiver, and composite device load. One pull-up enable input is provided for each pair of transceivers which controls the operating mode of the driver outputs as either an open collector or active pull-up configuration.

> The receivers feature input hysteresis for improved noise immunity in system applications. The device bus (receiver input) changes from standard bus loading to a high impedance load when power is removed. In addition no spurious noise is generated on the bus during power-up or power-down.

> > INPUT C

LIC-448

Note: Pin 1 is marked for orientation.



### Am3448A

### ABSOLUTE MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature   | -65°C to +150°C |
|-----------------------|-----------------|
| Supply Voltage        | 7.0V            |
| Input Voltage         | 5.5V            |
| Driver Output Current | 150mA           |

### **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

Am3448A  $T_A = 0^{\circ}C$  to  $70^{\circ}C$   $V_{CC}$  MIN. = 4.75V  $V_{CC}$  MAX. = 5.25V

DC ELECTRICAL CHARACTERISTICS over operating temperature range

| Parameters          | 5 Description                              | Test Conditions                                                                            | Min. | Typ.<br>(Note 1) | Max. | Unit  |
|---------------------|--------------------------------------------|--------------------------------------------------------------------------------------------|------|------------------|------|-------|
| Bus Char            | racteristics                               |                                                                                            |      |                  |      |       |
| V <sub>(BUS)</sub>  |                                            | Bus Pin Open, V <sub>I(S/R)</sub> = 0.8V                                                   | 2.75 | -                | 3.7  | Volts |
| VIC(BUS)            | Bus Voltage                                | $I_{(BUS)} = -12mA$                                                                        | -    | -                | -1.5 | Voite |
|                     |                                            | 5.0V ≤ V <sub>(BUS)</sub> ≤ 5.5V                                                           | 0.7  | -                | 2.5  |       |
| I <sub>(BUS)</sub>  | Bus Current                                | $V_{(BUS)} = 0.5V$                                                                         | -1.3 | -                | -3.2 | mA    |
|                     |                                            | $V_{CC} = 0V, 0V \le V_{(BUS)} \le 2.75V$                                                  |      | -                | 0.04 |       |
| Driver Ch           | naracteristics                             |                                                                                            |      |                  |      |       |
| VIC(D)              | Driver Input Clamp Voltage                 | $V_{I(S/R)} = 2.0V, I_{IC(D)} = -18mA$                                                     | -    | -                | -1.5 | Volts |
| V <sub>OH(D)</sub>  | Driver Output Voltage – High Logic State   | $V_{I(S/R)} = 2.0V, V_{IH(D)} = 2.0V, V_{IH(E)} = 2.0V, V_{IH(E)} = 2.0V, I_{OH} = -5.2mA$ | 2.5  | -                | -    | Volte |
| V <sub>OL(D)</sub>  | Driver Output Voltage - Low Logic State    | $V_{I(S/R)} = 2.0V, I_{OL(D)} = 48mA$                                                      | -    | _                | 0.5  | Volt  |
| I <sub>OS(D)</sub>  | Output Short Circuit Current               | $V_{I(S/R)} = 2.0V, V_{IH(D)} = 2.0V$<br>$V_{IH(E)} = 2.0V$                                | -30  | -                | -120 | mA    |
| VIH(D)              | Driver Input Voltage – High Logic State    | V <sub>I(S/R)</sub> = 2.0V                                                                 | 2.0  | -                | -    | Volt  |
| V <sub>IL(D)</sub>  | Driver Input Voltage – Low Logic State     | $V_{I(S/R)} = 2.0V$                                                                        | -    | -                | 0.8  | Volt  |
| I <sub>I(D)</sub>   |                                            | $0.5 \leq V_{\rm MD} \leq 2.7 V$                                                           | -200 | -                | 40   |       |
| IIB(D)              | Driver Input Current – Data Pins           | $V_{I(S/R)} = V_{I(E)} = 2.0V$ $V_{I(D)} = 5.5V$                                           | -    | -                | 200  | μA    |
| Receiver            | Characteristics                            | • • • • • • • • • • • • • • • • • • •                                                      |      | •                |      |       |
| V <sub>HYS(R)</sub> | Receiver Input Hysteresis                  | V <sub>I(S/R)</sub> = 0.8V                                                                 | 400  | 600              | -    | mV    |
| VILH(R)             |                                            | $V_{I(S/B)} = 0.8V$ , Low to High                                                          | -    | 1.6              | 1.8  |       |
| VIHL(R)             | Receiver Input Threshold                   | $V_{I(S/R)} = 0.8V$ , High to Low                                                          | 0.8  | 1.0              | -    | Volt  |
| V <sub>OH(R)</sub>  | Receiver Output Voltage – High Logic State | $V_{I(S/R)} = 0.8V, I_{OH(R)} = -800\mu A,$<br>$V_{(BUS)} = 2.0V$                          | 2.7  | -                |      | Volt  |
| V <sub>OL(R)</sub>  | Receiver Output Voltage - Low Logic State  | $V_{I(S/R)} = 0.8V, I_{OL(R)} = 16mA, V_{(BUS)} = 0.8V$                                    | -    | _                | 0.5  | Volt  |
| IOS(R)              | Receiver Output Short Circuit Current      | $V_{I(S/R)} = 0.8V, V_{(BUS)} = 2.0V$                                                      | -15  | -                | -75  | mA    |
| Enable, S           | end/Receive Characteristics                |                                                                                            | •    |                  |      |       |
| II(S/R)             |                                            | $0.5 \leq V_{I(S/R)} \leq 2.7V$                                                            | -100 | -                | 20   |       |
| IIB(S/R)            | Input Current – Send/Receive               | $V_{I(S/R)} = 5.5V$                                                                        | -    | -                | 100  | μA    |
| I <sub>I(E)</sub>   |                                            | $0.5 \leq V_{I(E)} \leq 2.7 V$                                                             | -200 | -                | 20   |       |
| I <sub>IB(E)</sub>  | Input Current – Enable                     | $V_{I(E)} = 5.5V$                                                                          | -    | -                | 100  | μA    |
| Power Su            | pply Current                               | · · · · · · · · · · · · · · · · · · ·                                                      |      |                  |      |       |
| ICCL                |                                            | Listening Mode – All Receivers On                                                          | -    | 63               | 85   |       |
| Іссн                | Power Supply Current                       | Talking Mode – All Drivers On                                                              | -    | 106              | 125  | mA    |

Note 1. Typical limits are at  $V_{\mbox{CC}}=5.0\mbox{V}, 25\mbox{°C}$  ambient and maximum loading.

### Am3448A

### SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C unless otherwise noted)

| Parameters          | Description                                                | Test Conditions                  | Min. | Тур. | Max. | Units |
|---------------------|------------------------------------------------------------|----------------------------------|------|------|------|-------|
| t <sub>PLH(D)</sub> | Propagation Delay of Driver (Fig. 2)                       | Output Low to High               | -    |      | 15   |       |
| t <sub>PHL(D)</sub> | Propagation Delay of Driver (Fig. 2)                       | Output High to Low               |      |      | 17   | ns    |
| t <sub>PLH(R)</sub> |                                                            | Output Low to High               | -    |      | 25   |       |
| tPHL(R)             | Propagation Delay of Receiver (Fig. 1)                     | Output High to Low               | -    |      | 23   | - ns  |
| t <sub>PHZ(R)</sub> |                                                            | Logic High to Third State        | -    |      | 30   |       |
| t <sub>PZH(R)</sub> | Propagation Delay Time – Send/Receiver to Data<br>(Fig. 4) | Third State to Logic High        | -    |      | 30   |       |
| t <sub>PLZ(R)</sub> |                                                            | Logic Low to Third State         | -    |      | 30   | ns    |
| t <sub>PZL(R)</sub> |                                                            | Third State to Logic Low         |      | 1    | 30   |       |
| t <sub>PHZ(D)</sub> |                                                            | Logic High to Third State        |      |      | 30   |       |
| t <sub>PZH(D)</sub> | Propagation Delay Time - Send/Receiver to Bus              | Third State to Logic High        | -    |      | 30   | ns    |
| t <sub>PLZ(D)</sub> | (Fig. 3)                                                   | Logic Low to Third State         | -    |      | 30   | 115   |
| t <sub>PZL(D)</sub> |                                                            | Third State to Logic Low         |      |      | 30   | 1     |
| tPOFF(E)            | Turn On Time - Enable to Bus (Fig. 5)                      | Pull-Up Enable to Open Collector | -    |      | 30   | -     |
| tPON(E)             | Turn-On Time – Enable to Bus (Fig. 5)                      | Open Collector to Pull-Up Enable | -    |      | 20   | ns    |

### TRUTH TABLE

| Send/Rec. | Enable | Into Flow  | Comments       |
|-----------|--------|------------|----------------|
| 0         | х      | Bus → Data |                |
| 1         | 1      | Data → Bus | Active Pull-Up |
| 1         | 0      | Data → Bus | Open Collector |

X = Don't Care






Figure 2. Data Input to Bus Output (Driver).

LIC-452

### Am3448A






# Am54S/74S240 · Am54S/74S241 Am54S/74S242 · Am54S/74S243 Am54S/74S244

Octal Buffers/Line Drivers/Line Receivers With Three-State Outputs

| DISTINCTIVE CHARACTERISTICS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | FUNCTIONAL DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                 |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <ul> <li>Three-state outputs drive bus lines directly</li> <li>Advanced Schottky processing</li> <li>Hysteresis at inputs improve noise margin</li> <li>PNP inputs reduce D.C. loading on bus lines</li> <li>V<sub>OL</sub> of 0.55V at 64mA for Am74S; 48mA for Am54S</li> <li>Data-to-output propagation delay times:<br/>Inverting – 7.0ns MAX<br/>Non-inverting – 9.0ns MAX</li> <li>Enable-to-output – 15.0ns MAX</li> <li>To0% reliability assurance testing in compliance with<br/>MIL-STD-883</li> <li>20 pin hermetic and molded DIP packages for Am54S/<br/>74S240, Am54S/74S241, and Am54S/74S244</li> </ul> | These buffers/line drivers, used as memory-address drivers, clock drivers, and bus oriented transmitters/receivers, provide improved PC board density. The outputs of the commercial temperature range versions have 64mA sink and 15mA source capability, which can be used to drive terminated lines down to $133\Omega$ . The outputs of the military temperature range versions have 48mA sink and 12mA source current capability. |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Featuring 0.2V minimum guaranteed hysteresis at each<br>low-current PNP data input, they provide improved noise<br>rejection and high-fan-out outputs to restore Schottky TTL<br>levels completely.                                                                                                                                                                                                                                    |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | The Am54S/74S240, Am54S/74S241 and Am54S/74S244<br>have four buffers which are enabled from one common line,<br>and the other four buffers are enabled from another common<br>line. The Am54S/74S240 is inverting, while the Am54S/<br>74S241 and Am54S/74S244 present true data at the outputs.                                                                                                                                       |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | The Am54S/74S242 and Am54S/74S243 have the two 4-line<br>data paths connected input-to-output on both sides to form<br>an asynchronous transceiver/buffer with complementing<br>enable inputs. The Am54S/74S242 is inverting, while the<br>Am54S/74S243 presents non-inverting data at the outputs.                                                                                                                                    |

### CONNECTION DIAGRAMS





AM54S240X AM54S243X AM54S241X AM54S242X  $0^{\circ}$ C to  $+70^{\circ}$ C SN74S240J SN74S243J SN74S241J SN74S242J

AM74S242X

AM74S243X

SN74S244J

SN74S244N

AM74S244X

SN74S241N

AM74S241X

Hermetic

Molded

Dice


0°C to +70°C

 $0^{\circ}$ C to  $+70^{\circ}$ C

SN74S240N

AM74S240X

### Am54S/74S240/241/242/243/244



### MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature                                 | –65°C to +150°C                |
|-----------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                    | -55°C to +125°C                |
| Supply Voltage to Ground Potential                  | -0.5V to +7.0V                 |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                    | -0.5V to +7.0V                 |
| DC Output Current                                   | 150mA                          |
| DC Input Current                                    | 30mA to +5.0mA                 |

### **ELECTRICAL CHARACTERISTICS**

### The Following Conditions Apply Unless Otherwise Noted:

Am54S240/S241/S242/S243/S244 (MIL) Am74S240/S241/S242/S243/S244 (COM'L)  $\begin{array}{ll} T_{A}=-55^{\circ}C \ to \ +125^{\circ}C & V_{CC}(MIN.)=4.50V & V_{CC}(MAX.)=5.50V \\ T_{A}=0^{\circ}C \ to \ +70^{\circ}C & V_{CC}(MIN.)=4.75V & V_{CC}(MAX.)=5.25V \end{array}$ 

| rameters         | Link Lauritan -                       | Description                           |                 |                                                                              |                        | ote 1)                    | Min. | (Note 2) | Max. | Unit |
|------------------|---------------------------------------|---------------------------------------|-----------------|------------------------------------------------------------------------------|------------------------|---------------------------|------|----------|------|------|
|                  | High-Level Input                      |                                       |                 |                                                                              |                        |                           | 2.0  |          |      | Vol  |
| VIL              |                                       | Low-Level Input Voltage               |                 |                                                                              |                        |                           |      |          | 0.8  | Vol  |
| VIK              | Input Clamp Volt                      |                                       |                 | V <sub>CC</sub> = MIN.,                                                      | ı = –18mA              |                           |      |          | -1.2 | Vol  |
|                  | Hysteresis (VT+ -                     | Hysteresis ( $V_{T+} - V_{T-}$ )      |                 | V <sub>CC</sub> = MIN.                                                       | r                      |                           | 0.2  | 0.4      |      | Vol  |
|                  |                                       |                                       |                 | $V_{CC} = MIN.$                                                              | COM'L, IOH = -1mA      |                           | 2.7  |          |      |      |
| v <sub>он</sub>  | High-Level Outpu                      | t Voltage                             |                 | V <sub>IL</sub> = 0.8V                                                       | I <sub>OH</sub> =3n    |                           | 2.4  | 3.4      |      | Vol  |
|                  |                                       |                                       | $V_{CC} = MIN.$ | MIL, IOH                                                                     |                        | 2.0                       |      |          |      |      |
|                  |                                       |                                       |                 | V <sub>IL</sub> = 0.5V                                                       |                        | H = -15mA                 | 2.0  |          | 0.55 |      |
| VOL              | Low-Level Outpu                       | t Voltage                             |                 | V <sub>CC</sub> = MIN.<br>V <sub>IL</sub> = 0.8V                             | MIL, IOL               |                           |      |          | 0.55 | Vol  |
|                  |                                       | · · · · · · · · · · · · · · · · · · · |                 |                                                                              | _CONLL,.IC             | L=64mA_                   |      |          |      |      |
| огн              | Off-State Output<br>High-Level Voltag |                                       |                 |                                                                              | V <sub>O</sub> = 2.4\  | ʻS240,<br>'S241,<br>'S244 |      |          | 50   |      |
|                  |                                       |                                       |                 | V <sub>CC</sub> = MAX.<br>- V <sub>IH</sub> = 2.0V<br>V <sub>IL</sub> = 0.8V |                        | 'S242,<br>'S243           |      |          | 100  |      |
| I <sub>OZL</sub> | Off-State Output<br>Low-Level Voltag  | •                                     |                 |                                                                              | V <sub>O</sub> = 0.5\  | 'S240,<br>'S241,<br>'S244 |      |          | -50  | μA   |
|                  | Low-Level Voltag                      |                                       |                 |                                                                              |                        | 'S242,<br>'S243           |      |          | 500  |      |
| I <sub>I</sub>   | Input Current at I<br>Input Voltage   | Maximum                               |                 | V <sub>CC</sub> = MAX.,                                                      | V <sub>I</sub> = 5.5V  |                           |      |          | 1.0  | mA   |
| чн               | High-Level Input                      | Current, Any Input                    |                 | V <sub>CC</sub> = MAX.,                                                      | V <sub>IH</sub> = 2.7V |                           |      |          | 50   | μA   |
| I <sub>IL</sub>  | Low-Level Input (                     | Current                               | Any A           | Vcc = MAX.,                                                                  | $V_{\rm H} = 0.5V$     |                           |      |          | -400 | μA   |
| 'IL              | Low-Level input (                     | Jurrent                               | Any G           |                                                                              | .15 0.01               |                           |      |          | 2.0  | mA   |
| IOS              | Short-Circuit Out                     | put Current (Note 3                   | 3)              | V <sub>CC</sub> = MAX.                                                       |                        |                           | -50  |          | -225 | m/   |
|                  |                                       |                                       | All Outputs     |                                                                              |                        | MIL                       |      | 80       | 123  |      |
|                  |                                       |                                       | HIGH            |                                                                              |                        | COM'L                     |      | 80       | 135  |      |
|                  |                                       | Am54S/74S240                          | All Outputs     | V <sub>CC</sub> = MAX.                                                       |                        | ИL                        |      | 100      | 145  | m/   |
|                  |                                       | Am54S/74S242                          | LOW             | Outputs open                                                                 |                        | COM'L                     |      | 100      | 150  |      |
|                  |                                       |                                       | Outputs at Hi-Z |                                                                              |                        | ИL                        |      | 100      | 145  |      |
| I <sub>CC</sub>  | Supply Current                        |                                       |                 |                                                                              |                        | COM'L                     |      | 100      | 150  |      |
|                  |                                       |                                       | All Outputs     |                                                                              | 1                      | ЛL                        |      | 95       | 147  |      |
|                  |                                       |                                       | HIGH            |                                                                              |                        | COM'L                     |      | 95       | 160  |      |
|                  |                                       | Am54S/74S241                          | All Outputs     | V <sub>CC</sub> = MAX.                                                       |                        | AIL                       |      | 120      | 170  | m /  |
|                  |                                       | Am54S/74S243 LOW Outputs open         |                 | COM'L                                                                        |                        | 120                       | 180  |          |      |      |
|                  |                                       |                                       | 0               | ]                                                                            |                        | иι                        |      | 120      | 170  |      |
|                  |                                       |                                       | Outputs at Hi-Z |                                                                              |                        | COM'L                     |      | 120      | 180  | 1    |


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.


All typical values are V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25° C.
 Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_A = 25^{\circ}C$ )

|          |                                                     | SV, 1A 23 C/                                          | Am54 | 48/7482 | 40/242 | Am54S | /74S24 | 1/243/24 | 4     |
|----------|-----------------------------------------------------|-------------------------------------------------------|------|---------|--------|-------|--------|----------|-------|
| arameter | Description                                         | Test Conditions                                       | Min. | Тур.    | Max.   | Min.  | Typ.   | Max.     | Units |
| tPLH     | Propagation Delay Time,<br>Low-to-High-Level Output |                                                       |      | 4.5     | 7.0    |       | 6.0    | 9.0      | ns    |
| tPHL     | Propagation Delay Time,<br>High-to-Low-Level Output | C <sub>L</sub> = 50pF, R <sub>L</sub> = 90Ω (Note 3)  |      | 4.5     | 7.0    |       | 6.0    | 9.0      | ns    |
| tZL      | Output Enable Time to Low Level                     |                                                       |      | 10      | 15     |       | 10     | 15       | ns    |
| tzн      | Output Enable Time to High Level                    |                                                       |      | 6.5     | 10     |       | 8.0    | 12       | ns    |
| tLZ      | Output Disable Time from Low Level                  | C <sub>1</sub> = 5.0pF, R <sub>1</sub> = 90Ω (Note 3) |      | 10      | 15     |       | 10     | 15       | ns    |
| tHZ      | Output Disable Time from High Level                 |                                                       |      | 6.0     | 9.0    |       | 6.0    | 9.0      | ns    |

### Am54S/74S240/241/242/243/244





4-146

# Am55/75107B • Am55/75108B

**Dual Line Receivers** 

### **Distinctive Characteristics**

- Input sensitivity 3mV typical
- Common mode range of ±3V
- Common mode range of more than ±15V using external attenuator
- TTL compatible output

- High common mode rejection ratio
- Blocking diodes provide high input impedance
- Strobe and gate inputs for flexibility
- 100% reliability assurance testing in compliance with MIL-STD-883

### FUNCTIONAL DESCRIPTION


The Am55/75107B and Am55/75108B are high speed dual line receivers designed for use as data receivers in balanced, unbalanced or party-line transmission systems. The two line receivers in each package share the common voltage and ground busses. The Am55/75107B has a standard active pull-up totempole output while the Am55/75108B has an open collector output for bus organized systems.

Each receiver has a high impedance differential input for minimum transmission line loading. The differential inputs of the Am55/75107B and Am55/75108B are designed to detect input signals of 25mV or greater and provide TTL compatible outputs.

All devices contain blocking diodes in the input differential transistor pair collectors to provide high input impedance in the power-off condition. The SN55/75107A and SN55/75108A are identical devices except for these input protection diodes.

Each receiver has a separate gate input, G. When the gate is LOW, the output is HIGH regardless of the other inputs. The device also has a common strobe, S, which can be used to gate both receivers simultaneously. When the strobe is LOW, the output is HIGH regardless of the other inputs.

Note: Output HIGH on the Am55/75108B is high impedance condition.



### MAXIMUM RATINGS (Above which the useful life may be impaired).

| Storage Temperature                                                     | –65°C to +150°C                 |
|-------------------------------------------------------------------------|---------------------------------|
| Temperature (Ambient) Under Bias                                        | -55°C to +125°C                 |
| Positive Supply Voltage V <sub>CC+</sub> to Ground Potential Continuous | +7.0V                           |
| Negative Supply Voltage V <sub>CC-</sub> to Ground Potential Continuous | -7.0V                           |
| DC Voltage Applied to Outputs for HIGH Output State                     | -0.5V to +V <sub>CC+</sub> max. |
| DC Input Voltage - Strobe                                               | -0.5V to +5.5V                  |
| Differential Input Voltage                                              | ±6.0V                           |
| Common Mode Input Voltage (with Respect to GND Terminal)                | ±5.0V                           |
| Any Differential Input to Ground                                        | -5.0V to +3.0V                  |

### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| The Following Conditions Apply L | Jnless Otherwise Noted:                 |                                |                                         |
|----------------------------------|-----------------------------------------|--------------------------------|-----------------------------------------|
| Am75107B, Am75108B (COM'L)       | $T_A = 0^\circ C$ to $70^\circ C$       | V <sub>CC+</sub> = 5.0 V ± 5%  | V <sub>CC</sub> _ = -5.0 V ± 5% (COM'L) |
| Am55107B, Am55108B (MIL)         | $T_A = -55^{\circ}C$ to $+125^{\circ}C$ | V <sub>CC+</sub> = 5.0 V ± 10% | V <sub>CC</sub> _ = -5.0 V ± 5% (MIL)   |


| arameters             | Description                                                       | Test Conditions<br>(Notes 1, 4, & 5)                                                                     |        | Min.  | Typ.<br>(Note 2) | Max.         | Units              |
|-----------------------|-------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|--------|-------|------------------|--------------|--------------------|
| <b>v<sub>oн</sub></b> | Output HIGH Voltage<br>(Am55/75107B Only)                         | $V_{CC+} = MIN., V_{CC-} = MIN.$<br>$I_{OH} = -400\mu A, V_{IC} = -3V$ to                                | 3V     | 2.4   |                  |              | Volts              |
| V <sub>OL</sub>       | Output LOW Voltage                                                | V <sub>CC+</sub> = MIN., V <sub>CC</sub> _ = MIN.<br>I <sub>OL</sub> = 16mA, V <sub>IC</sub> = -3V to 3V |        |       |                  | 0.4          | Volts              |
| VIH                   | Strobe or gate input<br>HIGH Voltage                              | See Test Table                                                                                           |        | 2.0   |                  |              | Volts              |
| VIL                   | Strobe or Gate Input<br>LOW Voltage                               | See Test Table                                                                                           |        |       |                  | 0.8          | <sup>2</sup> Volts |
| VIDH                  | Differential Input Voltage<br>for Output HIGH                     | See Test Table                                                                                           |        | 0.025 |                  | 5.0          | Volts              |
| VIDL                  | Differential Input Voltage<br>for Output LOW                      | See Test Table                                                                                           |        | -5.0  |                  | -0.025       | Volts              |
| ін                    | Input HIGH Current<br>into 1A or 2A                               | $V_{CC+} = MAX., V_{CC-} = MAX.$<br>$V_{ID} = 0.5V, V_{IC} = -3V \text{ to } 3V$                         |        |       | 30               | 75           | μΑ                 |
| liL                   | Input LOW Current<br>into 1A or 2A                                | $V_{CC+} = MAX., V_{CC-} = MAX.$<br>$V_{ID} = -2V, V_{IC} = -3V$ to 3V                                   |        |       |                  | -10          | μA                 |
| цн                    | Input HIGH Current                                                | V <sub>CC+</sub> = MAX., V <sub>CC</sub> _ = MAX.<br>V <sub>IH</sub> = 2.4V                              | S<br>G |       |                  | 80<br>40     | μΑ                 |
| I <sub>I</sub>        | Input HIGH Current                                                | $V_{CC+} = MAX., V_{CC-} = MAX.$<br>$V_{IH} = V_{CC+} MAX.$                                              | S<br>G |       |                  | 2            | mA                 |
| μL                    | Input LOW Current                                                 | V <sub>CC+</sub> = MAX., V <sub>CC</sub> _ = MAX.<br>V <sub>IL</sub> = 0.4V                              | S<br>G |       |                  | -3.2<br>-1.6 | - mA               |
| ЮН                    | HIGH Level Output<br>Leakage (Am55/75108B<br>Only)                | $V_{CC+} = MIN., V_{CC-} = MIN.$<br>$V_{OH} = V_{CC+} MAX.$                                              |        |       |                  | 250          | μΑ                 |
| I <sub>SC</sub>       | Output Short Circuit<br>Current (Note 3)<br>(Am55/75107B<br>Only) | V <sub>CC+</sub> = MAX., V <sub>CC</sub> - = MAX.                                                        |        | -18   |                  | 70           | mA                 |
| Іссн+                 | Positive Power Supply<br>Current                                  | V <sub>CC+</sub> = MAX., V <sub>CC</sub> _ = MAX.<br>V <sub>ID</sub> = 25mV, T <sub>A</sub> = 25°C       |        |       | 18               | 30           | mA                 |
| Іссн–                 | Negative Power<br>Supply Current                                  | V <sub>CC+</sub> = MAX., V <sub>CC</sub> _ = MAX.<br>V <sub>ID</sub> = 25mV, T <sub>A</sub> = 25°C       |        |       | -8.4             | -15          | mA                 |
| Vi                    | Input Clamp Voltage,<br>S or G                                    | V <sub>CC+</sub> = MIN., V <sub>CC</sub> _ = MIN.<br>I <sub>IN</sub> = -12mA, T <sub>A</sub> = 25°C      |        |       | 1                | -1.5         | Volts              |


For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
 Typical limits are at V<sub>CC+</sub> = 5.0V, V<sub>CC-</sub> = -5.0V, T<sub>A</sub> = 25° C ambient and maximum loading.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
 V<sub>IC</sub> = common mode voltage with respect to GND terminal.
 V<sub>ID</sub> = differential voltage (V<sub>A</sub> - V<sub>B</sub>).

### SWITCHING CHARACTERISTICS (T<sub>A</sub> = $+25^{\circ}$ C, V<sub>CC</sub>+ = 5V, V<sub>CC</sub>- = -5V)

| arameters     | Description       | Test Conditions                       | Min. | Тур. | Max. | Units |
|---------------|-------------------|---------------------------------------|------|------|------|-------|
| Am55/751078 C | Dniy              |                                       |      |      |      |       |
| tPLH          | A and B to Output |                                       |      | 17   | 25   | ns    |
| tPHL          | A and B to Output | RL = 390 Ω                            |      | 17   | 25   | ns    |
| tPLH          | G or S to Output  | $C_1 = 50  pF$                        |      | 10   | 15   | ns    |
| tPHL          | G or S to Output  | <u> </u>                              |      | 8    | 15   | ns    |
| Am55/75108B 0 | Dnly              |                                       |      |      |      |       |
| tPLH          | A and B to Output | · · · · · · · · · · · · · · · · · · · |      | 19   | 25   | ns    |

| tPLH             | A and B to Output |            | 19     | 25 | ns |
|------------------|-------------------|------------|--------|----|----|
| tPHL.            | A and B to Output | RL = 390 Ω | 19     | 25 | ns |
| tPLH             | G or S to Output  | CL = 15 pF | 13     | 20 | ns |
| <sup>t</sup> PHL | G or S to Output  | _          | <br>13 | 20 | ns |





LIC-477

### FUNCTION TABLE

| Differential                                                       | ln        | puts        | Output<br>Y |
|--------------------------------------------------------------------|-----------|-------------|-------------|
| Input Voltage<br>V <sub>ID</sub> = V <sub>A</sub> — V <sub>B</sub> | Gate<br>G | Strobe<br>S | Y           |
| V <sub>ID</sub> ≥ +25mV                                            | ×         | x           | н           |
| $-25mV < V_{1D} < +25mV$                                           | н         | н           | ?           |
| V <sub>ID</sub> ≤ -25mV                                            | н         | н           | L           |
| x                                                                  | L         | ×           | Н           |
| x                                                                  | X         | L           | н           |

H = HIGH

L = LOW

X = Don't Care

? = Don't Know

### DEFINITION OF FUNCTIONAL TERMS

1A, 2A The non-inverting input of the line receivers.

- **1B, 2B** The inverting input of the line receivers.
- 1Y, 2Y The output of each line receiver.
- **1G, 2G** The gate input of each line receiver. A LOW on the gate input forces the output HIGH.
- S The strobe input that is common to both line receivers. A LOW on the strobe forces both (1Y and 2Y) outputs HIGH.
- VIC Input Common Mode voltage with respect to ground terminal.
- $V_{ID}$  Differential Input voltage ( $V_A V_B$ ).

### **DEFINITION OF SWITCHING TERMS**

(All switching times are measured at the 1.5V logic level unless otherwise noted.)

- $\ensuremath{\textbf{t}_{\text{PLH}}}$  The propagation delay time from an input change to an output LOW-to-HIGH transition.
- $\ensuremath{\textbf{t}_{\text{PHL}}}$  The propagation delay time from an input change to an output HIGH-to-LOW transition.
- t<sub>r</sub> Rise time. The time required for a signal to change from 10% to 90% of its measured values.
- t<sub>f</sub> Fall time. The time required for a signal to change from 90% to 10% of its measured values.


## DC TEST TABLE

| Parameter            | 1A    | 2A       | 1B<br>2B | VIC<br>(Common<br>Mode) | VID<br>(Differen-<br>tial) | 1Y<br>2Y               | 1G        | 2G   | S    | Note  |
|----------------------|-------|----------|----------|-------------------------|----------------------------|------------------------|-----------|------|------|-------|
| VIDH                 |       | _        | _        | -3V to 3V               | Test                       | 400μA<br>(Note 2)      | +         | -5V  | +5V  | 1     |
| VIDL                 | -     | -        | _        | -3V to 3V               | Test                       | 16mA                   | +         | -5V  | +5V  | 1     |
| IIH@A                | -     | -        | - '      | -3V to 3V               | +0.5V                      | Open                   | 0         | pen  | Open | 1     |
| IIL @ A              |       |          | -        | -3V to 3V               | -2V                        | Open                   | 0         | pen  | Open | 1     |
| V <sub>OL</sub> @Y   | -     | _        | -        | -3V to 3V               | -25mV                      | 16mA                   | 1         | ∨ін  | VIH  | 1     |
| VOH @.Y              |       | <u> </u> | -        | -3V to 3V               | +25mV                      | -400μA                 | · · · · · | VIH  | VIH  | 1 & 2 |
| V <sub>OH</sub> @Y   | -     | _        | -        | -3V to 3V               | -25mV                      | -400µA                 | · ·       | VIL  | VIH  | 1 & 2 |
| VOH @ Y              |       | _        | -        | -3V to 3V               | -25mV                      | -400µA                 | 1         | ∨ін  | VIL  | 1 & 2 |
| IOH @ Y              | -     |          | -        | -3V to 3V               | +25mV                      | V <sub>CC+</sub> MAX.  | 1         | ⊻ін  | VIH  | 1&3   |
| IOH @ Y              | -     | _        | -        | -3V to 3V               | -25mV                      | V <sub>CC+</sub> MAX.  |           | VIL  | VIH  | 1&3   |
| IOH @ Y              | -     | _        | -        | -3V to 3V               | 25mV                       | V <sub>CC +</sub> MAX. |           | ∨ін  | VIL  | 1&3   |
| IIH@1G               | +25mV | GND      | GND      | _                       | -                          | Open                   | VIH       | GND  | GND  | -     |
| I <sub>IH</sub> @ 2G | GND   | +25mV    | GND      | -                       | -                          | Open                   | GND       | VIH  | GND  | -     |
| IIH@S                | +25mV | +25mV    | GND      | -                       | -                          | Open                   | GND       | GND  | VIH  | -     |
| I <sub>IL</sub> @1G  | -25mV | GND      | GND      | _                       | -                          | Open                   | VIL       | GND  | 4.5V | -     |
| 1 <sub>1L</sub> @ 2G | GND   | -25mV    | GND      | -                       |                            | Open                   | GND       | VIL  | 4.5V | -     |
| IIL@S                | -25mV | -25mV    | GND      | -                       |                            | Open                   | 4.5V      | 4.5V | VIL  |       |
| IOS @ Y              | +2    | 5mV      | GND      | -                       |                            | GND                    | G         | IND  | GND  |       |
| ICC+                 | +2    | 5mV      | GND      | -                       | -                          | Open                   | 4         | +5V  | +5V  | -     |
| Icc-                 | +2    | 5mV      | GND      | -                       | -                          | Open                   |           | -5V  | +5V  |       |

Notes: 1. When testing one channel, the inputs of the other channels are grounded.

2. Am55/75107B only.

3. Am55/75108B only.



## Am55/75109 · Am55/75110 **Dual Line Drivers**

### **Distinctive Characteristics**

- Input is TTL compatible.
- High common-mode output range of -3V to +10V.
- Separate and common output inhibits.


- Open-collector differential outputs for bus-organized svstems.
- 100% reliability assurance testing in compliance with MIL-STD-883.

### FUNCTIONAL DESCRIPTION

The Am55/75109 and Am55/75110 are dual line drivers characterized for applications in balanced, unbalanced, and party-line systems. The drivers provide a constant current output that is switched to either of the two differential output terminals under the control of the A and B inputs. When A and B are HIGH, the Y output is HIGH and Z output is LOW

These drivers feature a separate inhibit input, C, that is used to switch off the constant current output. This leaves the driver differential output in the high impedance state for use in bus organized systems. A LOW on the C input forces the driver to the OFF state by switching off the current source of the differential output transistor pair. Likewise, the two drivers have a common inhibit input, D, that forces both drivers to the OFF state. A LOW on the D inputs turns off the output current sources of both drivers such that both differential outputs are in the high impedance state,

The driver outputs have a common mode voltage range of -3V to +10V. The Am55/75109 output current is typically 6mA while the Am55/75110 output current is typically 12mA.



### Am55/75109/110

### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                  | –65°C to +150°C                 |
|------------------------------------------------------|---------------------------------|
| Temperature (Ambient) Under Bias                     | 55°C to +125°C                  |
| V <sub>CC+</sub> Supply Voltage to Ground Potential  | +7V                             |
| V <sub>CC</sub> _ Supply Voltage to Ground Potential | · —7V                           |
| Common Mode DC Voltage Applied to Outputs            | 5V to +12V                      |
| DC Input Voltage                                     | -0.5V to +V <sub>CC+</sub> max. |
| DC Input Current                                     | -30mA to +5.0mA                 |

### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The Following Conditions Apply Unless Otherwise Noted: Am75109, Am75110 V<sub>CC+</sub> MIN. = 4.75V  $V_{CC-}$  MAX. = -5.25V;  $T_A = 0^{\circ}C$  to +70°C  $V_{CC+}$  MAX. = 5.25V, V<sub>CC</sub>- MIN. = -4.75V  $V_{CC-}$  MAX. = -5.5V,  $T_A = -55^{\circ}C$  to +125°C V<sub>CC</sub>\_ MIN. = -4.5V Am55109, Am55110 V<sub>CC+</sub> MIN. = 4.5V V<sub>CC+</sub> MAX. = 5.5V, Typ. Parameters Description Test Conditions (Note 1) Min. (Note 2) Max. Units Guaranteed input logical HIGH Input HIGH Level 2.0 5.5 Volts VIH voltage for all inputs Guaranteed input logical LOW Input LOW Level 0 VIL 0.8 Volts voltage for all inputs А, В -3 $V_{CC+} = MAX., V_{IN} = 0.4 V$ ηL Input Low Current С -1.6 mΑ (Note 3)  $V_{CC-} = MAX.$ Am55/75109 D -3 Input LOW Current V<sub>CC+</sub> = MAX., V<sub>IN</sub> = 0.4 V A, B, C -3 ιL mΑ (Note 3) Am55/75110  $V_{CC-} = MAX.$ D -6 V<sub>CC+</sub> = MAX., V<sub>IN</sub> = 2.4 V A, B, C 40 ЧH μA Input HIGH Current V<sub>CC</sub> = MAX. D 80 (Note 3)  $V_{CC+} = MAX., V_{IN} = MAX.$ A, B, C 1 ų, Input HIGH Current mΑ V<sub>CC</sub>\_ = MAX. D 2 V<sub>CC+</sub> = MAX. 109 7 IO(on) **Output Current On-State** mΑ V<sub>CC</sub> = MAX. 110 15 V<sub>CC+</sub> = MIN. 109 3.5 IO(on) **Output Current On-State** mΑ V<sub>CC</sub>- = MAX. 110 6.5 V<sub>CC+</sub> = MIN. IO(off) **Output Current Off-State** 100 μA  $V_{CC-} = MIN.$ 30 Positive Supply Current: A and B = 0.4V 109 18 ICC+(on) mΑ 110 Driver Enabled C and D = 2.0V 23 35 Negative Supply Current; A and B = 0.4V 109 -18 -30 ICC-(on) mA 110 Driver Enabled C and D = 2.0V -50 -34 Positive Supply Current: 109 18 ICC+(off) All Inputs = 0.4V mΑ 110 Driver Disabled 21 Negative Supply Current; 109 -10 ICC\_(off) All Inputs = 0.4V mΑ Driver Disabled 110 -17

Notes: 1. For conditions shown as MIN, or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at  $V_{CC+} = 5.0 V$ ,  $V_{CC-} = -5.0 V$ ,  $T_A = 25^{\circ}C$  ambient and maximum loading.

3. Actual input currents = Unit Load Current X Input Load Factor (See Loading Rules).

### Switching Characteristics $(T_A = +25^{\circ}C)$

| Parameters       | Description      | Test Conditions                                       | Min. | Тур. | Max. | Units |
|------------------|------------------|-------------------------------------------------------|------|------|------|-------|
| <b>t</b> PLH     | A or B to Y or Z |                                                       |      | 9    | 15   | ns    |
| <sup>t</sup> PHL | A or B to Y or Z | V <sub>CC+</sub> = 5.0 V, V <sub>CC</sub> _ = -5.0 V, |      | 9    | 15   | ns    |
| <sup>t</sup> PLH | C or D to Y or Z | R <sub>L</sub> = 50Ω, C <sub>L</sub> = 40 pF          |      | 16   | 25   | ns    |
| <sup>t</sup> PHL | C or D to Y or Z |                                                       |      | 13   | 25   | ns    |

### Am55/75109/110

### FUNCTION TABLE

| LOGIC | INPUTS | INHIBIT | INHIBIT INPUTS OL |     | PUTS |
|-------|--------|---------|-------------------|-----|------|
| A     | В      | С       | D                 | Y   | Z    |
| x     | x      | L       | x                 | OFF | OFF  |
| x     | ×      | ×       | L                 | OFF | OFF  |
| L     | X      | н       | н                 | ON  | OFF  |
| X     | L ·    | н       | н                 | ON  | OFF  |
| н     | н      | н       | н                 | OFF | ON   |

H ≈ HIGH

L = LOW

 $ON = I_O(on)$  Current

OFF = IO(off) Current

X = Don't Care

### LOADING RULES (In Unit Loads)

|                  |           |       | put<br>Load    | Fan            | -out          |
|------------------|-----------|-------|----------------|----------------|---------------|
| Input/Output     | Pin No.'s |       | Am55/<br>75110 | Output<br>HIGH | Output<br>LOW |
| 1A               | 1         | 1-7/8 | 1-7/8          |                | -             |
| 1B               | 2         | 1-7/8 | 1-7/8          | _              |               |
| 10               | 3         | 1     | 1-7/8          |                |               |
| 20               | 4         | 1     | 1-7/8          | -              | _             |
| <b>2</b> A       | 5         | 1-7/8 | 1-7/8          | -              |               |
| <b>2</b> B       | 6         | 1-7/8 | 1-7/8          | _              |               |
| GND              | 7         | -     | _              | _              |               |
| 2Y               | 8         | -     | -              | ( Di           | ff \          |
| 2Z               | 9         | _     | _              | (out           | put/          |
| D                | 10        | 1-7/8 | 3-3/4          | -              | -             |
| V <sub>CC</sub>  | 11        | _     | _              | -              |               |
| 1Z               | 12        | _     | -              | / Di           | ff \          |
| 1Y               | 13        | _     | _              |                | put/          |
| V <sub>CC+</sub> | 14        | -     |                | -              |               |

A TTL Unit Load is defined as 40  $\mu$ A measured at 2.4 V HIGH and -1.6mA measured at 0.4 V LOW.

PERFORMANCE CURVES

### (Typical) Am55110, Am75110

**Output Current** 

Versus

Logic Input Voltage

OUTPUT

V<sub>CC+</sub> = 5 V

 $V_{CC_{-}} = -5$  $V_{I} = V_{1H}$ 

T<sub>A</sub> = 25°C

1.4

1.5

16

14

12

10

8 6

4

2

0

25

20

15

10

5

сL

ŝ

PROPAGATION DELAY TIME

1.1

ουτρύτ

1.2

 $V_{CC+} = 5 V$   $V_{CC-} = -5 V$   $R_{L} = 50 \Omega$ 

= 40 pF

1.3

VI - LOGIC INPUT VOLTAGE - V

**Propagation Delay Time** 

Logic Inputs

Versus

Ambient Temperature

TPLH AND TPHL


0 -75 -50 -25 0 25 50 75 100 125


TA - AMBIENT TEMPERATURE - °C


٩W


OUTPUT CURRENT


ò












### **Propagation Delay Time** Inhibit Inputs Versus




LIC-482

### DC TEST TABLE


| Parameter       | А                | INP<br>B         | UTS<br>C         | D                |        | UTS<br>Z |
|-----------------|------------------|------------------|------------------|------------------|--------|----------|
| VIH             | Test             | Open             | VIH              | VIH              | OFF    | ON       |
| VIH             | Open             | Test             | VIH              | VIH              | OFF    | ON       |
| VIL             | Test             | V <sub>CC+</sub> | VIH              | VIH              | ON     | OFF      |
| VIL             | V <sub>CC+</sub> | Test             | VIH              | VIH              | ON     | OFF      |
| Чн              | Test             | GND              | VIH              | VIH              | GND    | GND      |
| Чн              | GND              | Test             | VIH              | VIH              | GND    | GND      |
| IL.             | Test             | 4.5 V            | VIH              | ViH              | GND    | GND      |
| IL              | 4.5 V            | Test             | VIH              | VIH              | GND    | GND      |
| VIH             | VIH              | VIH              | Test             | Open             | OFF    | ON       |
| VIH             | VIH              | VIH              | Open             | Test             | OFF    | ON       |
| VIH             | VIL              | VIL              | Test             | Open             | ON     | OFF      |
| VIH             | VIL              | VIL              | Open             | Test             | ON     | OFF      |
| VIL             | VIH              | V <sub>IH</sub>  | Test             | Open             | OFF    | OFF      |
| VIL             | VIH              | VIH              | Open             | Test             | ÒFF    | OFF      |
| VIL             | VIL              | VIL              | Test             | V <sub>CC+</sub> | OFF    | OFF      |
| VIL             | VIL              | VIL              | V <sub>CC+</sub> | Test             | OFF    | OFF      |
| Чн              | GND              | GND              | Test             | GND              | GND    | GND      |
| 1 <sub>H</sub>  | GND              | GND              | GND              | Test             | GND    | GND      |
| ιL              | GND              | GND              | Test             | 4.5 V            | GND    | GND      |
| Ι <sub>ΙL</sub> | GND              | GND              | 4.5 V            | Test             | GND    | GND      |
| IO(on)          | VIL              | VIL              | VIH              | VIH              | Test   | Note 1   |
| O(on)           | VIL              | VIH              | VIH              | VIH              | Test   | Note 1   |
| IO(on)          | VIH              | VIL              | VIH              | VIH              | Test   | Note 1   |
| IO(on)          | VIH              | VIH              | VIH              | VIH              | Note 1 | Test     |
| IO(off)         | VIH              | VIH              | VIH              | VIH              | Test   | Note 1   |
| IO(off)         | VIL              | VIL              | VIH              | VIH              | Note 1 | Test     |
| IO(off)         | VIL              | VIH              | VIH              | VIH              | Note 1 | Test     |
| IO(off)         | VIH              | VIL              | VIH              | VIH              | Note 1 | Test     |
| IO(off)         | x                | x                | VIL              | VIL              | Test   | Test     |
| IO(off)         | X                | x                | VIL              | VIH              | Test   | Test     |
| lO(off)         | x                | x                | VIH              | VIL              | Test   | Test     |
| ICC+(on)        | VIL              | VIL              | VIH              | VIH              | GND    | GND      |
| ICC-(on)        | VIL              | VIL              | VIH              | VIH              | GND    | GND      |
| ICC+(off)       | VIL              | VIL              | VIL              | VIL              | GND    | GND      |
| ICC-(off)       | VIL              | VIL              | VIL              | VIL              | GND    | GND      |

X = Don't Care; Note 1: Output not under test must have a low impedance (<50 $\Omega$ ) termination to GND.

\_ \_ \_ \_



### Am55/75109/110



Note: 1. 54L/74L has two different types of standard inputs.

4.5 V

-1.6mA

-1.6mA

40µA

40µA

### **DEFINITION OF FUNCTIONAL TERMS**

1A, 2A, 1B, 2B The TTL data inputs to each driver.

1C, 2C The TTL inhibit inputs to each driver. A LOW input forces both outputs to the off-state.

Am75/85


Am8200

D The common TTL inhibit input to both drivers. A LOW input forces all four outputs to the off-state. 1Y, 2Y, 1Z, 2Z The differential output of each driver.

0.4 V

0.4 V

### Am55/75109/110



# Am71/81LS95 • Am71/81LS96 Am71/81LS97 • Am71/81LS98

**Three-State Octal Buffers** 


### DISTINCTIVE CHARACTERISTICS

- · Three-state outputs drive bus line directly
- Typical propagation delay Am71/81LS95, Am71/81LS97 13ns Am71/81LS96, Am71/81LS98 10ns
- Typical power dissipation Am71/81LS95, Am71/81LS97 80mW Am71/81LS96, Am71/81LS98 65mW
- PNP inputs reduce DC loading on bus lines
- Am71/81LS96 and Am71/81LS98 are inverting; Am71/81LS95 and Am71/81LS97 are non-inverting
- 20-pin hermetic and molded DIP packages
- 100% product assurance testing to MIL-STD-883 requirements

### **GENERAL DESCRIPTION**

The Am71/81LS95, Am71/81LS96, Am71/81LS97 and Am71/ 81LS98 are octal buffers fabricated using Advanced Low-Power Schottky technology. The 20-pin package provides improved printed circuit board density for use in memory address and clock driver applications.

The Am71/81LS95 and Am71/81LS97 present true data at the outputs, while the Am71/81LS96 and Am71/81LS98 are inverting. The Am71/81LS95 and Am71/81LS96 have a common enable for all eight buffers with access through a 2-input NOR gate. The Am71/81LS97 and Am71/81LS98 octal buffers have four buffers enabled from one common line, and the other four buffers enabled from another common line. In all cases the outputs are placed in the three-state condition by applying a high logic level to the enable pins. All parts feature low current PNP inputs.



### Am71LS/81LS/95/96/97/98

### MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature                                 | -65°C to +150°C           |
|-----------------------------------------------------|---------------------------|
| Temperature (Ambient) Under Bias                    | 55°C to +125°C            |
| Supply Voltage to Ground Potential                  | -0.5V to +7.0V            |
| DC Voltage Applied to Outputs for HIGH Output State | $-0.5V$ to $+V_{CC}$ max. |
| DC Input Voltage                                    | -0.5V to +7.0V            |
| DC Output Current                                   | 150mA                     |
| DC Input Current                                    | -30mA to +5.0mA           |

### **ELECTRICAL CHARACTERISTICS**

| The Follow | ving Conditions Apply Ur                       | nless Otherwise Spec     | cified:        |               |
|------------|------------------------------------------------|--------------------------|----------------|---------------|
| COM'L      | $T_A = 0^{\circ}C$ to $+70^{\circ}C$           | $V_{CC} = 5.0V \pm 5\%$  | (MIN. = 4.75V  | MAX. = 5.25V) |
| MIL        | $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ | $V_{CC} = 5.0V \pm 10\%$ | (MIN. = 4.50V) | MAX. = 5.50V) |

### ·-DC CHARACTERISTICS OVER OPERATING RANGE-


Am71/81LS95 Am71/81LS96 Am71/81LS97 Am71/81LS98

Typ.

|                     |                                      |           |                                                                                                      |                       | iyp.                          |                           |       |          |       |       |
|---------------------|--------------------------------------|-----------|------------------------------------------------------------------------------------------------------|-----------------------|-------------------------------|---------------------------|-------|----------|-------|-------|
| arameters           | Descrip                              | otion     |                                                                                                      | Test C                | Conditions                    | 5                         | Min.  | (Note 1) | Max.  | Units |
| VIH                 | High Level Input V                   | oltage    |                                                                                                      |                       |                               |                           | 2     |          |       | Volts |
| VIL                 | Low Level Input Vo                   | oltage    |                                                                                                      |                       |                               |                           |       |          | 0.8   | Volts |
| VI                  | Input Clamp Voltag                   | je        | V <sub>CC</sub> = Min., I                                                                            | <sub>I</sub> = -18mA  |                               |                           |       |          | -1.5  | Volts |
|                     | High Level Output                    | Current   | MIL                                                                                                  |                       |                               |                           |       |          | -1.0  | mA    |
| юн                  | High Level Output                    | Current   | COM'L                                                                                                |                       |                               |                           |       |          | -2.6  | mA    |
|                     |                                      |           | V <sub>CC</sub> = Min., V                                                                            | / = 2 0V              | COM'L                         | $I_{OH} = -5.0 \text{mA}$ | 2.4   |          |       |       |
| V <sub>OH</sub>     | High Level Output                    | Voltage   | $V_{11} = 0.8V$                                                                                      | - H - 2.01            | 001112                        | $I_{OH} = -2.6mA$         | 2.7   |          |       | Volts |
|                     |                                      |           |                                                                                                      |                       | MIL, I <sub>OH</sub>          | = -1.0mA                  | 2.5   |          |       |       |
| IOL                 | Low Level Output                     | Current   | COM'L                                                                                                | COM'L<br>MIL          |                               |                           |       |          | 16    | mA    |
| ·OL                 |                                      |           | MIL                                                                                                  |                       |                               |                           |       |          | 8     |       |
| VOL                 | Low Level Output                     | Voltage   | $\begin{array}{l} V_{CC} = \text{Min., } V_{IH} = 2.0 \text{V} \\ V_{IL} = 0.8 \text{V} \end{array}$ |                       | COM'L, I <sub>OL</sub> = 16mA |                           |       |          | 0.5   | v     |
| -01                 |                                      |           |                                                                                                      |                       | MIL, $I_{OL} = 8.0 \text{mA}$ |                           |       |          | 0.4   | •     |
| I <sub>O(OFF)</sub> | Off-State (High-Imp                  |           | V <sub>CC</sub> = Max.,                                                                              | V <sub>IH</sub> =2.0V | V <sub>0</sub> = 0.           |                           |       |          | -20   | μA    |
| -0(0FF)             | State) Output Curro                  | ent       | $V_{IL} = 0.8V$                                                                                      |                       | $V_0 = 2.4V$                  |                           |       |          | 20    |       |
| lį –                | Input Current at Ma<br>Input Voltage | aximum    | V <sub>CC</sub> = Max.,                                                                              | V <sub>I</sub> = 7.0V |                               |                           |       |          | 0.1   | mA    |
| IIH                 | High Level Input C                   | urrent    | V <sub>CC</sub> = Max.,                                                                              | V <sub>I</sub> = 2.7V |                               |                           |       |          | 20    | μA    |
|                     | Low Level                            | A Input   |                                                                                                      | Both G Inpu           | uts at 2.0V                   | V <sub>I</sub> = 0.5V     |       |          | -50   | μA    |
| հե                  | Input Current                        |           | V <sub>CC</sub> = Max.                                                                               | Both G Inpu           | uts at 0.4V                   | $V_{I} = 0.4V$            |       |          | -0.36 | mA    |
|                     | G Input                              |           |                                                                                                      | $V_l = 0.4V$          |                               |                           | -0.36 |          |       |       |
| los                 | Short Circuit Outpu                  | t Current | V <sub>CC</sub> = Max. (                                                                             | Note 2)               |                               |                           | -30   | -60      | -130  | mA    |
| Icc                 | Supply Current                       |           | V <sub>CC</sub> = Max.                                                                               | Am71/81L              | .S95, Am71/                   | 81LS97                    |       | 16       | 26    | mA    |
| ·CC                 | cappy ounent                         |           | +CC - Wax.                                                                                           | Am71/81L              | .S96, Am71/                   | 81LS98                    |       | 13       | 21    | 1174  |

Notes: 1. All typical values are at  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ . 2. Not more than output should be shorted at a time, and duration of the short circuit should not exceed one second.

| SWITCHING CHARACTERISTICS $V_{CC} = 5.0V$ , $T_A = 25^{\circ}C$ |                                                     |                                |      |      |      |      | n71/81LS96<br>n71/81LS98 |      |       |  |
|-----------------------------------------------------------------|-----------------------------------------------------|--------------------------------|------|------|------|------|--------------------------|------|-------|--|
| Paramete                                                        | rs Description                                      | Test Conditions                | Min. | Тур. | Max. | Min. | Тур.                     | Max. | Units |  |
| t <sub>PLH</sub>                                                | Propagation Delay Time,<br>Low-to-High Level Output |                                |      | 11   | 16   |      | 6                        | 10   | ns    |  |
| t <sub>PHL</sub>                                                | Propagation Delay Time,<br>High-to-Low Level Output | $C_L = 15 pF, R_L = 2 k\Omega$ |      | 15   | 22   |      | 13                       | 17   | ns    |  |
| t <sub>ZH</sub>                                                 | Output Enable Time to High Level                    |                                |      | 16   | 25   |      | 17                       | 27   | ns    |  |
| t <sub>ZL</sub>                                                 | Output Enable Time to Low Level                     |                                |      | 13   | 20   |      | 16                       | 25   | ns    |  |
| t <sub>HZ</sub>                                                 | Output Disable Time from HIGH Level                 | 0 - 505 B - 0k0                |      | 13   | 20   |      | 13                       | 20   |       |  |
| t <sub>LZ</sub>                                                 | Output Disable Time from Low Level                  | $C_L = 5pF, R_L = 2k\Omega$    |      | 19   | 27   |      | 18                       | 27   | ns    |  |



ł

### ORDERING INFORMATION

| Package      | Temperature     | Order Number |             |             |             |  |  |  |
|--------------|-----------------|--------------|-------------|-------------|-------------|--|--|--|
| Туре         | Range           | Am71/81LS95  | Am71/81LS96 | Am71/81LS97 | Am71/81LS98 |  |  |  |
| Molded DIP   | 0°C to +70°C    | DM81LS95N    | DM81LS96N   | DM81LS97N   | DM81LS98N   |  |  |  |
| Hermetic DIP | 0°C to +70°C    | DM81LS95J    | DM81LS96J   | DM81LS97J   | DM81LS98J   |  |  |  |
| Hermetic DIP | -55°C to +125°C | DM71LS95J    | DM71LS96J   | DM71LS97J   | DM71LS98J   |  |  |  |
| Dice         | 0°C to +70°C    | AM81LS95X    | AM81LS96X   | AM81LS97X   | AM81LS98X   |  |  |  |
|              |                 |              |             |             |             |  |  |  |

4

## Am73/8303B Octal Three-State Inverting Bidirectional Transceiver

### DISTINCTIVE CHARACTERISTICS

- · 8-bit bidirectional data flow reduces system package count
- Three-state inputs/outputs for interfacing with bus-oriented systems
- PNP inputs reduce input loading
- V<sub>CC</sub>-1.15V V<sub>OH</sub> interfaces with TTL, MOS, and CMOS
- 48mA, 300pF bus drive capability
- Transmit/Receive and Chip Disable simplify control logic
- 20 pin ceramic and molded DIP package
- Low power 8mA per bidirectional bit
- Advanced Schottky processing

requirements


- · Bus port stays in hi-impedance state during power up/down
- 100% product assurance screening to MIL-STD-883

### GENERAL DESCRIPTION

The Am73/8303Bs are 8-bit three-state Schottky inverting transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 16mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a three-state condition.

The output high voltage (V<sub>OH</sub>) is specified at V<sub>CC</sub>-1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.



### Am73/8303B

### ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                      | -65°C to +150°C |
|------------------------------------------|-----------------|
| Supply Voltage                           | 7.0V            |
| Input Voltage                            | 5.5V            |
| Output Voltage                           | 5.5V            |
| Lead Temperature (Soldering, 10 seconds) | 300°C           |

### **ELECTRICAL CHARACTERISTICS**

The Following Conditions Apply Unless Otherwise Noted:

| Am7303B | $T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$ | $V_{CC}MIN = 4.5V$  | $V_{CC}MAX = 5.5V$  |
|---------|-------------------------------------------------|---------------------|---------------------|
| Am8303B | $T_A = 0^{\circ}C$ to $+70^{\circ}C$            | $V_{CC}MIN = 4.75V$ | $V_{CC}MAX = 5.25V$ |

### DC ELECTRICAL CHARACTERISTICS over operating temperature range

| arameters       |                                        |                                                   | Min.                            | Typ.<br>(Note 1)             | Max.                  | Units                |         |       |
|-----------------|----------------------------------------|---------------------------------------------------|---------------------------------|------------------------------|-----------------------|----------------------|---------|-------|
|                 |                                        | A PORT (                                          | (A <sub>0</sub> -A <sub>7</sub> | )                            |                       |                      |         | · ·   |
| VIH             | Logical "1" Input Voltage              | $CD = 0.8V, T/\overline{R} =$                     | 2.0V                            |                              | 2.0                   |                      |         | Volts |
| V               |                                        | CD = 0.8V,                                        | Amt                             | 303B                         |                       |                      | 0.8     | Volts |
| VIL             | Logical "0" Input Voltage              | $T/\overline{R} = 2.0V$                           | Am7                             | 303B                         |                       |                      | 0.7     | Voits |
| v –             | Legisel #1" Output Voltage             | CD = 0.8V,                                        | ЮН                              | = -0.4mA                     | V <sub>CC</sub> -1.15 | V <sub>CC</sub> -0.7 |         | Volts |
| v <sub>он</sub> | Logical "1" Output Voltage             | $T/\overline{R} = 0.8V$                           | ЮН                              | = -3.0mA                     | 2.7                   | 3.95                 |         | ¥0113 |
| <u>v.</u>       | Logical "0" Output Voltage             | CD = 0.8V,                                        | IOL                             | = 8mA                        |                       | 0.3                  | 0.4     | Volts |
| VOL             | Logical o Oliput voltage               | $T/\overline{R} = 0.8V$                           | Am8                             | 303B, I <sub>OL</sub> = 16mA |                       | 0.35                 | 0.50    | •010  |
| los             | Output Short Circuit Current           | $CD = 0.8V, T/\overline{R} = V_{CC} = MAX., Note$ |                                 | V <sub>O</sub> = 0V,         | -10                   | -38                  | -75     | mA    |
| Чн              | Logical "1" Input Current              | $CD = 0.8V, T/\overline{R} =$                     | 2.0V,                           | $V_1 = 2.7V$                 |                       | 0.1                  | 80      | μA    |
| 4               | Input Current at Maximum Input Voltage | $CD = 2.0V, V_{CC}$                               | = MAX                           | $V_{I} = V_{CC} MAX.$        |                       |                      | 1       | mA    |
| 41              | Logical "0" Input Current              | $CD = 0.8V, T/\overline{R} =$                     | 2.0V,                           | $V_{I} = 0.4V$               |                       | -70                  | -200    | μA    |
| Vc              | Input Clamp Voltage                    | $CD = 2.0V, I_{IN} =$                             | -12m                            | Ă                            |                       | -0.7                 | -1.5    | Volts |
|                 |                                        | CD = 2.0V                                         |                                 | $V_0 = 0.4V$                 |                       |                      | -200    | μA    |
| <sup>1</sup> 0D | Output/Input Three-State Current       | CD = 2.0V                                         |                                 | $V_0 = 4.0V$                 |                       |                      | 80      | μη    |
|                 |                                        | B PORT (                                          | B0-B7                           | )                            |                       |                      |         |       |
| VIH             | Logical "1" Input Voltage              | $CD = 0.8V, T/\overline{R} =$                     | 0.8V                            |                              | 2.0                   |                      |         | Volts |
| v               | Logical "0" Input Voltage              | $CD = 0.8V, T/\overline{R} = 0.8V$                |                                 | Am8303B                      |                       |                      | 0.8     | Volts |
| VIL             | Logical o Input voltage                | CD = 0.6V, 1/H =                                  | 0.80                            | Am7303B                      |                       |                      | 0.7     | V0103 |
|                 |                                        |                                                   | $I_{OH} = -0.4mA$               | V <sub>CC</sub> -1.15        |                       |                      |         |       |
| V <sub>OH</sub> | VOH Logical "1" Output Voltage         | $CD = 0.8V, T/\overline{R} =$                     | 2.0V                            | $I_{OH} = -5mA$              | 2.7                   | 3.9                  |         | Volts |
|                 |                                        |                                                   |                                 | I <sub>OH</sub> = -10mA      | 2.4                   | 3.6                  |         |       |
| V <sub>OL</sub> | Logical "0" Output Voltage             | $CD = 0.8V, T/\overline{R} =$                     | 2.0V                            | $I_{OL} = 20 \text{mA}$      |                       | 0.3                  | 0.4     | Volts |
|                 |                                        | CD = 0.8V, T/R =                                  |                                 | OL IOL                       |                       | 0.4                  | 0.5     |       |
| los             | Output Short Circuit Current           | $V_{CC} = MAX., Not$                              |                                 | v <sub>0</sub> = 0v,         | -25                   | -50                  | -150    | mA    |
| կս              | Logical "1" Input Current              | $CD = 0.8V, T/\overline{R} =$                     | _                               | V <sub>I</sub> = 2.7V        |                       | 0.1                  | 80      | μA    |
| 4               | Input Current at Maximum Input Voltage | $CD = 2.0V, V_{CC}$                               | = MAX                           | $v_{I} = V_{CC} MAX.$        |                       |                      | 1       | mA    |
| I <sub>IL</sub> | Logical "0" Input Current              | $CD = 0.8V, T/\overline{R} =$                     | 0.8V,                           | $V_{I} = 0.4V$               |                       | -70                  | -200    | μA    |
|                 | Input Clamp Voltage                    | $CD = 2.0V, I_{IN} =$                             |                                 |                              |                       | -0.7                 | -1.5    | Volts |
|                 |                                        | CD = 2.0V                                         |                                 | $V_0 = 0.4V$                 |                       |                      | -200    |       |
| OD              | Output/Input Three-State Current       | CD = 2.0V                                         |                                 | $V_0 = 4.0V$                 |                       |                      | 200     | μA    |
|                 |                                        | CONTROL INP                                       | UTS C                           | D, T/R                       |                       |                      |         |       |
| VIH             | Logical "1" Input Voltage              |                                                   |                                 |                              | 2.0                   |                      |         | Volts |
| VIL             | Logical "0" Input Voltage              |                                                   |                                 |                              |                       |                      | 0.8     | Volts |
| Чн              | Logical "1" Input Current              | V <sub>I</sub> = 2.7V                             |                                 |                              |                       | 0.5                  | 20      | μA    |
| 4               | Input Current at Maximum Input Voltage | V <sub>CC</sub> = MAX., V <sub>I</sub> =          | = V <sub>CC</sub>               | MAX.                         |                       |                      | 1.0     | mA    |
| 1 <sub>IL</sub> | Logical "0" Input Current              | $V_{I} = 0.4V$                                    |                                 | T/R<br>CD                    |                       | -0.1<br>-0.25        | 25<br>5 | mA    |
| Vc              | Input Clamp Voltage                    | $I_{IN} = -12mA$                                  |                                 |                              |                       | -0.23                | -1.5    | Volts |
| ·u              | mper olamp tollago                     | POWER SUPPL                                       | V CU                            | REENT                        |                       |                      | 1.5     | +0113 |
|                 |                                        | $CD = 2.0V, V_{CC} =$                             |                                 |                              | · · · · ·             | 60                   | 130     |       |
| Icc             | Power Supply Current                   | $CD = 2.00, V_{CC} = CD = V_{INA} = 0.4V_{CC}$    |                                 |                              |                       | 80                   | 130     | mA    |



## Am73/8303B


## AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0V$ , $T_A = 25^{\circ}C$ )


| Parameters         | Description                                                                         | Test Conditions                                                                                                                                                                                                                               | Min.        | Typ.<br>(Note 1) | Max. | Units |
|--------------------|-------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|------------------|------|-------|
|                    | A POR                                                                               | T DATA/MODE SPECIFICATIONS                                                                                                                                                                                                                    |             |                  |      |       |
| <sup>t</sup> PDHLA | Propagation Delay to a Logical "0" from<br>B Port to A Port                         | CD = 0.4V, T/ $\overline{R}$ = 0.4V (Figure 1)<br>R <sub>1</sub> = 1k, R <sub>2</sub> = 5k, C <sub>1</sub> = 30pF                                                                                                                             |             | 8                |      | ns    |
| <sup>t</sup> PDLHA | Propagation Delay to a Logical "1" from<br>B Port to A Port                         | $CD = 0.4V, T/\overline{R} = 0.4V$ (Figure 1)<br>$R_1 = 1k, R_2 = 5k, C_1 = 30pF$                                                                                                                                                             |             | 7                |      | ns    |
| <sup>t</sup> PLZA  | Propagation Delay from a Logical "0" to<br>Three-State from CD to A Port            | $B_0$ to $B_7 = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 3)<br>$S_3 = 1$ , $R_5 = 1$ k, $C_4 = 15$ pF                                                                                                                                          |             | 11               |      | ns    |
| <sup>t</sup> PHZA  | Propagation Delay from a Logical "1" to<br>Three-State from CD to A Port            | $B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3)<br>$S_3 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$                                                                                                                                           |             | 8                |      | ns    |
| t <sub>PZLA</sub>  | Propagation Delay from Three-State to<br>a Logical "0" from CD to A Port            | $B_0$ to $B_7 = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 3)<br>$S_3 = 1$ , $R_5 = 1$ k, $C_4 = 30$ pF                                                                                                                                          |             | 27               |      | ns    |
| t <sub>PZHA</sub>  | Propagation Delay from Three-State to<br>a Logical "1" from CD to A Port            | $B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3)<br>$S_3 = 0$ , $R_5 = 5k$ , $C_4 = 30pF$                                                                                                                                           |             | 19               |      | ns    |
|                    |                                                                                     | T DATA/MODE SPECIFICATIONS                                                                                                                                                                                                                    |             |                  |      | 1     |
| t <sub>PDHLB</sub> | Propagation Delay to a Logical "0" from<br>A Port to B Port                         | $\label{eq:cd} \begin{array}{c} CD = 0.4V, \mbox{ T/R} = 2.4V \mbox{ (Figure 1)} \\ \hline R_1 = 100\Omega, \mbox{ R}_2 = 1k, \mbox{ C}_1 = 300\mbox{ pF} \end{array}$                                                                        |             | 12               |      | ns    |
|                    |                                                                                     | $R_1 = 667\Omega, R_2 = 5k, C_1 = 45pF$                                                                                                                                                                                                       |             | 7                |      |       |
|                    | Propagation Delay to a Logical "1" from<br>A Port to B Port                         | $ \begin{array}{c} \text{CD} = \ 0.4 \text{V}, \ \text{T}\overline{\text{R}} = \ 2.4 \text{V} \ (\text{Figure 1}) \\ \hline \text{R}_1 = \ 100 \Omega, \ \text{R}_2 = \ 1 \text{k}, \ \text{C}_1 = \ 300 \text{pF} \end{array} $              |             | 10               |      | ns    |
|                    |                                                                                     | $R_1 = 667\Omega, R_2 = 5k, C_1 = 45pF$                                                                                                                                                                                                       |             | 7                |      |       |
| t <sub>PLZB</sub>  | Propagation Delay from a Logical "0" to<br>Three-State from CD to B Port            | $A_0$ to $A_7 = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)<br>$S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$                                                                                                                                           |             | 13               |      | ns    |
| <sup>t</sup> рнzв  | Propagation Delay from a Logical "1" to<br>Three-State from CD to B Port            | $A_0$ to $A_7 = 2.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)<br>$S_3 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$                                                                                                                                           |             | 8                |      | ns    |
| t <sub>PZLB</sub>  | Propagation Delay from Three-State to<br>a Logical "0" from CD to B Port            | $A_0$ to $A_7 = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)<br>S <sub>3</sub> = 1, R <sub>5</sub> = 100 $\Omega$ , C <sub>4</sub> = 300pF                                                                                                      |             | 32               |      | ns    |
|                    | a Logical o nom CD to B Fort                                                        | $S_3 = 1, R_5 = 667\Omega, C_4 = 45pF$                                                                                                                                                                                                        |             | 16               |      | 1     |
| <sup>t</sup> РZHB  | Propagation Delay from Three-State to                                               | $A_0$ to $A_7 = 2.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)<br>S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 300pF                                                                                                                 |             | 26               |      | ns    |
|                    | a Logical "1" from CD to B Port                                                     | $S_3 = 0, R_5 = 667\Omega, C_4 = 45pF$                                                                                                                                                                                                        |             | 14               |      | 1     |
|                    | TRANSMI                                                                             | RECEIVE MODE SPECIFICATIONS                                                                                                                                                                                                                   | · · · · · · | - <b>I</b>       |      |       |
| <sup>t</sup> PHZR  | Propagation Delay from a Logical "1" to Three-State from $T/\overline{R}$ to A Port | $\begin{array}{l} \text{CD} = 0.4 \text{V} \mbox{ (Figure 2)} \\ \text{S}_1 = 1, \mbox{ R}_4 = 100 \Omega, \mbox{ C}_3 = 300 \mbox{pF} \\ \text{S}_2 = 0, \mbox{ R}_3 = 1 \mbox{k}, \mbox{ C}_2 = 15 \mbox{pF} \end{array}$                   |             | 7                |      | ns    |
| <sup>t</sup> PLZR  | Propagation Delay from a Logical "0" to Three-State from $T/\overline{R}$ to A Port | $\begin{array}{l} \text{CD} = 0.4 \text{V} \text{ (Figure 2)} \\ \text{S}_1 = 0,  \text{R}_4 = 1 \text{k},  \text{C}_3 = 300 \text{pF} \\ \text{S}_2 = 1,  \text{R}_3 = 1 \text{k},  \text{C}_2 = 15 \text{pF} \end{array}$                   |             | 10               |      | ns    |
| <sup>t</sup> рнzт  | Propagation Delay from a Logical "1" to Three-State from $T/\overline{R}$ to B Port | $\begin{array}{l} \text{CD} = \ 0.4 \text{V} \ (\text{Figure 2}) \\ \text{S}_1 = \ 0, \ \text{R}_4 = \ 1 \text{k}, \ \text{C}_3 = \ 15 \text{pF} \\ \text{S}_2 = \ 1, \ \text{R}_3 = \ 5 \text{k}, \ \text{C}_2 = \ 30 \text{pF} \end{array}$ |             | 16               |      | ns    |
| <sup>t</sup> PLZT  | Propagation Delay from a Logical "0" to Three-State from $T/\overline{R}$ to B Port | CD = 0.4V (Figure 2)<br>S <sub>1</sub> = 1, R <sub>4</sub> = 1k, C <sub>3</sub> = 15pF<br>S <sub>2</sub> = 0, R <sub>3</sub> = 1k, C <sub>2</sub> = 30pF                                                                                      |             | 17               |      | ns    |
| t <sub>PRL</sub>   | Propagation Delay from Transmit Mode to a Logical "0", $T/R$ to A Port              | t <sub>PRL</sub> = t <sub>PHZT</sub> + t <sub>PDHLA</sub>                                                                                                                                                                                     |             | 23               |      | ns    |
| t <sub>PRH</sub>   | Propagation Delay from Transmit Mode to a Logical "1", $T/\overline{R}$ to A Port   | tprh = tplzt + tpdlha                                                                                                                                                                                                                         |             | 28               |      | ns    |
| t <sub>PTL</sub>   | Propagation Delay from Receive Mode to a Logical "0", T/R to B Port                 | t <sub>PTL</sub> = t <sub>PHZR</sub> + t <sub>PDHLB</sub>                                                                                                                                                                                     |             | 23               |      | ns    |
| t <sub>РТН</sub>   | Propagation Delay from Receive Mode<br>to a Logical "1", T/R to B Port              | tpth = tplzr + tpdlhb                                                                                                                                                                                                                         |             | 24               |      | ns    |

Notes: 1. All typical values given are for  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ . 2. Only one output at a time should be shorted.

| FUNCTIO          | ONAL T | ABLE     |      |
|------------------|--------|----------|------|
| Inputs           | С      | ondition | ns   |
| Chip Disable     | 0      | 0        | 1    |
| Transmit/Receive | 0      | 1        | X    |
| A Port           | Out    | In       | HI-Z |
| B Port           | In     | Out      | HI-Z |







| Package<br>Type | Temperature<br>Range | Order<br>Number |
|-----------------|----------------------|-----------------|
| Hermetic DIP    | -55°C to +125°C      | DP7303BJ        |
| Hermetic DIP    | 0°C to +70°C         | DP8303BJ        |
| Molded DIP      | 0°C to +70°C         | DP8303BN        |
| Dice            | 0°C to +70°C         | AM8303BX        |

## Am73/8304B Octal Three-State Bidirectional Transceiver

### DISTINCTIVE CHARACTERISTICS


- 8-bit bidirectional data flow reduces system package count
- Three-state inputs/outputs for interfacing with bus-oriented systems
- PNP inputs reduce input loading
- V<sub>CC</sub>-1.15V V<sub>OH</sub> interfaces with TTL, MOS, and CMOS
- 48mA, 300pF bus drive capability
- Transmit/Receive and Chip Disable simplify control logic
- 20 pin ceramic and molded DIP package
- Low power 8mA per bidirectional bit
- Advanced Schottky processing
- · Bus port stays in hi-impedance state during power up/down
- 100% product assurance screening to MIL-STD-883 requirements

### **GENERAL DESCRIPTION**

The Am73/8304Bs are 8-bit three-state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 16mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a three-state condition.

The output high voltage (V<sub>OH</sub>) is specified at V<sub>CC</sub>-1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.



4

## Am73/8304B

## ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

| -65°C to +150°C |
|-----------------|
| 7.0V            |
| 5.5V            |
| 5.5V            |
| 300°C           |
|                 |

## **ELECTRICAL CHARACTERISTICS**

The Following Conditions Apply Unless Otherwise Noted:

| Am7304B | $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ | $V_{CC}MIN = 4.5V$  | $V_{CC}MAX = 5.5V$  |
|---------|------------------------------------------------|---------------------|---------------------|
| Am8304B | $T_A = 0^{\circ}C$ to $+70^{\circ}C$           | $V_{CC}MIN = 4.75V$ | $V_{CC}MAX = 5.25V$ |

## DC ELECTRICAL CHARACTERISTICS over operating temperature range

| arameter        | CTRICAL CHARACTERISTICS                |                                                               | Condit                            | -                           | Min.                                  | Typ.<br>(Note 1)     | Max.  | Units |  |
|-----------------|----------------------------------------|---------------------------------------------------------------|-----------------------------------|-----------------------------|---------------------------------------|----------------------|-------|-------|--|
|                 |                                        | A PORT                                                        | (A <sub>0</sub> -A <sub>7</sub> ) |                             |                                       |                      |       |       |  |
| VIH             | Logical "1" Input Voltage              | CD = VIL MAX., T/                                             | R = 2.0                           | 1                           | 2.0                                   |                      |       | Volts |  |
|                 |                                        | $CD = V_{IL} MAX.,$                                           | Am83                              | 04B                         |                                       |                      | 0.8   | Valta |  |
| VIL             | Logical "0" Input Voltage              | T/R = 2.0V                                                    | Am73                              | 04B                         |                                       |                      | 0.7   | Volts |  |
|                 |                                        | $C\underline{D} = V_{IL} MAX.,$                               | •он =                             | -0.4mA                      | V <sub>CC</sub> -1.15                 | V <sub>CC</sub> -0.7 |       | Malka |  |
| V <sub>OH</sub> | Logical "1" Output Voltage             | T/R = 8.0V                                                    |                                   | -3.0mA                      | 2.7                                   | 3.95                 |       | Volts |  |
|                 |                                        | CD = VIL MAX.,                                                | I <sub>OL</sub> =                 | 8mA                         |                                       | 0.3                  | 0.4   | Volts |  |
| VOL             | Logical "0" Output Voltage             | $T/\overline{R} = 8.0V$                                       | Am83                              | 04B, I <sub>OL</sub> = 16mA |                                       | 0.35                 | 0.50  | VOIIS |  |
| los             | Output Short Circuit Current           | CD = V <sub>IL</sub> MAX., T/<br>V <sub>CC</sub> = MAX., Note |                                   | /, V <sub>O</sub> = 0V,     | -10                                   | -38                  | -75   | mA    |  |
| ін              | Logical "1" Input Current              | $CD = V_{IL} MAX., T/\overline{R} = 2.0V, V_I = 2.7V$         |                                   |                             | 0.1                                   | 80                   | μA    |       |  |
| l <sub>1</sub>  | Input Current at Maximum Input Voltage | $CD = 2.0V, V_{CC} =$                                         | MAX., V                           | I = V <sub>CC</sub> MAX.    |                                       |                      | 1     | mA    |  |
| կլ              | Logical "0" Input Current              | CD = VIL MAX., T/                                             | Ř = 2.0∖                          | /, V <sub>I</sub> = 0.4V    |                                       | -70                  | -200  | μA    |  |
| Vc              | Input Clamp Voltage                    | CD = 2.0V, IIN = -                                            | -12mA                             |                             |                                       | -0.7                 | -1.5  | Volts |  |
|                 | Output/lineat These Obsta Output       |                                                               |                                   | $V_0 = 0.4V$                |                                       |                      | -200  |       |  |
| lod             | Output/Input Three-State Current       | CD = 2.0V                                                     |                                   | $V_0 = 4.0V$                |                                       |                      | 80    | μA    |  |
|                 |                                        | B PORT                                                        | (B <sub>0</sub> -B <sub>7</sub> ) |                             |                                       | LL                   |       |       |  |
| VIH             | Logical "1" Input Voltage              | CD = VIL MAX., T/                                             | $\vec{R} = V_{IL}$                | MAX.                        | 2.0                                   |                      |       | Volte |  |
|                 |                                        | $CD = V_{IL} MAX.,$                                           |                                   | Am8304B                     |                                       |                      | 0.8   |       |  |
| VIL             | Logical "0" Input Voltage              | $T/\overline{R} = V_{IL} MAX.$                                |                                   | Am7304B                     |                                       |                      | 0.7   | Volts |  |
|                 |                                        |                                                               |                                   | I <sub>OH</sub> = -0.4mA    | V <sub>CC</sub> -1.15                 | V-0-08               |       |       |  |
| V <sub>OH</sub> | H Logical "1" Output Voltage           | CD = V <sub>IL</sub> MAX., T/F                                | ₹ = 2.0V                          |                             | 2.7                                   | 3.9                  |       | Volts |  |
| - On            |                                        | •= •¡Ľ,,                                                      |                                   | $I_{OH} = -10 \text{mA}$    | 2.4                                   | 3.6                  |       |       |  |
|                 |                                        |                                                               |                                   | 1 20mA                      |                                       | 0.3                  | 0.4   |       |  |
| VOL             | Logical "0" Output Voltage             | CD = V <sub>IL</sub> MAX., T/F                                | R = 2.0V                          | I <sub>OL</sub> = 48mA      |                                       | 0.4                  | 0.5   | Volts |  |
| los             | Output Short Circuit Current           | CD = V <sub>1L</sub> MAX., T/<br>V <sub>CC</sub> = MAX., Note | R = 2.0\<br>2                     |                             | -25                                   | -50                  | - 150 | mA    |  |
| Чн              | Logical "1" Input Current              | CD = VIL MAX., T/                                             | $\vec{R} = V_{IL}$                | MAX., V <sub>1</sub> = 2.7V |                                       | 0.1                  | 80    | μΑ    |  |
| li              | Input Current at Maximum Input Voltage | $CD = 2.0V, V_{CC} =$                                         | MAX., V                           | $I = V_{CC} MAX.$           |                                       |                      | 1     | mA    |  |
| կլ              | Logical "0" Input Current              | CD = VIL MAX., T/                                             |                                   |                             |                                       | -70                  | -200  | μA    |  |
| Vc              | Input Clamp Voltage                    | CD = 2.0V, I <sub>IN</sub> = -                                |                                   |                             |                                       | -0.7                 | -1.5  | Volts |  |
|                 |                                        |                                                               |                                   | $V_{0} = 0.4V$              |                                       |                      | -200  |       |  |
| lod             | Output/Input Three-State Current       | CD = 2.0V                                                     |                                   | $V_0 = 4.0V$                |                                       |                      | 200   | μA    |  |
|                 |                                        | CONTROL INF                                                   | UTS C                             | D, T/R                      |                                       |                      |       |       |  |
| VIH             | Logical "1" Input Voltage              |                                                               |                                   | ·                           | 2.0                                   |                      |       | Volts |  |
|                 |                                        | ······                                                        |                                   | Am8304B                     |                                       |                      | 0.8   |       |  |
| VIL             | Logical "0" Input Voltage              |                                                               |                                   | Am7304B                     |                                       |                      | 0.7   | Volts |  |
| կլ              | Logical "1" Input Current              | V <sub>1</sub> = 2.7V                                         |                                   |                             |                                       | 0.5                  | 20    | μA    |  |
| <u>lj</u>       | Input Current at Maximum Input Voltage | V <sub>CC</sub> = MAX., V <sub>I</sub> =                      | V <sub>CC</sub> MA                | Х.                          |                                       |                      | 1.0   | mA    |  |
|                 |                                        |                                                               |                                   | T/R                         |                                       | -0.1                 | -,25  |       |  |
| l <sub>iL</sub> | Logical "0" Input Current              | $V_{I} = 0.4V$                                                |                                   | CD                          |                                       | -0.25                | 5     | mA    |  |
| vc              | Input Clamp Voltage                    | $l_{IN} = -12mA$                                              |                                   |                             |                                       | -0.8                 | -1.5  | Volts |  |
|                 |                                        | POWER SUPP                                                    | LY CUF                            | RENT                        |                                       | J.                   |       | l     |  |
|                 |                                        | CD = 2.0V, V <sub>CC</sub> =                                  |                                   |                             | · · · · · · · · · · · · · · · · · · · | 60                   | 100   |       |  |
| lcc             | Power Supply Current                   | $CD = V_{INA} = 0.4V$                                         |                                   |                             |                                       | 80                   | 130   | mA    |  |

## AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0V$ , $T_A = 25^{\circ}C$ )


| Parameters         | Description                                                                         | Test Conditions                                                                                                                                                                                                            | Min. | Typ.<br>(Note 1) | Max. | Units |
|--------------------|-------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------------------|------|-------|
|                    | A POR                                                                               | T DATA/MODE SPECIFICATIONS                                                                                                                                                                                                 |      |                  |      |       |
| <sup>t</sup> PDHLA | Propagation Delay to a Logical "0" from<br>B Port to A Port                         | CD = 0.4V, $T/\overline{R}$ = 0.4V (Figure 1)<br>R <sub>1</sub> = 1k, R <sub>2</sub> = 5k, C <sub>1</sub> = 30pF                                                                                                           | 1    | 14               | 18   | ns    |
| <sup>t</sup> PDLHA | Propagation Delay to a Logical "1" from<br>B Port to A Port                         | $CD = 0.4V, T/\overline{R} = 0.4V$ (Figure 1)<br>$R_1 = 1k, R_2 = 5k, C_1 = 30pF$                                                                                                                                          |      | 13               | 18   | ns    |
| t <sub>PLZA</sub>  | Propagation Delay from a Logical "0" to<br>Three-State from CD to A Port            | $B_0$ to $B_7 = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 3)<br>$S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$                                                                                                                        |      | 11               | 15   | ns    |
| <sup>t</sup> PHZA  | Propagation Delay from a Logical "1" to<br>Three-State from CD to A Port            | $B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3)<br>$S_3 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$                                                                                                                        |      | 8                | 15   | ns    |
| <sup>t</sup> PZLA  | Propagation Delay from Three-State to<br>a Logical "0" from CD to A Port            | $B_0$ to $B_7 = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 3)<br>$S_3 = 1$ , $R_5 = 1$ k, $C_4 = 30$ pF                                                                                                                       |      | 27               | 35   | ns    |
| <sup>t</sup> PZHA  | Propagation Delay from Three-State to<br>a Logical "1" from CD to A Port            | B <sub>0</sub> to B <sub>7</sub> = 2.4V, $T/\overline{R}$ = 0.4V (Figure 3)<br>S <sub>3</sub> = 0, R <sub>5</sub> = 5k, C <sub>4</sub> = 30pF                                                                              |      | 19               | 25   | ns    |
|                    | B POR                                                                               | T DATA/MODE SPECIFICATIONS                                                                                                                                                                                                 | 1    |                  |      |       |
| t <sub>PDHLB</sub> | Propagation Delay to a Logical "0" from<br>A Port to B Port                         | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$                                                                                                                                                                     | -    | 18               | 23   | ns    |
|                    |                                                                                     | $R_1 = 667\Omega, R_2 = 5k, C_1 = 45pF$                                                                                                                                                                                    |      | 11               | 18   |       |
| <sup>t</sup> PDLHB | Propagation Delay to a Logical "1" from<br>A Port to B Port                         | CD = 0.4V, T/ $\overline{R}$ = 2.4V (Figure 1)<br>R <sub>1</sub> = 100 $\Omega$ , R <sub>2</sub> = 1k, C <sub>1</sub> = 300pF                                                                                              |      | 16               | 23   | ns    |
|                    |                                                                                     | $R_1 = 667\Omega, R_2 = 5k, C_1 = 45pF$                                                                                                                                                                                    |      | 11               | 18   |       |
| t <sub>PLZB</sub>  | Propagation Delay from a Logical "0" to<br>Three-State from CD to B Port            | $A_0$ to $A_7 = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)<br>$S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$                                                                                                                        |      | 13               | 18   | ns    |
| t <sub>PHZB</sub>  | Propagation Delay from a Logical "1" to<br>Three-State from CD to B Port            | $A_0$ to $A_7 = 2.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)<br>$S_3 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$                                                                                                                        |      | 8                | 15   | ns    |
| t <sub>PZLB</sub>  | Propagation Delay from Three-State to<br>a Logical "0" from CD to B Port            | $A_0$ to $A_7 = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)<br>$S_3 = 1$ , $R_5 = 100\Omega$ , $C_4 = 300$ pF                                                                                                               |      | 32               | 40   | ns    |
|                    | a Logical O Irom CD to B Fort                                                       | $S_3 = 1, R_5 = 667\Omega, C_4 = 45pF$                                                                                                                                                                                     |      | 16               | 22   | 1     |
| <sup>t</sup> рzнв  | Propagation Delay from Three-State to                                               | $A_0$ to $A_7 = 2.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)<br>$S_3 = 0$ , $R_5 = 1$ k, $C_4 = 300$ pF                                                                                                                      | -    | 26               | 35   | ns    |
|                    | a Logical "1" from CD to B Port                                                     | $S_3 = 0, R_5 = 667\Omega, C_4 = 45pF$                                                                                                                                                                                     |      | 14               | 22   | 1     |
|                    | TRANSMI                                                                             | RECEIVE MODE SPECIFICATIONS                                                                                                                                                                                                | I    | -ll              |      | 1     |
| t <sub>PHZR</sub>  | Propagation Delay from a Logical "1" to Three-State from $T/\overline{R}$ to A Port | $\begin{array}{l} \text{CD}=0.4\text{V} \mbox{ (Figure 2)} \\ \text{S}_1=1, \mbox{ R}_4=100\Omega, \mbox{ C}_3=300 \mbox{pF} \\ \text{S}_2=0, \mbox{ R}_3=1 \mbox{k}, \mbox{ C}_2=15 \mbox{pF} \end{array}$                |      | 7                | 12   | ns    |
| <sup>t</sup> PLZR  | Propagation Delay from a Logical "0" to Three-State from $T/\overline{R}$ to A Port | $\begin{array}{l} CD = 0.4V \mbox{ (Figure 2)} \\ S_1 = 0, \mbox{ R}_4 = 1k, \mbox{ C}_3 = 300 \mbox{ pF} \\ S_2 = 1, \mbox{ R}_3 = 1k, \mbox{ C}_2 = 15 \mbox{ pF} \end{array}$                                           |      | 10               | 14   | ns    |
| <sup>t</sup> PHZT  | Propagation Delay from a Logical "1" to Three-State from $T/\overline{R}$ to B Port | $\begin{array}{l} \text{CD} = 0.4 \text{V} \mbox{ (Figure 2)} \\ \text{S}_1 = 0, \mbox{ R}_4 = 1 \text{k}, \mbox{ C}_3 = 15 \text{pF} \\ \text{S}_2 = 1, \mbox{ R}_3 = 5 \text{k}, \mbox{ C}_2 = 30 \text{pF} \end{array}$ |      | 16               | 22   | ns    |
| <sup>t</sup> PLZT  | Propagation Delay from a Logical "0" to Three-State from $T/\overline{R}$ to B Port | $\begin{array}{l} \text{CD} = 0.4 \text{V} \mbox{ (Figure 2)} \\ \text{S}_1 = 1, \mbox{ R}_4 = 1 \text{k}, \mbox{ C}_3 = 15 \text{pF} \\ \text{S}_2 = 0, \mbox{ R}_3 = 1 \text{k}, \mbox{ C}_2 = 30 \text{pF} \end{array}$ |      | 17               | 22   | ns    |
| t <sub>PRL</sub>   | Propagation Delay from Transmit Mode to a Logical "0", T/R to A Port                | $t_{PRL} = t_{PHZT} + t_{PDHLA}$                                                                                                                                                                                           |      | 25               | 40   | ns    |
| t <sub>PRH</sub>   | Propagation Delay from Transmit Mode to a Logical "1", $T/\overline{R}$ to A Port   | tprh = tplzt + tpdlha                                                                                                                                                                                                      |      | 30               | 40   | ns    |
| t <sub>PTL</sub>   | Propagation Delay from Receive Mode to a Logical "0", $T/\overline{R}$ to B Port    | tptl = tphzr + tpdhlb                                                                                                                                                                                                      |      | 25               | 35   | ns    |
| t <sub>РTH</sub>   | Propagation Delay from Receive Mode to a Logical "1", $T/R$ to B Port               | t <sub>PTH</sub> = t <sub>PLZR</sub> + t <sub>PDLHB</sub>                                                                                                                                                                  |      | 26               | 35   | ns    |

Notes: 1. All typical values given are for  $V_{CC}$  = 5.0V and  $T_A$  = 25°C. 2. Only one output at a time should be shorted.


| FUNCTI           | ÓNAL 1 | ABLE      |      |
|------------------|--------|-----------|------|
| Inputs           | C      | Condition | ns   |
| Chip Disable     | 0      | 0         | 1    |
| Transmit/Receive | 0      | 1         | X    |
| A Port           | Out    | In        | HI-Z |
| B Port           | In     | Out       | HI-Z |



Am73/8304B



## Am73/8304B



DIE SIZE 0.066" x 0.086"

## ORDERING INFORMATION

| Package                                            | Temperature                                                                     | Order                                        |
|----------------------------------------------------|---------------------------------------------------------------------------------|----------------------------------------------|
| Type                                               | Range                                                                           | Number                                       |
| Hermetic DIP<br>Hermetic DIP<br>Molded DIP<br>Dice | -55°C to +125°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C | DP7304BJ<br>DP8304BJ<br>DP8304BN<br>AM8304BX |

4

## Am78/8820.Am78/8820A

**Dual Differential Line Receivers** 

#### **Distinctive Characteristics:**

- Dual differential receiver pin-for-pin equivalent to the National 78/8820 and 78/8820A
- 500mV sensitivity at ±3V common mode 1V sensitivity at ±15V common mode

#### FUNCTIONAL DESCRIPTION


The Am78/8820 and Am78/8820A are dual differential line receivers designed to receive digital data from transmission lines and provide up to 15 volts of common mode rejection with a single 5-volt supply.


The device would normally be used in systems using twisted pair lines for connection, with each receiver having a terminating resistor included. The receivers respond to small differential signals and reject considerable amounts of common mode noise.

Each receiver has a strobe that enables the output and a response control that allows the time constant of the output circuit to be controlled by an external capacitor and give noise rejection of high frequency noise and short logic spikes.

Companion differential line drivers are the Am78/8830, Am78/8831 and Am78/8832.


- Single 5-volt supply
- Frequency response control, strobe and internal terminating resistor
- 100% reliability assurance testing in compliance with MIL-STD-883





#### ORDERING INFORMATION

| Package<br>Type   | Temperature<br>Range | Am78/<br>8820<br>Order<br>Number | Am78/<br>8820A<br>Order<br>Number |
|-------------------|----------------------|----------------------------------|-----------------------------------|
| Molded DIP        | 0°C to +75°C         | DM8820N                          | DM8820AN                          |
| Hermetic DIP      | 0°C to +75°C         | DM8820J                          | DM8820AJ                          |
| Dice              | 0°C to +75°C         | AM8820X                          | AM8820AX                          |
| Hermetic DIP      | –55°C to +125°C      | DM7820J                          | DM7820AJ                          |
| Hermetic Flat Pak | –55°C to +125°C      | DM7820W                          | DM7820AW                          |
| Dice              | –55°C to +125°C      | AM7820X                          | AM7820AX                          |



## Am7820 • Am8820

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| m8820A<br>m7820A | $T_A = 0^{\circ}C \text{ to } +75^{\circ}C \qquad V_{CC} = 5.0$<br>$T_A = -55^{\circ}C \text{ to } +125^{\circ}C \qquad V_{CC} = 5.0$ | $V \pm 5\%$ $V_{CM} = -15V \text{ to } +15V$<br>$V \pm 10\%$ $V_{CM} = -15V \text{ to } +15V$ |      |              |       |       |  |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|------|--------------|-------|-------|--|
| arameters        | Description                                                                                                                           | Test Conditions                                                                               | Min. | Typ.(Note 1) | Max.  | Units |  |
| VOH              | Output HIGH Voltage                                                                                                                   | I <sub>OH</sub> ≤ 0.2mA                                                                       | 2.5  | 4.0          | 5.5   | Volts |  |
| VOL              | Output LOW Voltage                                                                                                                    | I <sub>OL</sub> ≤ 3.5mA                                                                       | 0    |              | 0.4   | Volts |  |
|                  |                                                                                                                                       | V <sub>CM</sub> = 0V                                                                          |      | +0.06        | +0.5  |       |  |
| <b>M</b>         | Differential Threshold Voltage                                                                                                        | –15V≤V <sub>CM</sub> ≤+15V                                                                    |      | +0.06        | +1.0  |       |  |
| VTH              | Differential infestiold voltage                                                                                                       | V <sub>CM</sub> = 0V                                                                          | -0.5 | -0.08        |       | Volts |  |
|                  |                                                                                                                                       | –15V≤V <sub>CM</sub> ≤+15V                                                                    | -1.0 | -0.08        |       |       |  |
| Чн               | Strobe Input HIGH Current                                                                                                             | VSTROBE = 5.5V                                                                                |      | 0.01         | 5.0   | μA    |  |
| ЧĻ               | Strobe Input LOW Current                                                                                                              | V <sub>STROBE</sub> = 0.4V                                                                    | -1.4 | -1.0         |       | mA    |  |
|                  |                                                                                                                                       | V <sub>CM</sub> = +15V                                                                        |      | +3.0         | +4.2  |       |  |
| IN INV           | Inverting Input Current                                                                                                               | V <sub>CM</sub> = 0V                                                                          | -0.5 | 0            |       | mA    |  |
|                  |                                                                                                                                       | V <sub>CM</sub> = -15V                                                                        | -4.2 | -3.0         |       | 1     |  |
|                  |                                                                                                                                       | V <sub>CM</sub> = +15V                                                                        |      | +5.0         | +7.0  |       |  |
|                  | Non-Inverting Input Current                                                                                                           | V <sub>CM</sub> = 0V                                                                          | 1.6  | -1.0         |       | mA    |  |
|                  |                                                                                                                                       | V <sub>CM</sub> = -15V                                                                        | -9.8 | -7.0         |       | 1     |  |
|                  |                                                                                                                                       | V <sub>CM</sub> = +15V                                                                        |      | +3.9         | +7.0  |       |  |
| ICC              | Power Supply Current<br>(Each Receiver)                                                                                               | V <sub>CM</sub> = 0V                                                                          |      | +6.5         | +10.2 | mA    |  |
|                  |                                                                                                                                       | V <sub>CM</sub> = -15V                                                                        |      | +8.3         | +15.0 | 1     |  |
| RININV           | Inverting Input Resistance                                                                                                            |                                                                                               | 3.6  | 5.0          |       | kΩ    |  |
| RINNINV          | Non-Inverting Input Resistance                                                                                                        |                                                                                               | 1.8  | 2.5          |       | kΩ    |  |
| RTERM            | Input Terminating Resistor                                                                                                            | T <sub>A</sub> = 25°C                                                                         | 120  | 170          | 250   | Ω     |  |

Notes: 1. For operating at elevated temperatures, the device must be derated based on a thermal resistance of 100°C/W and a maximum junction temperature of 160°C for the AM7820, or 150°C/W and 115°C maximum junction temperature for the AM8820.
 Typical values given are for V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C and V<sub>CM</sub> = 0V unless stated differently.

## Switching Characteristics (T<sub>A</sub> = $25^{\circ}$ C, V<sub>CC</sub> = 5.0V)

| Parameters        | Description   | Test Conditions             | Min. | Тур. | Max. | Units |
|-------------------|---------------|-----------------------------|------|------|------|-------|
| <sup>t</sup> RESP | Response Time | C <sub>delay</sub> = 0      |      | 40   |      | ns    |
| <sup>t</sup> RESP | Response Time | C <sub>delay</sub> = 100 pF |      | 150  |      | ns    |

## Am78/8820 • Am78/8820A

## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                             | 65°C to +150°C   |
|-----------------------------------------------------------------|------------------|
| Temperature (Ambient) Under Bias                                | –55°C to +125°C  |
| Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous | -0.5 V to +8.0 V |
| DC Common Mode Voltage                                          | -20V to +20V     |
| DC Strobe Input Voltage                                         | -0.5 V to +8.0 V |
| DC Data Input Voltage                                           | -20V to +20V     |
| Output Current, Into Outputs: Am78/8820                         | 25mA             |
| Am78/8820A                                                      | 50 mA            |
| Power Dissipation (Note 1)                                      | 600 mW           |

## Am7820A • Am8820A

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| arameters                          | Description                                       | Test Conditions                                                              | Min.  | Typ.(Note 1) | Max.  | Units |
|------------------------------------|---------------------------------------------------|------------------------------------------------------------------------------|-------|--------------|-------|-------|
| V <sub>OH</sub>                    | Output HIGH Voltage                               | VDIFF = +1V, IOH = -400µA                                                    | 2.5   | 4.0          | 5.5   | Volts |
| VOL                                | Output LOW Voltage                                | V <sub>DIFF</sub> = -1V                                                      | 0     |              | 0.4   | Volts |
| VIH                                | Strobe Input HIGH Level Voltage                   | V <sub>DIFF</sub> = -3V<br>V <sub>OUT</sub> <0.4V, I <sub>OUT</sub> = 16mA   | 2.1   |              |       | Volts |
| VIL                                | Strobe Input LOW Level Voltage                    | V <sub>DIFF</sub> = -3V<br>V <sub>OUT</sub> ≥2.5V, I <sub>OUT</sub> = -400µA |       |              | 0.9   | Volts |
|                                    |                                                   | –3V≤V <sub>CM</sub> ≤+3V, I <sub>OUT</sub> = −400μA                          |       | +0.06        | +0.5  |       |
| <b>M</b>                           | Differential Threshold Voltage                    | −15V≤V <sub>CM</sub> ≤+15V, I <sub>OUT</sub> = −400μA                        |       | +0.06        | +1.0  | Vala  |
| VTH Differential Threshold Voltage | –3V≤V <sub>CM</sub> ≤+3V, I <sub>OUT</sub> = 16mA | -0.5                                                                         | -0.08 |              | Volts |       |
|                                    |                                                   | –15V≤V <sub>CM</sub> ≤+15V, I <sub>OUT</sub> = 16mA                          | -1.0  | -0.08        |       | 1     |
| Чн                                 | Strobe Input HIGH Current                         | VSTROBE = 5.5V, VDIFF = +3V                                                  |       | 0.01         | 5.0   | μA    |
| ηL                                 | Strobe Input LOW Current                          | V <sub>STROBE</sub> = 0.4V, V <sub>DIFF</sub> = -3V                          | -1.4  | -1.0         |       | mA    |
|                                    |                                                   | V <sub>CM</sub> = +15V                                                       |       | +3.0         | +4.2  | mA    |
| IIN INV                            | Inverting Input Current                           | V <sub>CM</sub> = 0V                                                         | -0.5  | 0            |       |       |
|                                    |                                                   | V <sub>CM</sub> = -15V                                                       | 4.2   | -3.0         |       |       |
|                                    |                                                   | V <sub>CM</sub> = +15V                                                       |       | +5.0         | +7.0  |       |
| IIN NINV                           | Non-Inverting Input Current                       | V <sub>CM</sub> = 0V                                                         | -1.6  | -1.0         |       | mA    |
|                                    |                                                   | V <sub>CM</sub> = -15V                                                       | -9.8  | -7.0         |       | 1     |
| I <sub>SC</sub>                    | Output Short Circuit Current                      | V <sub>OUT</sub> = 0V, V <sub>STROBE</sub> = 0V,<br>V <sub>CC</sub> = 5.5V   | -6.7  | -4.5         | -2.8  | mA    |
|                                    |                                                   | V <sub>CM</sub> = +15V, V <sub>DIFF</sub> = -1V                              |       | +3.9         | +6.0  |       |
| Icc                                | Power Supply Current<br>(Each Receiver)           | V <sub>CM</sub> = 0V, V <sub>DIFF</sub> = -0.5V                              |       | +6.5         | +10.2 | mA    |
|                                    |                                                   | V <sub>CM</sub> = -15V, V <sub>DIFF</sub> = -1V                              |       | +9.2         | +14.0 | 1     |
| RININV                             | Inverting Input Resistance                        |                                                                              | 3.6   | 5.0          |       | kΩ    |
| RINNINV                            | Non-Inverting Input Resistance                    |                                                                              | 1.8   | 2.5          |       | kΩ    |
| RTERM                              | Input Terminating Resistor                        | T <sub>A</sub> = 25°C                                                        | 120   | 170          | 250   | Ω     |

Notes: 1. For operating at elevated temperatures, the device must be derated based on a thermal resistance of 100°C/W and a maximum junction temperature of 160°C for the AM7820A, or 150°C/W and 115°C maximum junction temperature for the AM8820A.
 Typical values given are for V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C and V<sub>CM</sub> = 0V unless stated differently.

## Switching Characteristics ( $T_A = 25^{\circ}C$ )

| Parameters  | Description                       | Test Conditions         | Min. | Typ. | Max. | Units |
|-------------|-----------------------------------|-------------------------|------|------|------|-------|
| tPHL        | Differential Input to Output LOW  |                         |      | 25   | 45   | ns    |
| tPLH        | Differential Input to Output HIGH | V <sub>CC</sub> = 5.0 V |      | 22   | 40   | ns    |
| tPHL .      | Strobe Input to Output LOW        | See Switching Waveforms |      | 16   | 25   | ns    |
| <b>tPLH</b> | Strobe Input to Output HIGH       |                         |      | 15   | 30   | ns    |

## Am78/8820 • Am78/8820A

## **TYPICAL PERFORMANCE CHARACTERISTICS**

Common-Mode Voltage

Sensitivity

= 2.5V, IOUT

-VOUT = 0.4V. 10UT = 16mA

0

**Termination Resistance** 

COMMON-MODE VOLTAGE - V

\_400

10

20


T<sub>A</sub> = 25°C


V<sub>CC</sub> = 5V

VOUT

-10

-20





**Differential Input Delays** 42 V<sub>CC</sub> ≃ 5V S 38 DIFFERENTIAL DELAY 34 DIFFERENTIAL 30 to "0" OUTPUT 26 22 DIFFERENTIAL TO "1" OUTPUT 18 •75 -50 -25 0 25 50 75 100 125 TA - AMBIENT TEMPERATURE - °C

٥

COMMON MODE VOLTAGE-V

10

20

S

STROBE DELAY

26

22

18

14

10

-75

STROBE то


4

2


С

-20

-10








INPUT VOLTAGE (WITH RESPECT TO GROUND) - V

**Output Voltage Levels** = 5v сс OUTPUT OUTPUT VOLTAGE - V LOGICAL "1" IOUT =-400 μA-3 0.3 OUTPUT 10 UUI 16 mA 10UT LOGICAL 0.2 0.1

> -75 -50 -25 0 25 50 75 100 125 TA - AMBIENT TEMPERATURE - °C




STROBE TO "O" OUTPUT

-50 -25 0 25 50 75 100 125

TA - AMBIENT TEMPERATURE - °C

## Am78/8820 • Am78/8820A



Am78/8830 Dual Differential Line Driver

## Distinctive Characteristics


- Single 5-volt power supply
- Input diodes for prevention of line ringing
- Low output skew between NAND and AND propagation delays.

### FUNCTIONAL DESCRIPTION

The Am78/8830 is a dual differential line driver suitable for driving differential lines with characteristic impedances in the range 50  $\Omega$  to 500  $\Omega_{\rm c}$ 

Each driver consists of a 4-input AND gate in parallel with a 4-input NAND gate. The inputs to the gates are clamped to reduce the effect of line transients. The differential outputs are balanced and have approximately the same delay so as to minimize skew problems, and have high drive capability at both the LOW and HIGH logic levels.

The device is ideal for driving differential transmission lines, and forms a very noise insensitive balanced digital communication system with excellent common mode noise rejection when used in conjunction with the Am78/8820A dual differential receiver.




#### LIC-024

### Am78/8830 ORDERING INFORMATION


| Package<br>Type   | Temperature<br>Range | Order<br>Number |
|-------------------|----------------------|-----------------|
| Molded DIP        | 0°C to +75°C         | DM8830N         |
| Ceramic DIP       | 0°C to +75°C         | DM8830J         |
| Hermetic DIP      | –55°C to +125°C      | DM7830J         |
| Hermetic Flat Pak | –55°C to +125°C      | DM7830W         |
| Dice              | 0°C to +75°C         | AM8830X         |
| Dice              | -55°C to +125°C      | AM7830X         |

- Clamped outputs for reduction in positive and negative voltage transients.
- 100% reliability assurance testing in compliance with MIL-STD-883.



Note: Only one driver shown

LIC-525



## Am78/8830

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                             | -65°C to +150°C               |
|-----------------------------------------------------------------|-------------------------------|
| Temperature (Ambient) Under Bias                                | -55°C to +125°C               |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5V to +7V                  |
| DC Voltage Applied to Outputs for HIGH Output State             | 0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                                | 0.5V to +5.5V                 |
| Output Current, Into Outputs                                    | 100mA                         |
| DC Input Current                                                | 30mA to +5.0mA                |
| Output Short Circuit Duration at 125°C                          | 1 sec                         |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Am8830 | т <sub>д</sub> = |
|--------|------------------|
| Am7830 | т <sub>А</sub> = |

0°C to +75°C  $-55^{\circ}$ C to  $+125^{\circ}$ C

V<sub>CC</sub> = 5.0V ±5%  $V_{CC} = 5.0V \pm 10\%$ 


| Parameters   | Description                  | Test Conditions                                        |                          | Min. | Typ. (Note 1) | Max. | Units |
|--------------|------------------------------|--------------------------------------------------------|--------------------------|------|---------------|------|-------|
| VOH          | Output HIGH Voltage          | V <sub>CC</sub> = MIN.,                                | I <sub>OH</sub> = -40 mA | 1.8  | 2.9           |      | Volts |
| VОН          | output mon voltage           | V <sub>IN</sub> = 0.8V                                 | I <sub>OH</sub> = -0.8mA | 2.4  | 3.3           |      | VOIIS |
| VOL          | Output LOW Voltage           | V <sub>CC</sub> = MIN.,                                | I <sub>OL</sub> = 40mA   |      | 0.22          | 0.5  | Volts |
| VOL          |                              | V <sub>IN</sub> = 0.8V                                 | 1 <sub>OL</sub> = 32mA   |      | 0.2           | 0.4  | VOIIS |
| VIH          | Input HIGH Level Voltage     | Guaranteed input logical HIGH voltage for all inputs   |                          | 2.0  |               |      | Volts |
| VIL          | Input LOW Level Voltage      | Guaranteed input logical LOW<br>voltage for all inputs |                          |      |               | 0.8  | Volts |
| կլ           | Input LOW Current            | V <sub>CC</sub> = MAX., VI                             | N = 0.4V                 |      | -3.0          | -4.8 | mA    |
|              | Input HIGH Current           | V <sub>CC</sub> = MAX., VI                             | N = 2.4V                 |      |               | 120  | μA    |
| Чн           | Input HIGH Current           | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V         |                          |      |               | 2.0  | mA    |
| ISC (Note 2) | Output Short Circuit Current | V <sub>CC</sub> = 5.0 V, V <sub>OUT</sub> = 0.0 V      |                          | -40  | -100          | -120 | mA    |
| ICC          | Power Supply Current*        | V <sub>CC</sub> = MAX. (Each Driver)                   |                          |      | 11            | 18   | mA    |


Note 1. Typical limits are at  $V_{CC}$  = 5.0V, 25°C ambient and maximum loading. Note 2. Limits for T<sub>A</sub> = +125°C only.


## Switching Characteristics (T<sub>A</sub> = $25^{\circ}$ C)


| Parameters       | Description                              | Conditions                                                                      | Min.                                  | Тур. | Max. | Units |
|------------------|------------------------------------------|---------------------------------------------------------------------------------|---------------------------------------|------|------|-------|
| t <sub>PLH</sub> | Delay from Inputs to Output of AND Gate  |                                                                                 | · · · · · · · · · · · · · · · · · · · | 8    | 12   | ns    |
| tPHL             | Delay from inputs to Output of AND Gate  | V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 15pF                                   | ·                                     | 11   | 18   | ns    |
| <b>t</b> PLH     | Delay from Inputs to Output of NAND gate | See Figure 1                                                                    |                                       | 8    | 12   | ns    |
| tPHL             | Delay from inputs to Output of NAND gate |                                                                                 |                                       | 5    | 8    | ns    |
| tı               | Differential Delay                       | $V_{CC} = 5.0V, C_{L} = 5000pF$<br>R <sub>L</sub> = 100 $\Omega$ , See Figure 2 |                                       | 12   | 16   | ns    |
| t2               | Differential Delay                       |                                                                                 |                                       | 12   | 16   | ns    |

## Am78/8830









DIE SIZE 0.050" × 0.063"

# Am78/8831.Am78/8832

Three-State Line Driver

## **Distinctive Characteristics**

- Three-State Line Drivers pin-for-pin equivalent to the DM78/8831 and DM78/8832
- Mode control for quad single-ended or dual differential operation
- Common bus operation
- High-drive capability

## FUNCTIONAL DESCRIPTION


The Am78/8831 and Am78/8832 line drivers can be used either as a quad single-ended driver or as a dual differential driver. Each driver has a three-state output making the device particularly suitable for party-line operation where several drivers are directly connected to the same bus. The Am78/8832 does not have the V<sub>CC</sub> clamp diodes found on the Am74/8831.


When used for single-ended operation the two differential/singleended control inputs are held LOW. The device then operates as four independent non-inverting drivers. For differential working at least one differential/single-ended control input is held HIGH. The A-channel inputs are connected together and the B-channel inputs are connected together. Signal inputs will then pass non-inverted to the A<sub>2</sub> and B<sub>2</sub> outputs and inverted on the A<sub>1</sub> and B<sub>1</sub> outputs.

For party-line operation outputs of different channels are tied together, and outputs of all channels except one are forced into the third high impedance state by having at least one of the channel disable inputs HIGH. The channel that is enabled has both channel disable inputs LOW, and the low-output impedance of this output at both logic levels controls the level of the bus, provides good capacitance drive and insures good waveform integrity.

The channel which is enabled can conveniently be selected by a decoding matrix using Am9301 1-of-10 or Am9311 1-of-16 active LOW output decoders. The high drive capability at both logic levels enables drivers to drive a low impedance line and still supply the inverse leakage current of several disabled drivers.

- 40 mA sink and source current
- Series 54/74 compatible
- 13 ns typical propagation delay
- 100% reliability assurance testing in compliance with MIL-STD-883





## Am78/8831 • Am78/8832

## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                                                      | -65°C to +150°C                         |
|------------------------------------------------------------------------------------------|-----------------------------------------|
| Temperature (Ambient) Under Bias                                                         | -55°C to +125°C                         |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous                          | -0.5 V to +7 V                          |
| DC Voltage Applied to Outputs for HIGH Output State                                      | -0.5 V to +V <sub>CC</sub> max          |
| DC Input Voltage                                                                         | -0.5 V to +5.5 V                        |
| Output Current, Into Outputs                                                             | 30 mA                                   |
| DC Input Current                                                                         | -30 mA to +5.0 mA                       |
| Time that 2 Bus-Connected Devices May Be in Opposite Low Impedance States Simultaneously | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)


| Am8831, Am8<br>Am7831, Am7 |                                 | V <sub>CC</sub> = 5.0V ±5%<br>V <sub>CC</sub> = 5.0V ±10                        |                                                                                                        |              | X. = 5.25V<br>X. = 5.5V |                        |       |
|----------------------------|---------------------------------|---------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------|--------------|-------------------------|------------------------|-------|
| Parameters                 | Description                     | Те                                                                              | est Conditions                                                                                         | Min.         | Typ.<br>(Note 1)        | Max.                   | Units |
| v <sub>он</sub>            | Output HIGH Voltage             | V <sub>CC</sub> = MIN.,<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> | I <sub>OH</sub> = -40 mA<br>Am7831, 32 I <sub>OH</sub> = -2 mA<br>Am8831, 32 I <sub>OH</sub> = -5.2 mA | 1.8<br>- 2.4 | 2.8<br>3.1              |                        | Volts |
| V <sub>OL</sub>            | Output LOW Voltage              | V <sub>CC</sub> = MIN.,<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> | I <sub>OL</sub> = 40 mA                                                                                |              | 0.29<br>0.2             | 0.5<br>0.4             | Volts |
| VIH                        | Input HIGH Level Voltage        | Guaranteed input lo                                                             | gical HIGH voltage for all inputs                                                                      | 2.0          |                         |                        | Volts |
| VIL                        | Input LOW Level Voltage         | Guaranteed input lo                                                             | gical LOW voltage for all inputs                                                                       |              |                         | 0.8                    | Volts |
| ۱L                         | Unit Load<br>Input LOW Current  | V <sub>CC</sub> = MAX., V <sub>IN</sub> =                                       | = 0.4 V                                                                                                |              | -1.0                    | -1.6                   | mA    |
| Чн                         | Unit Load<br>Input HIGH Current | V <sub>CC</sub> = MAX., V <sub>IN</sub> =                                       | = 2.4 V                                                                                                |              | 6.0                     | 40                     | μA    |
| 4                          | Input HIGH Current              | VCC = MAX., VIN =                                                               | = 5.5 V                                                                                                |              |                         | 1.0                    | mA    |
| ILK                        | Output Leakage Current          | V <sub>CC</sub> = MAX., Ē = 2<br>V <sub>CC</sub> = MAX., Ē = 2                  |                                                                                                        |              | 5,<br>5                 | 40                     | μA    |
| VI                         | Input Clamp Diode Voltage       | V <sub>CC</sub> = 5.0 V, I <sub>I</sub> = -                                     | 12 mA, T <sub>A</sub> = 25°C                                                                           |              |                         | -1.5                   | Volts |
| vo                         | Output Clamp Diode Voltage      | V <sub>CC</sub> = 5.0 V, I <sub>I</sub> = 1:<br>Am78/8831 Only                  | 2 mA, T <sub>A</sub> = 25°C                                                                            |              |                         | V <sub>CC</sub> + 1.5V | Volts |
| Vo                         | Output Substrate Diode Voltage  | V <sub>CC</sub> = 5.0 V, I <sub>1</sub> = -                                     | 12 mA, T <sub>A</sub> = 25°C                                                                           |              |                         | -1.5                   | Volts |
| ISC<br>(Note 2)            | Output Short Circuit Current    | V <sub>CC</sub> = MAX., V <sub>OU</sub>                                         | T = 0.0 V, T <sub>A</sub> = MAX.                                                                       | -40          |                         | -120                   | mA    |
| 1cc                        | Power Supply Current            | V <sub>CC</sub> = MAX.                                                          |                                                                                                        |              | 57                      | 90                     | mA    |


Notes: 1. Typical limits are at  $V_{CC}$  = 5.0 V, 25°C ambient and maximum loading. 2. Only one output should be shorted at a time.


## SWITCHING CHARACTERISTICS ( $T_A = 25^\circ$ )

| Parameters       | Description                           | Min. | Тур. | Max. | Units |
|------------------|---------------------------------------|------|------|------|-------|
| <sup>t</sup> PLH | Delay from Inputs A1, A2, B1, B2 and  |      | 13   | 25   | ns    |
| <b>t</b> PHL     | Single-Ended/ Diff. Control to Output |      | 13   | 25   | ns    |
| tHZ              | Delay from Output Enable to Output    |      | 6    | 12   | ns    |
| tLZ              | Delay non Output Enable to Output     |      | 14   | 22   | ns    |
| tZH              | Delay from Output Enable to Output    |      | 14   | 22   | ns    |
| tZL              |                                       |      | 18   | 27   | ns    |











|                    |           |                    | Fan-out        |               |  |
|--------------------|-----------|--------------------|----------------|---------------|--|
| Input/Output       | Pin No.'s | Input<br>Unit Load | Output<br>HIGH | Output<br>LOW |  |
| Enable B           | 1         | 1                  | . –            | _             |  |
| Enable B           | 2         | 1                  | _              | _             |  |
| B <sub>2</sub> Out | 3         | _                  | 1000           | 25            |  |
| B <sub>2</sub> In  | 4         | 1                  | -              | _             |  |
| B <sub>1</sub> Out | 5         | _                  | 1000           | 25            |  |
| B <sub>1</sub> In  | 6         | 1                  | _              | _             |  |
| SE/Diff            | 7         | 1                  | _              | _             |  |
| GND                | 8         |                    | -              |               |  |
| SE/Diff            | 9         | 1                  | -              | -             |  |
| A <sub>1</sub> In  | 10        | 1                  | -              | -             |  |
| A <sub>1</sub> Out | 11        | -                  | 1000           | 25            |  |
| A <sub>2</sub> In  | 12        | 1                  | _              |               |  |
| A <sub>2</sub> Out | 13        | _                  | 1000           | 25            |  |
| Enable A           | 14        | 1                  | _              | -             |  |
| Enable A           | 15        | 1                  | -              | -             |  |
| V <sub>CC</sub>    | 16        | _                  | -              | -             |  |
|                    |           |                    |                |               |  |

TABLE II



## Am78/8831 • Am78/8832



## Am7838 · Am8838

## Quad Unified Bus Transceiver

## DISTINCTIVE CHARACTERISTICS

- 4 totally separate driver/receiver pairs per package.
- 1V typical receiver input hysteresis
- Receiver hysteresis independent of receiver output load
- Guaranteed minimum bus noise immunity of 1.3V, 2V typ.
- Temperature insensitive receiver thresholds track bus logic levels
- 20 $\mu$ A typical bus terminal current with normal V<sub>CC</sub> or with V<sub>CC</sub> = 0V
- Open collector driver output allows wire-OR connection
- High-Speed
- Series 74 TTL compatible driver and disable inputs and receiver outputs
- Advanced Schottky processing

### FUNCTIONAL DESCRIPTION

The Am7838 • Am8838 are quad high-speed drivers/receivers designed for use in bus organized data transmission systems interconnected by terminated 120 $\Omega$  impedance lines. The external termination is intended to be a  $180\Omega$  resistor from the bus to the +5V logic supply together with a  $390\Omega$  resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin current allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged when  $V_{CC}$  = 0V. The receivers incorporate hysteresis to greatly enhance bus noise immunity. One two-input NOR gate is included to disable all drivers in a package simultaneously. Receiver performance is optimized for systems with bus rise and fall times  $\leqslant 1.0\mu s/V$ .

BUS 2


OUT 2

DISABLE A

LIC-543

LOGIC DIAGRAM AND LOGIC SYMBOL





| Туре         | Range           | Number  |
|--------------|-----------------|---------|
| Hermetic DIP | -55°C to +125°C | DS7838J |
| Hermetic DIP | 0°C to +70°C    | DS8838J |
| Molded DIP   | 0°C to +70°C    | DS8838N |
|              |                 |         |
|              |                 |         |
|              |                 |         |
|              |                 |         |

OUT 4 DISABLE B

GND **F** 

Note: Pin 1 is marked for orientation.

## Am7838 • Am8838

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Supply Voltage                        | 7.0V            |
|---------------------------------------|-----------------|
| Input and Output Voltage              | 5.5V            |
| Power Dissipation                     | 600mW           |
| Operating Temperature Range           |                 |
| Am7838                                | –55°C to +125°C |
| Am8838                                | 0°C to +70°C    |
| Storage Temperature Range             | –65°C to +150°C |
| Lead Temperature (Soldering, 10 sec.) | 300°C           |

## **ELECTRICAL CHARACTERISTICS**

| The following con              | ditions apply unless otherv                                   | vise specified:     |                             |                          |
|--------------------------------|---------------------------------------------------------------|---------------------|-----------------------------|--------------------------|
| Am7838 (MIL)<br>Am8838 (COM'L) | $T_A = -55^{\circ}C$ to +125°C<br>$T_A = 0^{\circ}C$ to +70°C | $V_{CC}MIN = 4.50V$ | V <sub>CC</sub> MAX = 5.50V | _                        |
|                                | A -                                                           | $V_{CC}MIN = 4.75V$ | V <sub>CC</sub> MAX = 5.25V | Typ.                     |
| Parameters                     | Description                                                   |                     | Test Conditions             | Min. (Note 1) Max. Units |

Driver and Disable Inputs

|                 |                           |                                                                                   |     |      | r    |       |
|-----------------|---------------------------|-----------------------------------------------------------------------------------|-----|------|------|-------|
| v <sub>IH</sub> | Logical "1" Input Voltage |                                                                                   | 2.0 | }    |      | Volts |
| VIL             | Logical "0" Input Voltage |                                                                                   |     |      | 0.8  | Volts |
| Ч               | Logical "1" Input Current | V <sub>IN</sub> = 5.5V                                                            |     |      | 1.0  | mA    |
| ЧН              | Logical "1" Input Current | V <sub>IN</sub> = 2.4V                                                            |     |      | 40   | μA    |
| 1 <sub>1L</sub> | Logical "0" Input Current | V <sub>IN</sub> = 0.4V                                                            |     |      | -1.6 | mA    |
| V <sub>CL</sub> | Input Diode Clamp Voltage | $I_{DIS} = -12mA$ , $I_{IN} = -12mA$ , $I_{BUS} = -12mA$ ,<br>$T_A = 25^{\circ}C$ |     | -1.0 | -1.5 | Volts |

### **Driver Output/Receiver Input**

| VOLB         | Low Level Bus Voltage          | V <sub>DIS</sub> = 0.8V, V <sub>IN</sub> = 2.0V, I <sub>BUS</sub> = 50mA |                                                                                       |      | 0.4  | 0.7  | Volts |
|--------------|--------------------------------|--------------------------------------------------------------------------|---------------------------------------------------------------------------------------|------|------|------|-------|
| інв          | Maximum Bus Current            | V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 4.0V, V <sub>CC</sub>         | V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 4.0V, V <sub>CC</sub> = V <sub>MAX</sub> . |      |      | 100  | μA    |
| <b>I</b> ILB | Maximum Bus Current            | V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 4.0V, V <sub>CC</sub>         | V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 4.0V, V <sub>CC</sub> = 0V                 |      | 2.0  | 100  | μA    |
| VIH          | High Level Receiver Threshold  | V <sub>IND</sub> = 0.8V, V <sub>OL</sub> = 16mA                          | Am7838                                                                                | 1.65 | 2.25 | 2.65 | Volts |
| • (H         | Thigh Level neceiver Threshold |                                                                          | Am8838                                                                                | 1.80 | 2.25 | 2.50 |       |
| VIL          | Low Level Receiver Threshold   | 1/ 0 <u>01/ 1/ - 100</u> 0                                               | Am7838                                                                                | 0.97 | 1.30 | 1.63 | Volts |
| •16          |                                | V <sub>IND</sub> = 0.8V, V <sub>OH</sub> = −400µA                        | Am8838                                                                                | 1.05 | 1.30 | 1.55 |       |

**Receiver Output** 

| V <sub>OH</sub> | Logical "1" Output Voltage   | V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 0.5V, I <sub>OH</sub> =400µA                      | 2.4 |      |     | Volts |
|-----------------|------------------------------|----------------------------------------------------------------------------------------------|-----|------|-----|-------|
| VOL             | Logical "0" Output Voltage   | V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 4.0V, I <sub>OL</sub> = 16mA                      | 1   | 0.25 | 0.4 | Volts |
| IOS             | Output Short Circuit Current | $V_{DIS} = 0.8V, V_{IN} = 0.8V, V_{BUS} = 0.5V,$<br>$V_{OS} = 0V, V_{CC} = V_{MAX}$ (Note 3) | 18  |      | -55 | mA    |
| ICC             | Supply Current               | $V_{DIS} = 0V, V_{IN} = 2.0V, (Per Package)$                                                 |     | 50   | 70  | mA    |

## AC CHARACTERISTICS ( $V_{CC} = 5.0V$ , $T_A = 25^{\circ}C$ unless otherwise specified)

|      |                    | Disable to Bus "1"                    | (Note 4) | 19      | 30 | ns |
|------|--------------------|---------------------------------------|----------|---------|----|----|
|      |                    | Disable to Bus "0"                    | (Note 4) | 15      | 23 | ns |
|      |                    | Driver Input to Bus "1"               | (Note 4) | 17      | 25 | ns |
| t al | Propagation Delays | Driver Input to Bus "0"               | (Note 4) | <br>9.0 | 15 | ns |
| tpd  |                    | Bus to Logical "1" Receiver<br>Output | (Note 5) | 20      | 30 | ns |
|      |                    | Bus to Logical "0" Receiver<br>Output | (Note 6) | 18      | 30 | ns |

Notes: 1. Typical values are for  $T_A = 25^{\circ}C$  and  $V_{CC} = 5.0V$ .

2. All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max. or min. on absolute value basis.

3. Only one output at a time should be shorted.

<sup>4. 91</sup> $\Omega$  from bus pin to V<sub>CC</sub> and 200 $\Omega$  from bus pin to ground, C<sub>LOAD</sub> = 15pF total. Measured from V<sub>IN</sub> = 1.5V to V<sub>BUS</sub> = 1.5V, V<sub>IN</sub> = 0V to 3.0V pulse.

## Am8T26

Schottky Three-State Quad Bus Driver/Receiver

## **Distinctive Characteristics**

- Advanced Schottky technology
- 40mA driver sink current
- Three-state outputs on driver and receiver
- PNP inputs


## FUNCTIONAL DESCRIPTION

The Am8T26 is a high speed bus transceiver consisting of four bus drivers with three-state outputs and four bus receivers, also with three-state outputs. Each driver output is internally connected to a receiver input. Both the drivers and receivers have PNP inputs.

One buffered common "bus enable" input is connected to the four drivers and another buffered common "receiver enable" input is connected to the receivers. A LOW on the bus enable (B/E) input forces the four driver outputs to the high-impedance state. A HIGH on the bus enable allows input data to be transferred onto the data bus.


A HIGH on the receiver enable (R/E) input forces the four receiver outputs to the high-impedance state while a LOW on the receiver enable input allows the received data to be transferred to the output. The complementary design of the bus enable and receiver enable inputs allows these control inputs to be connected together externally such that a single transmit/receive function is derived.

- 20ns max. driver propagation delay
- 18ns max. receiver propagation delay
- 100% reliability assurance testing in compliance with MIL-STD-883



V<sub>CC</sub> = Pin 16 GND = Pin 8 4

LIC-544



### Am8T26

## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                             | -65°C to +150°C           |
|-----------------------------------------------------------------|---------------------------|
| Temperature (Ambient) Under Bias                                | 55°C to +125°C            |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | -0.5V to +7V              |
| DC Voltage Applied to Outputs for HIGH Output State             | $-0.5V$ to $+V_{CC}$ max. |
| DC Input Voltage                                                | -0.5V to +5.5V            |
| DC Output Current, Into Outputs                                 | 30mA                      |
| DC Input Current                                                | -30mA to +5.0mA           |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| N8T26 | $T_A = 0^{\circ}C$ to +75 $^{\circ}C$ | V <sub>CC</sub> = 5.0V ±5% |
|-------|---------------------------------------|----------------------------|
| S8T26 | T <sub>A</sub> = -55°C to +125°C      | $V_{CC} = 5.0V \pm 10\%$   |

| Parameters                  | Description                            | Test Conditions (Note                                                                                   | 1)       | Min. | Typ.<br>(Note 2) | Max. | Units |
|-----------------------------|----------------------------------------|---------------------------------------------------------------------------------------------------------|----------|------|------------------|------|-------|
| <b>v</b> он                 | Driver Output HIGH Voltage             | V <sub>CC</sub> = MIN., I <sub>OH</sub> = -10mA<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> |          | 2.6  | 3.1              |      | Volts |
| VOL                         | Driver Output LOW Voltage              | V <sub>CC</sub> = MIN., I <sub>OL</sub> = 40mA<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  |          |      |                  | 0.5  | Volts |
| V <sub>OH</sub>             | Receiver Output HIGH Voltage           | $V_{CC} = MIN.$ $I_{OH} = -2$                                                                           |          | 2.6  | 3.1              |      | Volts |
| чон                         |                                        | VIN = VIH or VIL IOH = -1                                                                               | mA, MIL  | 2.4  |                  |      | Volta |
| V <sub>OL</sub>             | Receiver Output LOW Voltage            | V <sub>CC</sub> = MIN., I <sub>OL</sub> = -16mA<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> |          |      |                  | 0.5  | Volts |
| VIH                         | Input HIGH Level                       | Guaranteed input logical HIGH<br>voltage for all inputs                                                 |          | 2.0  |                  |      | Volts |
| V.,                         |                                        | Guaranteed input logical LOW                                                                            | COM'L    |      | j                | 0.85 | Volts |
| VIL                         | Input LOW Level                        | voltage for all inputs                                                                                  | MIL      |      |                  | 0.80 | VOITS |
| V <sub>1</sub>              | Input Clamp Voltage                    | V <sub>CC</sub> = MIN., I <sub>IN</sub> = -5mA                                                          |          | _    |                  | -1.0 | Volts |
| I <sub>IL</sub><br>(Note 3) | Input LOW Current                      | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.4V                                                          |          |      |                  | -0.2 | mA    |
| I <sub>IH</sub><br>(Note 3) | Input HIGH Current                     | V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.25V                                                         |          |      |                  | 25   | μA    |
|                             | Output Short Circuit Current           |                                                                                                         | Driver   | -50  |                  | -150 |       |
| I <sub>SC</sub>             | (Note 4)                               | V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0V                                                         | Receiver | -30  |                  | -75  | mA    |
| ICC                         | Power Supply Current                   | V <sub>CC</sub> = MAX.                                                                                  |          |      |                  | 87   | mA    |
| ι <sub>Ο</sub>              | Bus Leakage Current with<br>Driver Off | V <sub>CC</sub> = MAX., V <sub>BUS</sub> = 2.6V<br>.VIN = VIH or VIL                                    |          |      |                  | 100  | μA    |

T. ....

For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
 Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.
 Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

| Parameters       | Description            | Test Conditions | Min. | Тур. | Max. | Units |
|------------------|------------------------|-----------------|------|------|------|-------|
| tPLH             | Driver Input to Bus    | Figure 1        |      | 16   | 20   |       |
| <sup>t</sup> PHL |                        | rigure r        |      | 16   | 20   | ns    |
| tPLH_            | Burke Bassing Output   |                 |      | 13   | 18   |       |
| <sup>t</sup> PHL | Bus to Receiver Output | Figure 2        |      | 6    | 10   | ns    |
| tZL              |                        |                 |      | 29   | 38   |       |
| tLZ              | Driver Enable to Bus   | Figure 3        |      | 35   | 43   | ns    |
| <sup>t</sup> ZL  | Receiver Enable to     |                 |      | 20   | 30   |       |
| tLZ              | Receiver Output        | Figure 4        |      | 10   | 17   | ns    |

## Switching Characteristics ( $T_A = +25^{\circ}C$ , $V_{CC} = 5.0V$ )

## DEFINITION OF FUNCTIONAL TERMS

D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub> The four driver inputs.

**B**<sub>0</sub>, **B**<sub>1</sub>, **B**<sub>2</sub>, **B**<sub>3</sub> The four driver outputs and receiver inputs (data is inverted).

 $\mathbf{R_0},\mathbf{R_1},\mathbf{R_2},\mathbf{R_3}$  The four receiver outputs. Data from the bus is inverted while data from the driver inputs is non-inverted.

B/E Bus enable input. When the bus enable input is LOW, the four driver outputs are in the high-impedance state.

 ${\rm R/E}~{\rm Receiver}$  enable input. When the receiver enable input is HIGH, the four receiver outputs are in the high-impedance state.

## LOADING RULES (In Unit Loads)

|                 |           | LOW                | Far            | i-out         |
|-----------------|-----------|--------------------|----------------|---------------|
| Input/Output    | Pin No.'s | Input<br>Unit Load | Output<br>HIGH | Output<br>LOW |
| R/E             | 1         | 1/8                | _              |               |
| R <sub>0</sub>  | 2         | _                  | 50             | 10            |
| B <sub>0</sub>  | 3         | 1/16               | 250            | 25            |
| D <sub>0</sub>  | 4         | 1/8                |                | -             |
| R <sub>1</sub>  | 5         | _                  | 50             | 10            |
| B <sub>1</sub>  | 6         | 1/16               | 250            | 25            |
| D1              | 7         | 1/8                | -              | _             |
| GND             | 8         |                    |                | _             |
| D <sub>2</sub>  | 9         | 1/8                | _              |               |
| B <sub>2</sub>  | 10        | 1/16               | 250            | 25            |
| R <sub>2</sub>  | 11        | _                  | 50             | 10            |
| D3              | 12        | 1/8                | _              | -             |
| вз              | 13        | 1/16               | 250            | 25            |
| R <sub>3</sub>  | 14        | _                  | 50             | 10            |
| B/E             | 15        | 1/8                | _              |               |
| V <sub>CC</sub> | 16        |                    | _              | -             |

A TTL Unit Load is defined as -1.6mA measured at 0.4V LOW and  $40\mu A$  measured at 2.4V HIGH.

## DRIVER FUNCTION TABLE

| INP | UTS | OUTPUT |
|-----|-----|--------|
| B/E | Di  | Bi     |
| L   | х   | Z      |
| н   | L   | н      |
| Н   | н   | L      |


L = LOW X = Don't Care H = HIGH Z = High Impedance

i = 0, 1, 2, or 3

## **RECEIVER FUNCTION TABLE**


| IN                  | PUTS                                 | OUTPUT |
|---------------------|--------------------------------------|--------|
| R/E                 | Bi                                   | Ri     |
| н                   | x                                    | Z      |
| L                   | L                                    | Н      |
| L                   | н                                    | L      |
| L = LOW<br>H = HIGH | X = Don't Care<br>Z = High Impedance | 9      |


i = 0, 1, 2, or 3



Note: Actual current flow direction shown.

## Am8T26





4-194

Am8T26

## Am8T26A•Am8T28

Schottky Three-State Quad Bus Driver/Receiver

## **Distinctive Characteristics**

- Advanced Schottky technology
- 48mA driver sink current
- Three-state outputs on driver and reciever
- **PNP** inputs
- Am8T26A has inverting outputs
- Am8T28 has non-inverting outputs

## FUNCTIONAL DESCRIPTION


The Am8T26A/Am8T28 are high speed bus transceivers consisting of four bus drivers with three-state outputs and four bus receivers, also with three-state outputs. Each driver output is internally connected to a receiver input. Both the drivers and receivers have PNP inputs.

One buffered common "bus enable" input is connected to the four drivers and another buffered common "receiver enable" input is connected to the receivers. A LOW on the bus enable (B/E) input forces the four driver outputs to the high-impedance state, A HIGH on the bus enable allows input data to be transferred onto the data bus.


A HIGH on the receiver enable (R/E) input forces the four receiver outputs to the high-impedance state while a LOW on the receiver enable input allows the received data to be transferred to the output. The complementary design of the bus enable and receiver enable inputs allows these control inputs to be connected together externally such that a single transmit/receive function is derived.

Am8T26A

- Driver propagation delay 14ns max. for 8T26A; 17ns max. for 8T28
- Receiver propagation delay 14ns max. for 8T26A; 17ns max. for 8T28
- 100% reliability assurance testing in compliance with MIL-STD-883





## LOGIC DIAGRAMS



## ORDERING INFORMATION

| Package<br>Type | Temperature<br>Range | Am8T26A<br>Order<br>Number | Am8T28<br>Order<br>Number |
|-----------------|----------------------|----------------------------|---------------------------|
| Molded DIP      | 0°C to +75°C         | N8T26AB                    | N8T28B                    |
| Hermetic DIP    | 0°C to +75°C         | N8T26AF                    | N8T28F                    |
| Dice            | 0°C to +75°C         | AM8T26AXC                  | AM8T28XC                  |
| Hermetic DIP    | -55°C to +125°C      | S8T26AF                    | S8T28F                    |
| Dice            | -55°C to +125°C      | AM8T26AXM                  | AM8T28XM                  |





## Am8T26A • Am8T28

## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                             | -65°C to +150°C                |
|-----------------------------------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                                | –55°C to +125°C                |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | 0.5V to +7V                    |
| DC Voltage Applied to Outputs for HIGH Output State             | -0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                                | -0.5V to +5.5V                 |
| DC Output Current, Into Outputs (Receiver)                      | 30mA                           |
| DC Output Current, Into Outputs (BUS)                           | 80mA                           |
| DC Input Current                                                | 30mA to +5.0mA                 |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The Following Conditions Apply Unless Otherwise Noted:

| N8T26A, | N8T28 | $T_{A} = 0^{\circ}C \text{ to } +75^{\circ}$ | °C(COM'L)                             | MIN. = 4.75 V | MAX. = 5.25 V |
|---------|-------|----------------------------------------------|---------------------------------------|---------------|---------------|
|         |       |                                              | · · · · · · · · · · · · · · · · · · · |               |               |

S8T26A, S8T28  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ (MIL) MIN. = 4.50 V MAX. = 5.50 V

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

|                 |                                      |                                                                        |            | Тур.     |      |       |
|-----------------|--------------------------------------|------------------------------------------------------------------------|------------|----------|------|-------|
| arameters       | Description                          | Test Conditions (Note 1)                                               | Min.       | (Note 2) | Max. | Units |
| Driver          | ·                                    |                                                                        |            |          |      |       |
| ηL              | Low Level Input Current              | V <sub>IN</sub> = 0.4 V                                                |            |          | -200 | μA    |
| μL              | Low Level Input Current (Disabled)   | V <sub>IN</sub> = 0.4 V                                                |            |          | -25  | μA    |
| ЦН              | High Level Input Current (DIN, DE)   | V <sub>IN</sub> = V <sub>CC</sub> MAX.                                 |            |          | 25   | μA    |
| VOL             | Low Level Output Voltage             | IOUT = 48mA (Note 5)                                                   |            |          | 0.5  | Volts |
| VOH             | High Level Output Voltage            | $I_{OUT} = -10 \text{ mA}, V_{CC} = V_{CC} \text{MIN}. (Note 6)$       | 2.4        |          |      | Volts |
| los             | Short Circuit Output Current         | V <sub>OUT</sub> = 0V, V <sub>CC</sub> = V <sub>CC</sub> MAX. (Note 4) | -50        |          | -150 | mA    |
| eceiver         |                                      | <u> </u>                                                               |            |          |      |       |
| Ι <sub>ΙL</sub> | Low Level Input Current              | V <sub>IN</sub> = 0.4 V                                                |            |          | -200 | μA    |
| Чн              | High Level Input Current (RE)        | V <sub>IN</sub> = V <sub>CC</sub> MAX.                                 |            |          | 25   | μA    |
| VOL             | Low Level Output Voltage             | I <sub>OUT</sub> = 20mA (Note 5)                                       |            |          | 0.5  | Volts |
| VOH             | High Level Output Voltage            | $I_{OUT} = -100 \mu A,  V_{CC} = 5.0 V$                                | 3.5        |          |      | Volts |
| •OH             |                                      | IOUT = -2.0 mA (Note 6)                                                | 2.4        |          |      | Volts |
| IOS             | Short Circuit Output Current         | V <sub>OUT</sub> = 0V, V <sub>CC</sub> = V <sub>CC</sub> MAX.          | -30        |          | 75   | mA    |
| oth Driv        | er and Receiver                      |                                                                        |            |          |      |       |
| VTL             | Low Level Input Threshold Voltage    |                                                                        | 0.85       |          |      | Volts |
| VTH             | High Level Input Threshold Voltage   |                                                                        |            |          | 2.0  | Volts |
| to              | Low Level Output Off Leakage Current | V <sub>OUT</sub> = 0.5 V                                               | - <b>-</b> |          | -100 | μA    |
| .0              |                                      |                                                                        |            | +        |      | t     |

| .0                        | High Level Output Off Leakage Current |         | V <sub>OUT</sub> = 2.4 V               | 100     | μA    |  |
|---------------------------|---------------------------------------|---------|----------------------------------------|---------|-------|--|
| VI                        | Input Clamp Voltage                   |         | I <sub>IN</sub> = -12mA                | -1.0    | Volts |  |
| PWR/                      | PWR/ Prove Commenting                 | Am8T26A | V <sub>CC</sub> = V <sub>CC</sub> MAX. | 457/87  | mW/mA |  |
| Power/Current Consumption |                                       | Am8T28  | V <sub>CC</sub> = V <sub>CC</sub> MAX. | 578/110 | mw/mA |  |

| Switching C      | Switching Characteristics (T <sub>A</sub> = +25°C, V <sub>CC</sub> = 5.0V) |                             |      | Am8T26 | A    |      | Am8T28 |      |       |
|------------------|----------------------------------------------------------------------------|-----------------------------|------|--------|------|------|--------|------|-------|
| Parameters       | Description                                                                | Test Conditions             | Min. | Тур.   | Max. | Min. | Тур.   | Max. | Units |
| <sup>t</sup> PLH | tPLH Driver lanut to Bus                                                   | er Input to Bus Figure 1 10 | 10   | 14     |      | 13   | 17     |      |       |
| <sup>t</sup> PHL |                                                                            |                             | 10   | 14     |      | 13   | 17     | ns   |       |
| <sup>t</sup> PLH | Bus to Receiver Output                                                     | Figure 2                    |      | 9.0    | 14   |      | 12     | 17   | ns    |
| <sup>t</sup> PHL | Bus to Necerver Output                                                     |                             |      | 6.0    | 14   |      | 9.0    | 17   |       |
| tZL              | Driver Enable to Bus                                                       | Figure 3                    |      | 19     | 25   |      | 21     | 28   | ns    |
| tLZ              | Briter Enable to Bus                                                       | Figure 3                    |      | 15     | 20   |      | 18     | 23   | 115   |
| <sup>t</sup> ZL  | tZL         Receiver Enable to           tLZ         Receiver Output       | Figure 4                    |      | 15     | 20   |      | 18     | 23   | ns    |
| tLZ              |                                                                            | i igure 4                   |      | 10     | 15   |      | 13     | 18   |       |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at  $V_{CC}$  = 5.0 V, 25  $^{\circ}$ C ambient and maximum loading.

3. Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

5. Output sink current is supplied through a resistor to  $V_{CC}$ .

6. Measurements apply to each output and the associated data input independently.

## **DEFINITION OF FUNCTIONAL TERMS**

D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub> The four driver inputs.

B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub> The four driver outputs and receiver inputs (data is inverted).

R0, R1, R2, R3 The four receiver outputs. Data from the bus is inverted while data from the driver inputs is noninverted.

B/E Bus enable input. When the bus enable input is LOW, the four driver outputs are in the high-impedance state.

R/E Receiver enable input. When the receiver enable input is HIGH, the four receiver outputs are in the high-impedance state.

#### LOW Fan-out Output Output Input Input/Output Pin No.'s Unit Load HIGH LOW R/E 1/8 1 ---R<sub>0</sub> 2 \_ 50 10 BO 3 1/16 250 25 $D_0$ 4 1/8 \_ \_ R<sub>1</sub> 5 \_ 50 10 B<sub>1</sub> 6 1/16 250 25 7 D1 1/8 \_ \_ GND 8 \_ \_ 9 1/8 $D_2$ ---\_ в2 10 1/16 250 25 R2 11 \_ 50 10 12 1/8 \_ \_ D3 в3 13 1/16 250 25 R<sub>3</sub> 14 50 10 ----B/E 15 1/8 \_ \_\_\_ 16 \_ Vcc \_

A TTL Unit Load is defined as -1.6mA measured at 0.4V LOW and 40µA measured at 2.4V HIGH.

## DRIVER FUNCTION TABLE

| INP                    | INPUTS |    | Am8T28<br>OUTPUT |  |
|------------------------|--------|----|------------------|--|
| B/E                    | Di     | Bi | Bi               |  |
| L                      | x      | Z  | Z                |  |
| н                      | L      | н  | L                |  |
| н                      | н      | L  | н                |  |
| L = LOW X = Don't Care |        |    |                  |  |

H = HIGH

i = 0, 1, 2, or 3

Z = High Impedance


## RECEIVER FUNCTION TABLE

| INP | JTS | Am8T26A<br>OUTPUT | Am8T28<br>OUTPUT |
|-----|-----|-------------------|------------------|
| R/E | Bi  | Ri                | Ri               |
| н   | х   | Z                 | Z                |
| L   | L   | н                 | L                |
| L   | н   | L                 | Н                |

L = LOWH = HIGH X = Don't Care Z = High Impedance

i = 0, 1, 2, or 3







Note: Actual current flow direction shown.

LIC-565

## LOADING RULES (In Unit Loads)







## Am9614

**Dual Differential Line Driver** 

## **Distinctive Characteristics**

- Dual differential line driver with complementary outputs
- Single 5-volt supply
- DTL, TTL compatible


### FUNCTIONAL DESCRIPTION


The Am9614 is a DTL, TTL compatible line driver operating off a single 5V supply.

The Am9614 is designed to drive either differential or singleended, back-matched or terminated transmission lines. The device has the active pull-down and active pull-up circuits split and brought out to adjacent pins. This allows multiplex operation (wire-AND) at the driving end in either the single-ended mode via the uncommitted collector or in the differential mode by use of the active pull-ups on one side and the uncommitted collectors on the other. The complementary outputs of the Am9614 give great application flexibility.

The Am9614 has short-circuit protected active pull-ups, and incorporates input clamp diodes to reduce the effect of line transients, and can drive into  $50\Omega$  terminated transmission lines.

- Short-circuit protected outputs
- Able to drive 50Ω terminated transmission lines
- 100% reliability assurance testing in compliance with MIL-STD-883





## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                             | 65°C to +150°C                |
|-----------------------------------------------------------------|-------------------------------|
| Temperature (Ambient) Under Bias                                | —55°C to +125°C               |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | 0.5V to +7.0V                 |
| DC Voltage Applied to Outputs for HIGH Output State             | –0.5V to +V <sub>CC</sub> max |
| DC Input Voltage                                                | -0.5V to +5.5V                |
| Output Current, Into Ouputs                                     | 200mA                         |
| DC Input Current                                                | Note 1                        |

## **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

| 9614XM (MIL)   | $T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ | V <sub>CC</sub> MIN. = 4,50V | V <sub>CC</sub> MAX. = 5.50V |
|----------------|--------------------------------------------------|------------------------------|------------------------------|
| 9614XC (COM'L) | $T_A = 0^\circ C$ to $+70^\circ C$               | V <sub>CC</sub> MIN. = 4,75V | V <sub>CC</sub> MAX. = 5.25V |

## DC Characteristics (Note 2)


|                       |                                           |                                                    |                                 | т <sub>А</sub> | MIN. |      | LIMITS<br>+25°C T <sub>A</sub> MAX. |      |         |      |       |
|-----------------------|-------------------------------------------|----------------------------------------------------|---------------------------------|----------------|------|------|-------------------------------------|------|---------|------|-------|
| Parameters            | Description                               | Test Conditions                                    |                                 | Min.           | Max. | Min. | Тур.                                | Max. | Min. Ma | Max. | Units |
| <b>v<sub>oн</sub></b> | Output HIGH Voltage                       | V <sub>CC</sub> = MIN.,<br>I <sub>OH</sub> = —10mA |                                 | 2.4            |      | 2.4  | 3.2                                 |      | 2.4     |      | Volts |
| Ve                    | Output LOW Voltage                        | V <sub>CC</sub> = MIN.,                            | MIL                             |                | 0.4  |      | 0.2                                 | 0.4  |         | 0.4  |       |
| VOL                   | Output LOW Voltage                        | I <sub>OL</sub> = 40mA                             | COM'L                           |                | 0.45 |      | 0.2                                 | 0.45 | _       | 0.45 | Volts |
| VIH                   | Input HIGH Voltage                        | Vcc = MIN.                                         | MIL                             | 2.0            |      | 1.7  | 1.5                                 |      | 1.4     |      | Volts |
| МН                    | Input nigh voltage                        | VCC - WIN.                                         | COM'L                           | 1.9            |      | 1.8  | 1.5                                 |      | 1.6     |      | Volts |
| N.,                   | Input LOW Voltage                         | V <sub>CC</sub> = MAX.                             | MIL                             |                | 0.8  |      | 1.3                                 | 0.9  |         | 0.8  |       |
| VIL                   |                                           | VCC - MAA.                                         | COM'L                           |                | 0.85 |      | 1.3                                 | 0.85 |         | 0.85 | Volts |
|                       |                                           |                                                    | V <sub>F</sub> = 0.4V, MIL      |                | -1.6 |      | -1.1                                | -1.1 |         | -1.6 |       |
| ۱۴                    | Input Load Current V <sub>CC</sub> = MAX. | V <sub>F</sub> = 0.45V, COM'L                      |                                 | -1.6           |      | -1.0 | -1.6                                |      | -1.6    | mA   |       |
| I <sub>R</sub>        | Reverse Input Current                     | V <sub>CC</sub> = MAX.<br>V <sub>R</sub> = 4.5V    |                                 |                | 60   |      |                                     | 60   |         | 60   | μΑ    |
| I <sub>SC</sub>       | Short Circuit Current                     | V <sub>CC</sub> = MAX.,<br>V <sub>O</sub> = 0V     |                                 |                |      | -40  | 90                                  | -120 |         |      | mA    |
|                       |                                           | V <sub>CC</sub> = MAX.,<br>Inputs = 0V             |                                 |                | 48.7 |      | 33                                  | 48.7 |         | 48.7 |       |
| PD                    | Power Supply Current                      | V <sub>CC</sub> = 7.0V,                            | COM'L                           |                |      |      | 46                                  | 70   |         |      | - mA  |
|                       |                                           | Inputs = 0V                                        | MIL                             | _              |      |      | 46                                  | 65.7 |         |      |       |
| 1                     | Reverse Output Current                    | V <sub>CC</sub> = MAX                              | V <sub>CEX</sub> = 12V, MIL     |                | 100  |      | 10                                  | 100  |         | 200  |       |
| ICEX                  | Heverse Output Current                    |                                                    | V <sub>CEX</sub> = 5.25V, COM'L |                | 100  |      | 10                                  | 100  |         | 200  | μA    |
| V <sub>OLC</sub>      | Output Low Clamp Voltage                  | V <sub>CC</sub> = MAX.,<br>I <sub>OLC</sub> = -40m |                                 |                |      |      | -0.8                                | -1.5 |         |      | Volts |
| v <sub>ic</sub>       | Input Clamp Voltage                       | V <sub>CC</sub> = MIN.,<br>I <sub>IC</sub> = -12mA |                                 |                |      |      | -1.0                                | -1.5 |         |      | Volts |

## Switching Characteristics ( $T_A = 25^{\circ}C$ unless otherwise specified)

|                   |                |                                        | 9614XM |      |      |      | 9614XC |      |       |
|-------------------|----------------|----------------------------------------|--------|------|------|------|--------|------|-------|
| Parameters        | Description    | Test Conditions                        | Min.   | Тур. | Max. | Min. | Typ.   | Max. | Units |
| t <sub>pd+</sub>  | Turn Off Delay | $V_{CC} = 5.0V, C_{L} = 30pF,$         |        | 14   | 20   |      | 14     | 30   | ns    |
| t <sub>pd</sub> _ | Turn On Delay  | V <sub>M</sub> = 1.5V, Refer to Fig. 1 | 10     | 18   | 20   |      | 18     | 30   | ns    |

Notes: 1. Maximum current defined by DC input voltage.

2. For conditions shown as MIN. or MAX. use the appropriate value specified under electrical characteristics for the applicable device type or grade.



LIC-583

## **USERS NOTES**

**DIFFERENTIAL LINES.** The Am9614 dual differential line driver can be used with the Am9615 dual differential line receiver to form an interconnection system which can tolerate extremely noisy environments and interconnect equipments where there is a  $\pm 15V$  difference in voltage level of the equipment grounds. Two wires are used for each channel to form a balanced transmission line. This method of sending data between equipments offers extremely high protection from common mode noise and also gives excellent DC noise margins.

**MATCHING.** Transmission lines can be matched in a number of ways. The most widely used method is to terminate the line at the receiving end in its characteristic impedance. This impedance is connected across the input terminals of the receiver. A 130 $\Omega$  resistor is included at the + input of each receiver for matching twisted pairs and this resistor, or if the characteristic impedance is not 130 $\Omega$ , a discrete resistor, is connected between the two receiver inputs. This method of matching causes a DC component in the signal. Power is dissipated in the resistor and the signal is attenuated. The DC component can be effectively removed by connecting a large capacitor in series with the terminating resistor.


The transmission line can also be terminated through the receiver power supply by placing equal value resistors from the + input of the receiver to  $V_{CC}$  and from the - input to


ground. This method again has the disadvantage that a DC signal component exists, attenuation occurs, and power is dissipated in the terminating resistors but it does allow multiplexed operation in the balanced differential mode.

An alternate method to matching at the receiver is to back match at the driver. A resistor is placed in series with the line so that the signal from the driver which is reflected at the high input impedance of the receiver is absorbed at the driver. This method does not have a DC component and therefore no attenuation occurs and power is not dissipated in the resistor. For balanced differential driving a resistor is required in series with each line. The table below shows the value of each matching resistor required for lines of different characteristic impedance.

MULTIPLEXING. When operating in the balanced differential mode the Am9614 driver can be OR tied with other devices to allow multiplexed operation. The open collector NAND outputs are connected together and the active pull-up AND outputs are connected together. Selection of the active driver can be made by two of the three logic inputs on the driver. Multiplexed operation can only be performed with the lines terminated to the appropriate voltage level at the driver so that this method has a DC component and power is dissipated in the terminating resistors.

| YPICAL DC CHARACTERISTICS<br>R MATCHING TO TRANSMISSION LINE       |                                       |                                          |                 | LOAD      | ING RULE  | ËS            |               |
|--------------------------------------------------------------------|---------------------------------------|------------------------------------------|-----------------|-----------|-----------|---------------|---------------|
| васк ма                                                            | ATCHING TABLE                         |                                          |                 |           |           |               |               |
| zo                                                                 | R <sub>M</sub> (ohms)<br>Differential |                                          |                 |           | Input     | Far<br>Output | nout<br>Outpu |
| 50                                                                 | 12                                    |                                          | Input/Output    | Pin No.'s | Unit Load | HIGH          | LOW           |
| 75                                                                 | 24                                    |                                          | APU A           | . 1       |           | 166           |               |
| 92<br>100                                                          | 33<br>36                              |                                          | Output A        | 2         |           |               | 25            |
| 130                                                                | 54                                    |                                          | Output A        | 3         |           |               | 25            |
| 300<br>600                                                         | 140<br>290                            |                                          | APU A           | 4         | _         | 166           |               |
|                                                                    | 1                                     |                                          | Input A         | 5         | 1         |               |               |
|                                                                    |                                       |                                          | Input A         | 6         | 1         |               |               |
|                                                                    |                                       |                                          | Input A         | 7         | 1         |               |               |
|                                                                    |                                       |                                          | GND             | 8         |           |               |               |
| 200 V <sub>CC</sub> = 5.                                           | ov                                    |                                          | Input B         | 9         |           |               |               |
| $ \begin{array}{c} 4 \\ E \\ 160 \\ T_A = 25^{\circ} \end{array} $ | C OUTPUT DEVICE                       |                                          | Input B         | 10        | 1         |               |               |
| L 80                                                               | CHARACTERISTICS                       |                                          | Input B         | 11        | 1         |               |               |
| 11 40                                                              |                                       |                                          | APU B           | 12        |           | 166           |               |
| 5 0                                                                |                                       |                                          | Output B        | 13        |           |               | 25            |
| 00000000000000000000000000000000000000                             | HIGH STATE<br>OUTPUT DEVICE           | 10 C                                     | Output B        | 13        |           |               | 25            |
| 1 120                                                              | CHARACTERISTICS                       |                                          | APU B           | 14        |           | 166           |               |
| 5-160                                                              | ┼┈┼╌┽╶┼┈╎╴                            | 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 |                 | 15        |           |               |               |
|                                                                    | 0 2 4 6 8 10                          |                                          | V <sub>cc</sub> | 10        |           |               |               |
|                                                                    | OUTPUT VOLTAGE - VOLTS                |                                          |                 |           |           |               |               |
|                                                                    |                                       |                                          |                 |           |           |               |               |







## Am9616 Triple EIA RS-232C/MIL-STD-188C Line Driver

#### **Distinctive Characteristics**

- Conforms to EIA RS-232C and CCITT V.24 specifications and/or MIL-STD-188C
- Short circuit protected output
- Internal slew rate limiting



- 100% reliability assurance testing in compliance with MIL-STD-883
- TTL/DTL compatible input



## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                   | –65°C to +150°C |
|---------------------------------------|-----------------|
| Temperature (Ambient) Under Bias      | 0°C to +75°C    |
| Supply Voltage to Ground Potential    |                 |
| V <sub>CC</sub>                       | +15 V           |
| V <sub>EE</sub>                       | –15 V           |
| DC Voltage Applied to Outputs         | ±15 V           |
| DC Input Voltage                      | -1.5 V to +6 V  |
| Lead Temperature (Soldering, 30 sec.) | 300°C           |

#### Am9616XM AND Am9616EXC RS232-C AND MIL-STD-188C

#### **ELECTRICAL CHARACTERISTICS**

The Following Conditions Apply Unless Otherwise Noted:  $\begin{array}{ll} \mbox{Am9616XM (MIL)} & \mbox{T}_{A} = -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Am9616EXC (COM'L)} & \mbox{T}_{A} = 0^{\circ}\mbox{C to } +70^{\circ}\mbox{C} \\ \end{array}$  $V_{CC}$  = +12V  $\pm$  10%,  $V_{EE}$  = –12V  $\pm$  10%,  $R_{L}$  = 3k $\Omega$ 

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| arameters                             | Description                                                               |                                                         | Test Conditions                                      | Min. | Typ.<br>(Note 1) | Max. | Units     |
|---------------------------------------|---------------------------------------------------------------------------|---------------------------------------------------------|------------------------------------------------------|------|------------------|------|-----------|
| v <sub>oH</sub>                       | Output HIGH Voltage                                                       |                                                         |                                                      | 5.0  | 6.0              | 7.0  | Volts     |
| VOL                                   | Output LOW Voltage                                                        |                                                         |                                                      | -7.0 | 6.0              | -5.0 | Volts     |
|                                       | Ripple Rejection                                                          | Power Supply                                            | Ripple = 2.4V <sub>p-p</sub> , f = 400Hz             |      | 0.25             |      | % of VOUT |
| V <sub>OH</sub> to<br>V <sub>OL</sub> | Output HIGH Voltage to Output<br>LOW Voltage, Magnitude Matching<br>Error |                                                         |                                                      |      |                  | ±10  | %         |
| ROUT                                  | Output Resistance, Power On                                               | RL = 6kΩ, ∆I                                            | L = 10mA                                             |      | 75               |      | Ω         |
| I <sub>SC+</sub>                      | Positive Output Short Circuit Current                                     |                                                         |                                                      |      | 22               | 100  | mA        |
| I <sub>SC</sub> _                     | Negative Output Short Circuit Current                                     |                                                         |                                                      | -100 | -22              |      | mA        |
| VIH                                   | Input HIGH Voltage                                                        |                                                         |                                                      | 2.0  |                  |      | Volts     |
| VIL                                   | Input LOW Voltage                                                         |                                                         |                                                      |      |                  | 0.8  | Volts     |
| Чн                                    | Input HIGH Current                                                        | V <sub>IN</sub> = 2.4V                                  |                                                      |      |                  | 40   | μA        |
|                                       |                                                                           | V <sub>IN</sub> = 5.5V                                  |                                                      |      |                  | 1.0  | mA        |
| ΠL                                    | Input LOW Current                                                         | V <sub>IN</sub> = 0.4V                                  |                                                      | -1.6 |                  |      | mA        |
| ROUT                                  | Output Resistance, Power Off                                              | -2.0V ≤ VOI<br>All Inputs and                           | JT ≤ +2.0V<br>J Supply Pins Grounded                 | 300  |                  |      | Ω         |
| 1+                                    | Positive Supply Current                                                   | T <sub>A</sub> = +25°C                                  | VIN1 = VIN2 = VINHIBIT = 0.8V                        |      | 15               | 22   |           |
| •+                                    |                                                                           |                                                         | V INI1 = VINI2 = VINIUIRIT = 2.0V                    |      | 7.5              | 13   | mA        |
| I_                                    | Negative Supply Current                                                   | $T_{1} = +25^{\circ}C$                                  | $V_{\rm IN1} = V_{\rm IN2} = V_{\rm INHIBIT} = 0.8V$ |      | 0                | -1   |           |
| •                                     | Regative Suppry Current                                                   | $I_A = +25 °C$ $V_{IN1} = V_{IN2} = V_{INHIBIT} = 2.0V$ |                                                      |      | -15              | -22  | mA        |

## AC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE OF T<sub>A</sub> = 0°C TO 70°C (Note 2)

| arameters        | Description            | Test Conditions                                 | Min. | (Note 1) | Max. | Ųnits |
|------------------|------------------------|-------------------------------------------------|------|----------|------|-------|
|                  | Positive Slew Rate     | 0pF ≤ CL ≤ 2500pF<br>BL ≥ 3kΩ                   | 4.0  | 15       | 30   | V/µs  |
|                  | Negative Slew Rate     | $0pF \le C_{L} \le 2500pF$ $B_{L} \ge 3k\Omega$ | -30  | -15      | 4.0  | V/µs  |
| <sup>t</sup> PLH | Propagation Delay Time | No Load                                         |      | 320      |      | ns    |
| tPHL             | Propagation Delay Time | No Load                                         |      | 320      |      | ns    |

Notes: 1. Typical values are at V<sub>CC</sub> = 12V, V<sub>EE</sub> = -12V, T<sub>A</sub> = 25°C. 2. An external capacitor may be needed to meet signal wave shaping requirements of MIL-STD-188C at the applicable modulation rate.

## **ELECTRICAL CHARACTERISTICS**

Am9616XC EIA RS-232-C

The Following Conditions Apply Unless Otherwise Noted:


 $T_A = 0^{\circ}C$  to +75°C,  $V_{CC} = +12V \pm 10\%$ ,  $V_{EE} = -12V \pm 10\%$ ,  $R_L = 3k\Omega$ 


## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| o on An Aoreanon too oven of en Arma ren |                                         |                                                                                     |      | Typ.     |      |       |
|------------------------------------------|-----------------------------------------|-------------------------------------------------------------------------------------|------|----------|------|-------|
| arameters                                | Description                             | Test Conditions                                                                     | Min. | (Note 1) | Max. | Units |
| V <sub>OH</sub>                          | Output HIGH Voltage                     | $V_{IN_1}$ or $V_{IN_2} = V_{INHIBIT} = 0.8 V$                                      | +5.0 | +6.0     | +7.0 | Volts |
| VOL                                      | Output LOW Voltage                      | $V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 2.0 V$                                         | -7.0 | -6.0     | 5.0  | Volts |
| VIH                                      | Input HIGH Level                        | Guaranteed input logical HIGH voltage                                               | 2.0  |          |      | Volts |
| VIL                                      | Input LOW Level                         | Guaranteed input logical LOW voltage                                                |      |          | 0.8  | Volts |
| I <sub>IL</sub>                          | Input LOW Current                       | $V_{1N_1} = V_{1N_2} = 0.4 V \text{ or } V_{1NH1B1T} = 0.4 V$                       |      | -1.2     | -1.6 | mA    |
| I <sub>IH</sub>                          | Input HIGH Current                      | $V_{IN_1} = V_{IN_2} = 2.4 \text{ V or } V_{INHIBIT} = 2.4 \text{ V}$               |      |          | 40   | μA    |
| I <sub>SC</sub>                          | Output Short Circuit Current (Positive) | $R_{L} = 0 \Omega$ $V_{IN_{1}} \text{ or } V_{IN_{2}} = V_{INHIBIT} = 0.8 V$        |      | -17      | -30  | mA    |
| I <sub>SE</sub>                          | Output Short Circuit Current (Negative) | $R_{L} = 0\Omega$ $V_{IN_{1}} \text{ or } V_{IN_{2}} = V_{INHIBIT} = 2.0 \text{ V}$ | +8   | +17      | +30  | mA    |
| Icc                                      | Total Positive Supply Current           | $V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 0.8 V$                                         |      | 15       | 22   | mA    |
|                                          |                                         | $V_{IN_1} = V_{1N_2} = V_{INHIBIT} = 2.0 V$                                         |      | 7.5      | 13   |       |
| IEE                                      | Total Negative Supply Current           | $V_{1N_1} = V_{1N_2} = V_{1NH1BIT} = 0.8 V$                                         |      | 0        | -1   | mA    |
| .66                                      |                                         | $V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 2.0 V$                                         |      | -15      | -22  |       |

## AC CHARACTERISTICS

| Parameters       | Description                                                                                         | Test Conditions                | Min. | Тур. | Max. | Units |
|------------------|-----------------------------------------------------------------------------------------------------|--------------------------------|------|------|------|-------|
| <sup>t</sup> PLH | Delay from Input LOW to Output HIGH                                                                 | C_= 15 pF, RL = ∞              |      | 320  | 650  | ns    |
| <b>t</b> PHL     | Delay from Input HIGH to Output LOW                                                                 | 0 <u> </u>                     |      | 320  | 650  | ns    |
|                  | Positive Slew Rate $0 \text{ pF} \leq C_1 \leq 2500 \text{ pF}, \text{ R}_1 \geq 3 \text{ k}\Omega$ | 4.0                            | 15   | 30   | V/µs |       |
|                  | Negative Slew Rate                                                                                  | ομι « οι « 2300 μr, η με 3 κ32 | -30  | -15  | -4.0 | V/µs  |





## Am9617 **RS-232C Line Receiver**

## Distinctive Characteristics


- Compatible with EIA RS-232C and CCITT V24 specifications.
- Input signal range ±30 volts
- Available in commercial and military temperature range

#### FUNCTIONAL DESCRIPTION

TV24 and EIA RS-232C specifications. Each receiver has single data input that can accept signal swings of up to ±30V. The output of each receiver is TTL/DTL compatible, and includes a  $2k\Omega$  resistor pull-up to V<sub>CC</sub>. Each receiver has a hysteresis input so that the hysteresis can be controlled by means of a series resistor between the HYST input and a response control input RESP.

Because of this hysteresis in switching thresholds, the device can receive signals with superimposed noise or with slow rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency noise spikes. The companion line driver is the Am9616.

- Variable hysteresis
- 100% reliability assurance testing in compliance with MIL-STD-883
- Includes response control input and built-in hysteresis.



#### MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                             | –65°C to +175°C                 |
|-----------------------------------------------------------------|---------------------------------|
| Temperature (Ambient) Under Bias                                | -55°C to +125°C                 |
| Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous | -0.5 V to +7.0 V                |
| DC Voltage Applied to Outputs for High Output State             | -0.5 V to +V <sub>CC</sub> max. |
| Input Signal Range                                              | -30 V to +30 V                  |
| Output Current, Into Outputs                                    | 30 mA                           |
| DC Input Current                                                | Defined by Input Voltage Limits |

### **ELECTRICAL CHARACTERISTICS**

The Following Conditions Apply Unless Otherwise Noted:

Response Control Pin Open Unless Otherwise Specified


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


| Parameters      | Description                  | Test Conditions                                                                             |        | Min.  | Typ.<br>(Note 1) | Max. | Units |  |
|-----------------|------------------------------|---------------------------------------------------------------------------------------------|--------|-------|------------------|------|-------|--|
| RIN             | Input Resistance             | V <sub>IN</sub> = ± 25V                                                                     |        | 3.0   | 4.0              | 7.0  | kΩ    |  |
| VIN             | Open Circuit Input Voltage   |                                                                                             |        |       | 0.2              | 2.0  | Volts |  |
| v <sub>oh</sub> | Output HIGH Voltage          | I <sub>OH</sub> = -0.2mA, V <sub>CC</sub> = Min.<br>V <sub>IN</sub> = -3.0V, 0V or Open Cir | cuit   | 2.4   | 3.0              |      | Volts |  |
| V <sub>OL</sub> | Output LOW Voltage           | I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.<br>V <sub>IN</sub> = +3.0V                    |        |       | 0.3              | 0.4  | Volts |  |
|                 |                              |                                                                                             | -55° C | 2.3   |                  | 3.1  |       |  |
|                 |                              |                                                                                             | 0°C    | 1.9   |                  | 2.5  | ]     |  |
| v <sub>IH</sub> | Input HIGH Level Threshold   | V <sub>OL</sub> = 0.45V, V <sub>CC</sub> = 5.0V<br>Resp-Hyst Connected                      | 25°C   | 1.75  | 2.0              | 2.25 | Volts |  |
|                 |                              | Resp-Hyst Connected                                                                         | 75°C   | 1.45  |                  | 1.90 |       |  |
|                 |                              |                                                                                             | 125°C  | 1.20  |                  | 1.65 |       |  |
|                 |                              |                                                                                             |        | -55°C | 0.85             |      | 1.65  |  |
|                 |                              |                                                                                             | 0°C    | 0.75  |                  | 1.40 | 7     |  |
| VIL             | Input LOW Level Threshold    | V <sub>OH</sub> = 2.5V, V <sub>CC</sub> = 5.0V<br>Resp-Hyst Connected                       | 25°C   | 0.75  | 0.95             | 1.25 | Volts |  |
|                 |                              | Resp-Hyst Connected                                                                         | 75°C   | 0.60  |                  | 1.10 | 1     |  |
|                 |                              |                                                                                             | 125°C  | 0.50  |                  | 0.95 | ]     |  |
| VIO             | Open Loop Input Threshold    |                                                                                             | 25° C  | 0.4   | 1.0              | 1.2  | Volts |  |
| V10             | Open Loop input Threshold    |                                                                                             |        | 0.4   |                  | 1.4  | Voits |  |
| ц               | Input LOW Current            | V <sub>IN</sub> =25V                                                                        | 25° C  | -3.6  |                  | -8.0 | mA    |  |
| 'IL             | Input Low Current            | V IN25V                                                                                     |        |       |                  | -8.3 |       |  |
| Чн              | Input HIGH Current           | N - 125V                                                                                    | 25° C  | 3.6   |                  | 8.0  | mA    |  |
| 'IH             |                              | V <sub>IN</sub> = +25V                                                                      |        |       |                  | 8.3  |       |  |
| I <sub>SC</sub> | Output Short Circuit Current | V <sub>IN</sub> = 0.0V, V <sub>OUT</sub> = 0.0V                                             |        |       | 2.5              |      | mA    |  |
| ICC             | Power Supply Current         | V <sub>IN</sub> = 5.0V, V <sub>CC</sub> = Max.                                              |        |       | 12               | 18   | mA    |  |


Notes: 1. Typical Limits are at  $V_{CC} = 5.0V$ ,  $25^{\circ}C$  ambient and maximum loading. 2. The input threshold margin for the device is greater than the voltage computed as the  $V_{T+} - V_{T-}$  value. For the minimum value see the input threshold margin versus temperature graph.

| Parameters       | Definition                          | <b>Test Conditions</b> | Min. | Тур. | Max. | Units |
|------------------|-------------------------------------|------------------------|------|------|------|-------|
| t <sub>pd+</sub> | Delay from Input LOW to Output HIGH | RL = 3.9 kΩ            |      | 25   | 85   | ns    |
| tpd-             | Delay from Input HIGH to Output LOW | R <sub>L</sub> = 390 Ω |      | 25   | 50   | ns    |
| t <sub>r</sub>   | Output Rise Time (10% to 90%)       | RL = 3.9 kΩ            |      | 120  | 175  | ns    |
| t <sub>f</sub>   | Output Fall Time (90% to 10%)       | RL <b>≓</b> 390 Ω      |      | 15   | 40   | ns    |

## Switching Characteristics ( $T_A = 25^{\circ}C$ , response control pin open, $C_L = 15 \text{ pF}$ )







## MOS Memory and Microprocessor Interface – Section V

| Am0026/0026C | 5MHz Two-Phase MOS Clock Driver  | 5-1  |
|--------------|----------------------------------|------|
| Am0056/0056C | 5MHz Two-Phase MOS Clock Driver  | 5-7  |
| Am8224       | Clock Generator and Driver       | 5-13 |
| Am8228       | System Controller and Bus Driver | 5-20 |
| Am8238       | System Controller and Bus Driver | 5-20 |

# Am0026/Am0026C

5MHz Two-Phase MOS Clock Driver

## **Distinctive Characteristics**

- 20 ns rise and fall times with 1000 pF load
- 20 V output voltage swing
- ±1.5 amps output current drive

- High speed 5 to 10 MHz depending on load
- 100% reliability assurance testing in compliance with MIL-STD-883


### FUNCTIONAL DESCRIPTION

The Am0026 is a dual high speed MOS clock driver and interface circuit. The device is particularly suitable for driving two phase MOS circuits and can provide high speed operation even when driving into high capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. The output pulse width of the device is determined by the input pulse width.

The Am0026 can operate with a variety of MOS circuits. A popular application is a two-phase clock timer for driving

long silicon gate shift registers such as the Am1402/3/4 series. A single clock driver is able to drive 10k bits at 5MHz. The device can also be used with standard dynamic MOS RAMS such as the 1103 to provide address and precharge drive for memories up to 8k by 16-bits.

The device is available in an 8-lead TO-5, one watt copper lead frame 8-pin mini-DIP, a one and one-half watt TO-8 package, and a 14-pin ceramic package.



NC

INPUT B

LIC-602

## Am0026/0026C

## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                 | -65°C to +150°C |
|-----------------------------------------------------|-----------------|
| Temperature (Ambient) Under Bias                    | –55°C to +125°C |
| V <sup>+</sup> -V <sup>-</sup> Differential Voltage | 22 V            |
| Input Current                                       | 100 mA          |
| Input Voltage (VIN-V-)                              | 5.5 V           |
| Peak Output Current                                 | 1.5 A           |
| Power Dissipation                                   | See curves      |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| arameter        | Description          | Test Conditions (Note 1)                                                           | Min.                | <b>Typ.</b> (Note 2) | Max.                | Units |
|-----------------|----------------------|------------------------------------------------------------------------------------|---------------------|----------------------|---------------------|-------|
| v <sub>он</sub> | Output HIGH Voltage  | V <sup>+</sup> = +5.0 V, V <sup>-</sup> = -12.0 V<br>V <sub>IN</sub> = -11.6 V     | 4.0                 | 4.3                  |                     | Volts |
|                 | (Logical "O")        | V <sub>IN</sub> -V <sup>-</sup> = 0.4 V                                            | V <sup>+</sup> -1.0 | V <sup>+</sup> -0.7  |                     | 1     |
| VOL             | Output LOW Voltage   | V <sup>+</sup> = +5.0 V, V <sup>-</sup> = -12.0 V<br>V <sub>IN</sub> = -9.5 V      |                     | -11.5                | -11.0               | Volts |
|                 | (Logical "I")        | V <sub>IN</sub> V <sup>-</sup> = 2.5 V                                             |                     | V <sup></sup> +0.5   | V <sup>-</sup> +1.0 | ]     |
| VIH             | Input HIGH Level     | V <sub>OUT</sub> = V <sup>-</sup> +1.0 V                                           | 2.5                 | 1.5                  |                     | Volts |
| VIL             | Input LOW Level      | V <sub>OUT</sub> = V <sup>+</sup> -1.0 V                                           |                     | 0.6                  | 0.4                 | Volts |
| կլ              | Input LOW Current    | V <sub>IN</sub> - V <sup>-</sup> = 0 V, V <sub>OUT</sub> = V <sup>+</sup> -1.0 V   |                     | -0.005               | -10                 | μA    |
| ЧH              | Input HIGH Current   | V <sub>IN</sub> - V <sup>-</sup> = 2.5 V, V <sub>OUT</sub> = V <sup>-</sup> +1.0 V |                     | 10                   | 15                  | mA    |
| CC ON           | "ON" Supply Current  | $V^+ - V^- = 20 V, V_{IN} - V^- = 2.5 V$                                           |                     | 30                   | 40                  | mA    |
|                 | "OFF" Supply Current | $V^{+} - V^{-} = 20 V, V_{1N} - V^{-} = 0.0 V$                                     | COM'L               | 10                   | 100                 | μA    |
| ICC OFF         |                      | v = v = 20 v, v IN = v = 0.0 v                                                     | MIL                 | 50                   | 500                 |       |


Notes: 1. These specifications apply for V<sup>+</sup> – V<sup>-</sup> = 10 V to 20 V, C<sub>L</sub> = 1000 pF, over the temperature range –55°C to +125°C for the Am0026 and 0°C to +85°C for the Am0026C. 2. All typical values for T<sub>A</sub> = 25°C.

## Switching Characteristics (Notes 1 and 2 Above)


| Parameter        | Description        | Test Conditions                   | Min. | Тур. | Max. | Units |
|------------------|--------------------|-----------------------------------|------|------|------|-------|
| <sup>t</sup> PHL | Turn On Delay      |                                   | 5.0  | 7.5  | 12   | ns    |
| tPLH             | Turn Off Delay     |                                   | 5.0  | 12   | 15   | ns    |
|                  |                    | $V^+ - V^- = 17 V, C_L = 250 pF$  |      | 12   |      |       |
| t <sub>r</sub>   | Rise Time (Note 3) | $V^+ - V^- = 17 V, C_L = 500 pF$  |      | 15   | 18   | ns    |
|                  |                    | $V^+ - V^- = 17 V, C_L = 1000 pF$ |      | 20   | 35   |       |
|                  |                    | $V^+ - V^- = 17 V, C_L = 250 pF$  |      | 10   |      |       |
| tf               | Fall Time (Note 3) | $V^+ - V^- = 17 V, C_L = 500 pF$  |      | 12   | 16   | ns    |
|                  |                    | $V^+ - V^- = 17 V, C_L = 1000 pF$ |      | 1.7  | 25   |       |

Note: 3. Rise and fall times are given for MOS logic levels; i.e., rise time is transition from logic "0" to logic "1" which is voltage fall. See switching time waveforms.

LIC-603



5-3



### APPLICATION INFORMATION

#### POWER DISSIPATION

The total average power dissipation of the Am0026 is the sum of the DC power and AC transient power. This total must be less than the given package power rating.

$$P_{DISS} = P_{AC} + P_{DC} \leq P_{MAX}$$

With the device dissipating only 2 mW when the output is at a HIGH voltage (MOS logic "0"), the dominant factor in average DC power is the duty cycle or fraction of the time the output is at a LOW voltage level (MOS logic "1"). For the shift register driving where the duty cycle is less than 25%,  $P_{DC}$  is usually negligible. For RAM address line driver applications  $P_{DC}$  dominates since duty cycle can exceed 50%.

DC Power per driver:

DC power is given by,

$$P_{DC} = (V^+ - V^-) \times I_{S(LOW)} \times Duty Cycle$$

where  $I_{S (LOW)}$  is  $I_{SUPPLY(ON)}$  at  $(V^+ - V^-)$ 

I<sub>SUPPLY(ON)</sub> is 40 mA x 
$$\frac{(V^+ - V^-)}{20 \text{ V}}$$
 worst case  
or 30 mA x  $\frac{(V^+ - V^-)}{20 \text{ V}}$  typically

AC transient power per driver:

AC transient power is given by,

$$P_{AC} = (V^+ - V^-)^2 \times C_1 \times f \times 10^{-3}$$
 in mW

where f = frequency of operation in MHz and  $C_L = load$  capacitance including all strays and wiring in pF.

#### PACKAGE SELECTION

Power ratings are based on a maximum junction rating of 175°C. The following guidelines are suggested for package selection. Graphs shown in the Performance Curves illustrate derating for various operating temperatures.

TO-5 ("H") Package: Rated at 600 mW in still air (derate at 4.0 mW/ $^{\circ}$ C above 25 $^{\circ}$ C) and rated at 900 mW with clip-on heat sink (derate at 6.0 mW/ $^{\circ}$ C above 25 $^{\circ}$ C). This popular hermetic package is recommended for small systems. Low cost (about 10¢) clip-on-heat sink increases driving power dissipation capability by 50%.

8-pin ("N") Molded Mini-DIP: Rated at 600 mW still air (derate at 4.0 mW/°C above 25°C) and rated at 1.0 watt soldered to PC board (derate at 6.6 mW/°C). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

$$C_{L} (max.) = \frac{10^{3}}{n} \frac{(P_{max.} \text{ Reg } -10^{3} \text{ n} (V^{+} - V^{-})^{2} \text{ Duty Cycle})}{\text{Reg } (V^{+} - V^{-})^{2} \text{ x f}}$$

where n is the number of drivers used in the package.

 $P_{max.}$  is the package power rating in milliwatts for given package, heat sink, and maximum ambient temperature.

Req is the equivalent resistance  $(V^+ - V^-)/I_{S(LOW)} = 500\Omega$  (worst case over temperature or  $600\Omega$  (typically).

Duty cycle is the fraction of the time that the output signal is in the LOW state.

f is the input signal frequency in MHz.

 $C_{\text{L}(\text{max.})}$  is the maximum load capacitance per driver in pico-farads which can be driven without exceeding device power limits.

When used as a non-overlapping two phase driver with each side operating at the same frequency and duty cycle, and with  $(V^+ - V^-) - 17V$ , the above equation simplifies to

$$C_{L} = \frac{10^{3}}{f} \left[ \frac{P_{max.}}{578} - \text{Duty Cycle} \right]$$

Table I gives maximum drive capability for various system conditions using the above equation.

#### PULSE WIDTH CONTROL

The Am0026 is intended for applications in which the input pulse width sets the output pulse width; i.e., the output pulse width is logically controlled by the input pulse. The output pulse width is given by:

$$(PW)_{OUT} = (PW)_{IN} + t_f = PW_{IN} + 25 \text{ ns}$$

Two external input coupling capacitors are required to perform the level translation between TTL/DTL and MOS logic levels. Selection of the capacitor size is determined by the desired output pulse width. Minimum delay and optimum performance is attained when the voltage at the input of the Am0026 discharges to just above the devices threshold (about 1.5 V). If the input is allowed to discharge below the threshold, tr and tr will be degraded. The graph in the Performance Curves shows optimum values for C<sub>IN</sub> wersus desired output pulse width. The value for C<sub>IN</sub> may be roughly predicted by:

$$C_{IN} = (2 \times 10^{-3}) (PW)_{OUT}$$

For an output pulse width of 500 ns, the optimum value for  $C_{\mbox{IN}}$  is:

$$C_{IN} = (2 \times 10^{-3}) (500 \times 10^{-9}) = 1000 \, \text{pF}$$

#### **RISE AND FALL TIME CONSIDERATIONS (Note 3)**

The Am0026's peak output current is limited to 1.5 A. The peak current limitation restricts the maximum load capacitance which the device is capable of driving and is given by:

$$I = C_L \frac{dv}{dt} \le 1.5 A$$

The rise time,  $t_r$ , for various loads may be predicted by:

$$t_r = (\Delta V) (250 \times 10^{-12} + C_L)$$

Where:  $\Delta V$  = the change in voltage across C<sub>L</sub>

$$\cong V^{+}-V^{-}$$
C<sub>L</sub> = The load capacitance  
for V<sup>+</sup>-V<sup>-</sup> = 20V, C<sub>L</sub> = 1000 pF, t<sub>r</sub> is:  
t<sub>r</sub>  $\cong$  (20 V) (250 x 10<sup>-12</sup> + 1000 x 10<sup>-12</sup>  
= 25 ns

For small values of  $C_L$ , the equation above predicts optimistic values for  $t_r$ . The graph in the performance curves shows typical rise times for various load capacitances.

The output fall time (see Graph) may be predicted by:

$$t_{f} \cong 2.2 R \left( C_{S} + \frac{C_{L}}{h_{FE} + 1} \right)$$

#### CLOCK OVERSHOOT

The output waveform of the Am0026 can overshoot. The overshoot is due to finite inductance of the clock lines. It occurs on the negative going edge when  $\Omega_7$  saturates, and on the positive edge when  $\Omega_3$  turns OFF as the output goes through V<sup>+</sup> – V<sub>be</sub>. The problem can be eliminated by placing a small series resistor in the output of the Am0026. The

critical valve for  $R_S=2\sqrt{L/C_L}$  where L is the self-inductance of the clock line. In practice, determination of a value for L is rather difficult. However,  $R_S$  is readily determined emperically, and values typically range between 10 and 51 $\Omega$ .  $R_S$  does reduce rise and fall times as given by:

$$t_r = t_r \cong 2.2R_S C_L$$

#### CLOCK LINE CROSS TALK

At the system level, voltage spikes from  $\phi_1$  may be transmitted to  $\phi_2$  (and vice-versa) during the transition of  $\phi_1$  to MOS logic "1". The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Transistors  $\Omega_3$  and  $\Omega_4$ on the  $\phi_2$  side of the Am0026 are essentially "OFF" when  $\phi_2$  is in the MOS logic "0" state since only micro-amperes are drawn from the device. When the spike is coupled to  $\phi_2$ , the output has to drop at least 2  $V_{BE}$  before  $Q_3$  and  $Q_4$  come on and pull the output back to V<sup>+</sup>. A simple method for eliminating or minimizing this effect is to add bleed resistors between the Am0026 outputs and ground causing a current of a few milliamps to flow in  $Q_4$ . When a spike is coupled to the clock line  $\Omega_4$  is already "ON" with a finite  $h_{fe}$ . The spike is quickly clamped by Q4. Values for R depend on layout and the number of registers being driven and vary typically between 2 k and 10 k  $\Omega$ .

#### POWER SUPPLY DECOUPLING


Adequate power supply decoupling is necessary for satisfactory operation. Decoupling of V<sup>+</sup> to V<sup>-</sup> supply lines with at least 0.1  $\mu$ F noninductive capacitors as close as possible to each Am0026 is strongly recommended. This decoupling is necessary because otherwise 1.5 ampere currents flow during logic transition in order to rapidly charge clock lines.

# 5


#### TABLE I - WORST CASE MAXIMUM DRIVE CAPABILITY FOR Am0026\*

| Package Type                   |                                        |       | with<br>Sink |       | 0-8<br>e Air | Mini<br>Soldere |       |       | Mini-DIP<br>e Air | 14-Pin DIP<br>Soldered Dowr |
|--------------------------------|----------------------------------------|-------|--------------|-------|--------------|-----------------|-------|-------|-------------------|-----------------------------|
| Max.<br>Operating<br>Frequency | Max.<br>Ambient<br>Duty Temp.<br>Cycle | 60°C  | 85°C         | 60°C  | 85°C         | 60°C            | 85°C  | 60°C  | 85°C              | 70°C                        |
| 100 k Hz                       | 5%                                     | 30 k  | 24 k         | 19 k  | 15 k         | 13 k            | 10 k  | 7.5 k | 5.1 k             | 11k                         |
| 500 k H z                      | 10%                                    | 6.5 k | 5.1 k        | 4.1 k | 3.2 k        | 2.5 k           | 1.9 k | 1.4k  | 1.1 k             | 2k                          |
| 1 MHz                          | 20%                                    | 2.9 k | 2.2k         | 1.8 k | 1.4 k        | 1.1k            | 840   | 600   | 420               | 860                         |
| 2MHz                           | 25%                                    | 1.4k  | 1.1 k        | 850   | 650          | 540             | 400   | 280   | 190               | 390                         |
| 5 MHz                          | 25%                                    | 620   | 470          | 380   | 290          | 220             | 160   | 110   | 75                | 165                         |
| 10MHz                          | 25%                                    | 280   | 220          | 170   | 130          | 110             | 79    | 55    | 37                | 90                          |

\*Note: Values in pF and assume both sides in use as non-overlapping 2 phase driver; each side operating at same frequency and duty cycle with (V<sup>+</sup> – V<sup>+</sup>) = 17 V.



## Am0026/0026C



# Am0056.Am0056C

5MHz Two-Phase MOS Clock Driver

### Distinctive Characteristics

- 20ns rise and fall times with 1000pF load
- 20V output voltage swing
- ±1.5 amps output current drive

- High speed 5 to 10MHz depending on load
- 100% reliability assurance testing in compliance with MIL-STD-883
- Improved V<sub>OH</sub> compared with Am0026

#### FUNCTIONAL DESCRIPTION


The Am0056 is a dual high speed MOS clock driver and interface circuit. The device is particularly suitable for driving two phase MOS circuits and can provide high speed operation even when driving into high capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. The output pulse width of the device is determined by the input pulse width.

The Am0056 can operate with a variety of MOS circuits. A popular application is a two-phase clock timer for driving long silicon gate shift registers such as the Am1402/3/4 series. A single clock driver is able to drive 10k bits at 5MHz. The device can also be used with standard dynamic MOS

RAMS such as the 1103 to provide address and precharge drive for memories up to 8k by 16-bits.

The device is available in a TO-99, one watt copper lead frame 8-pin mini-DIP, a one and one-half watt TO-8 package, and a ceramic DIP.

The V<sub>BB</sub> terminal is intended to be connected through a series resistor to a supply higher than V<sup>+</sup>. This connection will enable the output to pull-up to V<sup>+</sup>-0.1V. Under no conditions should the V<sub>BB</sub> terminal be connected directly to a positive supply as the device will be damaged when the driver switches LOW.



## Am0056/Am0056C

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                  | -65°C to +150°C               |
|------------------------------------------------------|-------------------------------|
| Temperature (Ambient) Under Bias                     | -55°C to +125°C               |
| V <sup>+</sup> – V <sup>-</sup> Differential Voltage | 22V                           |
| Input Current                                        | 100mA                         |
| Input Voltage (V <sub>IN</sub> -V <sup>-</sup> )     | 5.5V                          |
| Peak Output Current                                  | 1.5A                          |
| Power Dissipation                                    | See curves                    |
| V <sub>BB</sub> Voltage                              | V <sup>+</sup> +5.0V          |
| Current Into V <sub>BB</sub>                         | 50mA                          |
| Operating Temperature—Am0056<br>Am0056C              | 55°C to +125°C<br>0°C to 70°C |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)


| arameters       | Description                                        | Test Conditions (Note 1)                                                                    |      | Min.               | Typ.<br>(Note 2)    | Max.   | Units |
|-----------------|----------------------------------------------------|---------------------------------------------------------------------------------------------|------|--------------------|---------------------|--------|-------|
| Voн             | Output HIGH Voltage                                | V <sub>IN</sub> V <sup></sup> = 0.4 V<br>V <sub>BB</sub> Open Circuit (R <sub>BB</sub> = ∞) | V    | <sup>7+</sup> –2.5 | V <sup>+</sup> -1.4 |        | Volts |
| •ОН<br>,        | (Logical "O" Output Voltage)                       | $V_{1N} - V^{-} = 0.4 V$<br>$R_{BB} = 1 k\Omega; V_{BB} V_B \ge V^+ + 1.0 V$                | v    | + -0.3             | V <sup>+</sup> -0.1 |        | voits |
| V <sub>OL</sub> | Output LOW Voltage<br>(Logical "1" Output Voltage) | V <sub>IN</sub> – V <sup>-</sup> = 2.4V                                                     |      |                    | V <sup></sup> +0.7  | V-+1.0 | Volts |
| VIH             | Input HIGH Level                                   | V <sub>OUT</sub> = V <sup></sup> +1.0 V                                                     |      | 2.0                | 1.5                 |        | Volts |
| VIL             | Input LOW Level                                    | V <sub>OUT</sub> = V <sup>+</sup> -1.0V                                                     |      |                    | 0.6                 | 0.4    | Volts |
| ι <sub>L</sub>  | Input LOW Current                                  | V <sub>IN</sub> - V <sup>-</sup> = 0V, V <sub>OUT</sub> = V <sup>+</sup> -1.0V              |      |                    | -0.005              | -10    | μA    |
| Чн              | Input HIGH Current                                 | $V_{IN} - V^{-} = 2.4V, V_{OUT} = V^{-} + 1.0V$                                             | v    |                    | 10                  | 15     | mA    |
| ICC ON          | "ON" Supply Current                                | $V^+ - V^- = 20V, V_{1N} - V^- = 2.4V$                                                      |      |                    | 15                  | 30     | mA    |
|                 |                                                    | 1                                                                                           | OM'L |                    | 10                  | 100    | μA    |
| ICC OFF         | "OFF" Supply Current                               | $V^+ - V^- = 20V, V_{IN} - V^- = 0.0V_{M}$                                                  | 11L  |                    | 50                  | 500    | 1-m 1 |
| I <sub>BB</sub> | "ON" Supply Current                                | $V^+ - V^- = 20V, V_{IN} - V^- = 2.4V$<br>$V_{BB} = V^+ + 3.0V, R_{BB} = 1 k\Omega$         |      |                    | 22                  |        | mA    |

Notes: 1. These specifications apply for  $V^+ - V^- = 10 V$  to 20 V,  $C_L = 1000 pF$ , over the temperature range  $-55^{\circ}C$  to  $+125^{\circ}C$  for the Am0056 and  $0^{\circ}C$  to  $+70^{\circ}C$  for the Am0056C. 2. All typical values for  $T_A = 25^{\circ}C$ .

## SWITCHING CHARACTERISTICS (Notes 1 and 2 Above)

| Parameters       | Description        | Test Co                       | onditions               | Min. | Тур. | Max. | Units |
|------------------|--------------------|-------------------------------|-------------------------|------|------|------|-------|
| <sup>t</sup> PHL | Turn ON Delay      |                               |                         | 5.0  | 8.0  | 12   | ns    |
| <sup>t</sup> PLH | Turn OFF Delay     |                               |                         | 5,0  | 12   | 15   | ns    |
|                  | Rise Time (Note 3) | $V^{+} - V^{-} = 17V_{c}$     | C <sub>L</sub> = 500pF  |      | 15   | 18   |       |
| tr               | Rise Time (Note 3) | v = v = 17 v,                 | C <sub>L</sub> = 1000pF |      | 20   | 35   | ns    |
| tf               | Fall Time (Note 3) | $V^{+} - V^{-} = 17V,$        | C <sub>L</sub> = 500pF  |      | 12   | 16   |       |
| ч<br>            |                    | $\nabla = \nabla = 17 \nabla$ | C <sub>L</sub> = 1000pF |      | 17   | 25   | ns    |

Note: 3. Rise and fall times are given for MOS logic levels; i.e., rise time is transition from logic "0" to logic "1" which is voltage fall. See switching time waveforms,



#### Am0056/Am0056C

#### APPLICATION INFORMATION

#### POWER DISSIPATION

The total average power dissipation of the Am0056 is the sum of the DC power and AC transient power. This total must be less than the given package power rating.

$$P_{DISS} = P_{AC} + P_{DC} \le P_{MAX}$$

With the device dissipating only 10 mW when the output is at a HIGH voltage (MOS logic "0"), the dominant factor in average DC power is the duty cycle or fraction of the time the output is at a LOW voltage level (MOS logic "1"). For the shift register driving where the duty cycle is less than 25%,  $P_{DC}$  is usually negligible. For RAM address line driver applications  $P_{DC}$  dominates since duty cycle can exceed 50%.

#### **DC** Power per Driver

DC power is given by,

 $P_{DC} = (V^+ - V^-) \times I_{S(LOW)} \times Duty Cycle$ 

where  $I_{S (LOW)}$  is  $I_{SUPPLY(ON)}$  at  $(V^+ - V^-)$ 

I<sub>SUPPLY</sub>(ON) is 30mA x  $\frac{(V^+ - V^-)}{20 V}$  worst case or 15mA x  $\frac{(V^+ - V^-)}{20 V}$  typically

#### AC Transient Power per Driver

AC transient power is given by,

$$P_{AC} = (V^+ - V^-)^2 \times C_L \times f \times 10^{-3} \text{ in mW}$$

where f = frequency of operation in MHz and  $C_L = load$  capacitance including all strays and wiring in pF.

#### PACKAGE SELECTION

Power ratings are based on a maximum junction rating of 175°C. The following guidelines are suggested for package selection. Graphs shown in the Performance Curves illustrate derating for various operating temperatures.

TO-99 ("H") Package: Rated at 600 mW in still air (derate at 4.0 mW/ $^{\circ}$ C above 25 $^{\circ}$ C) and rated at 900 mW with clip-on heat sink (derate at 6.0 mW/ $^{\circ}$ C above 25 $^{\circ}$ C). This popular hermetic package is recommended for small systems. Low cost (about 10¢) clip-on-heat sink increases driving power dissipation capability by 50%.

8-pin (" $\hat{N}$ ") Molded Mini-DIP: Rated at 600 mW still air (derate at 4.0 mW/°C above 25°C) and rated at 1.0 watt soldered to PC board (derate at 6.6 mW/°C). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

TO-8 ("G") Package: Rated at 1.5 watts still air (derate at 10mW/°C above 25°C) and 2.3 watts with clip on heat sink (Wakefield type 215-1.9 or equivalent – derate at 15mW/°C). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

#### MAXIMUM LOAD CONSIDERATIONS

The maximum capacitive load that the Am0056 can drive is determined by:

| The AC power consumed | = | nVs <sup>2</sup> CLf x 10 <sup>-3</sup> | mW |
|-----------------------|---|-----------------------------------------|----|
| The DC power consumed | - | $\frac{nVs^2}{Req}$ p x 10 <sup>3</sup> | mW |

The package power rating for a given package, heatsink,

and maximum ambient temperature = Pmax mW

Combining these expressions:

$$Pmax = \frac{nVs^2 \rho \times 10^3}{Req} + nVs^2 C_{L}f \times 10^{-3}$$

from which the maximum capacitive load:

$$C_{L(max)} = \frac{10^3}{n} \cdot \frac{(Pmax Req - nVs^2 \rho \times 10^3)}{Vs^2 f Req}$$

Where n = number of drivers employed in the package Vs = total supply voltage (V<sup>+</sup>-V<sup>-</sup>) across

- device
   e = duty cycle = time in output LOW state/
   time in output LOW + time in output
   HIGH
- Req =  $(V^+ V^-)/I_{CC} ON = 1000 \Omega$  worst case or 1300  $\Omega$  TYP
- CI = load capacitance per driver in pF
  - f = input signal frequency in MHz

When used as a non-overlapping, two-phase driver with each side operating at the same frequency and duty cycle and with  $V_s = 17 V$ , the above equation reduces to:

$$C_{L(max)} = \frac{10^3}{f} \left( \frac{Pmax}{578} - \rho \right)$$

Table 1 gives maximum drive capability using above equation.

#### PULSE WIDTH CONTROL

The Am0056 is intended for applications in which the input pulse width sets the output pulse width; i.e., the output pulse width is logically controlled by the input pulse. The output pulse width is given by:

$$(PW)_{OUT} = (PW)_{IN} + t_f = PW_{IN} + 17 ns$$

Two external input coupling capacitors are required to perform the level translation between TTL/DTL and MOS logic levels. Selection of the capacitor size is determined by the desired output pulse width. Minimum delay and optimum performance is attained when the voltage at the input of the Am0056 discharges to just above the devices threshold (about 1.5 V). If the input is allowed to discharge below the threshold, tr and tr will be degraded. The graph in the Performance Curves shows optimum values for C<sub>IN</sub> versus desired output pulse width. The value for C<sub>IN</sub> may be roughly predicted by:

For an output pulse width of 500 ns, the optimum value for  $C_{\mbox{IN}}$  is:

$$C_{IN} = (3 \times 10^{-3}) (500 \times 10^{-9}) = 1500 \text{ pF}$$

#### **RISE AND FALL TIME CONSIDERATIONS (Note 3)**

The Am0056's peak output current is limited to 1.5 A. The peak current limitation restricts the maximum load capacitance which the device is capable of driving and is given by:

$$I = C_L \frac{dv}{dt} \le 1.5 A$$

The rise time, tr, for various loads may be predicted by:

$$t_r = (\Delta V) (250 \times 10^{-12} + C_L)$$

Where:  $\Delta V =$  the change in voltage across C<sub>L</sub>

$$\approx V^{+} - V^{-}$$
C<sub>L</sub> = The load capacitance  
for V<sup>+</sup> - V<sup>-</sup> = 20 V, C<sub>L</sub> = 1000 pF, t<sub>r</sub> is:  
t<sub>r</sub>  $\approx$  (20 V) (250 x 10<sup>-12</sup> + 1000 x 10<sup>-12</sup>)  
= 25 ns

For small values of  $C_{\mbox{L}}$  , the equation above predicts optimistic values for  $t_{\mbox{r}}.$ 

The output fall time may be predicted by:

$$t_{f} \cong 2.2 \text{ R} \left( C_{S} + \frac{C_{L}}{h_{FE} + 1} \right)$$

#### CLOCK OVERSHOOT

The output waveform of the Am0056 can overshoot. The overshoot is due to finite inductance of the clock lines. It occurs on the negative going edge when  $Q_7$  saturates, and on the positive edge when  $Q_3$  turns OFF as the output goes through V<sup>+</sup> - V<sub>be</sub>. The problem can be eliminated by placing a small series resistor in the output of the Am0056. The critical value for  $R_S = 2\sqrt{L/C_L}$  where L is the self-inductance of the clock line. In practice, determination of a value for L is

$$t_r = t_f \cong 2.2R_S C_L$$

#### CLOCK LINE CROSS TALK

At the system level, voltage spikes from  $\phi_1$  may be transmitted to  $\phi_2$  (and vice-versa) during the transition of  $\phi_1$  to MOS logic "1". The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Transistors  $Q_3$  and  $Q_4$ on the  $\phi_2$  side of the Am0056 are essentially "OFF" when  $\phi_2$  is in the MOS logic "O" state since only micro-amperes are drawn from the device. When the spike is coupled to  $\phi_2$ , the output will drop until Q4 becomes active. A simple method for eliminating or minimizing this effect is to add bleed resistors between the Am0056 outputs and ground causing a current of a few milliamps to flow in  $Q_4$ . When a spike is coupled to the clock line  $Q_4$  is already "ON" with a finite h<sub>fe</sub>. The spike is quickly clamped by Q<sub>4</sub>. Values for R depend on layout and the number of registers being driven and vary typically between 2k and  $10k\Omega$ .


#### POWER SUPPLY DECOUPLING

Adequate power supply decoupling is necessary for satisfactory operation. Decoupling of V<sup>+</sup> and V<sup>-</sup> supply lines with at least 0.1  $\mu$ F noninductive capacitors as close as possible to each Am0056 is strongly recommended. This decoupling is necessary because of the 1.5 ampere currents which flow during logic transition when charging clock lines.


#### TABLE I - WORST CASE MAXIMUM DRIVE CAPABILITY FOR Am0056\*

| Packa                  | ige Type      |                     |       | 8 with<br>t Sink |       | 0-8 ·<br>eAir | Mini-<br>Soldere | -DIP<br>d Down | TO-5 and<br>Fre | Mini-DIP<br>e Air | 14-Pin DIP<br>Soldered Down |
|------------------------|---------------|---------------------|-------|------------------|-------|---------------|------------------|----------------|-----------------|-------------------|-----------------------------|
| Max.                   |               | P <sub>Max</sub> mW | 1775  | 1400             | 1150  | 900           | 769              | 604            | 460             | 360               | 665                         |
| Operating<br>Frequency | Duty<br>Cycle | Ambient<br>Temp.    | 60°C  | 85°C             | 60°C  | 85°C          | 60°C             | 85°C           | 60°C            | 85°C              | 70°C                        |
| 100kHz                 |               | 5%                  | 30 k  | 24 k             | 19 k  | 15 k          | 13 k             | 10 k           | 7.5k            | 5.1 k             | 11k                         |
| 500kHz                 | 1             | 10%                 | 6.0 k | 4.6 k            | 3.8 k | 2.9 k         | 2.5 k            | 1.9 k          | 1.4k            | 1.0 k             | 2k                          |
| 1 MHz                  | 2             | 20%                 | 2.9 k | 2.2k             | 1.8 k | 1.4k          | 1.1k             | 840            | 600             | 420               | 860                         |
| 2 MHz                  | 1             | 25%                 | 1.4k  | 1.1k             | 870   | 650           | 540              | 400            | 270             | 190               | 390                         |
| 5 MHz                  | 1             | 25%                 | 560   | 440              | 350   | 260           | 220              | 160            | 110             | 75                | 165                         |
| 10MHz                  | 1 2           | 25%                 | 280   | 220              | 170   | 130           | 110              | 80             | 55              | 37                | 90                          |

\*Note: Values in pF and assume both sides in use as non-overlapping 2 phase driver; each side operating at same frequency and duty cycle with  $(V^+ - V^-) = 17 V$ .



## Am0056/Am0056C




## **Clock Generator and Driver for 8080A Compatible Microprocessors**

## **Distinctive Characteristics**

- Single chip clock generator/driver for 8080A compatible CPU
- Power-up reset for CPU
- Ready synchronizing flip-flop
- Status strobe signal
- Oscillator output for external system timing
- Am8224-4 version available for use with 1µsec instruction cycle of Am9080A-4

#### FUNCTIONAL DESCRIPTION

The Am8224 is a single chip Clock Generator/Driver for the Am9080A and 8080A CPU. It contains a crystal-controlled oscillator, a "divide by nine" counter, two high-level drivers and several auxiliary logic functions, including a power-up reset, status strobe and synchronization of ready. Also provided are TTL compatible oscillator and  $\phi_2$  outputs for external system timing. The Am8224 provides the designer with a significant reduction of packages used to generate clocks and timing for the Am9080A or 8080A for both commercial and military temperature range applications. A high speed version, the Am8224-4, is available for use with the high speed Am9080A-4.



- Available for operation over both commercial and military temperature ranges
- Crystal controlled for stable system operation
- Reduces system package count
- Advanced Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883

PIN DEFINITION

| XTAL 1          |                          |
|-----------------|--------------------------|
| XTAL 2          | CONNECTIONS FOR CRYSTAL  |
| TANK            | USED WITH OVERTONE XTAL  |
| OSC             | OSCILLATOR OUTPUT        |
| $\phi_2(TTL)$   | $\phi_2$ CLK (TTL LEVEL) |
| V <sub>CC</sub> | +5.0V                    |
| V <sub>DD</sub> | +12V                     |
| GND             | 0V                       |
| RESIN           | RESET INPUT              |
| RESET           | RESET OUTPUT             |
| RDYIN           | READY INPUT              |
| READY           | READY OUTPUT             |
| SYNC            | SYNC INPUT               |
| STSTB           | STATUS STB (ACTIVE LOW)  |
| φ1              |                          |
| φ2              | Am9080A/8080A CLOCKS     |



LIC-620

| MAXIMUM RATINGS (Above which the useful life may be impaired) |
|---------------------------------------------------------------|
|                                                               |

| Storage Temperature                                   | -65°C to +150°C |
|-------------------------------------------------------|-----------------|
| Temperature (Ambient) Under Bias                      | -55°C to +125°C |
| Supply Voltage to Ground Potential                    |                 |
| V <sub>CC</sub>                                       | 7.5V            |
| V <sub>DD</sub>                                       | 15V             |
| Maximum Output Current $\phi_1$ and $\phi_2$ (Note 1) | 100mA           |

## **ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

The Following Conditions Apply Unless Otherwise Noted:


| Am8224XC,<br>Am8224XC ( | Am8224-4XC (COM'L) T <sub>A</sub> = 0<br>MIL) T <sub>A</sub> = - |                                                                     | V <sub>DD</sub> = 12V<br>V <sub>DD</sub> = 12V | ± 5%<br>± 10%         | Тур.                  |      |       |
|-------------------------|------------------------------------------------------------------|---------------------------------------------------------------------|------------------------------------------------|-----------------------|-----------------------|------|-------|
| Parameters              | Description                                                      | Test Conditions                                                     |                                                | Min.                  | (Note 2)              | Max. | Units |
| IF                      | Input Current Loading                                            | V <sub>F</sub> = 0.45 V                                             |                                                |                       |                       | 0.25 | mA    |
| IR                      | Input Leakage Current                                            | V <sub>R</sub> = 5.25 V                                             |                                                |                       |                       | 10   | μA    |
| N.                      | Input Forward Clamp Voltage                                      |                                                                     | COM'L                                          |                       |                       | -1.0 | Volts |
| v <sub>c</sub>          | input Forward Clamp Voltage                                      | I <sub>C</sub> = -5.0 mA                                            | MIL                                            |                       |                       | -1.2 | voits |
| VIL                     | Input LOW Voltage                                                | V <sub>CC</sub> = 5.0V                                              |                                                |                       |                       | 0.8  | Volts |
|                         |                                                                  | Reset input                                                         | COM'L                                          | 2.6                   | 2.2                   |      |       |
| VIH                     | Input HIGH Voltage                                               | neset input                                                         | MIL                                            | 2.8                   | 2.2                   |      | Volts |
|                         |                                                                  | All other inputs                                                    |                                                | 2.0                   |                       |      |       |
| VIH-VIL                 | <b>RESIN</b> Input Hysteresis                                    | V <sub>CC</sub> = 5.0V                                              |                                                | 0.25                  | 0.5                   |      | Volts |
|                         |                                                                  | $(\phi_1, \phi_2)$ , Ready, Reset, STSTB<br>I <sub>OL</sub> = 2.5mA |                                                |                       |                       | 0.45 |       |
| VOL                     | Output LOW Voltage                                               | All other inputs<br>I <sub>OL</sub> = 15mA                          |                                                |                       |                       | 0.45 | Volts |
|                         |                                                                  |                                                                     | COM'L                                          | 9.4                   | 11                    |      |       |
|                         |                                                                  | $\phi_1, \phi_2; I_{OH} = -100 \mu A$                               | MIL                                            | V <sub>DD</sub> –1.6V | V <sub>DD</sub> -1.0V |      |       |
| V <sub>OH</sub>         | Output HIGH Voltage                                              | READY, RESET; $I_{OH} = -100\mu A$                                  | COM'L                                          | 3.6                   | 4.0                   |      | Volts |
|                         |                                                                  | NEAD1, NESE1, 10H100#A                                              | MIL                                            | 3.35                  | 4.0                   |      |       |
|                         |                                                                  | All other outputs; IOH = -1.0mA                                     |                                                | 2.4                   | 3.0                   |      |       |
| I <sub>SC</sub>         | Output Short Circuit Current<br>(All Low Voltage Outputs Only    | $V_{O} = 0 V$ $V_{CC} = 5.0 V$                                      |                                                |                       |                       |      | mA    |
| ICC                     | Power Supply Current                                             | V <sub>CC</sub> = MAX. (Note 3)                                     |                                                |                       | 70                    | 115  | mA    |
| IDD                     | Power Supply Current                                             | V <sub>DD</sub> = MAX.                                              |                                                |                       | 5.0                   | 12   | mA    |

Notes: 1. Caution: \$\phi\_1\$ and \$\phi\_2\$ outputs do not have short circuit protection.
 2. Typical limits are at \$\vee{V}\_{CC}\$ = 5.0 V, \$V\_{DD}\$ = 12 V, 25°C ambient and maximum loading.
 3. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

#### CRYSTAL REQUIREMENTS

Tolerance: .005% at 0°C - 70°C Resonance: Series (Fundamental)\* Load Capacitance: 20-35pF Equivalent Resistance: 75-20 ohms Power Dissipation (Min): 4mW

\*With frequency in excess of 18MHz use 3rd overtone XTALs and tank circuit.



## AC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

|                    |                                        |                                                                                                  | A                                          | m8224>          | (M                        | A                           | n8224)          | ¢C             | Am   | 8224-4<br>(Note 2 |      |       |
|--------------------|----------------------------------------|--------------------------------------------------------------------------------------------------|--------------------------------------------|-----------------|---------------------------|-----------------------------|-----------------|----------------|------|-------------------|------|-------|
| Parameters         | Description                            | Test Conditions                                                                                  | Min.                                       | Тур.            | Max.                      | Min.                        | Тур.            | Max.           | Min. | Typ.              | Max. | Units |
| <sup>t</sup> φ1    | φ <sub>1</sub> Pulse Width             |                                                                                                  | $\frac{2t_{CY}}{9}$ -23ns                  |                 |                           | $\frac{2t_{CY}}{9}$ -20ns   |                 |                | 45   |                   |      |       |
| t <sub>¢</sub> 2   | $\phi_2$ Pulse Width                   |                                                                                                  | 9<br>5t <sub>CY</sub><br>9<br>35ns         |                 |                           | $\frac{5t_{CY}}{9}$ -35ns   |                 |                | 110  |                   |      |       |
| <sup>t</sup> D1    | φ <sub>1</sub> to φ <sub>2</sub> Delay | CL=20pF                                                                                          | 0                                          |                 |                           | 0                           |                 |                | 0    |                   |      | 1     |
| <sup>t</sup> D2    | $\phi_2$ to $\phi_1$ Delay             | to 50pF                                                                                          | $\frac{2t_{CY}}{9} - 17ns$                 |                 |                           | $\frac{2t_{CY}}{9}-14n_{*}$ |                 |                | 35   |                   |      | ns    |
| <sup>t</sup> D3    | $\phi_1$ to $\phi_2$ Delay             |                                                                                                  | $\frac{2t_{CY}}{9}$                        |                 | $\frac{2t_{CY}}{9}$ +22ns | $\frac{2t_{CY}}{9}$         |                 | 2tCY<br>9+20ns | 55   |                   | 76   |       |
| t <sub>r</sub>     | $\phi_1$ and $\phi_2$ Rise Time        |                                                                                                  |                                            |                 | 20                        |                             |                 | 20             |      |                   | 20   | 1     |
| t <sub>f</sub>     | $\phi_1$ and $\phi_2$ Fall Time        |                                                                                                  |                                            |                 | 20                        |                             |                 | 20             |      |                   | 20   |       |
| <sup>t</sup> D¢2   | $\phi_2$ to $\phi_2$ (TTL) Delay       | φ <sub>2</sub> (TTL),<br>C <sub>L</sub> = 30pF<br>R <sub>1</sub> = 300Ω<br>R <sub>2</sub> = 600Ω | -5.0                                       |                 | 15                        | 5.0                         |                 | 15             | -5.0 |                   | 15   | ns    |
| tDSS               | $\phi_2$ to STSTB Delay                |                                                                                                  | 6t <sub>CY</sub><br>33ns                   |                 | 6tCY<br>9                 | 6tCY<br>9-30ns              |                 | 6tCY<br>9      | 137  |                   | 167  |       |
| <sup>t</sup> PW    | STSTB Pulse Width                      | STSTB,<br>C <sub>L</sub> = 15pF,                                                                 | $\frac{^{t}CY}{9}$ – 18ns                  |                 |                           | $\frac{^{t}CY}{9}$ –15ns    |                 |                | 18   |                   |      | ns    |
| <sup>t</sup> DRS   | RDYIN Set-up Time<br>to Status Strobe  | R <sub>1</sub> = 2.0kΩ<br>R <sub>2</sub> = 4.0kΩ                                                 | $50 \text{ns} - \frac{4 \text{t}_{CY}}{9}$ |                 |                           | $50ns - \frac{4t_{CY}}{9}$  |                 |                | -61  |                   |      | 115   |
| <sup>t</sup> DRH   | RDYIN Hold Time<br>After STSTB         |                                                                                                  | 45 <sub>CY</sub><br>9                      |                 |                           | $\frac{4t_{CY}}{9}$         |                 | -              | 111  |                   |      |       |
| <sup>t</sup> DR    | RDYIN or RESIN<br>to $\phi_2$ Delay    | Ready and Reset<br>$C_L = 10pF$<br>$R_1 = 2.0k\Omega$<br>$R_2 = 4.0k\Omega$                      | $\frac{4t_{CY}}{9}-25ns$                   |                 |                           | $\frac{4t_{CY}}{9}-25ns$    |                 |                | 86   |                   |      | ns    |
| <sup>t</sup> CLK   | CLK Period                             |                                                                                                  |                                            | <u>tCY</u><br>9 |                           |                             | <u>tcy</u><br>9 |                |      | 28                |      |       |
| f <sub>Max</sub> . | Maximum Oscillating<br>Frequency       |                                                                                                  | 27                                         |                 |                           | 28.12                       |                 |                | 36   |                   |      | MHz   |
| C <sub>in</sub>    | Input Capacitance                      | V <sub>CC</sub> = 5.0V<br>V <sub>DD</sub> = 12V<br>V <sub>BIAS</sub> = 2.5V<br>f = 1.0MHz        |                                            |                 | 8.0                       |                             |                 | 8.0            |      |                   | 8.0  | pF    |


## AC CHARACTERISTICS (For t<sub>CY</sub> = 488.28ns)

 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C \qquad V_{CC} = +5.0 \text{ V} \pm 5\% \quad V_{DD} = +12 \text{ V} \pm 6\%$ 

| Parameters       | Description                              | Test Conditions                                                                                   | Min. | Тур. | Max.   | Units |
|------------------|------------------------------------------|---------------------------------------------------------------------------------------------------|------|------|--------|-------|
| t <sub>ø1</sub>  | $\phi_1$ Pulse Width                     |                                                                                                   | 89   |      |        | ns    |
| t <sub>¢2</sub>  | $\phi_2$ Pulse Width                     |                                                                                                   | 236  |      |        | ns    |
| tD1              | Delay $\phi_1$ to $\phi_2$               | $\phi_1$ and $\phi_2$ Loaded<br>C <sub>L</sub> = 20 to 50pF                                       | 0    |      |        | ns    |
| t <sub>D2</sub>  | Delay $\phi_2$ to $\phi_1$               |                                                                                                   | 95   |      |        | ns    |
| tD3              | Delay $\phi_1$ to $\phi_2$ Leading Edges |                                                                                                   | 109  |      | 129    | ns    |
| tr               | Output Rise Time                         |                                                                                                   |      |      | 20     | ns    |
| tf               | Output Fall Time                         |                                                                                                   |      |      | 20     | ns    |
| tDSS             | ¢₂ to STSTB Delay                        | ······                                                                                            | 296  |      | 326    | ns    |
| tDø2             | $\phi_2$ to $\phi_2$ (TTL) Delay         |                                                                                                   | -5.0 |      | 15     | ns    |
| tpw              | Status Strobe Pulse Width                |                                                                                                   | 40   |      |        | ns    |
| tDRS             | RDYIN Set-up Time to STSTB               | Ready and Reset Loaded                                                                            | -167 |      |        | ns    |
| <sup>t</sup> DRH | RDYIN Hold Time After STSTB              | $C_L = 20 \text{ to } 50 \text{ pF}$<br>$R_1 = 2.0 \text{ k}\Omega$ , $R_2 = 4.0 \text{ k}\Omega$ | 217  |      |        | ns    |
| tDR              | Ready or Reset to $\phi_2$ Delay         |                                                                                                   | 192  |      |        | ns    |
| FREQ             | Oscillator Frequency                     | · · · · · · · · · · · · · · · · · · ·                                                             |      |      | 18.432 | MHz   |

Notes: 1. All measurements referenced to 1.5V unless specified otherwise.

2. Am82244 parameter limits are given for  $t_{CY}$  = 250ns or an oscillating frequency of 36MHz. Between 28.12MHz and 36MHz min. and max. limits should be ratioed between the calculated Am8224XC limits at 28.12MHz and the given 36MHz parameter limits.



#### Oscillator

The oscillator circuit derives its basic operating frequency from an external, series resonant, fundamental mode crystal. Two inputs are provided for the crystal connections (XTAL1, XTAL2).

The selection of the external crystal frequency depends mainly on the speed at which the CPU is to be run. Basically, the oscillator operates at 9 times the desired processor speed.

The formula to determine the crystal frequency is:

$$f(XTAL) = \frac{1}{tCY}$$
 times 9

When using crystals above 10MHz a small amount of frequency "trimming" is necessary to produce the desired frequency. The addition of a selected capacitance (20pF - 30pF) in series with the crystal will accomplish this function.

Another input to the oscillator is TANK. This input allows the use overtone mode crystals. This type of crystal generally has a much lower output at its rated frequency and has a tendency to oscillate at its fundamental. To avoid the unwanted oscillation and increase the desired frequency output it is necessary to provide a parallel tuned resonant circuit of low impedance. The external LC network is connected to the TANK input and is AC coupled. See typical application with Am8228 and Am9080A in Figure 2.

The formula for the LC network is:

$$\mathsf{F} = \frac{1}{2\pi \sqrt{\mathsf{LC}}}$$

The output of the oscillator is buffered and brought out on OSC (pin 12) so that other system timing signals can be derived from this stable, crystal-controlled source.

#### **Clock Generator**

The Clock Generator consists of a synchronous "divide by nine" counter and the associated decode gating to create the waveforms of the two clocks and auxiliary timing signals.

The waveforms generated by the decode gating follow a simple 2-5-2 digital pattern. See Figure 2. The clocks generated;  $\phi_1$  and  $\phi_2$ , can best be thought of as consisting of "units" based on the oscillator frequency. Assume that one "unit" equals the period of the oscillator frequency. By multiplying the number of "units" that are contained in a pulse width or delay, times the period of the oscillator frequency, the approximate time in nanoseconds can be derived.

The outputs of the clock generator are connected to two high level drivers for direct interface to the CPU. A TTL level phase 2 is also brought out  $\phi_2$  (TTL) for external timing purposes. It is especially useful in DMA dependent activities. This signal is used to gate the requesting device onto the bus once the CPU issues the Hold Acknowledgement (HLDA).

Several other signals are also generated internally so that optimum timing of the auxiliary flip-flops and status strobe (STSTB) is achieved.




Figure 1. Clock Generator Waveforms.

## **STSTB** (Status Strobe)

At the beginning of each machine cycle the CPU issues status information on its data bus. This information tells what type of action will take place during that machine cycle. By bringing in the SYNC signal from the CPU, and gating it with an internal timing signal ( $\phi_{1A}$ ), an active low strobe can be derived that occurs at the start of each machine cycle at the earliest possible moment that status data is stable on the bus. The STSTB signal connects directly to the Am8228 System Controller.

The power-on Reset also generates STSTB, but of course, for a longer period of time. This feature allows the Am8228 to be automatically reset without additional pins devoted for this function.

#### Power-On Reset and Ready Flip-Flops

A common function in microcomputer systems is the generation of an automatic system reset and start-up upon initial power-on. The Am8224 has a built-in feature to accomplish this feature.

An external RC network is connected to the RESIN input. The slow transition of the power supply rise is sensed by an internal Schmitt Trigger. This circuit converts the slow transition into a clean, fast edge when its input level reaches a predetermined value. The output of the Schmitt Trigger is connected to a "D" type flip-flop that is clocked with  $\phi_{2D}$  (an internal timing signal). The flip-flop is synchronously reset and an active high level that complies with the microprocessor input spec is generated. For manual switch type system Reset circuits, an active low switch closing can be connected to the RESIN input in addition to the power-on RC network.

The READY input to the CPU has certain timing specifications such as "set-up and hold" thus, an external synchronizing flipflop is required. The Am8224 has this feature built-in. The RDYIN input presents the asynchronous "wait request" to the "D" type flip-flop. By clocking the flip-flop with  $\phi_{2D}$ , a synchronized READY signal at the correct input level, can be connected directly to the CPU.




Figure 2. Typical Application with Am8224 and Am9080A.

## APPLICATION PRECAUTIONS WHEN USING Am8224 UP TO 36MHz

#### Usage with Third Harmonic Crystal or Am9080A-4


The use of the Am8224 with a third harmonic crystal requires a minor modification to the external circuitry associated with the Am8224. The changes are as follows:

- Series capacitor in conjunction with the xtal
- Adding a tuned circuit in the "tank" lead
- Tuning of circuit to proper frequency

It is necessary to maintain the crystal activity to a proper level if an xtal controlled circuit is to operate properly. A 20-30pfd capacitor placed in series will help achieve this level in third overtone crystal, while helping to suppress the fundamental mode. The Am8224 has an auxiliary port provided to allow for a tuned circuit. This tuned circuit eliminates the tendency of the circuit to oscillate at the crystal's fundamental. The tank or tuned circuit must have the following properties:

- 1. It must be parallel resonant at the crystal frequency (third order).
- 2. The off resonance impedance must be low enough to spoil the AC gain of the Am8224.
- 3. The circuit must be DC decoupled (or returned to  $V_{CC}$ ) at a low impedance (substantially below 100 $\Omega$ ).

All frequency determining components must be in close proximity to the Am8224. Insert crystal and tune tank for best waveform at Pin 12 (OSC). If counter is available, adjust for match of crystal marking. The circuit in Figure 3 will accomplish the above result for the 36MHz range.



XTAL 2

TANK NC

14

13

12 🗖 OSC

11 91

10 🗋 ¢2

VDD

Am8224

## VCC Ground

Due to the nature of our device (fast switching, higher voltage) it is necessary to provide a bypass capacitor from V<sub>CC</sub> to ground in the immediate proximity of the Am8224. This insures proper operation of the device while reducing noise spiking on adjacent circuits.

#### **Resin Bypass**

The use of a high impedance capacitor for timing R-C, and/or timing components remotely located from the Am8224 device may cause a disturbance to occur during the linear transition region. The capacitor for this function should be of the ceramic type and a value of 1000pF or greater.

This can be cured by placing a >1000 pfd ceramic capacitor from Resin (Pin 2) to Ground (Pin 8) in the immediate proximity of the device. This will allow the timing R-C to be placed at will.

## APPLICATIONS

The Am8224 can be driven from an external source of frequency by connecting as shown and driven with approximately 500mV over a wide frequency range.

The Am8224 can oscillate without a xtal by placing a small value capacitor ( $10 \rightarrow 200 \text{pF}$ ) in place of a crystal.

RDYIN

READY


SYNC [

\$2 (TTL) 16

STSTB

GND

3




## Distinctive Characteristics

- Multi-byte instruction interrupt acknowledge
- Selectable single level vectored interrupt (RST-7)
- 28-pin molded or hermetic DIP package
- Single chip system controller and data bus driver for Am9080/8080A systems
- Am8238-4 high speed version available for use with 1µsec instruction cycle of Am9080A-4

## FUNCTIONAL DESCRIPTION

The Am8228 and Am8238 are single chip System Controller Data Bus drivers for the Am9080A Microcomputer System. They generate all control signals required to directly interface Am9080A/8080A compatible system circuits (memory and I/O) to the CPU.

Bi-directional bus drivers with three-state outputs are provided for the system data bus, facilitating CPU independent bus operations such as direct memory access. Interrupt processing is accommodated by means of a single vectored interrupt or by means of the standard 8080A multiple byte interrupt vector operation.




#### **ORDERING INFORMATION**

| Package<br>Type | Temperature<br>Range | Am8228<br>Order<br>Number | Am8238<br>Order<br>Number |
|-----------------|----------------------|---------------------------|---------------------------|
| Molded DIP      | 0°C to +70°C         | AM8228PC                  | AM8238PC                  |
| Hermetic DIP    | 0°C to +70°C         | D8228                     | D8238                     |
| Hermetic DIP    | –55°C to +125°C      | AM8228DM                  | AM8238DM                  |
| Dice            | 0°C to +70°C         | AM8228XC                  | AM8238XC                  |
| Hermetic DIP    | 0°C to +70°C         |                           | AM8238-4DC*               |
| Molded DIP      | 0°C to +70°C         |                           | AM8238-4PC*               |

\*For use with Am9080A-4 with minimum clock period of 250ns.

- Bi-directional three-state bus driver for CPU independent operation
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in military and commercial temperature range
- Am8238 has extended IOW/MEMW pulse width



## Am8228 • Am8238

## MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature                                              |                                       | -65°C to +150°C                |
|------------------------------------------------------------------|---------------------------------------|--------------------------------|
| Temperature (Ambient) Under Bias                                 | · · · · · · · · · · · · · · · · · · · | -55°C to +125°C                |
| Supply Volatge to Ground Potential (Pin 28 to Pin 14) Continuous |                                       | 0.5V to +7.0V                  |
| DC Voltage Applied to Outputs for HIGH Output State              | 4 - 1 <sup>-1</sup>                   | -0.5V to +V <sub>CC</sub> max. |
| DC Input Voltage                                                 |                                       | -1.5V to +7.0V                 |
| DC Output Current, Into Outputs                                  |                                       | 50mA                           |
| DC Input Current                                                 |                                       |                                |

## ELECTRICAL CHARACTERISTICS The Following Conditions Apply Unless Otherwise Noted:

,

| Am8228XM, Am8238XM             | $T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ | V <sub>CC</sub> MIN. = 4.50V | V <sub>CC</sub> MAX. = 5.50V |
|--------------------------------|------------------------------------------------------------------------------------------------|------------------------------|------------------------------|
| Am8228XC, Am8238XC, Am8238-4XC |                                                                                                | V <sub>CC</sub> MIN. = 4.75V | V <sub>CC</sub> MAX. = 5.25V |
| DC CHARACTERISTICS OVER        | OPERATING TEMP                                                                                 | BATURE BANG                  | F                            |

| arameters      | Description                                   |                                                 | Min.                              | Typ.<br>(Note 1)                  | Max.      | Units |       |      |       |
|----------------|-----------------------------------------------|-------------------------------------------------|-----------------------------------|-----------------------------------|-----------|-------|-------|------|-------|
|                | · ·                                           |                                                 |                                   |                                   | MIL       | 3.35  | 3.8   |      |       |
| Voн            | Output HIGH Voltage                           | V <sub>CC</sub> = MIN.                          | <sup>I</sup> OH =10µА             | D <sub>0</sub> D <sub>7</sub>     | COM'L     | 3.6   | 3.8   |      | Volts |
|                |                                               |                                                 | IOH = -1.0mA                      | All other                         | r outputs | 2.4   |       |      |       |
| VOL            | Output Low Voltage                            | Vec = MIN                                       | $I_{OL} = 2.0 \text{mA}$          | D0-D7                             |           |       |       | 0.45 | Volts |
| VOL            |                                               | VCC - MIN.                                      | IOL = 10mA                        | All other outputs                 |           |       |       | 0.45 | Volts |
| VC             | Input Clamp Voltage (All Inputs)              | V <sub>CC</sub> = MIN., I <sub>C</sub> = -5.0mA |                                   |                                   |           |       | -0.75 | -1.0 | Volts |
| VTH            | Input Threshold Voltage (All Inputs)          | V <sub>CC</sub> = 5.0V                          |                                   |                                   |           | 0.8   |       | 2.0  | Volts |
|                | · · · · · · · · · · · · · · · · · · ·         | STSTB                                           |                                   |                                   |           |       | -500  |      |       |
| 1F             | Input Load Current                            | V <sub>CC</sub> = MAX                           | ., V <sub>F</sub> = 0.45V         | D <sub>2</sub> and D <sub>6</sub> |           |       |       | -750 | μΑ    |
|                |                                               | All other inputs                                |                                   |                                   |           |       |       | -250 |       |
| <sup>I</sup> B | Input Leakage Current                         | Mar - MAX                                       | MAX., $V_B = 5.25V$ $DB_0 - DB_7$ |                                   | 37        |       |       | 20   |       |
| чк             |                                               | VCC - MAX                                       | ., vR - 5.25v                     | All other inputs                  |           |       |       | 100  | μA    |
| IINT           | INTA Current                                  | See INTA test circuit                           |                                   |                                   |           |       |       | 5.0  | mA    |
| O(OFF)         | Offstate Output Current (All Control Outputs) | V <sub>CC</sub> = MAX                           | ., V <sub>O</sub> = 5.25V         |                                   |           |       |       | 100  |       |
| 10(0FF)        |                                               | V <sub>O</sub> = 0.45V                          |                                   |                                   |           | 100   | μA    |      |       |
| los            | Short Circuit Current (All Outputs)           | $V_{CC} = 5.0V$                                 |                                   |                                   |           | -15   |       | -90  | mA    |
| ICC            | Power Supply Current                          | V <sub>CC</sub> = MAX                           | •                                 |                                   | ,         |       | 140   | 190  | mA    |

#### AC CHARACTERISTICS


| OVER OPERATING TEMPERATURE RAM |                                                                                                                   | NGE<br>Test |            | Am8238<br>Typ. | хм | 4    | \m8238)<br>Typ. | KC | A    | m8238-4)<br>Typ. | хс       |      |       |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------|-------------|------------|----------------|----|------|-----------------|----|------|------------------|----------|------|-------|
| Parameters                     | s Description                                                                                                     |             | Conditions | Min.           |    | Max. | Min.            |    | Max. | Min.             | (Note 1) | Max. | Units |
| tPW                            | Width of Status Strobe                                                                                            |             |            | 22             |    |      | 22              |    |      | 22               |          |      | ns    |
| tSS                            | Set-up Time, Status Inputs D0-D7                                                                                  |             |            | 12             |    |      | 8.0             |    | _    | 8.0              |          |      | ns    |
| tSH                            | Hold Time, Status Inputs D0-D7                                                                                    |             |            | 5.0            |    |      | 5.0             |    |      | 5.0              |          |      | ns    |
|                                | Delay from STSTB to MEMR                                                                                          |             |            | 20             | 30 | 60   | 20              | 30 | 60   | 20               | 30       | 40   | ·     |
| 100                            | Delay from STSTB to INTA, IOR                                                                                     |             |            | 20             | 30 | 60   | 20              | 30 | 60   | 20               | 30       | 45   | ns    |
| <sup>t</sup> DC                | Delay from STSTB to all other<br>Control Signals                                                                  |             | CL = 100pF | 20             | 30 | 60   | 20              | 30 | 60   | 20               | 30       | 60   |       |
| tRR                            | Delay from DBIN to Control Outp                                                                                   | outs        | 1          |                | 15 | 35   |                 | 15 | 30   |                  | 15       | 30   | ns    |
| tor                            | BE good a                                                                                                         | Enable      | C1 = 25pF  |                | 25 | 45   |                 | 25 | 45   |                  | 12       | 20   | ns    |
| "RE                            |                                                                                                                   | Disable     |            |                | 25 | 45   |                 | 25 | 45   |                  | 25       | 35   | 115   |
| <sup>t</sup> RD                | Delay from System Bus to 8080A<br>Bus During Read                                                                 |             |            |                | 15 | 30   | њ.              | 15 | 30   |                  | 15       | 20   | ns    |
| twR                            | Delay from WR to Control Output                                                                                   | ts          |            | 5.0            | 20 | 45   | 5,0             | 20 | 45   | 5.0              | 20       | 45   | ns    |
| tWE                            | Delay to Enable System Bus DB0-<br>After STSTB                                                                    | DB7         |            |                | 25 | 36   |                 | 25 | 30   |                  | 25       | 30   | ns    |
| twD                            | Delay from 8080A Bus D <sub>0</sub> -D <sub>7</sub> to<br>System Bus DB <sub>0</sub> -DB <sub>7</sub> During Writ | e           | CL = 100pF | 5.0            | 20 | 40   | 5.0             | 20 | 40   | 5.0              | 20       | 40   | ns    |
| tE                             | Delay from System Bus Enable<br>to System Bus DB0-DB7                                                             |             | ]          |                | 25 | 35   |                 | 25 | 30   |                  | 20       | 30   | ns    |
| tHD                            | HLDA to Read Status Outputs                                                                                       |             | 1          |                | 15 | 28   |                 | 15 | 25   |                  | 15       | 25   | ns    |
| tDS                            | Set-up Time, System Bus Inputs to                                                                                 | HLDA        |            | 10             |    | -    | 10              |    |      | 10               |          |      | ns    |
| <sup>t</sup> DH                | Hold Time, System Bus Inputs to                                                                                   | HLDA        |            | 20             |    |      | 20              |    |      | 20               |          |      | ns    |

Am8228XM/


Am8228XC/

Notes: 1. Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.
2. For conditions shown as MIN. or MAX., use the appropriate value specified under electrical characteristics for the applicable device type.

## Am8228 • Am8238



Am8228 • Am8238



#### FUNCTIONAL DESCRIPTION

Bi-Directional Bus Driver: An eight-bit, bi-directional bus driver is provided to buffer the Am9080A/8080A data bus from Memory and I/O devices. The Am9080A data bus has an input requirement of \*3.0 volts (min) and can drive (sink) a current of at least 3.2mA. The Am8228  $\oplus$  Am8238 data bus driver matches these input requirements and provides enhanced noise immunity. The output drive is set for 10mA typical for Memory and I/O devices.

The Bi-Directional Bus Drive is controlled by signals from the Gating Array for proper bus flow and the outputs can be forced to high impedance state (three-state) for DMA activities.

Status Latch: The Am8228 • Am8238 stores the status information in the Status Latch when the STSTB input goes "LOW". The output of the Status Latch is connected to the Gating Array and is part of the Control Signal generation.

\*The 8080A has an input requirement of 3.3V and can drive a maximum current of 1.9mA.

The "read" control signals (MEM R, I/O R and INTA) are derived by combinational logic from Status Bit and the DBIN input.

The "write" control signals (MEM W, I/O W) are similarly derived from the Status Bits and the WR input.

All Control Signals are "active LOW" and directly interface RAM, ROM and I/O components.


The INTA control signal is normally used to gate the "interrupt instruction port" onto the bus. It also provides a special feature in the Am8228  $\bullet$  Am8238. If only one basic vector is needed in the interrupt structure, the Am8228  $\bullet$  Am8238 can automatically insert a RST 7 instruction onto the bus. To use this option, connect the INTA output of the Am8228  $\bullet$ Am8238 (pin 23) to the +12 volt supply through a series resistor (1k ohms). The voltage is sensed internally by the Am8228  $\bullet$  Am8238 and logic is "set-up" so that when the DBIN input is active, a RST 7 instruction is gated on to the bus when an interrupt is acknowledged.

When using a multiple byte instruction as an Interrupt Instruction, the Am8228 • Am8238 will generate an INTA pulse for each of the instruction bytes.

The BUSEN (Bus Enable) input of the Gating Array is an asynchronous input that forces the data bus output buffers and control signal buffers into their high-impedance state if it is a "HIGH". If BUSEN is a "LOW", normal operation of the data buffer and control signals take place. This facilitates CPU independent bus operations such as direct memory access.

## **DEFINITION OF FUNCTIONAL TERMS**

| D7-D0   | Data bus to-from Am9080A/8080A                                                 |
|---------|--------------------------------------------------------------------------------|
| DB7-DB0 | Data bus to-from user system                                                   |
| I/OR    | Input/output read strobe output active LOW                                     |
| I/OW    | Input/output write strobe output active LOW                                    |
| MEM R   | Memory read strobe, output, active LOW                                         |
| MEM W   | Memory write strobe, output, active LOW                                        |
| DBIN    | Data bus input strobe, input active HIGH                                       |
| INTA    | Interrupt acknowledge strobe, input, active LOW                                |
| HLDA    | Hold input from Am9080A/8080A active<br>HIGH                                   |
| WR      | Write input strobe, active HIGH                                                |
| BUSEN   | BUS ENABLE INPUT, input, 3-state output control, active LOW for 3-state out    |
| STSTB   | Status Strobe, input, strobes status on data bus into status latch, active LOW |




| Signal          | Pin No. | mput Load | Output<br>Sink | Outpu<br>Source |
|-----------------|---------|-----------|----------------|-----------------|
| D <sub>0</sub>  | 15      | 250µA     | 2mA            | —10μA           |
| D <sub>1</sub>  | 17      | 250µA     | 2mA            | -10μA           |
| D <sub>2</sub>  | 12      | 750µA     | 2mA            | —10μA           |
| D <sub>3</sub>  | 10      | 250µA     | 2mA            |                 |
| D <sub>4</sub>  | 6       | 250µA     | 2mA            | -10μA           |
| D5              | 19      | 250µA     | 2mA            | -10µA           |
| D <sub>6</sub>  | 21      | 750µA     | 2mA            | -10µA           |
| D7              | 8       | 250µA     | 2mA            | -10µA           |
| DB0             | 13      | 250µA     | 10mA           | -1mA            |
| DB1             | 16      | 250µA     | 10mA           | -1mA            |
| DB2             | 11      | 250µA     | 10mA           | -1mA            |
| DB3             | 9       | 250µA     | 10mA           | -1mA            |
| DB4             | 5       | 250µA     | 10mA           | -1mA            |
| DB5             | 18      | 250µA     | 10mA           | -1mA            |
| DB <sub>6</sub> | 20      | 250µA     | 10mA           | -1mA            |
| DB7             | 7       | 250µA     | 10mA           | -1mA            |
| STSTB           | 1       | 500µA     | _              | _               |
| DBIN            | 4       | 250µA     |                | _               |
| WR              | 3       | 250µA     | -              | _               |
| HLDA            | 2       | 250µA     | -              |                 |
| MEM R           | 24      |           | 10mA           | -1mA            |
| MEM W           | 26      | _         | 10mA           | _1mA            |
| I/OR            | 25      | _         | 10mA           | —1mA            |
| IOW             | 27      |           | 10mA           | -1mA            |
| BUSEN           | 22      | 250µA     |                | _               |
| ÎNTA            | 23      | _         | 10mA           | -1mA            |
| GND             | 14      | · · ·     |                |                 |
| Vcc             | 28      |           |                |                 |

## STATUS WORD CHART

|                 |                       |                      |                |                 |               | TYPE           | OF MA         | CHINE C         | YCLE                     |                     |                                        |                                                                     |
|-----------------|-----------------------|----------------------|----------------|-----------------|---------------|----------------|---------------|-----------------|--------------------------|---------------------|----------------------------------------|---------------------------------------------------------------------|
| Data Bus<br>Bit | Status<br>Information | Instruction<br>Fetch | Memory<br>Read | Memory<br>Write | Stack<br>Read | Stack<br>Write | Input<br>Read | Output<br>Write | Interrupt<br>Acknowledge | Halt<br>Acknowledge | Interrupt<br>Acknowledge<br>While Halt |                                                                     |
|                 |                       | 1                    | 2              | 3               | <u>(4)</u>    | 5              | 6             | $\bigcirc$      | 8                        | 9                   | 10                                     | N STATUS                                                            |
| D <sub>0</sub>  | INTA                  | 0                    | 0              | 0               | 0             | 0              | 0             | 0               | 1                        | 0                   | 1                                      | WORD                                                                |
| D <sub>1</sub>  | WO                    | 1                    | 1              | 0               | 1             | 0              | 1             | 0               | 1                        | 1                   | 1                                      | ]                                                                   |
| D <sub>2</sub>  | STACK                 | 0                    | 0              | 0               | 1             | 1              | 0             | 0               | 0                        | 0                   | 0                                      | ]                                                                   |
| D <sub>3</sub>  | HLTA                  | 0                    | 0              | 0               | 0             | 0              | 0             | 0               | 0                        | 1                   | 1                                      | ]                                                                   |
| D4              | OUT                   | 0                    | 0              | 0               | 0             | 0              | 0             | 1               | 0                        | .0                  | 0                                      | ]                                                                   |
| D5              | M1                    | 1                    | 0              | 0               | 0 -           | 0              | 0             | 0               | 1                        | 0                   | 1                                      | ]                                                                   |
| D <sub>6</sub>  | INP                   | 0                    | 0              | 0               | 0             | 0              | 1             | 0               | 0                        | 0                   | 0                                      |                                                                     |
| D7              | MEM R                 | 1                    | 1              | 0               | 1             | 0              | 0             | 0               | 0                        | 1                   | 0                                      | ]                                                                   |
|                 |                       |                      |                |                 |               |                |               |                 |                          |                     |                                        | INTA<br>(NONE)<br>INTA<br>I/O R<br>MEM W<br>MEM R<br>MEM R<br>MEM R |

## LOADING RULES





PACKAGE OUTLINES GLOSSARY AMD FIELD SALES OFFICES, SALES REPRESENTATIVES, DISTRIBUTOR LOCATIONS

## **Operational Amplifiers – Section VI**

| Am101/201/301        | Operational Amplifier                               | 6-1  |
|----------------------|-----------------------------------------------------|------|
| Am101A/201A/301A     | Operational Amplifier                               | 6-5  |
| Am102/202/302        | Voltage Follower                                    | 6-10 |
| Am107/207/307        | Frequency Compensated Operational Amplifier         | 6-14 |
| Am108/208/308        | Operational Amplifier                               | 6-18 |
| Am108A/208A/308A     | Operational Amplifier                               | 6-18 |
| Am110/210/310        | Voltage Follower                                    | 6-22 |
| Am112/212/312        | Compensated, High-Performance Operational Amplifier | 6-26 |
| Am118/218/318        | High-Speed Operational Amplifier                    | 6-30 |
| Am124/224/324        | Quad Operational Amplifier                          | 6-36 |
| Am124A/224A/324A     | Quad Operational Amplifier                          | 6-36 |
| Am148/248/348        | Quad 741 Operational Amplifier                      |      |
| Am149/249/349        | Quad 741 Operational Amplifier                      | 6-41 |
| LF155/255/355        | Monolithic JFET Input Operational Amplifier         | 6-43 |
| LF155A/255A/355A     | Monolithic JFET Input Operational Amplifier         | 6-43 |
| LF156/256/356        | Monolithic JFET Input Operational Amplifier         | 6-43 |
| LF156A/256A/356A     | Monolithic JFET Input Operational Amplifier         | 6-43 |
| LF157/257/357        | Monolithic JFET Input Operational Amplifier         | 6-43 |
| LF157A/257A/357A     | Monolithic JFET Input Operational Amplifier         | 6-43 |
| Am216/316            | Compensated, High-Performance Operational Amplifier | 6-51 |
| Am216A/316A          | Compensated, High-Performance Operational Amplifier | 6-51 |
| Am715/715C           | High-Speed Operational Amplifier                    | 6-55 |
| Am725/725C           | Instrumentation Operational Amplifier               | 6-59 |
| SSS725/725B/725E     | High-Performance Operational Amplifier              |      |
| Am741/741A/741C/741E | Frequency-Compensated Operational Amplifier         | 6-70 |
| SSS741/741C          | High-Performance Operational Amplifier              | 6-64 |
| Am747/747A/747C/747E | Dual Frequency-Compensated Operational Amplifier    | 6-77 |
| SSS747/747C          | Dual 741 Operational Amplifier                      | 6-64 |
| Am748/748C           | Operational Amplifier                               | 6-84 |
| Am1501               | Dual Operational Amplifier                          | 6-90 |
| Am1558/1458          | Dual Frequency-Compensated Operational Amplifier    | 6-95 |
| LH2101A/LH2201A/     |                                                     |      |
| LH2301A              | Dual Operational Amplifier                          | 6-99 |
|                      |                                                     |      |

## Am101/201/301 **Operational Amplifiers**

Description: The Am101/201/301 monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the National LM101, and LM201. They are available in the hermetic TO-99 metal can, dual-inline packages, and flat packages.

Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883 Class B.


Electrically tested and optically inspected dice for the assemblers of hybrid products.

#### FUNCTIONAL DESCRIPTION

R:

Am101

The Am101/201/301 are differential input, class AB output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30pF capacitor.



#### APPLICATIONS



If an input is driven from a low-impedance source, a series resistor, R, should be used to limit the peak instantaneous output current of the source to less than 100 mA. A large capacitor (>0.1µF) is equivalent to a low source impedance and should be protected against by an isolation resistor.

The amplifier output is protected against damage from shorts to ground or to the power supplies by device design. Protection of the output from voltages exceeding the specified operating power supplies can be obtained by isolating the output via limiting resistors R4 or R5.

The power supplies must never become reversed, even under transient conditions. Reverse voltages as low as 1 volt can cause damage through excessive current. This hazard can be reduced by using clamp diodes of high peak current rating connected to the device supply lines.

LIC-636

INPUT

| ODDEDING | INFORMATION |
|----------|-------------|
| URDERING | INFORMATION |


OOUTPUT


۲5

TEST

FREQ. COMP. B

| Part   | Package   | Temperature     | Order  |
|--------|-----------|-----------------|--------|
| Number | Type      | Range           | Number |
| Am301  | DIP       | 0°C to +70°C    | LM301D |
|        | Metal Can | 0°C to +70°C    | LM301H |
|        | Dice      | 0°C to +70°C    | LD301  |
| Am201  | DIP       | -25°C to +80°C  | LM201D |
|        | Metal Can | -25°C to +80°C  | LM201H |
| Am101  | DIP       | –55°C to +125°C | LM101D |
|        | Metal Can | –55°C to +125°C | LM101H |
|        | Dice      | –55°C to +125°C | LD101  |





(1) On Metal Can. pin 4 is connected to case.

(2) On DIP, pin 6 is connected to bottom of package.

(3) On Flat Package, pin 5 is

connected to bottom of package. LIC-637

|              | т |
|--------------|---|
| Flat Package |   |
|              |   |

## Am101/201/301


#### MAXIMUM RATINGS

| Supply Voltage                                            | ±22V                                              |
|-----------------------------------------------------------|---------------------------------------------------|
| Internal Power Dissipation (Note 1)                       | 500 mW                                            |
| Differential Input Voltage                                | ±30V                                              |
| Input Voltage (Note 2)                                    | ±15V                                              |
| Output Short-Circuit Duration                             | Indefinite                                        |
| Operating Temperature Range<br>Am 101<br>Am 201<br>Am 301 | -55°C to +125°C<br>-25°C to +85°C<br>0°C to +70°C |
| Storage Temperature Range                                 | 65°C to +150°C                                    |
| Lead Temperature (Soldering, 60 sec.)                     | 300°C                                             |


| Parameter                       | <b>STICS</b> ( $T_A = 25^{\circ}C$ unless otherwi                                       |            | Am 301     |            |            | Am 101<br>Am 201 |            |          |
|---------------------------------|-----------------------------------------------------------------------------------------|------------|------------|------------|------------|------------------|------------|----------|
| see definitions)                | Conditions                                                                              | Min        | Тур        | Max        | Min        | Тур              | Max        | Units    |
| Input Offset Voltage            | $R_{s} \leq 10 \ k\Omega$                                                               |            | 2.0        | 7.5        |            | 1.0              | 5.0        | mV       |
| Input Offset Current            |                                                                                         |            | 100        | 500        |            | 40               | 200        | nA       |
| Input Bias Current              |                                                                                         |            | 250        | 1500       |            | 120              | 500        | nA       |
| Input Resistance                |                                                                                         | 0.1        | 0.4        |            | 0.3        | 0.8              |            | MΩ       |
| Supply Current                  | $V_{s} = \pm 20V$                                                                       |            | 1.8        | 3.0        |            | 1.8              | 3.0        | mA       |
| Large Signal Voltage Gain       |                                                                                         | 20         | 150        |            | 50         | 160              |            | V/mV     |
| The Following Specifications Ap | oly Over The Operating Temperature                                                      | Ranges     |            |            |            |                  |            |          |
| Input Offset Voltage            | $R_{s} \leq 10 \ k\Omega$                                                               |            |            | 10         |            |                  | 6.0        | mV       |
| Input Offset Current            | $ \begin{array}{c} T_A = T_{A \text{ (min)}} \\ T_A = T_{A \text{ (max)}} \end{array} $ |            | 150<br>50  | 750<br>400 |            | 100<br>10        | 500<br>200 | nA<br>nA |
| Input Bias Current              | $T_A = T_{A \text{ (min)}}$                                                             |            | 0.32       | 2          |            | 0.28             | 1.5        | μA       |
| Large Signal Voltage Gain       |                                                                                         | 15         |            |            | 25         |                  |            | V/mV     |
| Input Voltage Range             | $V_{\rm S} = \pm 15  \rm V$                                                             | ±12        |            |            | ±12        |                  |            | V        |
| Common Mode Rejection Ratio     | $R_{s} \leq 10 \text{ k}\Omega$                                                         | 65         | 90         |            | 70         | 90               |            | dB       |
| Supply Voltage Rejection Ratio  | $R_{s} \leq 10 \text{ k}\Omega$                                                         | 70         | 90         |            | 70         | 90               |            | dB       |
| Output Voltage Swing            |                                                                                         | ±12<br>±10 | ±14<br>±13 |            | ±12<br>±10 | ±14<br>±13       |            | V<br>V   |
| Supply Current                  | $T_{A} = +125^{\circ}CV_{S} = \pm 20V$                                                  | _          |            |            |            | 1.2              | 2.5        | mA       |

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 3)

Notes: 1. Derate Metal Can package at 6.8 mW/<sup>C</sup> C for operation at ambient temperatures above 75° C and the Dual-In-Line package at 9 mW/<sup>C</sup> C for operation at ambient temperatures above 95° C.
 2. For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 3. Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V and C<sub>I</sub> = 30 pF.



LIC-639



# Am101A/201A/301A

**Operational Amplifiers** 


Description: The Am101A, Am201A and Am301A monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the National LM101A, LM201A, and LM301A. They are available in the hermetic TO-99 metal can, dual-in-line, and flat packages.

Distinctive Characteristics: 100% reliability ssurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.

Electrically tested and optically inspected dice tor the assemblers of hybrid products.

#### FUNCTIONAL DESCRIPTION

The Am101A/Am201A/Am301A are differential input, class AB output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30pF capacitor. The combination of low-input currents, low-offset voltage, low noise, and versatility of compensation classify the Am101A/Am201A/ Am301A amplifiers for low level and general purpose applications.



R<sub>3</sub> OOUTPUT ₹r5 Ŧ Am101A TEST POINT RFO. INPUT в FREQ. COMI LIC-646

#### APPLICATIONS INPUT/OUTPUT OVERLOAD PROTECTION

If an input is driven from a low-impedance source, a series resistor, R, should be used to limit the peak instantaneous output current of the source to less than 100 mA. A large capacitor (>0.1  $\mu$ F) is equivalent to a low-source impedance and should be protected against by an isolation resistor.

The amplifier output is protected against damage from shorts to ground or to the power supplies by device design. Protection of the output from voltages exceeding the specified operating power supplies can be obtained by isolating the output via limiting resistors R<sub>4</sub> or R<sub>5</sub>.

The power supplies must never become reversed, even under transient conditions. Reverse voltages as low as 1 volt can cause damage through excessive current. This hazard can be reduced by using clamp diodes of high peak current rating connected to the device supply lines.

Part


Number

Am301A

Am201A

Am101A

#### ORDERING INFORMATION



## Am101A/201A/301A

#### MAXIMUM RATINGS


| Supply Voltage<br>Am 101A, 201A<br>Am 301A                   | ±22V<br>±18V                                      |
|--------------------------------------------------------------|---------------------------------------------------|
| Internal Power Dissipation (Note 1)                          | 500 mW                                            |
| Differential Input Voltage                                   | ±30V                                              |
| Input Voltage (Note 2)                                       | ±15V                                              |
| Output Short-Circuit Duration                                | Indefinite                                        |
| Operating Temperature Range<br>Am 101A<br>Am 201A<br>Am 301A | -55°C to +125°C<br>-25°C to +85°C<br>0°C to +70°C |
| Storage Temperature Range                                    | -65°C to +150°C                                   |
| Lead Temperature (Soldering, 60 sec.)                        | 300°C                                             |

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 3)


| Parameter                 |                                       | A   | 4   | A<br>A |     |     |     |          |
|---------------------------|---------------------------------------|-----|-----|--------|-----|-----|-----|----------|
| see definitions)          | Conditions                            | Min | Тур | Max    | Min | Тур | Max | Units    |
| Input Offset Voltage      | $R_{s} \leq 50 \text{ k}\Omega$       |     | 2.0 | 7.5    |     | 0.7 | 2.0 | mV       |
| Input Offset Current      |                                       |     | 3   | 50     |     | 1.5 | 10  | nA       |
| Input Bias Current        |                                       |     | 70  | 250    |     | 30  | 75  | nA       |
| Input Resistance          |                                       | 0.5 | 2   |        | 1.5 | 4   |     | MΩ       |
| Supply Current            | $V_{S} = \pm 20V$ $V_{S} = \pm 15V$   |     | 1.8 | 3.0    |     | 1.8 | 3.0 | mA<br>mA |
| Large Signal Voltage Gain |                                       | 25  | 160 |        | 50  | 160 |     | V/mV     |
| Slew Rate                 | $V_{\rm S} = \pm 20V, A_{\rm V} = +1$ |     | 0.5 |        |     | 0.5 |     | V/µs     |

### The Following Specifications Apply Over The Operating Temperature Ranges


| the teneting epeendations rippi                            | erer me eperaning remperator                                                                                                                                                      | e mangee   |              |            |            |              |            |                |
|------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|--------------|------------|------------|--------------|------------|----------------|
| Input Offset Voltage                                       | $R_{S} \leq 50 \ k\Omega$                                                                                                                                                         | 1.         |              | 10         |            |              | 3.0        | mV             |
| Input Offset Current                                       |                                                                                                                                                                                   |            |              | 70         |            |              | 20         | nA             |
| Average Temperature<br>Coefficient of Input Offset Voltage | $T_{A(min)} \leq T_A \leq T_{A(max)}$                                                                                                                                             |            | 6.0          | 30         |            | 3.0          | 15         | μV/°C          |
| Average Temperature<br>Coefficient of Input Offset Current | $\begin{array}{l} 25^{\circ}\mathrm{C} \leq \mathrm{T_{A}} \leq \mathrm{T_{A}} \ _{(max)} \\ \mathrm{T_{A}} \ _{(min)} \leq \mathrm{T_{A}} \leq 25^{\circ}\mathrm{C} \end{array}$ |            | 0.01<br>0.02 | 0.3<br>0.6 |            | 0.01<br>0.02 | 0.1<br>0.2 | nA/°C<br>nA/°C |
| Input Bias Current                                         |                                                                                                                                                                                   |            |              | 300        |            |              | 100        | nA             |
| Large Signal Voltage Gain                                  |                                                                                                                                                                                   | 25         |              |            | 25         |              |            | V/mV           |
| Input Voltage Range                                        | $V_{S} = \pm 20 V$ $V_{S} = \pm 15 V$                                                                                                                                             | +15, -12   |              |            | ±15        |              |            | V<br>V         |
| Common Mode Rejection Ratio                                | $R_{s} \leq 50 \ k\Omega$                                                                                                                                                         | 70         | 90           |            | 80         | 96           |            | dB             |
| Supply Voltage Rejection Ratio                             | $R_{s} \leq 50 \text{ k}\Omega$                                                                                                                                                   | 70         | 96           |            | 80         | 96           |            | dB             |
| Output Voltage Swing                                       |                                                                                                                                                                                   | ±12<br>±10 | ±14<br>±13   |            | ±12<br>±10 | ±14<br>±13   |            | V<br>V         |
| Supply Current                                             | $T_A = +125^{\circ}C V_S = \pm 20 V$                                                                                                                                              |            |              |            |            | 1.2          | 2.5        | mA             |




49 X 56 Mils



The values given for the frequency compensation capacitor guarantee stability only for source resistances less than  $10k\Omega$ , stray capacitances on the summing junction less than 5pF and capacitive loads smaller than 100pF. If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.



#### LIC-653



# Am102/202/302

## Voltage Follower

#### **Distinctive Characteristics**


- The Am102/202/302 are functionally, electrically, and pin-for-pin equivalent to the National LM102/ 202/302
- Slew rate: 20V/μs
- Small signal bandwidth: 20MHz
- Input current: 100nA max, over temperature

#### FUNCTIONAL DESCRIPTION


The Am102/202/302 is a monolithic Operational Amplifier internally connected as a unity gain non-inverting amplifier. This circuit is ideal for such applications as fast sample and hold circuits, active filters, or as a general purpose buffer. Super-beta transistors are used allowing the devices to operate at very low input currents without sacrificing speed. It may be used to replace conventional op amps such as 101 and the 741 in voltage follower applications, where lower offset voltage, drift, bias current, noise, plus higher speed and a wider operating voltage range is desirable.

- Supply voltage range: ±5.0V to ±18V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Electrically tested and optically inspected dice for ۰ hybrid manufacturers
- Available in metal can, hermetic dual-in-line or hermetic flat packages


FUNCTIONAL DIAGRAM



| Part   | Package                                   | Temperature                                                                                 | Order                               |
|--------|-------------------------------------------|---------------------------------------------------------------------------------------------|-------------------------------------|
| Number | Type                                      | Range                                                                                       | Number                              |
| Am302  | TO-99                                     | 0°C to +70°C                                                                                | LM302H                              |
|        | Hermetic DIP                              | 0°C to +70°C                                                                                | LM302D                              |
|        | Dice                                      | 0°C to +70°C                                                                                | LD302                               |
| Am202  | TO-99                                     | 25°C to +85°C                                                                               | LM202H                              |
|        | Hermetic DIP                              | 25°C to +85°C                                                                               | LM202D                              |
| Am102  | TO-99<br>Hermetic DIP<br>Flat Pak<br>Dice | -55°C to +125°C<br>-55°C to +125°C<br>-55°C to +125°C<br>-55°C to +125°C<br>-55°C to +125°C | LM102H<br>LM102D<br>LM102F<br>LD102 |
|        |                                           |                                                                                             |                                     |



BOOSTER



NOTES:

- (1) On Metal Can, pin 4 is connected to case.
- (2) On DIP, pin 6 is connected to bottom of package.

(3) On Flat Package, pin 5 is connected to bottom of package.

PUT C

v E

LIC-657

## MAXIMUM RATINGS

| Supply Voltage                                         | ±18V                                               |
|--------------------------------------------------------|----------------------------------------------------|
| Internal Power Dissipation (Note 1)                    | 500mW                                              |
| Input Voltage (Note 2)                                 | ±15V                                               |
| Output Short-Circuit Duration (Note 3)                 | Indefinite                                         |
| Operating Temperature Range<br>Am102<br>Am202<br>Am302 | 55°C to +125°C<br>-25°C to + 85°C<br>0°C to + 70°C |
| Storage Temperature Range                              | 65°C to +150°C                                     |
| Lead Temperature (soldering, 60 sec)                   | 300°C                                              |

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 4)


|                                                            |                                                               |        | Am302  |      |       | Am102<br>Am202 |      |       |
|------------------------------------------------------------|---------------------------------------------------------------|--------|--------|------|-------|----------------|------|-------|
| Parameter (see definitions)                                | Conditions                                                    | Min.   | Тур.   | Max. | Min.  | Тур.           | Max. | Units |
| Input Offset Voltage                                       |                                                               |        | 2.5    | 15   |       | 2.0            | 5.0  | mV    |
| Input Bias Current                                         |                                                               |        | 2.0    | 30   |       | 3.0            | 10   | nA    |
| Input Resistance                                           |                                                               | 103    | 106    |      | 104   | 106            |      | MΩ    |
| Input Capacitance                                          |                                                               |        | 1.5    |      |       | 1.5            |      | pF    |
| Large-Signal Voltage Gain                                  | $R_{L} = 8.0 k\Omega, V_{OUT} = \pm 10V, V_{S} = \pm 15V$     | 0.9985 | 0.9995 |      | 0.999 | 0.9996         |      | V/V   |
| Output Resistance                                          |                                                               |        | 0.75   | 2.5  |       | 0.8            | 2.5  | Ω     |
| Supply Current                                             |                                                               |        | 3.9    | 5.5  |       | 3.9            | 5.5  | mA    |
| Slew Rate                                                  | $V_{S} = \pm 15V, V_{IN} = \pm 10V, R_{L} = 10k\Omega$        |        | 20     |      |       | 20             |      | V/μs  |
| The Following Specifications Ap                            | pply Over The Operating Temperature F                         | Range  |        |      |       |                |      |       |
| Input Offset Voltage                                       |                                                               |        |        | 10.0 |       |                | 7.5  | mV    |
| Input Bias Current                                         |                                                               |        |        | 10.0 |       | 30             | 100  | nA    |
| Large-Signal Voltage Gain                                  | $R_{L} = 10k\Omega, V_{OUT} = \pm 10V, V_{S} = \pm 15V$       | 0.9985 |        |      | 0.999 |                |      | V/V   |
| Output Voltage Swing (Note 5)                              | $R_{L} = 10k\Omega, V_{S} = \pm 15V$                          | ±10    |        |      | ±10   |                |      | V     |
| Supply Current                                             | T <sub>A</sub> <del>;</del> +125°C                            |        |        |      |       | 2.0            | 4.0  | mA    |
| Supply Voltage Rejection Ratio                             | $\pm 5.0V \le V_S \le \pm 18V$                                | 60     |        |      | 70    |                |      | dB    |
|                                                            | $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$                     |        | 20     |      |       |                |      | μV/°C |
| Average Temperature<br>Coefficient of Input Offset Voltage | $-55^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ +85 $^{\circ}$ C |        |        |      |       | 6.0            |      | μV/°C |
| essential and an and a set of the                          | +85°C ≤ T <sub>A</sub> ≤ +125°C                               |        |        |      |       | 12             |      | µV/°C |

Notes: 1. Derate Metal Can package 6.8mW/°C for operation at ambient temperatures above 75°C, the Dual-In-Line at 9.0mW/°C for operation at ambient temperatures above 95°C, and the Flat Packages at 5.4mW/°C for operation at ambient temperatures above 57°C.


For supply voltages less that ±15V, the maximum input voltage is equal to the supply voltage.
 To prevent damage when the output is shorted, it is necessary to insert a resistor larger than 2.0kΩ in series with the input. Continuous short circuit is allowed for case temperatures to +125°C and ambient temperatures to +70°C for the 102/202. For 302, the corresponding temperatures are +70°C and +55°C respectively.

4. Unless otherwise specified, these specifications apply for supply voltages from  $\pm 5.0V$  to  $\pm 18V$ .


5. Greater output voltage swing can be obtained by connecting a resistor from booster terminal to V-.



## Am102/202/302



### Am102/202/302




**Description:** The Am107/207/307 Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the National LM107/207/307. They are available in the hermetic metal can, flat package, and dual-in-line packages.

**Distinctive Characteristics:** 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.




The Am107/207/307 monolithic operational amplifiers are internally frequency compensated and input/output overload protected. These differential input, class AB output amplifiers are intended to provide high accuracy and lower noise in high impedance applications. The Am107/207/307 provide improved electrical parameters and are pin-for-pin replacements for the 709, 101, 101A and 741 in most applications.



#### APPLICATIONS






If an input is driven from a low-impedance source, a series resistor, R<sub>1</sub> should be used to limit the peak instantaneous output current of the source to less than 100 mA. A large capacitor (>0.1 $\mu$ F) is equivalent to a low source impedance and should be protected against by an isolation resistor.

The amplifier output is protected against damage from shorts to ground or to the power supplies by device design. Protection of the output from voltages exceeding the specified operating power supplies can be obtained by isolating the output via limiting resistors  $R_4$  or  $R_5$ .

The power supplies must never become reversed, even under transient conditions. Reverse voltages as low as 1 volt can cause damage through excessive current. This hazard can be reduced by using clamp diodes of high-peak current rating connected to the device supply lines.

LIC-665



## Am107/207/307

## MAXIMUM RATINGS


| Supply Voltage<br>Am107, Am207,<br>Am307               | ±22V<br>±18V                                      |
|--------------------------------------------------------|---------------------------------------------------|
| Internal Power Dissipation (Note 1)                    | 500 mW                                            |
| Differential Input Voltage                             | ±30V                                              |
| Input Voltage (Note 2)                                 | ±15V                                              |
| Output Short-Circuit Duration                          | Indefinite                                        |
| Operating Temperature Range<br>Am107<br>Am207<br>Am307 | -55°C to +125°C<br>-25°C to +85°C<br>0°C to +70°C |
| Storage Temperature Range                              | -65°C to +150°C                                   |
| Lead Temperature (Soldering, 60 sec.)                  | 300°C                                             |


## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 3)

| Parameter                                                  |                                                                                                                                                                                         | ·          | Am307        |            |            | Am107<br>Am207 |            |                |
|------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|--------------|------------|------------|----------------|------------|----------------|
| (see definitions)                                          | Conditions                                                                                                                                                                              | Min        | Тур          | Max        | Min        | Тур            | Max        | Units          |
| Input Offset Voltage                                       | $R_{s} \leq 50 \text{ k}\Omega$                                                                                                                                                         |            | 2.0          | 7.5        | Ι          | 0.7            | 2.0        | mV             |
| Input Offset Current                                       |                                                                                                                                                                                         |            | 3            | 50         |            | 1.5            | 10         | nA             |
| Input Bias Current                                         |                                                                                                                                                                                         |            | 70           | 250        |            | 30             | 75         | nA             |
| Input Resistance                                           |                                                                                                                                                                                         | 0.5        | 2            |            | 1.5        | 4              |            | MΩ             |
| Supply Current                                             |                                                                                                                                                                                         |            | 1.8          | 3.0        |            | 1.8            | 3.0        | mA<br>mA       |
| Large Signal Voltage Gain                                  |                                                                                                                                                                                         | 25         | 160          |            | 50         | 160            |            | V/mV           |
| Slew Rate                                                  | $R_L \ge 2 k\Omega$                                                                                                                                                                     | 0.2        | 0.5          |            | 0.2        | 0.5            |            | V/μs           |
| The Following Specifications Apply<br>Input Offset Voltage |                                                                                                                                                                                         | e Ranges   |              | 10         | T          |                | 3.0        | mV             |
| Input Offset Voltage                                       | $R_{s} \leq 50 \text{ k}\Omega$                                                                                                                                                         |            |              | 10         | I          |                | 3.0        | mV             |
| Input Offset Current                                       |                                                                                                                                                                                         |            |              | 70         |            |                | 20         | nA             |
| Average Temperature<br>Coefficient of Input Offset Voltage | ${\rm T_{A(min)}} \leq {\rm T_{A}} \leq {\rm T_{A(max)}}$                                                                                                                               |            | 6.0          | 30         |            | 3.0            | 15         | μV/°C          |
| Average Temperature<br>Coefficient of Input Offset Current | $\begin{array}{l} 25^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq \text{T}_{\text{A (max)}} \\ \text{T}_{\text{A (min)}} \leq \text{T}_{\text{A}} \leq 25^{\circ}\text{C} \end{array}$ |            | 0.01<br>0.02 | 0.3<br>0.6 |            | 0.01<br>0.02   | 0.1<br>0.2 | nA/°C<br>nA/°C |
| Input Bias Current                                         |                                                                                                                                                                                         |            |              | 300        |            |                | 100        | nA             |
| Large Signal Voltage Gain                                  |                                                                                                                                                                                         | 25         |              |            | 25         |                |            | V/mV           |
| Input Voltage Range                                        | $V_{S} = \pm 20 V$ $V_{S} = \pm 15 V$                                                                                                                                                   | +15, -12   |              |            | ±15        |                |            | V<br>V         |
| Common Mode Rejection Ratio                                | $R_{S} \leq 50 \ k\Omega$                                                                                                                                                               | 70         | 90           |            | 80         | 96             |            | dB             |
| Supply Voltage Rejection Ratio                             | $R_{s} \leq 50 \text{ k}\Omega$                                                                                                                                                         | 70         | 96           |            | 80         | 96             |            | dB             |
| Output Voltage Swing                                       |                                                                                                                                                                                         | ±12<br>±10 | ±14<br>±13   |            | ±12<br>±10 | ±14<br>±13     |            | V<br>V         |
| Supply Current                                             | $T_A = +125^{\circ}C V_S = \pm 20 V$                                                                                                                                                    |            |              |            |            | 1.2            | 2.5        | mA             |

Notes: 1. Derate Metal Can package at 6.8 mW/<sup>o</sup>C for operation at ambient temperatures above 75°C, the Dual In-Line package at 9 mW/<sup>o</sup>C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/<sup>o</sup>C for operation at ambient temperatures above 75°C.
 Por supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V for the Am107 and Am207 and from ±5 V to ±15 V for the Am307.

## Am107/207/307






## Am108/208/308·Am108A/208A/308A

**Operational Amplifiers** 

**Description:** The 108, 208, 308, 108A, 208A and 308A monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalents to the National LM108, LM208, LM308, LM108A, LM208A and LM308A. They are available in the hermetic TO-99 metal can, dual-in-line, and flat packages.

**Distinctive Characteristics:** 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.



#### MAXIMUM RATINGS

| Supply Voltage<br>Am108, 208, 108A, 208A,<br>Am308, 308A                 | ±20 V<br>±18 V                                    |
|--------------------------------------------------------------------------|---------------------------------------------------|
| Internal Power Dissipation (Note 1)                                      | 500 mW                                            |
| Differential Input Current (Note 2)                                      | ±10 mA                                            |
| Input Voltage (Note 3)                                                   | ±15 V                                             |
| Output Short-Circuit Duration                                            | Indefinite                                        |
| Operating Temperature Range<br>Am108, 108A<br>Am208, 208A<br>Am308, 308A | −55°C to +125°C<br>−25°C to +85°C<br>0°C to +70°C |
| Storage Temperature Range                                                | 65°C to +150°C                                    |
| Lead Temperature (Soldering, 60 sec.)                                    | 300°C                                             |

#### **ELECTRICAL CHARACTERISTICS** ( $T_{4} = 25^{\circ}$ C unless otherwise specified) (Note 4)


| Parameter                                                  |                                                                                                                              |       | 4m30  |      | •     | m30  | 8A   | -     | 4m10<br>4m20 |      |       | m10<br>m20 |      |       |
|------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|-------|-------|------|-------|------|------|-------|--------------|------|-------|------------|------|-------|
| see definitions)                                           | Conditions                                                                                                                   | Min.  | Тур.  | Мах. | Min.  | Тур. | Max. | Min.  | Тур.         | Max. | Min.  | Тур.       | Max. | Units |
| Input Offset Voltage                                       |                                                                                                                              | [     | 2.0   | 7.5  |       | 0.3  | 0.5  |       | 0.7          | 2.0  |       | 0.3        | 0.5  | mV    |
| Input Offset Current                                       |                                                                                                                              |       | 0.2   | 1.0  |       | 0.2  | 1.0  |       | 0.05         | 0.2  |       | 0.05       | 0.2  | nA    |
| Input Bias Current                                         |                                                                                                                              |       | 1.5   | 7    |       | 1.5  | 7    |       | 0.8          | 2.0  |       | 0.8        | 2.0  | nA    |
| Input Resistance                                           |                                                                                                                              | 10    | 40    |      | 10    | 40   |      | 30    | 70           |      | 30    | 70         |      | MΩ    |
| Supply Current                                             |                                                                                                                              |       | 0.3   | 0.8  |       | 0.3  | 0.8  |       | 0.3          | 0.6  |       | 0.3        | 0.6  | mA    |
| Large Signal Voltage Gain                                  | $\label{eq:V_s} \begin{split} V_{s} &= \pm 15 \; V,  V_{\text{OUT}} = \pm 10 \; V, \\ R_{L} &\geq 10 \; k\Omega \end{split}$ | 25    | 300   |      | 80    | 300  |      | 50    | 300          |      | 80    | 300        |      | V/mV  |
| The Following Specifications Apply                         | Over The Operating Temper                                                                                                    | ature | Range | es   | 1     |      |      |       |              |      |       |            |      |       |
| Input Offset Voltage                                       |                                                                                                                              |       |       | 10   |       |      | 0.73 |       |              | 3.0  |       |            | 1.0  | mV    |
| Input Offset Current                                       |                                                                                                                              |       |       | 1.5  |       |      | 1.5  |       |              | 0.4  |       |            | 0.4  | nA    |
| Average Temperature<br>Coefficient of Input Offset Voltage |                                                                                                                              |       | 6.0   | 30   | -     | 1.0  | 5.0  |       | 3.0          | 15   |       | 1.0        | 5.0  | μV/°C |
| Average Temperature<br>Coefficient of Input Offset Current |                                                                                                                              |       | 2     | 10   |       | 2.0  | 10   |       | 0.5          | 2.5  |       | 0.5        | 2.5  | pA/°C |
| Input Bias Current                                         |                                                                                                                              |       |       | 10   |       |      | 10   |       |              | 3.0  |       |            | 3.0  | nA    |
| Large Signal Voltage Gain                                  | $\label{eq:V_S} \begin{array}{l} V_{S}=\pm15~V,V_{OUT}=\pm10~V,\\ R_{L}\geq10~k\Omega \end{array}$                           | 15    |       |      | 60    |      |      | 25    |              |      | 40    |            |      | V/mV  |
| Input Voltage Range                                        | $V_{\rm S} = \pm 15 \text{ V}$                                                                                               | ±13.5 | 5     |      | ±13.5 | 5    |      | ±13.5 | ;            |      | ±13.5 |            |      | V     |
| Common Mode Rejection Ratio                                |                                                                                                                              | 80    | 100   |      | 96    | 110  |      | 85    | 100          |      | 96    | 110        |      | dB    |
| Supply Voltage Rejection Ratio                             |                                                                                                                              | 80    | 96    |      | 96    | 110  |      | 80    | 96           |      | 96    | 110        |      | dB    |
| Output Voltage Swing                                       | $V_{S} = \pm 15 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega,$                                                              | ±13   | ±14   |      | ±13   | ±14  |      | ±13   | ±14          |      | ±13   | ±14        |      | v     |
| Supply Current                                             | $V_{s} = \pm 20 V$<br>$V_{s} = \pm 15 V$                                                                                     |       | 0.6   | 1.0  |       | 0.6  | 0.8  |       | 0.15         | 0.4  |       | 0.15       | 0.4  | mA    |

Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C.
 2. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.

3. For supply voltages less than  $\pm 15V$ , the maximum input voltage is equal to the supply voltage.

4. Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V for the 108, 208, 108A and 208A and from ±5 V to  $\pm 15$  V for the 308 and 308A.

## Am108/208/308 • Am108A/208A/308A




### ADDITIONAL APPLICATION INFORMATION

#### **GUARDING**


Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the 108 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.

Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard 741 and 101A pin configuration.)



Board layout for Input Guarding with TO-99 package.




**Voltage Follower** 

#### **Distinctive Characteristics**

- The Am110/210/310 are functionally, electrically, and pin-for-pin equivalent to the National LM 110/210/310
- Slew rate: 30V/µs
- Small signal bandwidth: 20 MHz
- Input current: 10 nA max. over temperature
- Supply voltage range: ±5V to ±18V

- 100% reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.




## MAXIMUM RATINGS


| Supply Voltage                                      | ±18 V                                           |
|-----------------------------------------------------|-------------------------------------------------|
| Internal Power Dissipation (Note 1)                 | 500 mW                                          |
| Input Voltage (Note 2)                              | ±15 V                                           |
| Output Short-Circuit Duration (Note 3)              | Indefinite                                      |
| Operating Temperature Range Am110<br>Am210<br>Am310 | 55°C to +125°C<br>25°C to +85°C<br>0°C to +70°C |
| Storage Temperature Range                           | -65°C to +150°C                                 |
| Lead Temperature (soldering, 60 sec)                | 300°C                                           |

| Parameter                                                  | <b>TICS</b> ( $T_A = 25^{\circ}C$ unless otherwise specif                                                                                                                  | (NO      | Am310  |      |         | Am110<br>Am210 |      |                  |
|------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|--------|------|---------|----------------|------|------------------|
| (see definitions)                                          | Conditions                                                                                                                                                                 | Min      | Тур    | Max  | Min     | Тур            | Max  | Units            |
| Input Offset Voltage                                       |                                                                                                                                                                            |          | 2.5    | 7.5  |         | 1.5            | 4.0  | mV               |
| Input Bias Current                                         |                                                                                                                                                                            | 1        | 2.0    | 7.0  |         | 1.0            | 3.0  | nA               |
| Input Resistance                                           |                                                                                                                                                                            | 104      | 106    |      | 104     | 106            |      | MΩ               |
| Input Capacitance                                          |                                                                                                                                                                            | ſ        | 1.5    |      |         | 1.5            |      | pF               |
| Large-Signal Voltage Gain                                  | $R_L = 8 \text{ k}\Omega, V_{out} = \pm 10 \text{ V}, V_S = \pm 15 \text{ V}$                                                                                              | 0.999    | 0.9999 |      | 0,999   | 0.9999         |      | V/V              |
| Output Resistance                                          |                                                                                                                                                                            |          | 0.75   | 2.5  |         | 0.75           | 2.5  | Ω                |
| Supply Current                                             |                                                                                                                                                                            |          | 3.9    | 5.5  |         | 3.9            | 5.5  | mA               |
| Slew Rate                                                  | $V_{\rm S} = \pm 15$ V, $V_{\rm IN} = \pm 10$ V, $R_{\rm L} = 10$ k $\Omega$                                                                                               | [        | 30     |      | 20      | 30             |      | V/µs             |
| The Following Specifications Apply                         | Over The Operating Temperature Ranges                                                                                                                                      |          |        |      | <u></u> |                |      |                  |
| Input Offset Voltage                                       |                                                                                                                                                                            |          |        | 10.0 |         |                | 6.0  | mV               |
| Input Bias Current                                         |                                                                                                                                                                            |          |        | 10.0 |         |                | 10.0 | nA               |
| Large-Signal Voltage Gain                                  | $R_L = 10 \text{ k}\Omega, V_{out} = \pm 10 \text{ V}, V_S = \pm 15 \text{ V}$                                                                                             | 0.999    |        |      | 0.999   |                |      | V/V              |
| Output Voltage Swing (Note 5)                              | $R_L = 10 \text{ k}\Omega, V_S = \pm 15 \text{ V}$                                                                                                                         | ±10      |        |      | ±10     |                |      | V                |
| Supply Current                                             | $T_A = +125^{\circ}C$                                                                                                                                                      |          |        |      |         | 2.0            | 4.0  | mA               |
| Supply Voltage Rejection Ratio                             | $\pm 5 V \le V_S \le \pm 18 V$                                                                                                                                             | 70       |        |      | 70      |                |      | dB               |
|                                                            | $0^{\circ} \leq T_{A} \leq 70^{\circ}C$                                                                                                                                    | <u> </u> | 10     |      | 1       |                |      | μV/°             |
| Average Temperature<br>Coefficient of Input Offset Voltage | $\begin{array}{c} -55^{\circ}\mathrm{C} \leq \mathrm{T_{A}} \leq 85^{\circ}\mathrm{C} \\ +85^{\circ}\mathrm{C} \leq \mathrm{T_{A}} \leq 125^{\circ}\mathrm{C} \end{array}$ |          |        |      |         | 6<br>12        |      | μV/ <sup>c</sup> |


Notes: 1. Derate Metal Can package 6.8 mW/°C for operation at ambient temperatures above 75°C, the Dual In-Line at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Packages at 5.4 mW/°C for operation at ambient temperatures above 57°C.

2. For supply voltages less that ±15 V, the maximum input voltage is equal to the supply voltage.
3. To prevent damage when the output is shorted, it is necessary to insert a resistor larger than 2 kΩ in series with the input. Continuous short circuit is allowed for case temperatures to 125°C and ambient temperatures to 70°C for the 110/210. For 310, the corresponding temperatures are 70°C and 5°C respectively.
4. Unless otherwise specified, these specifications apply for supply voltages from ±5 to ±18 V.





À




### **Distinctive Characteristics**

- The Am112/212/312 are functionally, electrically, and pin-for-pin equivalents to the National LM112/212/312.
- Low input bias currents: 800pA
- Low input offset currents: 50pA
- Low power consumption: 3mW
- Internal frequency compensation.
- Offset nulling provisions.


- 100% reliability assurance testing in compliance with MIL-STD-883.
   Electrically, tested, and activally, increased dia fam.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.

## FUNCTIONAL DESCRIPTION

The Am112/212/312 are compensated high-performance operational amplifiers featuring very low offset voltage and input current errors competitive with FET and chopperstabilized amplifiers. The devices will operate over a supply voltage range of  $\pm 2V$  to  $\pm 20V$ , drawing a typical quiescent current of only  $300\mu$ A. The Am112/212/312 are internally frequency compensated and provision is made for offset adjustment with a single potentiometer. Overcompensation providing a greater stability margin is possible and the internal protection of the MOS capacitor makes it immune to overvoltage transients.









\* Use to compensate for large source resistances.

#### **ORDERING INFORMATION**


| Part   | Package                              | Temperature                                                                                 | Order                              |
|--------|--------------------------------------|---------------------------------------------------------------------------------------------|------------------------------------|
| Number | Type                                 | Range                                                                                       | Number                             |
| Am312  | DIP                                  | 0°C to +70°C                                                                                | LM312D                             |
|        | Metal Can                            | 0°C to +70°C                                                                                | LM312H                             |
|        | Dice                                 | 0°C to +70°C                                                                                | LD312                              |
| Am212  | DIP                                  | –25°C to +85°C                                                                              | LM212D                             |
|        | Metal Can                            | –25°C to +85°C                                                                              | LM212                              |
|        | Flat Pak                             | –25°C to +85°C                                                                              | LM212F                             |
| AM112  | DIP<br>Metal Can<br>Flat Pak<br>Dice | –55°C to +125°C<br>–55°C to +125°C<br>–55°C to +125°C<br>–55°C to +125°C<br>–55°C to +125°C | LM112D<br>LM112<br>LM112F<br>LD112 |







#### CONNECTION DIAGRAMS Top Views









connected to bottom of package. Compensation terminal is not brought out on the flat package.

| MAXIMUM RATINGS |
|-----------------|
|-----------------|

| Supply Voltage                        | · · ·           |
|---------------------------------------|-----------------|
| Am112, 212                            | ±20V            |
| Am312                                 | ±18V            |
| Internal Power Dissipation (Note 1)   | 500 mW          |
| Differential Input Current (Note 2)   | ±10mA           |
| Input Voltage (Note 3)                | ±15V            |
| Output Short-Circuit Duration         | Indefinite      |
| Operating Temperature Range           |                 |
| Am112                                 | -55°C to +125°C |
| Am212                                 | –25°C to +85°C  |
| Am312                                 | 0°C to +70°C    |
| Storage Temperature Range             | -65°C to +150°C |
| Lead Temperature (Soldering, 60 sec.) | 300°C           |

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 4)


| arameter                                                   | Conditions                                                                                          | Am312     |     | Am112<br>Am212 |     | Units |
|------------------------------------------------------------|-----------------------------------------------------------------------------------------------------|-----------|-----|----------------|-----|-------|
| ee definitions)                                            |                                                                                                     | Min. Max. |     | Min. Max.      |     |       |
| Input Offset Voltage                                       |                                                                                                     |           | 7.5 |                | 2.0 | mV    |
| Input Offset Current                                       |                                                                                                     |           | 1   |                | 0.2 | nA    |
| Input Bias Current                                         |                                                                                                     |           | 7   |                | 2.0 | nA    |
| Input Resistance                                           |                                                                                                     | 10        |     | 30             |     | MΩ    |
| Supply Current                                             |                                                                                                     |           | 0.8 |                | 0.6 | mA    |
| Large Signal Voltage Gain                                  | $V_{OUT} = \pm 10 \text{ V}, \text{ V}_{S} = \pm 15 \text{ V}$ $\text{R}_{L} > 10 \text{ k}\Omega$  | 25        |     | 50             |     | V/mV  |
| The Following Specifications Apply O                       | ver The Operating Temperature Ranges                                                                |           |     |                |     |       |
| Input Offset Voltage                                       |                                                                                                     |           | 10  |                | 3.0 | mV    |
| Average Temperature Coefficient of Input Offset Voltage    |                                                                                                     |           | 30  |                | 15  | μV/°0 |
| Input Offset Current                                       |                                                                                                     |           | 1.5 |                | 0.4 | nA    |
| Average Temperature Coefficient<br>of Input Offset Current |                                                                                                     |           | 10  |                | 2.5 | pA/°  |
| Input Bias Current                                         |                                                                                                     |           | 10  |                | 3.0 | nA    |
| Supply Current                                             | $T_{A} = +125^{\circ}C$                                                                             |           |     |                | 0.4 | mA    |
| Large Signal Voltage Gain                                  | $V_{OUT} = \pm 10 \text{ V}, \text{ V}_{S} = \pm 15 \text{ V}$ $\text{R}_{L} > 10 \text{ k} \Omega$ | 15        |     | 25             |     | V/m۱  |
| Output Voltage Swing                                       | $V_{S} = \pm 15 V$ , $R_{L} = 10 k\Omega$                                                           | ±13       |     | ±13            |     | V     |
| Input Voltage Range                                        | V <sub>S</sub> = ± 15V                                                                              | ±13.5     |     | ±13.5          |     | V     |
| Common Mode Rejection Ratio                                |                                                                                                     | 80        |     | 85             |     | dB    |
| Supply Voltage Rejection Ratio                             |                                                                                                     | 80        |     | 80             |     | dB    |


Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual-In-Line package at 9 mW/°C for opera-tion at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.


The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
 For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V for the Am112, Am212 and from ±5 V to ±15 V

for the Am312.


## **TYPICAL PERFORMANCE CURVES**









Input Noise Voltage







**Power Supply Rejection** 




Closed Loop Output Impedance




Voltage Gain



Large Signal Frequency Response



OUTPUT SWING-±V



Voltage Follower Pulse

Response

INPUT

OUTPUT

300

400

10 T<sub>A</sub> ≈ 25°C

8 V<sub>S</sub> = ±15V

6

4

2

0

--2

-4

-6


-8

-10


0 100

VOLTAGE SWING-V

Supply Current



Open Loop Frequency Response



200

TIME-µs


#### ADDITIONAL APPLICATION INFORMATION

#### GUARDING


Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the 112 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.

Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard Am741 and Am101A pin configuration.)



Note: Board layout for input Guarding with TO-99 package.




## Am118/218/318 High-Speed Operational Amplifier

#### **Distinctive Characteristics**

- The Am118/218/318 are functionally, electrically, and pin-for-pin equivalent to the National LM118/218/318
- Slew rate: 70V/μs
- Small signal bandwidth: 15MHz
- Internal frequency compensation
- Supply voltage range: ±5V to ±20V

- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Available in metal can, hermetic dual-in-line, hermetic flat package or plastic minidip.



## Am118/218/318

## MAXIMUM RATINGS

| Supply Voltage                        | ±20V            |
|---------------------------------------|-----------------|
| Internal Power Dissipation (Note 1)   | 500 mW          |
| Differential Input Voltage (Note 2)   | ±5V             |
| Input Voltage (Note 3)                | ±15V            |
| Output Short-Circuit Duration         | Indefinite      |
| Operating Temperature Range           |                 |
| Am118                                 | –55°C to +125°C |
| Am218                                 | -25°C to +85°C  |
| Am318                                 | 0°C to +70°C    |
| Storage Temperature Range             | —65°C to +150°C |
| Lead Temperature (Soldering, 60 sec.) | 300°C           |

~

| ECTRICAL CHARACTER                 | A                                                                     | Am318 |      |      |       | Am118<br>Am218 |      |       |
|------------------------------------|-----------------------------------------------------------------------|-------|------|------|-------|----------------|------|-------|
| e definitions)                     | Conditions                                                            | Min.  | Тур. | Max. | Min.  | Тур.           | Max. | Units |
| Input Offset Voltage               | $R_{S} \leq 5k\Omega$                                                 |       | 4    | 10   |       | 2              | 4    | mV    |
| Input Offset Current               |                                                                       |       | 30   | 200  |       | 6              | 50   | nA    |
| Input Bias Current                 |                                                                       |       | 150  | 500  |       | 120            | 250  | nA    |
| Input Resistance                   |                                                                       | 0.5   | 3    |      | 1.0   | 3              |      | MΩ    |
| Supply Current                     | $V_{S} = \pm 20V$                                                     |       | 5    | 10   |       | 5              | 8    | mA    |
| Large Signal Voltage Gain          | $V_{S} = \pm 15V$ , $V_{OUT} = \pm 10V$<br>$R_{L} \ge 2k\Omega$       | 25    | 200  |      | 50    | 200            |      | V/mV  |
| Slew Rate                          | $A_V = \pm 1, V_S = \pm 15V$ (Fig.1)<br>$R_L = 2k\Omega, C_L = 30 pF$ | 50    | 70   |      | 50    | 70             |      | V/µs  |
| Small Signal Bandwidth             | V <sub>S</sub> = ±15V                                                 |       | 15   |      |       | 15             |      | MHz   |
| The Following Specifications Apply | Over The Operating Temperature R                                      | anges |      |      |       |                |      |       |
| Input Offset Voltage               | $R_{S} \leq 5k\Omega$                                                 |       |      | 15   |       |                | 6    | mV    |
| Input Offset Current               |                                                                       |       |      | 300  |       |                | 100  | nA    |
| Input Bias Current                 |                                                                       |       |      | 750  |       |                | 500  | nA    |
| Large Signal Voltage Gain          | $V_{S} = \pm 15V$ , $V_{OUT} = \pm 10V$<br>$R_{L} \ge 2k\Omega$       | 20    |      |      | 25    |                |      | V/mV  |
| Input Voltage Range                | V <sub>S</sub> = ±15V                                                 | ±11.5 |      |      | ±11.5 |                |      | v     |
| Common Mode Rejection Ratio        | $R_{S} \leq 5k\Omega$                                                 | 70    |      |      | 80    |                |      | dB    |
| Supply Voltage Rejection Ratio     | $R_{S} \leq 5k\Omega$                                                 | 65    |      |      | 70    |                |      | dB    |
| Output Voltage Swing               | V <sub>S</sub> = ±15V, R <sub>L</sub> = 2kΩ                           | ±12   | ±13  |      | ±12   | ±13            |      | v     |
| Supply Current                     | V <sub>S</sub> = ±20V, T <sub>A</sub> = 125°C                         |       |      |      |       |                | 7    | mA    |


Derate Metal Can package at 6.8 mW/<sup>o</sup>C for operation at ambient temperatures above 75<sup>o</sup>C, the Dual-In-Line package at 9 mW/<sup>o</sup>C for operation at ambient temperatures above 95<sup>o</sup>C, and the Flat Package at 5.4 mW/<sup>o</sup>C for operation at ambient temperatures above 57<sup>o</sup>C.
 The inputs are shunted with diodes for overvoltage protection. To limit the current in the protection diodes, resistances of 2 kΩ or greater should be inserted in series with the input leads for differential input voltages greater than ±5 V.

3. For supply voltages less than  $\pm 15$  V, the maximum input voltage is equal to the supply voltage.


4. Unless otherwise specified, these specifications apply for supply voltages from  $\pm 5$  V to  $\pm 20$  V.

# Am118/218/318






#### PERFORMANCE CURVES




The high gain and large bandwidth of the Am118 make it mandatory to observe the following precautions in using the device, as is the case with any high-frequency amplifier. Circuit layout should be arranged to keep all lead lengths as short as possible and the output separated from the inputs. The values of the feedback and source impedances should be kept small to reduce the effect of stray capacitance at the inputs. The power supplies must be bypassed to ground at the supply leads of the amplifier with low inductance capacitors. Capacitive loading must be kept to minimum, or the amplifier must be isolated as shown in the applications.



# Am118/218/318





6-35

# Am124/224/324 Am124A/224A/324A

# Quad Op Amps


# **Distinctive Characteristics**

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.
- The unity gain cross frequency is temperature compensated
- The input bias current is also temperature compensated
- Internally frequency compensated for unity gain
- Large dc voltage gain 100dB
- Wide bandwidth (unity gain) 1MHz (temperature compensated)
  - FUNCTIONAL DESCRIPTION


The Am124 series consists of four independent, high gain, internally frequency compensated operational amplifiers designed primarily to operate from a single power supply over a wide range of voltages. These devices can also operate from split power supplies and the low power supply current drain is independent of the magnitude of the power supply voltage.

Functional applications consist of all the conventional op amp circuits which can now be more easily implemented in single power supply systems along with transducer amplifiers and dc gain blocks.

- Wide power supply range: Single supply -3V to 30VDual supplies - ±1.5V to ±15V
- Very low supply current drain  $(800\mu A)$  essentially independent of supply voltage (1mW/op amp at +5V)
- Low input biasing current 45nA (temperature compensated)
- Low input offset voltage 2mV and offset current - 5nA
- Input common-mode voltage range includes ground Differential input voltage range equal to the power
- supply voltage
- Large output voltage swing 0V to V<sup>+</sup> -1.5V



| Part<br>Number | Package<br>Type | Temperature<br>Range  | Order<br>Number |
|----------------|-----------------|-----------------------|-----------------|
|                | Hermetic DIP    | 0°C to +70°C          | LM324D          |
| Am324          | Molded D1P      | 0°C to +70°C          | LM324N          |
|                | Dice            | 0°C to +70°C          | LD324           |
| Am224          | Hermetic DIP    | <u>–25°C to +85°C</u> | LM224D          |
|                | Hermetic DIP    | -55°C to +125°C       | LM124D          |
| Am124          | Flat Pack       | –55°C to +125°C       | LM124F          |
|                | Dice            | –55°C to +125°C       | LM124           |
|                | Hermetic D1P    | 0°C to +70°C          | LM324AD         |
| Am324A         | Molded DIP      | 0°C to +70°C          | LM324AN         |
|                | Dice            | 0°C to +70°C          | LM324A          |
| Am224A         | Hermetic D1P    | -25°C to +85°C        | LM224AD         |
|                | Hermetic DIP    | -55°C to +125°C       | LM124AD         |
| Am124A         | Flat Pack       | 55°C to +125°C        | LM124AF         |
|                | Dice            | –55°C to +125°C       | LD124A          |
|                |                 |                       |                 |



#### Am124/224/324 • Am124A/224A/324A

#### ELECTRICAL CHARACTERISTICS (V<sup>+</sup> = +5.0 V<sub>DC</sub>, Note 4)

|                                     |                                                                                                    |                                                                                                           | А    | m124 | Α                  | Α    | m224 | A                   | A    | Am324A |                     | Am1  | 24/Aı | m224                | l Am324 |      |                     |                 |
|-------------------------------------|----------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|------|------|--------------------|------|------|---------------------|------|--------|---------------------|------|-------|---------------------|---------|------|---------------------|-----------------|
| Parameter                           |                                                                                                    | Conditions                                                                                                | Min. | Тур. | Max.               | Min. | Тур. | Max.                | Min. | Тур.   | Max.                | Min. | Тур.  | Max.                | Min.    | Тур. | Max.                | Units           |
| Input Offset Vol                    | tage                                                                                               | T <sub>A</sub> = 25°C (Note 5)                                                                            | r –  | 1.0  | 2.0                |      | 1.0  | 3.0                 | F    | 2.0    | 3.0                 | 1    | ±2.0  | ±5.0                |         | ±2.0 | ±7.0                | mVDC            |
| Input Bias Curre<br>(Note 6)        | nt                                                                                                 | 1 <sub>IN(+)</sub> or 1 <sub>IN(-)</sub> , T <sub>A</sub> = 25°C                                          |      | 20   | 50                 |      | 40   | 80                  |      | 45     | 100                 |      | 45    | 150                 |         | 45   | 250                 | nADC            |
| Input Offset Cur                    | rent                                                                                               | IIN(+) - IIN(-), TA = 25°C                                                                                |      | 2.0  | 10                 |      | 2.0  | 15                  |      | 5.0    | 30                  |      | ±3.0  | ±30                 |         | ±5.0 | ±50                 | nApp            |
| Input Common-M<br>Voltage Range (M  |                                                                                                    | V <sup>+</sup> = 30 V <sub>DC</sub> , T <sub>A</sub> = 25° C                                              | 0    |      | V+_1.5             | 0    |      | V <sup>+</sup> -1.5 | 0    |        | V <sup>+</sup> -1.5 | 0    |       | V <sup>+</sup> -1.5 | 0       |      | V <sup>+</sup> 1.5  | VDC             |
|                                     |                                                                                                    | R <sub>L</sub> = ∞, V <sub>CC</sub> = 30 V                                                                |      | 1.5  | 3.0                |      | 1.5  | 3.0                 |      | 1.5    | 3.0                 |      | 1.5   | 3.0                 |         | 1.5  | 3.0                 |                 |
| Supply Current                      | 1                                                                                                  | RL = ∞                                                                                                    |      | 0.7  | 1.2                |      | 0.7  | 1.2                 |      | 0.7    | 1.2                 |      | 0.7   | 1.2                 |         | 0.7  | 1.2                 | mA <sub>D</sub> |
| Large Signal<br>Voltage Gain        |                                                                                                    | $V^+ = 15 V_{DC}$ (For large V <sub>O</sub> swing)<br>$R_L \ge 2.0 k\Omega$ , $T_A = 25^{\circ}C$         | 50   | 100  |                    | 50   | 100  |                     | 25   | 100    |                     | 50   | 100   |                     | 25      | 100  |                     | V/m\            |
| Output Voltage                      | Swing                                                                                              | $R_{L} \approx 2.0 k\Omega$ , $T_{A} \approx 25^{\circ}C$                                                 |      |      |                    |      |      |                     |      |        |                     | 0    |       | V <sup>+</sup> -1.5 | 0       |      | V <sup>+</sup> -1.5 | VDC             |
| Common-Mode<br>Rejection Ratio      |                                                                                                    | DC, T <sub>A</sub> ≈ 25°C                                                                                 | 70   | 85   |                    | 70   | 85   |                     | 65   | 85     |                     | 70   | 85    |                     | 65      | 70   |                     | dB              |
| Power Supply<br>Rejection Ratio     |                                                                                                    | DC, T <sub>A</sub> = 25°C                                                                                 | 65   | 100  |                    | 65   | 100  |                     | 65   | 100    |                     | 65   | 100   |                     | 65      | 100  |                     | dB              |
| Amplifier to Am<br>Coupling (Note 8 |                                                                                                    | $f = 1.0$ kHz to 20 kHz, $T_A = 25^{\circ}$ C (Input referred)                                            |      | -120 |                    |      | -120 |                     |      | -120   |                     |      | -120  |                     |         | -120 |                     | dB              |
|                                     | Source                                                                                             | $V_{IN}$ = 1.0 $V_{DC}$ , $V_{IN}$ = 0 $V_{DC}$ ,<br>$V^{+}$ = 15 $V_{DC}$ , $T_A$ = 25°C                 | 20   | 40   |                    | 20   | 40   |                     | 20   | 40     |                     | 20   | 40    |                     | 20      | 40   |                     | mAD             |
| Output Current                      | Cialt                                                                                              | $V_{IN}$ = 1.0 $V_{DC}$ , $V_{IN}$ = 0 $V_{DC}$ ,<br>V <sup>+</sup> = 15 $V_{DC}$ , T <sub>A</sub> = 25°C | 10   | 20   |                    | 10   | 20   |                     | 10   | 20     |                     | 10   | 20    |                     | 10      | 20   |                     |                 |
|                                     | $V_{IN}$ = 1.0 $V_{DC}$ , $V_{IN}$ = 0 $V_{DC}$ ,<br>T <sub>A</sub> = 25°C, $V_0$ = 200 m $V_{DC}$ | 12                                                                                                        | 50   |      | 12                 | 50   |      | 12                  | 50   |        | 12                  | 50   |       | 12                  | 50      |      | #AD(                |                 |
| Short Circuit to                    | Ground                                                                                             | T <sub>A</sub> = 25°C (Note 2)                                                                            |      | 40   | 60                 |      | 40   | 60                  |      | 40     | 60                  |      | 40    | 60                  |         | 40   | 60                  | mADO            |
| Input Offset Vol                    | tage                                                                                               | Note 5                                                                                                    |      |      | 4.0                |      |      | 4.0                 |      |        | 5.0                 |      |       | ±7.0                |         |      | ±9.0                | m∨D             |
| Input Offset<br>Voltage Drift       |                                                                                                    | R <sub>S</sub> = 0Ω                                                                                       |      | 7.0  | 20                 |      | 7.0  | 20                  |      | 7.0    | 30                  |      | 7.0   |                     | 7.0     |      |                     | μV/°(           |
| Input Offset Cur                    | rent                                                                                               | <sup> </sup> IN (+) <sup></sup> IN (-)                                                                    |      |      | 30                 |      |      | 30                  |      |        | 75                  |      |       | ±100                |         |      | ±150                | nAD             |
| Input Offset<br>Current Drift       |                                                                                                    |                                                                                                           |      | 10   | 200                |      | 10   | 200                 |      | 10     | 300                 |      | 10    |                     |         | 10   |                     | PADC/           |
| Input Bias Curre                    | nt                                                                                                 | (+) or (-)                                                                                                |      | 40   | 100                |      | 40   | 100                 |      | 40     | 200                 |      | 40    | 300                 |         | 40   | 500                 | nAD             |
| Input Common-I<br>Voltage Range (I  |                                                                                                    | V <sup>+</sup> = 30 V <sub>DC</sub>                                                                       | 0    |      | V <sup>+</sup> 2.0 | 0    |      | V+-2.0              | 0    |        | V <sup>+</sup> -2.0 | 0    |       | V <sup>+</sup> -2.0 | 0       |      | V <sup>+</sup> -2.0 | VDC             |
| Large Signal<br>Voltage Gain        |                                                                                                    | $V^+ = +15 V_{DC}$ (For large VO swing)<br>R <sub>L</sub> > 2.0 k $\Omega$                                | 25   |      |                    | 25   |      |                     | 15   |        |                     | 25   |       |                     | 15      |      |                     | V/m\            |
|                                     |                                                                                                    | $V^+ = +30 V_{DC}, R_L = 2.0 k\Omega$                                                                     | 26   |      |                    | 26   |      |                     | 26   |        |                     | 26   |       |                     | 26      |      |                     | VDC             |
| Output Voltage V<br>Swing           | ∨он                                                                                                | R <sub>L</sub> > 10kΩ                                                                                     | 27   | 28   |                    | 27   | 28   |                     | 27   | 28     | 1                   | 27   | 28    | 1                   | 27      | 28   |                     | 1 °DC           |
|                                     | VOL                                                                                                | $V^+ = 5.0 V_{DC}' R_L \le 10 k\Omega$                                                                    |      | 5.0  | 20                 |      | 5.0  | 20                  |      | 5.0    | 20                  |      | 5.0   | 20                  |         | 5.0  | 20                  | mVDC            |
| Output Current                      | Source                                                                                             | $V_{IN}$ + = 1.0 $V_{DC}$ , $V_{IN}$ = 0 $V_{DC}$ ,<br>V+ = 15 $V_{DC}$                                   | 10   | 20   |                    | 10   | 20   |                     | 10   | 20     |                     | 10   | 20    |                     | 10      | 20   |                     | mA              |
|                                     |                                                                                                    | $v_{IN}$ = 1.0 $v_{DC}$ , $v_{IN}$ = 0 $v_{DC}$ ,<br>v = 15 $v_{DC}$                                      | 10   | 15   |                    | 5.0  | 8.0  |                     | 5.0  | 8.0    | ļ                   | 5.0  | 8.0   | ļ                   | 5.0     | 8.0  | ļ                   |                 |
| Differential Inpu<br>Voltage        | ۲ ۱                                                                                                | Note 7                                                                                                    |      |      | v+                 |      |      | V*                  |      |        | v+                  |      | 1     | V*                  |         |      | v+                  | VDC             |

Notes: 1. For operating at high temperatures, the Am324 must be derated based on a +125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The Am224 and Am124 can be derated based on a +150°C maximum junction temperature. The dissipation is the total of all four amplifiers – use external resistors, where possible to allow the amplifier to reduce the power which is dissipated in the integrated circuit.

Short circuits from the output to V<sup>+</sup> can cause excessive heating and eventual destruction. The maximum output current is approximately 40mA independent of the magnitude of V<sup>+</sup>. At values of supply voltage in excess of +15V, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction.

3. This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V<sup>+</sup> voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage. Which was negative, again returns to a value greater than -0.3V

when the input voltage, which was negative, again returns to a value greater than -0.3V. 4. These specifications apply for  $V^+ = +5V_{DC}$  and  $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ , unless otherwise stated. With the Am224, all temperature specifications are limited to  $-25^{\circ}C \leq T_A \leq +85^{\circ}C$  and the Am324 temperature specifications are limited to  $0^{\circ}C \leq T_A \leq +70^{\circ}C$ . 5.  $V_O \cong 1.4V$ ,  $R_S = 0\Omega$  with  $V^+$  from 5V to 30V; and over the full input common-mode range (0V to  $V^+ -1.5V$ ).


6. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.

 The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V<sup>+</sup> -1.5V, but either or both inputs can go to +32V without damage.


8. Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitive coupling increases at higher frequencies.


# Am124/224/324 • Am124A/224A/324A

| Supply Voltage, V <sup>+</sup>                        | 32V or ±16V     |
|-------------------------------------------------------|-----------------|
| Differential Input Voltage                            | 32V             |
| Input Voltage                                         | -0.3V to +32V   |
| Power Dissipation (Note 1)                            |                 |
| Molded DIP                                            | 570mW           |
| Cavity DIP                                            | 900mW           |
| Flat Pak (Am124F)                                     | 800mW           |
| Output Short Circuit to GND (Note 2)                  |                 |
| (One Amplifier) $V^+ \le 15V$ and $T_A = 25^{\circ}C$ | Continuous      |
| Input Current ( $V_{IN} < -0.3V_{OL}$ ) (Note 3)      | 50mA            |
| Operating Temperature Range                           |                 |
| Am324/Am324A                                          | 0°C to +70°C    |
| Am224/Am224A                                          | 25°C to +85°C   |
| Am124/Am124A                                          | -55°C to +125°C |
| Storage Temperature Range                             | -65°C to +150°C |
| Lead Temperature (Soldering, 10 seconds)              | 300°C           |



## **TYPICAL PERFORMANCE CURVES (Cont.)**





#### APPLICATION INFORMATION

The Am124 series are op amps primarily operating from a single power supply voltage and have true-differential inputs remaining in the linear mode with an input common-mode voltage of 0V. These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. The bias network of the amplifier establishes a drain current independent of the magnitude of the power supply voltage over the range of from 3V to 30V.

The pin configuration is designed to simplify PC board layouts. Since the amplifier outputs are placed at the corners of the package (pins 1, 7, 8, and 14) and are adjacent to the inverting inputs.

Extra care should be taken to insure that the power for the circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket. This prevents a possible fusing of the internal conductors and becoming a destroyed unit which could occur from the unlimited current surge through the resulting forward diode within the IC.

The use of input differential voltage protection diodes is not needed since large differential voltages can be readily applied resulting in no large input currents. The differential input voltage may be larger than V<sup>+</sup> without damaging the device. Protection, such as an input clamp diode with a resistor to the IC input terminal, should be provided to prevent the input voltages from going negative more than -0.3V (at 25°C).

The amplifiers contain a class A output stage for small signal levels which converts to class B in a large signal mode, to reduce the power supply current drain. Since this allows the amplifiers to both source and sink large output currents, both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to rise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.

For AC coupled applications crossover distortion can be minimized by utilizing a resistor from the output of the amplifier to ground. However, in DC applications, where the load is directly coupled, there is no crossover distortion.

To maintain resistance to destruction, output short circuits either to ground or to the positive power supply should be restricted to short time durations. The possibility of destruction exists, not as a result of the short circuit current metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short circuits on more than one amplifier at a time increases the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at 25°C provides a larger output current capability at elevated temperatures (see section on typical performance characteristics) than a standard IC op amp.

Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50pF can be accomodated using the worst case noninverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.

The series, as presented in the section on typical applications, emphasize operations on only a single power supply voltage. Yet, if complementary power supplies are available, all of the standard op amp circuits can be implemented. A unique feature in introducing a pseudo-ground (a bias voltage reference of V<sup>+</sup>/2) is allowing operation above and below this value in single power supply systems. In most cases, input biasing is not required and input voltages which range to ground can be easily accomodated.

# Am148 · Am149

**Quad 741 Operational Amplifiers** 

## **Distinctive Characteristics**

- 741 op amp operating characteristics
- Low supply current drain 0.6mA/amplifier
- Class AB output state no crossover distortion
- Pin compatible with the Am124
- Low input offset voltage 1.0mV
- Low input offset current 4.0nA

Molded DIP

Dice

Hermetic DIP

Hermetic DIP

Dice

Am349

Am249

Am149

 $0^{\circ}$ C to +70°C

0°C to +70°C

-25°C to +85°C

-55°C to +125°C

-55°C to +125°C

- Low input bias current 30nA
- Gain bandwidth product
  - Am148 (unity gain) 1.0MHz Am149 (AV  $\geq$  5) – 4.0MHz
- High degree of isolation between amplifiers 120dB
- Overload protection for inputs and outputs

#### FUNCTIONAL DESCRIPTION


The Am148 series is a true quad 741. It consists of four independent, high gain, internally compensated, low-power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar 741 operational amplifier. In addition the total supply current for all four amplifiers is comparable to the supply current of a single 741 type op amp. Other features include input offset currents and input bias current which are much less than those of a standard 741. Also, excellent isolation between amplifiers

has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling. The Am149 series has the same features as the Am148 plus a gain bandwidth product of 4.0MHz at a gain of 5.0 or greater.

The Am148 can be used anywhere multiple 741 or 1558 type amplifiers are being used and in applications where amplifier matching or high packing density is required.

OUT 3

LIC-713



OUT 2

Note: Pin 1 is marked for orientation.

LM349N

LD349

LM249D

LM149D

LD149

## Am148 • Am149

# ABSOLUTE MAXIMUM RATINGS

| Am148/Am149                                | Am248/Am249                                                                             | Am348/Am349                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------------------------------|-----------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ±22V                                       | ±18V                                                                                    | ±18V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| ±44V                                       | ±36V                                                                                    | ±36V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| ±22V                                       | ±18V                                                                                    | ±18V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Continuous                                 | Continuous                                                                              | Continuous                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|                                            |                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|                                            | 570mW                                                                                   | 500mW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|                                            | 150°C/W                                                                                 | 150°C/W                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 900mW                                      | 900mW                                                                                   | 900mW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 100°C/W                                    | 100°C/W                                                                                 | 100°C/W                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 150°C                                      | 110°C                                                                                   | 100°C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ | $-25^{\circ}C \leq T_{A} \leq +85^{\circ}C$                                             | $\overline{0^{\circ}C \leqslant T_{A} \leqslant +70^{\circ}C}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 65°C to +150°C                             | -65°C to +150°C                                                                         | -65°C to +150°C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 300°C                                      | 300°C                                                                                   | 300°C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|                                            | $\begin{array}{c} \pm 22V \\ \pm 44V \\ \pm 22V \\ \hline \\ Continuous \\ \end{array}$ | $\begin{array}{cccc} \pm 22 V & \pm 18 V \\ \pm 44 V & \pm 36 V \\ \pm 22 V & \pm 18 V \\ \hline \  \  Continuous & Continuous \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & $ |

See Am741 for Typical Performance Characteristics.

|                                    |                                       |                                                                               | Am         | Am148/Am149 Am248/Am249 Am348/Am349 |      |            |            |      |            |            |      |         |  |
|------------------------------------|---------------------------------------|-------------------------------------------------------------------------------|------------|-------------------------------------|------|------------|------------|------|------------|------------|------|---------|--|
| Parameters                         | C                                     | onditions                                                                     | Min.       | Тур.                                | Max. | Min.       | Тур.       | Max. | Min.       | Тур.       | Max. | Units   |  |
| Input Offset Voltage               | $T_{A} = 25^{\circ}C,$                | R <sub>S</sub> ≤ 10kΩ                                                         |            | 1.0                                 | 5.0  |            | 1.0        | 6.0  |            | 1.0        | 6.0  | mV      |  |
| Input Offset Current               | T <sub>A</sub> = 25°C                 |                                                                               |            | 4.0                                 | 25   |            | 4.0        | 50   |            | 4.0        | 50   | nA      |  |
| Input Bias Current                 | T <sub>A</sub> = 25°C                 |                                                                               |            | 30                                  | 100  |            | 30         | 200  |            | 30         | 200  | nA      |  |
| Input Resistance                   | T <sub>A</sub> = 25°C                 |                                                                               | 0.8        | 2.5                                 |      | 0.8        | 2.5        |      | 0.8        | 2.5        |      | MΩ      |  |
| Supply Current All<br>Amplifiers   | T <sub>A</sub> = 25°C,                | $T_{A} = 25^{\circ}C, V_{S} = \pm 15V$                                        |            | 2.4                                 | 3.6  |            | 2.4        | 4.5  |            | 2.4        | 4.5  | mA      |  |
| Large Signal Voltage Gain          |                                       | $T_A = 25^{\circ}C, V_S = \pm 15V$<br>$V_{OUT} = \pm 10V, R_1 \ge 2.0k\Omega$ |            | 160                                 |      | 25         | 160        |      | 25         | 160        |      | V/mV    |  |
| Amplifier to Amplifier<br>Coupling | T <sub>A</sub> = 25°C,<br>(Input Refe | f = 1.0Hz to 20kHz<br>red)                                                    |            | -120                                |      |            | -120       |      |            | 120        |      | dB      |  |
| Small Signal Bandwidth             | T <sub>A</sub> = 25°C                 | Am148 Series                                                                  |            | 1.0                                 |      |            | 1.0        |      |            | 1.0        |      | MHz     |  |
| Sman Signar Bandwidth              | IA-25 C                               | Am149 Series                                                                  |            | 4.0                                 |      |            | 4.0        |      |            | 4.0        |      | WINZ    |  |
| Phase Margin                       | T <sub>A</sub> = 25°C                 | Am148 Series<br>(A <sub>V</sub> = 1)                                          |            | 60                                  |      |            | 60         |      |            | 60         |      | degrees |  |
| Phase Margin                       |                                       | Am149 Series<br>(A <sub>V</sub> = 5)                                          |            | 60                                  |      |            | 60         |      |            | 60         |      | Lugrous |  |
| Slew Rate                          | T <sub>A</sub> = 25°C                 | Am148 Series<br>(A <sub>V</sub> = 1)                                          |            | 0.5                                 |      |            | 0.5        |      |            | 0.5        |      | V/µs    |  |
|                                    | TA - 25 C                             | Am149 Series<br>(A <sub>V</sub> = 5)                                          |            | 2.0                                 |      |            | 2.0        |      |            | 2.0        |      | νµ      |  |
| Output Short Circuit<br>Current    | T <sub>A</sub> = 25°C                 |                                                                               |            | 25                                  |      |            | 25         |      |            | 25         |      | mA      |  |
| Input Offset Voltage               | R <sub>S</sub> ≤ 10kΩ                 |                                                                               |            |                                     | 6.0  |            |            | 7.5  |            |            | 7.5  | mV      |  |
| Input Offset Currenț               |                                       |                                                                               |            |                                     | 75   |            |            | 125  |            |            | 100  | nA      |  |
| Input Bias Current                 |                                       |                                                                               |            |                                     | 325  |            |            | 500  |            |            | 400  | nA      |  |
| Large Signal Voltage Gain          | $B_1 > 2.0 k\Omega$                   | VOUT = ±10V,                                                                  | 25         |                                     |      | 15         |            |      | 15         |            |      | V/mV    |  |
| Output Voltage Swing               | V <sub>S</sub> = ±15V                 | $R_{L} = 10k\Omega$ $R_{L} = 2.0k\Omega$                                      | ±12<br>±10 | ±13<br>±12                          |      | ±12<br>±10 | ±13<br>±12 |      | ±12<br>±10 | ±13<br>±12 |      | v       |  |
| Input Voltage Range                | V <sub>S</sub> = ±15V                 | ·                                                                             | ±12        |                                     |      | ±12        | (          | 1    | ±12        |            | †    | v       |  |
| Common-Mode Rejection<br>Ratio     | R <sub>S</sub> ≤ 10kΩ                 |                                                                               | 70         | 90                                  |      | 70         | 90         |      | 70         | 90         |      | dB      |  |
| Supply Voltage Rejection           | $R_S \le 10k\Omega$                   |                                                                               | 77         | 96                                  |      | 77         | 96         |      | 77         | 96         | T    | dB      |  |

#### **ELECTRICAL CHARACTERISTICS** (Note 3)

Notes: 1. Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

2. The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by  $T_{imax}$ ,  $\theta_{jA}$ , and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{jmax} - T_A)/\theta_{jA}$  or the 25°C  $P_{dmax}$ , whichever is less. Derate Dual In-Line package at 9mW/°C for operation at ambient temperatures above 95°C.

3. These specifications apply for V<sub>S</sub> = ±15V and over the absolute maximum operating temperature range ( $T_L \le T_A \le T_H$ ) unless otherwise noted. 4. For supply voltages less than ±15V, the maximum input voltage is equal to the supply voltage.

Monolithic JFET Input Operational Amplifiers

#### DISTINCTIVE CHARACTERISTICS

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
   Excellent for low noise applications using either high or low
- Excellent for low noise applications using either high or low source impedance — very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000pF) without stability problems
- Internal compensation and large differential input voltage capability


#### COMMON FEATURES (LF155A, LF156A, LF157A)

| Low input bias current                     | 30pA       |
|--------------------------------------------|------------|
| Low input offset current                   | 3.0pA      |
| High input impedance                       | 1012Ω      |
| Low input offset voltage                   | 1.0mV      |
| Low input offset voltage temperature drift | 3.0µV/°C   |
| Low input noise current                    | 0.01pA/√Hz |
| High common-mode rejection ratio           | 100dB      |
| Large dc voltage gain                      | 106dB      |

#### UNCOMMON FEATURES

|                                             | LF155A | LF156A | LF157A<br>(A <sub>V</sub> = 5) | Units  |
|---------------------------------------------|--------|--------|--------------------------------|--------|
| Extremely<br>fast settling<br>time to 0.01% | 4.0    | 1.5    | 1.5                            | μs     |
| Fast slew<br>rate                           | 5.0    | 12     | 50                             | V/µs   |
| Wide gain<br>bandwidth                      | 2.5    | 5.0    | 20                             | MHz    |
| Low input<br>noise voltage                  | 20     | 12     | 12                             | nV/√Hz |

#### CONNECTION DIAGRAMS Top Views



## GENERAL DESCRIPTION


These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors. These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

The LF155, LF156, LF157 series are direct replacements for National LF155, LF156, LF157 series.

## APPLICATIONS

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers
- Photocell amplifiers
- Sample and Hold circuits

|        | ORDERING   | G INFORMATION   |         |
|--------|------------|-----------------|---------|
| Part   | Package    | Temperature     | Order   |
| Number | Type       | Range           | Number  |
| LF355  | Metal Can  | 0°C to +70°C    | LF355H  |
|        | Molded DIP | 0°C to +70°C    | LF355N  |
|        | Dice       | 0°C to +70°C    | LD355   |
| LF255  | Metal Can  | 25°C to +85°C   | LF255H  |
| LF155  | Metal Can  | –55°C to +125°C | LF155H  |
|        | Dice       | –55°C to +125°C | LD155   |
| LF355A | Metal Can  | 0°C to +70°C    | LF355AH |
|        | Dice       | 0°C to +70°C    | LD355A  |
|        | Metal Can  | –55°C to +125°C | LF155AH |
| LF155A | Dice       | –55°C to +125°C | LD155A  |
| LF356  | Metal Can  | 0°C to +70°C    | LF356H  |
|        | Molded DIP | 0°C to +70°C    | LF356N  |
|        | Dice       | 0°C to +70°C    | LD356   |
| LF256  | Metal Can  | –25°C to +85°C  | LF256H  |
| LF156  | Metal Can  | –55°C to +125°C | LF156H  |
|        | Dice       | –55°C to +125°C | LD156   |
| LF356A | Metal Can  | 0°C to +70°C    | LF356AH |
|        | Dice       | 0°C to +70°C    | LD356A  |
| LF156A | Metal Can  | −55°C to +125°C | LF156AH |
|        | Dice       | −55°C to +125°C | LD156A  |
| LF357  | Metal Can  | 0°C to +70°C    | LF357H  |
|        | Molded DIP | 0°C to +70°C    | LF357N  |
|        | Dice       | 0°C to +70°C    | LD357   |
| LF257  | Metal Can  | –25°C to +85°C  | LF257H  |
| LF157  | Metal Can  | –55°C to +125°C | LF157H  |
|        | Dice       | –55°C to +125°C | LD157   |
| LF357A | Metal Can  | 0°C to +70°C    | LF357AH |
|        | Dice       | 0°C to +70°C    | LD357A  |
| LF157A | Metal Can  | –55°C to +125°C | LF157AH |
|        | Dice       | –55°C to +125°C | LD157A  |



# ABSOLUTE MAXIMUM RATINGS

|                                              | LF155A/6A/7A    | LF155/6/7       | LF255/6/7       | LF355A/6A/7A<br>LF355/6/7 |
|----------------------------------------------|-----------------|-----------------|-----------------|---------------------------|
| Supply Voltage                               | ±22V            | ±22V            | ±22V            | ±18V                      |
| Power Dissipation (Note 1) TO-99 (H Package) | 670mW           | 670mW           | 570mW           | 500mW                     |
| Operating Temperature Range                  | -55°C to +125°C | -55°C to +125°C | -25°C to +85°C  | 0°C to +70°C              |
| TJ(Max.)                                     | 150°C           | 150°C           | 115°C           | 100°C                     |
| Differential Input Voltage                   | ±40V            | ±40V            | ±40V            | ±30V                      |
| Input Voltage Range (Note 2)                 | ±20V            | ±20V            | ±20V            | ±16V                      |
| Output Short Circuit Duration                | Continous       | Continuous      | Continuous      | Continuous                |
| Storage Temperature Range                    | -65°C to +150°C | -65°C to +150°C | –65°C to +150°C | -65°C to +150°C           |
| Lead Temperature (Soldering, 10 seconds)     | 300°C           | 300°C           | 300°C           | 300°C                     |

# ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Note 3) DC CHARACTERISTICS

|                      |                                           |                                                     | LF1  | 55A/6A | /7A  | LF3  |             |      |                 |
|----------------------|-------------------------------------------|-----------------------------------------------------|------|--------|------|------|-------------|------|-----------------|
| arameters            | Description                               | Test Conditions                                     | Min. | Тур.   | Max. | Min. | Тур.        | Max. | Units           |
|                      |                                           | $R_{S} = 50\Omega, T_{A} = 25^{\circ}C$             |      | 1.0    | 2.0  |      | 1.0         | 2.0  | mV              |
| v <sub>os</sub>      | Input Offset Voltage                      | Over Temperature                                    |      |        | 2.5  |      |             | 2.3  | mV              |
| ΔV <sub>OS</sub> /ΔT | Average TC of Input Offset Voltage        | R <sub>S</sub> = 50Ω                                |      | 3.0    | 5.0  |      | 3.0         | 5.0  | μV/°C           |
| ∆TC/∆V <sub>OS</sub> | Change in Average TC with $V_{OS}$ Adjust | R <sub>S</sub> = 50Ω, (Note 4)                      |      | 0.5    |      |      | 0.5         |      | µV/°C<br>per mV |
|                      | La sut Offert Current                     | T <sub>J</sub> = 25°C, (Note 3, 5)                  |      | 3.0    | 10   |      | 3.0         | 10   | pА              |
| IOS                  | Input Offset Current                      | Tj ≤ T <sub>HIGH</sub>                              |      |        | 10   |      |             | 1.0  | nA              |
| IB Input             | Lanut Rice Current                        | T <sub>J</sub> = 25°C, (Notes 3, 5)                 |      | 30     | 50   |      | 30          | 50   | pА              |
|                      | Input Bias Current                        | TJ < THIGH                                          |      |        | 25   |      |             | 5.0  | nA              |
| R <sub>IN</sub>      | Input Resistance                          | T <sub>J</sub> = 25°C                               |      | 1012   |      |      | 1012        |      | Ω               |
|                      |                                           | V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C        | 50   | 200    |      | 50   | 200         |      | V/mV            |
| AVOL                 | Large Signal Voltage Gain                 | $V_O = \pm 10V, R_L = 2k\Omega$<br>Over Temperature | 25   |        |      | 25   |             |      | V/mV            |
| Va                   | Output Voltage Swing                      | V <sub>S</sub> = ±15V, R <sub>L</sub> = 10kΩ        | ±12  | ±13    |      | ±12  | ±13         |      | Volts           |
| vo                   |                                           | $V_S = \pm 15V, R_L = 2k\Omega$                     | ±10  | ±12    |      | ±10  | ±12         |      | Volts           |
| V <sub>CM</sub>      | Input Common-Mode Voltage Range           | V <sub>S</sub> = ±15V                               | ±11  | +15.1  |      | ±11  | +15.1<br>12 |      | Volts           |
| CMRR                 | Common-Mode Rejection Ratio               |                                                     | 85   | 100    |      | 85   | 100         |      | dB              |
| PSRR                 | Supply Voltage Rejection Ratio            | (Note 6)                                            | 85   | 100    |      | 85   | 100         |      | dB              |

# ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

AC CHARACTERISTICS ( $T_A = 25^{\circ}C$ ,  $V_S = \pm 15V$ )

|                |                                   |                               | LF1  | 155A/3 | 55A  | LF1  | 56A/3 | 56A  | LF1  | 57A/3 | 57A  |        |  |
|----------------|-----------------------------------|-------------------------------|------|--------|------|------|-------|------|------|-------|------|--------|--|
| arameters      | Description                       | Test Conditions               | Min. | Тур.   | Max. | Min. | Тур.  | Max. | Min. | Тур.  | Max. | Units  |  |
| SB             | Slew Rate                         | LF155A/6A: A <sub>V</sub> = 1 | 3.0  | 5.0    |      | 10   | 12    |      |      |       |      | V/µs   |  |
| Sh Slew hate   | LF157A: Av = 5                    |                               |      |        |      |      |       | 40   | 50   |       | V/μs |        |  |
| GBW            | Gain-Bandwidth<br>Product         |                               |      | 2.5    |      | 4.0  | 4.5   |      | 15   | 20    |      | MHz    |  |
| ts             | Settling Time to 0.01%            | (Note 7)                      |      | 4.0    |      |      | 1.5   |      |      | 1.5   |      | μs     |  |
|                | Facilitate Land Mate              | R <sub>S</sub> = 100Ω         |      |        |      |      |       |      |      |       |      |        |  |
| e <sub>n</sub> | Equivalent Input Noise<br>Voltage | f = 100Hz                     | _    | 25     |      |      | 15    |      |      | 15    |      | nV/√Hz |  |
| Vortage        | t ontago                          | f = 1000Hz                    |      | 20     |      |      | 12    |      |      | 12    |      |        |  |
| :              | Equivalent Input Noise            | f = 100Hz                     |      | 0.01   |      |      | 0.01  |      |      | 0.01  |      |        |  |
| 'n             | Current                           | f = 1000Hz                    |      | 0.01   |      |      | 0.01  |      |      | 0.01  |      | pA/√Hz |  |
| CIN            | Input Capacitance                 |                               |      | 3.0    |      |      | 3.0   |      |      | 3.0   |      | pF     |  |

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

DC CHARACTERISTICS (Note 3)

|                      |                                                     |                                                     | LF155/6/7 |             |      | L    | F255/6/      | 7    | LF355/6/7 |              |      |                 |
|----------------------|-----------------------------------------------------|-----------------------------------------------------|-----------|-------------|------|------|--------------|------|-----------|--------------|------|-----------------|
| Parameters           | Description                                         | Test Conditions                                     | Min.      | Тур.        | Max. | Min. | Тур.         | Max. | Min.      | Тур.         | Max. | Units           |
| vos                  | Input Offset Voltage                                | R <sub>S</sub> = 50Ω, T <sub>A</sub> = 25°C         |           | 3.0         | 5.0  |      | 3.0          | 5.0  |           | 3.0          | 10   | mV              |
| • OS                 | input Onset voltage                                 | Over Temperature                                    |           |             | 7.0  |      |              | 6.5  |           |              | 13   | mV              |
| ∆V <sub>OS</sub> /∆T | Average TC of Input<br>Offset Voltage               | R <sub>S</sub> = 50Ω                                |           | 5.0         |      |      | 5.0          |      |           | 5.0          |      | μV/°C           |
| ∆TC/∆V <sub>OS</sub> | Change in Average TC<br>with V <sub>OS</sub> Adjust | R <sub>S</sub> = 50Ω, (Note 4)                      |           | 0.5         |      |      | 0.5          |      |           | 0.5          |      | µV/°C<br>per mV |
| IOS                  | Input Offset Current                                | Tj = 25°C, (Notes 3, 5)                             |           | 3.0         | 20   |      | 3.0          | 20   |           | 3.0          | 50   | pА              |
| 105                  | input Onset Guiteint                                | Tj ≤ THIGH                                          |           |             | 20   |      |              | 1.0  |           |              | 2.0  | nA              |
| IB                   | Input Bias Current                                  | Tj = 25°C, (Notes 3, 5)                             |           | 30          | 100  |      | 30           | 100  |           | 30           | 200  | pА              |
| 'B                   | input bias cuttent                                  | TJ ≤ THIGH                                          |           |             | 50   |      |              | 5.0  |           |              | 8.0  | nA              |
| RIN                  | Input Resistance                                    | Тј = 25°С                                           |           | 1012        |      |      | 1012         |      |           | 1012         |      | Ω               |
|                      |                                                     | V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C        | 50        | 200         |      | 50   | 200          |      | 25        | 200          |      |                 |
| AVOL                 | Large Signal Voltage Gain                           | $V_0 = \pm 10V, R_1 = 2k\Omega$<br>Over Temperature | 25        |             |      | 25   |              |      | 15        |              |      | V/mV            |
| N-                   |                                                     | $V_S = \pm 15V, R_L = 10k\Omega$                    | ±12       | ±13         |      | ±12  | ±13          |      | ±12       | ±13          |      | N-14-           |
| vo                   | Output Voltage Swing                                | $V_S = \pm 15V, R_L = 2k\Omega$                     | ±10       | ±12         |      | ±10  | ±12          |      | ±10       | ±12          |      | Volts           |
| VCM                  | Input Common-Mode<br>Voltage Range                  | V <sub>S</sub> = ±15V                               | ±11       | +15.1<br>12 |      |      | +15.1<br>-12 |      | ±11       | +15.1<br>-12 |      | Volts           |
| CMRR                 | Common-Mode Rejection<br>Ratio                      |                                                     | 85        | 100         |      | 85   | 100          |      | 80        | 100          |      | dB              |
| PSRR                 | Supply Voltage Rejection<br>Ratio                   | (Note 6)                                            | 85        | 100         |      | 85   | 100          |      | 80        | 100          |      | dB              |

## DC CHARACTERISTICS ( $T_A = 25^{\circ}C$ , $V_S = \pm 15V$ )

|                | LF155A<br>LF155 |      | LF3  | 55   | LF19<br>LF15( |      | LF35 | 6A/356 | LF19<br>LF15 | 57A<br>7/257 | LF357 | 'A/357 |       |
|----------------|-----------------|------|------|------|---------------|------|------|--------|--------------|--------------|-------|--------|-------|
| Parameters     | Тур.            | Max. | Тур. | Max. | Тур.          | Max. | Тур. | Max.   | Тур.         | Max.         | Тур.  | Max.   | Units |
| Supply Current | 2.0             | 4.0  | 2.0  | 4.0  | 5.0           | 7.0  | 5.0  | 10     | 5.0          | 7.0          | 5.0   | 10     | mA    |

#### AC CHARACTERISTICS ( $T_A = 25^{\circ}C$ , $V_S = \pm 15V$ )

| Parameters     | Description                       | Test Conditions                               | LF155/255/<br>LF355<br>Typ. | LF156/256<br>Min. | LF156/256/<br>LF356<br>Typ. | LF157/257<br>Min. | LF157/257<br>LF357<br>Typ. | Units  |
|----------------|-----------------------------------|-----------------------------------------------|-----------------------------|-------------------|-----------------------------|-------------------|----------------------------|--------|
| 0.7            | <u> </u>                          | LF155/6: A <sub>V</sub> = 1,                  | 5.0                         | 7.5               | 12                          |                   |                            | V/µs   |
| SR             | Slew Rate                         | LF157: A <sub>V</sub> = 5                     |                             |                   |                             | 30                | 50                         | V/µs   |
| GBW            | Gain-Bandwidth<br>Product         |                                               | 2.5                         |                   | 5.0                         |                   | 20                         | MHz    |
| ts             | Settling Time fo 0.01%            | (Note 7)                                      | 4.0                         |                   | 1.5                         |                   | 1.5                        | μs     |
| e <sub>n</sub> | Equivalent Input Noise<br>Voltage | $R_{S} = 100\Omega$<br>f = 100Hz<br>f = 100Hz | 25<br>20                    |                   | 15<br>12                    |                   | 15                         | nV/√Hz |
|                | Equivalent Input                  | f = 100Hz                                     | 0.01                        |                   | 0.01                        |                   | 0.01                       |        |
| in             | Noise Current                     | f = 1000Hz                                    | 0.01                        |                   | 0.01                        |                   | 0.01                       | pA/√Hz |
| CIN            | Input Capacitance                 |                                               | 3.0                         |                   | 3.0                         |                   | 3.0                        | pF     |

Notes: 1. The TO-99 package must be derated based on a thermal resistance of 150°C/W junction to ambient or 45°C/W junction to case; for the DIP package, the device must be derated based on thermal resistance of 175°C/W junction to ambient.


2. Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

2. Others other wise specifications apply for ±15V  $\leq V_S \leq \pm 20V$ ,  $-55^{\circ}C \leq T_A \leq +125^{\circ}C$  and  $T_{HIGH} = +125^{\circ}C$  and  $T_{HIGH} = +125^{\circ}C$  and  $T_{HIGH} = +125^{\circ}C$  and  $T_{HIGH} = 85^{\circ}C$  and  $T_{HIGH} = 8$ 

4. The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5μV/°C) typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.

5. The input bias currents are junction leakage currents which approximately double for every  $10^{\circ}$ C increase in the junction temperature T<sub>j</sub>. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pd. T<sub>j</sub> = T<sub>A</sub> +  $\Theta_{jA}$ Pd where  $\Theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

6. Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice. 7. Settling time is defined here, for a unity gain inverter connection using 2 k $\Omega$  resistors for the LF155/6. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157,  $A_V = -5$ , the feedback resistor from output to input is  $2k\Omega$  and the output step is 10V (See Settling Time Test Circuit, page 9).



•

SUPPLY VOLTAGE - ±V

15

20

0

1

OUTPUT LOAD  $R_{\parallel} - k\Omega$ 

10

LIC-717

10

-5


-10


-15

NEGATIVE SUPPLY VOLTS - V

-20

5





6-49

#### APPLICATION HINTS

The LF155/6/7 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accomodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.


All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

#### TYPICAL CIRCUIT CONNECTIONS AND PAD LAYOUT VOS Adjustment **Driving Capacitive Loads** Settling Time Test Circuit 5.040 2.0kΩ, 0.1% +15 2.0kΩ, 0.1% 25kC 400Ω.0.1% +10V O VOUT EE /E/ LF155/6/ ٥v = 100 pF /1N 5.0kΩ, 0.1% \*1.0kΩ, 0.1% 5.0kΩ $*B = 5.0 k \Omega$ (1 E155/156) 15 V \*R = 1.25kΩ (LF157) LIC-721 TO CRO LIC-720 PHANTOM SUMMING NODE USE LOW Due to a unique output stage design these amplifiers LIC-722 CAPACITANCE PROBE) have the ability to drive large capacitive loads and still VOS is adjusted with a 25 k maintain stability. Settling time is tested with the LF155/156 connected as C<sub>L</sub> Max. ≥ 0.01 µF potentiometer. unity gain converter and LF157 connected for $A_V = -5.0$ Overshoot ≤ 20% Output = 10V step The potentiometer wiper is \*A<sub>V</sub> = -5.0 for LF157 connected to V<sup>+</sup> Settling time $(t_s) \ge 5.0 \mu s$ A Large Power BW Amplifier (LF157) Metallization and Pad Layout BALANCE 10kΩ INVERTING INPUT 1.0kΩ





# Am216/316.Am216A/316A

Compensated, High-Performance Operational Amplifier

MIL-STD-883.

packages.


blers of hybrid products.

## **Distinctive Characteristics**

- The Am216/Am216A/Am316/Am316A are functionally, electrically, and pin-for-pin equivalent to the National LM216/LM216A/LM316/LM316A.
- Low input bias currents: 50pA
- Low input offset currents: 15pA
- Low power consumption: 3mW
- Internal frequency compensation ٠
- Offset nulling provisions

# FUNCTIONAL DESCRIPTION

The Am216/Am216A/Am316/Am316A are compensated high performance operational amplifiers featuring extremely low input-current errors. High input impedance achieved using supergain transistors in a Darlington input stage produces input bias currents that are equal to high quality FET amplifiers. These devices are internally frequency compensated and provision is made for offset adjustment with a single potentiometer.




• 100% reliability assurance testing in compliance with

• Electrically and optically inspected dice for assem-

Available in metal can, hermetic dual-in-line and flat


TYPICAL APPLICATIONS **Connection of Input Guards and Offset Null** 


LIC-727



**Inverting Amplifier** \*Use to compensate for large source resistances.


LIC-726






R1R2 NOTE R1+R2

CONNECTION DIAGRAMS




#### ORDERING INFORMATION

| Part<br>Number | Package<br>Type                      | Temperature<br>Range                                                                   | Order<br>Number                         |
|----------------|--------------------------------------|----------------------------------------------------------------------------------------|-----------------------------------------|
| Am316          | DIP<br>Metal Can<br>Flat Pak<br>Dice | 0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C           | LM316D<br>LM316H<br>LM316F<br>LD316     |
| Am361A         | DIP<br>Metal Can<br>Flat Pak<br>Dice | 0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C           | LM316AD<br>LM316AH<br>LM316AF<br>LD316A |
| Am216          | DIP<br>Metal Can<br>Flat Pak<br>Dice | -25°C to +85°C<br>-25°C to +85°C<br>-25°C to +85°C<br>-25°C to +85°C<br>-25°C to +85°C | LM216D<br>LM216H<br>LM216F<br>LD216     |
| Am216A         | DIP<br>Metal Can<br>Flat Pak<br>Dice | -25°C to +85°C<br>-25°C tó +85°C<br>-25°C to +85°C<br>-25°C to +85°C<br>-25°C to +85°C | LM216AD<br>LM216AH<br>LM216AF<br>LD216A |



ОПТЬП



bottom of package. On Flat Package, pin 6 is connected to bottom of package. Compensation terminal is not brought out on the flat package.

# Am216/316 • Am216A/316A

### MAXIMUM RATINGS

\_

| Supply Voltage                        | ±20 V         |
|---------------------------------------|---------------|
| Power Dissipation (Note 1)            | 500 mW        |
| Differential Input Current (Note 2)   | ±10 mA        |
| Input Voltage (Note 3)                | ±15 V         |
| Output Short-Circuit Duration         | Indefinite    |
| Operating Temperature Range           |               |
| Am216/Am216A                          | 25°C to 85°C  |
| Am316/Am316A                          | 0°C to 70°C   |
| Storage Temperature Range             | 65°C to 150°C |
| Lead Temperature (Soldering, 10 sec.) | 300°C         |


# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 4)

| e definitions)                       | Conditions                                                              | Am216 | Am216A | Am316 | Am316A | Units |
|--------------------------------------|-------------------------------------------------------------------------|-------|--------|-------|--------|-------|
| Input Offset Voltage                 |                                                                         | 10    | 3      | 10    | 3      | mV    |
| Input Offset Current                 |                                                                         | 50    | 15     | 50    | 15     | pА    |
| Input Bias Current                   |                                                                         | 150   | 50     | 150   | 50     | pА    |
| Input Resistance                     |                                                                         | 1     | 5      | 1     | 5      | GΩ    |
| Supply Current                       |                                                                         | 0.8   | 0.6    | 0.8   | 0.6    | mA    |
| Large Signal Voltage Gain            | $V_S = \pm 15V, V_{OUT} = \pm 10V$<br>$R_L \ge 10k\Omega$               | 20    | 40     | 20    | 40     | V/mV  |
| The Following Specifications Apply ( | Over The Operating Temperature Ran                                      | ges   |        |       |        |       |
| Input Offset Voltage                 |                                                                         | 15    | 6      | 15    | 6      | mV    |
| Input Offset Current                 |                                                                         | 100   | 30     | 100   | 30     | pА    |
| Input Bias Current                   |                                                                         | 250   | 100    | 250   | 100    | pА    |
| Supply Current                       | T <sub>A</sub> = T <sub>MAX</sub> .                                     |       | 0.5    |       | 0.5    | mA    |
| Large Signal Voltage Gain            | V <sub>S</sub> = ±15V, V <sub>OUT</sub> = ±10V<br>R <sub>L</sub> ≥ 10kΩ | 10    | 20     | 15    | 30     | V/mV  |
| Output Voltage Swing                 | $V_{S} = \pm 15V, R_{L} = 10 k\Omega$                                   | ±13   | ±13    | ±13   | ±13    | V     |
| Input Voltage Range                  | V <sub>S</sub> = ±15V                                                   | ±13   | ±13    | ±13   | ±13    | V     |
| Common Mode Rejection Ratio          |                                                                         | 80    | 80     | 80    | 80     | dB    |
| Supply Voltage Rejection Ratio       |                                                                         | 80    | 80     | 80    | 80     | dB    |

Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual-In-Line package at 9 mW/°C for opera-tion at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C. 2. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage

In excess of 1 V is applied between the inputs unless some limiting resistance is used.
 For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V.

LIC-730




#### ADDITIONAL APPLICATION INFORMATION

#### GUARDING


Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the Am216 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.

Even with properly cleaned and coated boards, leakage currents may cause trouble at  $125^{\circ}$ C, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard 741 and 101A pin configuration.)




Note: Board layout for input Guarding with TO-99 package.



**Description:** The Am715 and Am715C high-speed operational amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild  $\mu$ A715 and  $\mu$ A715C. Both are available in the hermetic metal can, dual-in-line, and flat packages.

**Distinctive Characteristics:** 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.



# Am715/715C


## MAXIMUM RATINGS

| Supply Voltage                                 | ±18 V                           |
|------------------------------------------------|---------------------------------|
| Internal Power Dissipation (Note 1)            | 500 mW                          |
| Differential Input Voltage                     | ±6 V                            |
| Input Voltage (Note 2)                         | ±15 V                           |
| Operating Temperature Range<br>Am715C<br>Am715 | 0°C to +70°C<br>−55°C to +125°C |
| Storage Temperature Range                      | -65°C to +150°C                 |
| Lead Temperature (Soldering, 60 sec.)          | 300°C                           |


# ELECTRICAL CHARACTERISTICS (Vs = $\pm 15$ V, T<sub>A</sub> = $25^{\circ}$ C unless otherwise specified)

| Parameter                                                      |                                                                                                        | A   | m7150          | <b>)</b>   |     | Am715          |             |                      |
|----------------------------------------------------------------|--------------------------------------------------------------------------------------------------------|-----|----------------|------------|-----|----------------|-------------|----------------------|
| see definitions)                                               | Conditions                                                                                             | Min | Тур            | Мах        | Min | Тур            | Max         | Units                |
| Input Offset Voltage                                           | $R_{s} \leq 10 \ k\Omega$                                                                              |     | 2.0            | 7.5        |     | 2.0            | 5.0         | mV                   |
| Input Offset Current                                           |                                                                                                        |     | 70             | 250        |     | 70             | 250         | nA                   |
| Input Bias Current                                             |                                                                                                        |     | 0.4            | 1.5        |     | 0.4            | 0.75        | μA                   |
| Input Resistance                                               |                                                                                                        |     | 1.0            |            |     | 1.0            |             | MΩ                   |
| Input Voltage Range                                            |                                                                                                        | ±10 | ±12            |            | ±10 | ±12            |             | V                    |
| Common Mode Rejection Ratio                                    | $R_{S} \leq 10 \ k\Omega$                                                                              | 74  | 92             |            | 74  | 92             |             | dB                   |
| Supply Voltage Rejection Ratio                                 | $R_{S} \leq 10 \ k\Omega$                                                                              |     | 70             | 400        |     | 70             | 300         | μV/V                 |
| Large Signal Voltage Gain                                      | $R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$                                                             | 10  | 30             |            | 15  | 30             |             | V/mV                 |
| Output Voltage Swing                                           | $R_L \ge 2 k\Omega$                                                                                    | ±10 | ±13            |            | ±10 | ±13            |             | v                    |
| Output Resistance                                              |                                                                                                        |     | 75             |            |     | 75             |             | Ω                    |
| Supply Current                                                 |                                                                                                        |     | 5.5            | 10         |     | 5.5            | 7.0         | mA                   |
| Power Consumption                                              |                                                                                                        |     | 165            | 300        |     | 165            | 210         | mW                   |
| Transient Response (Voltage<br>Risetime Follower)<br>Overshoot | $\begin{split} V_{out} &= \pm 200 \text{ mV}, \\ R_L &= 2  k\Omega,  C_L &= 30 \text{ pF} \end{split}$ |     | 30<br>30       | 75<br>50   |     | 30<br>30       | 60<br>40    | ns<br>%              |
| Slew Rate                                                      |                                                                                                        | 10  | 65<br>40<br>20 |            | 15  | 65<br>40<br>20 |             | V/μs<br>V/μs<br>V/μs |
| The Following Specifications Ap                                | ply Over The Operating Temperature Range                                                               | S   |                |            |     |                |             |                      |
| Input Offset Voltage                                           | $R_{S} \leq 10 \ k\Omega$                                                                              |     |                | 10         |     |                | 7.5         | mV                   |
| Input Offset Current                                           |                                                                                                        |     |                | 250<br>750 |     |                | 250<br>800  | nA<br>nA             |
| Input Bias Current                                             | $T_{A} = T_{A max}$ $T_{A} = T_{A min}$                                                                |     |                | 1.5<br>7.5 |     |                | 0.75<br>4.0 | μA<br>μA             |
| Common Mode Rejection Ratio                                    | $R_{S} \leq 10 \ k\Omega$                                                                              | 74  |                |            | 74  |                |             | dB                   |
| Supply Voltage Rejection Ratio                                 | $R_{s} \leq 10 \ k\Omega$                                                                              |     |                | 400        |     |                | 300         | μV/V                 |
| Large Signal Voltage Gain                                      | $R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$                                                             | 8.0 |                |            | 10  | -              |             | V/mV                 |
| Output Voltage Swing                                           | $R_{\rm L} \ge 2 \ k\Omega$                                                                            | ±10 |                |            | ±10 |                |             | v                    |


Notes: 1. Derate Metal Can package at 6.8 mW/<sup>o</sup>C for operation at ambient temperatures above 75<sup>o</sup>C and the Dual-In-Line package at 9 mW/<sup>o</sup>C for operation at ambient temperatures above 95<sup>o</sup>C, the Flat Package at 5.4 mW/<sup>o</sup>C for operation at ambient temperatures above 57<sup>o</sup>C.
 2. For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.




The high gain and large bandwidth of the Am715 make it mandatory to observe the following precautions in using the device, as is the case with any high frequency amplifier. Circuit layout should be arranged to keep all lead lengths as short as possible and the output separated from the inputs and frequency compensation pins. The values of the feedback and source impedances should be kept small to reduce the effect of stray capacitance of the inputs. The power supplies must be bypassed to ground at the supply leads of the amplifier with low inductance capacitors. Capacitive loading must be kept to an absolute minimum, since the amplifier cannot tolerate more than 30 pF directly at its output with full feedback.










X1 Inverter

Small-Signal


#### Voltage Follower Small-Signal Pulse Response



6

LIC-737

# Am715/715C




### Description:

The Am725 and Am725C monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the Fairchild 725 and 725C. They are available in the hermetic metal can and DIP packages.

**Distinctive Characteristics:** 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.



## Am725/725C


## MAXIMUM RATINGS

| Supply Voltage                                 | ±22V                            |
|------------------------------------------------|---------------------------------|
| Internal Power Dissipation (Note 1)            | 500 mW                          |
| Differential Input Voltage                     | ±5V                             |
| Input Voltage (Note 2)                         | ±22V                            |
| Operating Temperature Range<br>Am725<br>Am725C | −55°C to +125°C<br>0°C to +70°C |
| Storage Temperature Range                      | -65°C to +150°C                 |
| Lead Temperature (Soldering, 60 sec.)          | 300°C                           |


# **ELECTRICAL CHARACTERISTICS** ( $V_S = \pm 15V$ , $T_A = 25^{\circ}C$ unless otherwise specified)

| Parameter                                                                             | Test Conditions                                                                               | Min            | Am725C<br>Typ     | Max        | Min         | Am725<br>Typ       | Max        | Unit                   |
|---------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|----------------|-------------------|------------|-------------|--------------------|------------|------------------------|
| Input Offset Voltage<br>(Without external trim)                                       | R <sub>S</sub> ≤10 kΩ                                                                         |                | 0.5               | 2.5        |             | 0.5                | 1.0        | mV                     |
| Input Offset Current                                                                  |                                                                                               |                | 3.0               | 35         |             | 2.0                | 20         | nA                     |
| Input Bias Current                                                                    |                                                                                               |                | 50                | 125        |             | 42                 | 100        | nA                     |
| Input Noise Voltage                                                                   | $f_0 = 10Hz$<br>$f_0 = 100Hz$<br>$f_0 = 1kHz$                                                 |                | 15<br>12<br>8.0   |            |             | 15<br>9.0<br>8.0   |            | nV/√ <br>nV/√ <br>nV/√ |
| Input Noise Current                                                                   | f <sub>o</sub> = 10Hz<br>f <sub>o</sub> = 100Hz<br>f <sub>o</sub> = 1kHz                      |                | 1.0<br>0.8<br>0.6 |            |             | 1.0<br>0.3<br>0.15 |            | pA/√ <br>pA/√ <br>pA/√ |
| Input Resistance                                                                      |                                                                                               |                | 3.0               |            |             | 1.5                |            | MΩ                     |
| Input Voltage Range                                                                   |                                                                                               | ±13.5          | ±14               |            | ±13.5       | ±14                |            | V                      |
| Large Signal Voltage Gain                                                             | R <sub>L</sub> ≥2kΩ<br>VOUT = ±10V                                                            | 0.25           | 3.0               |            | 1.0         | 3.0                |            | V/μ\                   |
| Common Mode Rejection Ratio                                                           | R <sub>S</sub> ≤10kΩ                                                                          | 96             | 120               |            | 110         | 120                |            | dB                     |
| Power Supply Rejection Ratio                                                          | R <sub>S</sub> ≤10kΩ                                                                          |                | 2.0               | 35         |             | 2.0                | 10         | μV/\                   |
| Output Voltage Swing                                                                  | R <sub>L</sub> ≥10kΩ<br>R <sub>L</sub> ≥2kΩ                                                   | ±12<br>±10     | ±13<br>±13        |            | ±12<br>±12  | ±13.5<br>±13.5     |            | V<br>V                 |
| Output Resistance                                                                     |                                                                                               |                | 150               |            |             | 150                |            | Ω                      |
| Power Consumption                                                                     |                                                                                               |                | 80                | 150        |             | 80                 | 105        | mW                     |
| The Following Specifications                                                          | Apply Over The Opera                                                                          | ting Temper    | ature Ran         | ges        | **          |                    |            |                        |
| Input Offset Voltage<br>(Without external trim)                                       | R <sub>S</sub> ≼10kΩ                                                                          |                | 0.8               | 3.5        |             |                    | 1.5        | mV                     |
| Average Temperature Coefficient<br>of Input Offset Voltage<br>(Without external trim) | R <sub>S</sub> = 50Ω                                                                          |                | 1.2               |            |             | 2.0                | 5.0        | μV/°                   |
| Average Temperature Coefficient<br>of Input Offset Voltage<br>(With external trim)    | R <sub>S</sub> = 50Ω                                                                          |                | 0.5               |            |             | 0.6                |            | μV/°                   |
| Input Offset Current                                                                  | TA(max)<br>TA(min)                                                                            |                | 1.2<br>4.0        | 35<br>50   |             | 1.2<br>7.5         | 20<br>40   | nA<br>nA               |
| Average Temperature Coefficient<br>of Input Offset Current                            |                                                                                               |                | 25                |            |             | 25                 | 150        | pA/°                   |
| Input Bias Current                                                                    | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                    |                | 25<br>100         | 125<br>250 |             | 20<br>80           | 100<br>200 | nA<br>nA               |
| Large Signal Voltage Gain                                                             | $\begin{array}{l} R_L \geq 2k\Omega  T_A(\max) \\ R_L \geq 2k\Omega, \ T_A(\min) \end{array}$ | 0.125<br>0.125 |                   |            | 1.0<br>0.25 |                    |            | V/μ\                   |
| Common Mode Rejection Ratio                                                           | R <sub>S</sub> ≤10kΩ                                                                          | ]              | 115               |            | 100         |                    |            | dB                     |
| Power Supply Rejection Ratio                                                          | R <sub>S</sub> ≤10kΩ                                                                          |                | 20                |            |             |                    | 20         | μV/\                   |
| Output Voltage Swing                                                                  | R <sub>L</sub> ≥2kΩ                                                                           | ±10            | ±13               |            | ±10         |                    |            | V                      |


Notes: 1. Derate at 6.8 mW/° C for operation at ambient temperatures above 75° C. 2. For supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage.



LIC-744







# SSS725.SSS741.SSS747

**High-Performance Operational Amplifiers** 

### **Functional Description**


equivalent to the PMI SSS series.

The SSS series are high-performance operational amplifiers designed for systems demanding extremely high accuracy. Superior DC and AC characteristics of low input offset voltage, low input offset current, low input bias current and high large signal voltage gain provide performance comparable to discrete or hybrid mod-

ules. The SSS series are functionally, electrically and pin-for-pin

#### **Distinctive Characteristics**

- Superior DC and AC characteristics V<sub>OS</sub>, I<sub>OS</sub>, A<sub>VO</sub>, I<sub>B</sub>, CMRR, PSRR
- 100% reliability assurance testing in compliance with MIL-STD-883



SSS725 • SSS741 • SSS747

| MAXIMUM RATINGS HIGH PERFORMANCE INSTRUMENTATION OP AMP  | SSS725          |
|----------------------------------------------------------|-----------------|
| Supply Voltage                                           | ±22V            |
| Internal Power Dissipation (Note 1)<br>Metal Can (TO-99) | 500mW           |
| Differential Input Voltage                               | ±5V             |
| Input Voltage (Note 2)                                   | ±22V            |
| Storage Temperature Range                                | -65°C to +150°C |
| Operating Temperature Range                              |                 |
| SSS725                                                   | –55°C to +125°C |
| SSS725B                                                  | –25°C to +85°C  |
| SSS725E                                                  | 0°C to +70°C    |
| Lead Temperature (Soldering, 60 sec.)                    | 300°C           |
| Output Short-Circuit Duration                            | Indefinite      |
|                                                          |                 |

# ELECTRICAL CHARACTERISTICS

| $V_S = \pm 15V$ , $T_A = 25^{\circ}C$ Unless Otherwise Noted) |                                                 |                                                                           | SSS725/                 | /725E              | <b>\$\$\$72</b>         |                                        |                         |
|---------------------------------------------------------------|-------------------------------------------------|---------------------------------------------------------------------------|-------------------------|--------------------|-------------------------|----------------------------------------|-------------------------|
| ymbol                                                         | Parameter                                       | Condition                                                                 | Min.                    | Max.               | Min.                    | Max.                                   | Units                   |
| v <sub>os</sub>                                               | Input Offset Voltage<br>(Without external trim) | R <sub>s</sub> ≤ 20 kΩ                                                    |                         | 0.5                |                         | 0.75                                   | mV                      |
| I <sub>os</sub>                                               | Input Offset Current                            |                                                                           |                         | 5.0                |                         | 5.0                                    | nA                      |
| IB                                                            | Input Bias Current                              |                                                                           |                         | 80                 |                         | 80                                     | nA                      |
| e <sub>n</sub>                                                | Input Noise Voltage (Note 3)                    | f <sub>o</sub> = 10Hz<br>f <sub>o</sub> = 100Hz<br>f <sub>o</sub> = 1kHz  |                         | 15.0<br>9.0<br>7.5 |                         | 15.0<br>9.0<br>7.5                     | nV/√H<br>nV/√H<br>nV/√H |
| in                                                            | Input Noise Current (Note 3)                    | f <sub>o</sub> = 10Hz<br>f <sub>o</sub> = 100Hz<br>f <sub>o</sub> = 1 kHz |                         | 1.2<br>0.6<br>0.25 |                         | 1.2<br>0.6<br>0.25                     | рА/√Н<br>рА/√Н<br>рА/√Н |
| R <sub>in</sub>                                               | Input Resistance                                |                                                                           | 0.7                     |                    | 0.7                     |                                        | MΩ                      |
| A <sub>vo</sub>                                               | Large Signal Voltage Gain                       | R <sub>L</sub> ≥ 2kΩ<br>V <sub>0</sub> = ±10 V                            | 1,000,000               |                    | 1,000,000               |                                        |                         |
| V <sub>om</sub>                                               | Maximum Output Voltage Swing                    | $R_{L} \ge 10 k\Omega$ $R_{L} \ge 2 k\Omega$ $R_{L} \ge 1 k\Omega$        | ±12.5<br>±12.0<br>±11.0 |                    | ±12.5<br>±12.0<br>±11.0 |                                        |                         |
| CMVR                                                          | Input Voltage Range                             |                                                                           | ±13.5                   |                    | ±13.5                   | ······································ | V                       |
| CMRR                                                          | Common Mode Rejection Ratio                     | R <sub>s</sub> ≤ 20 kΩ                                                    | 120                     | _                  | 110                     |                                        | dB                      |
| PSRR                                                          | Power Supply Rejection Ratio                    | R <sub>s</sub> ≤ 20 kΩ                                                    | 1                       | 5.0                |                         | 5.0                                    | μV/V                    |
| Pd                                                            | Power Consumption                               | ······································                                    |                         | 120                |                         | 120                                    | mW                      |
| A <sub>vo</sub>                                               | Large Signal Voltage Gain                       | $R_{L} \ge 500 \Omega$ $V_{0} = \pm 0.5 V$ $V_{s} = \pm 3 V$              | 100,000                 |                    | 100,000                 |                                        |                         |
| Pd                                                            | Power Consumption                               | $V_s = \pm 3V$                                                            |                         | 6                  |                         | 6                                      | mW                      |

### The Following Specifications Apply Over The Operating Temperature Range

|                 |                                                                        |                                                            | SSS72                | 5           | SSS725E              |                 | SSS725B              |                 |          |  |
|-----------------|------------------------------------------------------------------------|------------------------------------------------------------|----------------------|-------------|----------------------|-----------------|----------------------|-----------------|----------|--|
| Symbol          | Parameter                                                              | Condition                                                  | Min.                 | Max.        | Min.                 | Max.            | Min.                 | Max.            | Units    |  |
| V <sub>os</sub> | Input Offset Voltage<br>(Withou't external trim)                       | R <sub>s</sub> ≤ 20kΩ                                      |                      | 0.7         |                      | 0.6             |                      | 1.0             | mV       |  |
|                 | Average Input Offset Voltage Drift<br>(Without external trim) (Note 4) | R <sub>s</sub> = 50 Ω                                      |                      | 2.0         |                      | 2.0<br>(Note 3) |                      | 2.8<br>(Note 3) | μV/°C    |  |
|                 | Average Input Offset Voltage Drift<br>(With external trim) (Note 4)    | R <sub>s</sub> = 50 Ω                                      |                      | 1.0         |                      | 0.6             |                      | 1.0<br>(Note 3) | µV/°C    |  |
| l <sub>os</sub> | Input Offset Current                                                   | Т <sub>А</sub> МАХ.<br>Т <sub>А</sub> МІN.                 |                      | 4.0<br>18.0 |                      | 5.0<br>7.0      |                      | 5.0<br>14.0     | nA<br>nA |  |
|                 | Average Input Offset Current Drift                                     |                                                            |                      | 90          |                      | 40<br>(Note 3)  |                      |                 | pA/°C    |  |
| IB              | Input Bias Current                                                     | Т <sub>А</sub> МАХ.<br>Т <sub>А</sub> МІN.                 |                      | 70<br>180   |                      | 80<br>100       |                      | 80<br>150       | nA<br>nA |  |
| CMRR            | Common Mode Rejection Ratio                                            | R <sub>s</sub> ≤ 20 kΩ                                     | 110                  |             | 115                  |                 | 106                  |                 | dB       |  |
| PSRR            | Power Supply Rejection Ratio                                           | R <sub>s</sub> ≤ 20 kΩ                                     |                      | 8.0         |                      | 7.0             |                      | 8.0             | μV/V     |  |
| A <sub>vo</sub> | Large Signal Voltage Gain                                              | $V_0 = \pm 10 V; T_A MAX.$<br>$R_L \ge 2k\Omega; T_A MIN.$ | 1,000,000<br>500,000 |             | 1,000,000<br>800,000 |                 | 1,000,000<br>500,000 |                 |          |  |
| Vom             | Maximum Output Voltage Swing                                           | R <sub>L</sub> ≥2kΩ                                        | ±12.0                |             | ±12.0                |                 | ±12.0                |                 | V        |  |

Notes 1. Derate at  $6.8 \text{ mW}/^{\circ}\text{C}$  for operation at ambient temperatures above  $75^{\circ}\text{C}$ .

 Por supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage.
 Parameter is not 100% tested. 90% of all units meet these specifications.
 Thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent the realization of the performance indicated if both sides of the contacts are not kept at approximately the same temperature. Therefore, the device ambient temperature should not be altered without simultaneously changing the contact temperature.

# SSS725 • SSS741 • SSS747


| MAXIMUM RATINGS               | HIGH-PERFORMANCE FREQUENCY COMPENSATED OP AMP | SSS741/741C     |
|-------------------------------|-----------------------------------------------|-----------------|
| Supply Voltage                |                                               |                 |
| SSS741                        |                                               | ±22V            |
| SSS741C                       |                                               | ±18V            |
| Internal Power Dissipation (N | Note 1)                                       | 500mW           |
| Differential Input Voltage    |                                               | ±30V            |
| Voltage between Offset Null   | and V <sup>-</sup>                            | ±0.5V           |
| Input Voltage (Note 2)        |                                               | ±15V            |
| Output Short-Circuit Duration | on (Note 3)                                   | Indefinite      |
| Operating Temperature Rang    | je                                            |                 |
| SSS741                        |                                               | –55°C to +125°C |
| SSS741C                       |                                               | 0°C to +70°C    |
| Storage Temperature Range     |                                               | -65°C to +150°C |
| Lead Temperature (Soldering   | g, 60 sec.)                                   | 300°C           |

| ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 25°C) (Note 4) |                                           |                                                            | SSS  |      | SSS741C |      |       |
|-------------------------------------------------------------|-------------------------------------------|------------------------------------------------------------|------|------|---------|------|-------|
| /mbol                                                       | Parameter                                 | Conditions                                                 | Min. | Max. | Min.    | Max. | Units |
| Vos                                                         | Input Offset Voltage                      | $R_s \le 50 k\Omega$                                       |      | 2.0  |         | 5.0  | mV    |
| Ios                                                         | Input Offset Current                      |                                                            |      | 5.0  |         | 20   | nA    |
| IB                                                          | Input Bias Current                        |                                                            |      | 50   |         | 100  | nA    |
| R <sub>in</sub>                                             | Input Resistance                          |                                                            | 2.0  |      | 1.0     |      | MΩ    |
| A <sub>vo</sub>                                             | Large-Signal Voltage Gain                 | $V_s = \pm 15V, R_L \ge 2k\Omega$<br>$V_{out} = \pm 10V$   | 100  |      | 50      |      | V/mV  |
| Vom                                                         | Output Voltage Swing                      | $V_s = \pm 15 V, R_L \ge 10 k\Omega$                       | ±12  |      | ±12     |      | v     |
| • om                                                        | Output voltage swing                      | $R_{L} \ge 2k\Omega$                                       | ±10  |      | ±10     |      | v     |
| CMVR                                                        | Input Voltage Range                       | V <sub>s</sub> = ±15V                                      | ±12  |      | ±12     |      | v     |
|                                                             |                                           | V <sub>s</sub> = ±20 V                                     | ±15  |      |         |      |       |
| CMRR                                                        | Common Mode Rejection Ratio               | $R_{s} \leq 50  k\Omega$                                   | 80   |      | 70      |      | dB    |
| PSRR                                                        | Power Supply Rejection Ratio              | $R_s \le 50 k\Omega$                                       |      | 100  |         | 150  | μV/V  |
| Pd                                                          | Power Consumption                         | V <sub>s</sub> ≤ ±15V                                      |      | 85   |         | 85   | mW    |
| The Follow                                                  | ving Specifications Apply Over the Operat | ing Temperature Range                                      |      |      |         |      |       |
| Vos                                                         | Input Offset Voltage                      | R <sub>s</sub> ≤ 50kΩ                                      |      | 3.0  |         | 6.0  | mV    |
| los                                                         | Input Offset Current                      |                                                            |      | 10   |         | 50   | nA    |
| IB                                                          | Input Bias Current                        |                                                            | 1    | 100  |         | 200  | nA    |
| A <sub>vo</sub>                                             | Large-Signal Voltage Gain                 | $V_s = \pm 15 V, R_L \ge 2k\Omega$<br>$V_{out} = \pm 10 V$ | 25   |      | 25      |      | V/mV  |
| V <sub>om</sub>                                             | Output Voltage Swing                      | $V_s = \pm 15 V, R_L \ge 10 k\Omega$                       | ±12  |      | ±12     |      | V     |
|                                                             |                                           | $R_L \ge 2k\Omega$                                         | ±10  |      | ±10     |      | v     |
| CMVR                                                        | Input Voltage Range                       | V <sub>s</sub> = ±20 V                                     | ±15  |      |         |      | V     |
| CMRR                                                        | Common Mode Rejection Ratio               | R <sub>s</sub> ≤ 50 kΩ                                     | 80   |      | 70      |      | dB    |
| PSRR                                                        | Power Supply Rejection Ratio              | $R_s \le 50 k\Omega$                                       |      | 100  |         | 150  | μV/V  |


Notes 1. Derate metal can package at 6.8 mW/°C for operation at ambient temperatures above 75°C.


2.

For supply voltage less than ±15V, the maximum input voltage is equal to the supply voltage. Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature. The SSS741 specifications apply for ±5V  $\leq V_s \leq \pm 20$  V. The SSS741C specifications apply for V<sub>s</sub> = ±15 V. 3. 4.



#### **GUARANTEED PERFORMANCE**






### SSS725 • SSS741 • SSS747


| MAXIMUM RATINGS HIGH-PERFORMANCE DUAL FREQUE | ENCY COMPENSATED OP AMP SSS747/747C |
|----------------------------------------------|-------------------------------------|
| Supply Voltage                               |                                     |
| SSS747                                       | ±22V                                |
| SSS747C                                      | ±18V                                |
| Internal Power Dissipation (Note 1)          |                                     |
| DIP, Metal Can                               | 800mW                               |
| Flat Package                                 | 500mW                               |
| Differential Input Voltage                   | ±30V                                |
| Voltage between Offset Null and V            | ±0.5V                               |
| Input Voltage (Note 2)                       | ±15V                                |
| Output Short-Circuit Duration (Note 3)       | Indefinite                          |
| Operating Temperature Range                  |                                     |
| SSS747                                       | –55°C to +125°C                     |
| SSS747C                                      | 0°C to +70°C                        |
| Storage Temperature Range                    | 65°C to +150°C                      |
| Lead Temperature (Soldering, 60 sec.)        | 300°C                               |
|                                              |                                     |

# ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C) (Note 4)

|                 | Parameter                                 | Conditions                                                    | SSS747     |      | SSS747C    |      |        |
|-----------------|-------------------------------------------|---------------------------------------------------------------|------------|------|------------|------|--------|
| Symbol          |                                           |                                                               | Min.       | Max. | Min.       | Max. | Units  |
| Vos             | Input Offset Voltage                      | $R_{s} \leq 50  k\Omega$                                      |            | 2.0  |            | 5.0  | mV     |
| Ios             | Input Offset Current                      |                                                               |            | 5.0  |            | 20   | nA     |
| I <sub>B</sub>  | Input Bias Current                        |                                                               |            | 50   |            | 100  | nA     |
| R <sub>in</sub> | Input Resistance                          |                                                               | 2,0        |      | 1.0        |      | MΩ     |
| A <sub>vo</sub> | Large Signal Voltage Gain                 | $R_L \ge 2k\Omega$ , $V_s = \pm 15V$ ,<br>$V_{out} = \pm 10V$ | 100        |      | 50         |      | V/mV   |
| v <sub>om</sub> | Output Voltage Swing                      | $V_s = \pm 15 V, R_L \ge 10 k\Omega$<br>$R_L \ge 2 k\Omega$   | ±12<br>±10 |      | ±12<br>±10 |      | V<br>V |
| CMVR            | Input Voltage Range                       | $V_s = \pm 15 V$<br>$V_s = \pm 20 V$                          | ±15        |      | ±12        |      | v<br>v |
| CMRR            | Common Mode Rejection Ratio               | $R_s \le 50 k\Omega$                                          | 80         |      | 70         |      | dB     |
| PSRR            | Power Supply Rejection Ratio              | $R_s \le 50 k\Omega$                                          |            | 100  |            | 150  | μV/V   |
| Pd              | Power Dissipation                         | V <sub>s</sub> ≤ ±15 V                                        |            | 85   |            | 85   | mW     |
| CS              | Channel Separation                        |                                                               | 100        |      |            |      | dB     |
| The Followin    | g Specifications Apply Over The Operating | J Temperature Ranges                                          |            |      |            |      |        |
| V <sub>os</sub> | Input Offset Voltage                      | R <sub>s</sub> ≤ 50 kΩ                                        |            | 3.0  |            | 6.0  | mV     |
| I <sub>os</sub> | Input Offset Current                      |                                                               |            | 10   |            | 50   | nA     |
| I <sub>B</sub>  | Input Bias Current                        |                                                               |            | 100  |            | 150  | nA     |
| A <sub>vo</sub> | Large Signal Voltage Gain                 | $V_s = \pm 15 V, V_o = \pm 10 V,$<br>$R_L \ge 2 k\Omega$      | 25         |      | 25         |      | V/mV   |
| V <sub>om</sub> | Output Voltage Swing                      | $V_s = \pm 15 V, R_L ≥ 10 kΩ$<br>$R_L ≥ 2 kΩ$                 | ±12<br>±10 |      | ±12<br>±10 |      | v<br>v |
| CMVR            | Input Voltage Range                       | V <sub>s</sub> = ±20 V                                        | ±15        |      |            |      | v      |
| CMRR            | Common Mode Rejection Ratio               | R <sub>s</sub> ≤ 50kΩ                                         | 80         |      | 70         |      | dB     |
| PSRR            | Power Supply Rejection Ratio              | R <sub>s</sub> ≤ 50 kΩ                                        |            | 100  |            | 150  | μV/V   |

Notes 1. Derate metal can package at 6.8 mW/°C for operation at ambient temperatures above 30°C, the dual-in-line package at 9 mW/°C for operation at ambient temperatures above 50°C, the dual-in-line package at 9 mW/°C for operation at ambient temperatures above 50°C.
 For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
 Short circuit may be ground or either supply. Rating applies to 125°C case temperature or +60°C ambient temperature for each side.
 The SSS7477 specifications apply for ±5V ≤ V<sub>S</sub> ≤ ±20V, unless otherwise noted. The SSS747C specifications apply for ±5V ≤ V<sub>S</sub> ≤ ±15V, unless otherwise noted.





#### Description:


The Am741 Series Frequency Compensated Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild  $\mu$ 741 series. The are available in the hermetic metal can, flat package, and dual-in-line packages as well as plastic dual-in-line.

The Am741A and Am741E are tested to the electrical characteristics of the current revision of MIL-M-38510/ 10101.

#### **Distinctive Characteristics:**

100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.



#### MAXIMUM RATINGS

| Supply Voltage                                 |                 |
|------------------------------------------------|-----------------|
| Am741/741A/741E                                | ±22 V           |
| Am741C                                         | ±18 V           |
| Internal Power Dissipation (Note 1)            | 500 mW          |
| Differential Input Voltage                     | ±30 V           |
| Voltage between Offset Null and V <sup>-</sup> | ±0.5 V          |
| Input Voltage (Note 2)                         | ±15 V           |
| Output Short-Circuit Duration (Note 3)         | Indefinite      |
| Operating Temperature Range                    |                 |
| Am741/741A                                     | -55°C to +125°C |
| Am741C/741E                                    | 0°C to +70°C    |
| Storage Temperature Range                      | -65°C to +150°C |
| Lead Temperature (Soldering, 60 sec.)          | 300°C           |

#### ELECTRICAL CHARACTERISTICS (Vs = $\pm 15$ V, TA = $25^{\circ}$ C unless otherwise specified)

| Parameter                                                |                                                                                                    | 4          | Am741C       |            |            | Am74 <sup>-</sup> | 1          |           |
|----------------------------------------------------------|----------------------------------------------------------------------------------------------------|------------|--------------|------------|------------|-------------------|------------|-----------|
| (see definitions)                                        | Conditions                                                                                         | Min.       | Тур.         | Max.       | Min.       | Тур.              | Max.       | Units     |
| Input Offset Voltage                                     | $R_{S} \leq 10 \ k\Omega$                                                                          |            | 2.0          | 6.0        |            | 1.0               | 5.0        | mV        |
| Input Offset Current                                     |                                                                                                    |            | 20           | 200        |            | 20                | 200        | nA        |
| Input Bias Current                                       |                                                                                                    |            | 80           | 500        |            | 80                | 500        | nA        |
| Input Resistance                                         |                                                                                                    | 0.3        | 2.0          |            | 0.3        | 2.0               |            | MΩ        |
| Input Capacitance                                        |                                                                                                    |            | 1.4          |            |            | 1.4               |            | pF        |
| Offset Voltage Adjustment Range                          |                                                                                                    |            | ±15          |            | 1          | ±15               |            | mV        |
| Input Voltage Range                                      |                                                                                                    | ±12        | ±13          |            | -±12       | ±13               |            | v         |
| Large-Signal Voltage Gain                                | $R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$                                                         | 20         | 200          |            | 50         | 200               |            | V/mV      |
| Output Resistance                                        |                                                                                                    |            | 75           |            |            | 75                |            | Ω         |
| Output Short-Circuit Current                             |                                                                                                    |            | 25           |            |            | 25                |            | mA        |
| Supply Voltage Rejection Ratio                           | $R_{s} \leq 10 \ k\Omega$                                                                          |            | 30           | 150        |            | 30                | 150        | $\mu V/V$ |
| Common Mode Rejection Ratio                              | $R_{s} \leq 10 \ k\Omega$                                                                          | 70         | 90           |            | 70         | 90                |            | dB        |
| Supply Current                                           |                                                                                                    |            | 1.7          | 2.8        |            | 1.7               | 2.8        | mA        |
| Power Consumption                                        |                                                                                                    |            | 50           | 85         |            | 50                | 85         | mW        |
| Transient Response (unity gain)<br>Risetime<br>Overshoot | $V_{in}=20 \text{ mV},  \text{R}_{L}=2 \text{ k} \Omega,  \text{C}_{L} \leq 100 \text{ pF}$        |            | 0.3<br>5.0   |            |            | 0.3<br>5.0        |            | μs<br>%   |
| Slew Rate                                                | $R_L \ge 2 \ k\Omega$                                                                              | 0.3        | 0.4          |            | 0.3        | 0.4               |            | V/µs      |
| The Following Specifications Appl                        | y Over The Operating Temperature Range                                                             | es         |              |            |            |                   |            |           |
| Input Offset Voltage                                     | $R_{s} \leq 10 \ k\Omega$                                                                          |            |              | 7.5        |            |                   | 6.0        | mV        |
| Input Offset Current                                     | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                         |            | 9.0<br>35    | 300<br>300 |            | 7.0<br>85         | 200<br>500 | nA<br>nA  |
| Input Bias Current                                       | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                         |            | 0.04<br>0.13 | 0.8<br>0.8 |            | 0.03<br>0.3       | 0.5<br>1.5 | μΑ<br>μΑ  |
| Input Voltage Range                                      |                                                                                                    | ±12        | ±13          |            | ±12        | ±13               |            | v         |
| Common Mode Rejection Ratio                              | $R_{S} \leq 10 \ k\Omega$                                                                          | 70         | 90           |            | 70         | 90                |            | dB        |
| Supply Voltage Rejection Ratio                           | $R_{S} \leq 10 \ k\Omega$                                                                          |            | 30           | 150        |            | 30                | 150        | $\mu V/V$ |
| Large-Signal Voltage Gain                                | $R_L \geq 2 \ k\Omega, \ V_{out} = \pm 10 \ V$                                                     | 15         |              |            | 25         |                   |            | V/m\      |
| Output Voltage Swing                                     | $\begin{array}{l} R_{L} \geq 10 \ \mathrm{k}\Omega \\ R_{L} \geq 2 \ \mathrm{k}\Omega \end{array}$ | ±12<br>±10 | ±14<br>±13   |            | ±12<br>±10 | ±14<br>±13        |            | v<br>v    |
| Supply Current                                           | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                         |            | 1.6<br>1.8   | 3,3<br>3.3 |            | 1.5<br>2.0        | 2.5<br>3.3 | mA<br>mA  |
| Power Consumption                                        | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                         |            | 48<br>54     | 100<br>100 |            | 45<br>60          | 75<br>100  | mW<br>mW  |

Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C, the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.
 For supply voltages less than ±15V, the maximum input voltage is equal to the supply voltage.
 Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature.




#### Am741/741C/741A/741E


ELECTRICAL CHARACTERISTICS ( $V_S = \pm 15V$ ,  $T_A = 25^{\circ}C$  unless otherwise specified) Am741A/741E

| Parameters (see definitions)           | Conditions                                                       | Min. | Тур. | Max. | Units   |
|----------------------------------------|------------------------------------------------------------------|------|------|------|---------|
| Input Offset Voltage                   | $R_{S} \leq 50\Omega$                                            |      | 0.8  | 3.0  | mV      |
| Input Offset Current                   |                                                                  |      | 3.0  | 30   | nA      |
| Input Bias Current (Note 5)            |                                                                  |      | 30   | 110  | nA      |
| Power Supply Rejection Ratio (Note 6)  | $V_{S} = +10, -20; V_{S} = +20, -10V, R_{S} = 50\Omega$          |      | 15   | 50   | μV/V    |
| Common Mode Rejection                  | V <sub>CM</sub> = ±15V                                           | 80   |      |      | dB      |
|                                        | ±V <sub>CC</sub> = ±15V, V <sub>O</sub> = ±15V                   |      |      | 40   |         |
| Output Short Circuit Current           | Short to Other Supply                                            | 9    |      | 40   | mA      |
| Power Dissipation                      |                                                                  | 10   |      | 150  | mW      |
| Large Signal Voltage Gain              | $\pm V_{CC} = \pm 20V; R_L = 2k\Omega, 10k\Omega; V_0 = \pm 15V$ | 50   |      |      | V/mV    |
| Large Signal Voltage Gain              | $\pm V_{CC} = \pm 5V; R_L = 2k\Omega, 10k\Omega; V_O = \pm 2V$   | 10   |      |      | V/mV    |
| Transient Response (unity gain)        |                                                                  |      |      |      |         |
| Rise Time                              |                                                                  | Ì    | 0.30 | 0.8  | μs      |
| Overshoot                              |                                                                  |      | 5.0  | 20   | %       |
| Adjustment for Input Offset Voltage    | (Note 7)                                                         | 7.5  |      |      | mV      |
| Large Signal Voltage Swing             | RL = 10kΩ                                                        | 32   |      |      | Volts   |
| Large Signal Voltage Swing             | $R_{L} = 2k\Omega$                                               | 30   |      |      | Volts   |
| Slew Rate (unity gain)                 | V <sub>IN</sub> = ±10V                                           | 0.3  | 0.42 |      | V/µs    |
| Noise                                  | Bandwidth = 5kHz                                                 |      |      | 15   | μV RMS  |
| Noise                                  | Bandwidth = 5kHz                                                 |      |      | 40   | μV Peak |
| The Following Specifications Apply for | $r Min \leq T_A \leq Max$                                        |      |      |      |         |
| Input Offset Voltage                   | 1                                                                |      |      | 4.0  | mV      |
| Average Input Offset Voltage Drift     |                                                                  |      |      | 15   | μV/°C   |
|                                        | T <sub>A(max)</sub>                                              |      |      | 30   | nA      |
| Input Offset Current                   | T <sub>A(min)</sub>                                              |      |      | 70   | nA      |
|                                        | $25^{\circ}C \leq T_{A} \leq Max$                                |      |      | 200  | pA/°C   |
| Average Input Offset Current Drift     | Min ≼ T <sub>A</sub> ≤ 25°C                                      |      |      | 500  | pA/°C   |
| Input Bias Current (Note 5)            | T <sub>A(max)</sub>                                              | 1.0  |      | 110  | nA      |
| Input bias current (Note 5)            | T <sub>A(min)</sub>                                              | 1.0  |      | 265  | nA      |
| Output Short Circuit Current           | T <sub>A</sub> (max)                                             | 9.0  |      | 40   | mA      |
| Output Short Circuit Current           | T <sub>A</sub> (min)                                             | 9.0  |      | 55   | mA      |
| Power Dissingtion                      | T <sub>A</sub> (max)                                             |      |      | 135  | mW      |
| Power Dissipation                      | T <sub>A(min)</sub>                                              |      |      | 165  | mW      |
| Larga Signal Voltage Swing             | $R_L = 10k\Omega$                                                | 32   |      | 1    | Volts   |
| Large Signal Voltage Swing             | $R_L = 2k\Omega$                                                 | 30   |      | 1    | Volts   |
|                                        | $\pm V_{CC} = \pm 20V; R_L = 2k\Omega, 10k\Omega; V_O = \pm 15V$ | 32   |      | 1    | V/mV    |
| Large Signal Voltage Gain              | $\pm V_{CC} = \pm 5V; R_L = 2k\Omega, 10k\Omega; V_O = \pm 2V$   | 10   |      |      | V/mV    |

Notes: 1. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3mW/°C for the metal can, 8.3mW/°C for the DIP and 7.1mW/°C for the Flatpak.
 For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
 Short circuit may be to ground or either supply. Rating applies to ±125°C case temperature or 75°C ambient temperature.
 TA(min) for 741A is -55°C and for 741E is 0°C. TA(max) for 741A is ±125°C and for 741E is ±70°C.
 Input bias currents are measured individually to specified limits.
 PSRR measured separately for positive and negative direction to the specified limit.


#### Am741/741C/741A/741E





6-74


#### Am741/741C/741A/741E




6


LIC-769

INVERTING AMPLIFIER







NON-INVERTING AMPLIFIER



LIC-770



Metallization and Pad Layout



56 X 56 Mils

#### Description:

LIC-772

Part

Number

Am747

The Am747 Series Dual Frequency-Compensated Operational Amplifiers are functionally, electrically, and pinfor pin equivalent to the Fairchild  $\mu$ A747 series. They are available in the hermetic metal can, dual-in-line and flat packages as well as plastic dual-in-line.

The Am747A and Am747E are tested to the electrical characteristics of the current revision of MIL-M-38510/ 10102.

#### FUNCTIONAL DESCRIPTION


The Am747 is a dual Am741 internally compensated operational amplifier. The Am747 Series are differential input, class AB output amplifiers intended for general purpose applications. They are protected against faults at input and output, and require no external components for frequency compensation.

#### **Distinctive Characteristics:**

100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DIAGRAM



#### Am747/747C/747A/747E

#### MAXIMUM RATINGS

| Supply Voltage                                 |                 |
|------------------------------------------------|-----------------|
| Am747, Am747A, Am747E                          | ±22 V           |
| Am747C                                         | ±18 V           |
| Internal Power Dissipation (Note 1)            |                 |
| DIP, Metal Can                                 | 800 mW          |
| Flat Package                                   | . 500 mW        |
| Differential Input Voltage                     | ±30 V           |
| Voltage between Offset Null and V <sup>-</sup> | ±0.5 V          |
| Input Voltage (Note2)                          | ±15 V           |
| Output Short-Circuit Duration (Note 3)         | Indefinité      |
| Operating Temperature Range                    |                 |
| Am747, Am747A                                  | -55°C to +125°C |
| Am747C, Am747E                                 | 0°C to +70°C    |
| Storage Temperature Range                      | 65°C to +150°C  |
| Lead Temperature (Soldering, 60 sec.)          | 300°C           |

### ELECTRICAL CHARACTERISTICS—Each Amplifier (Vs = $\pm 15$ V, TA = $25^{\circ}$ C unless otherwise specified)

| Parameter                                                |                                                                                            |            | Am747        | 7C         |            |             |            |          |
|----------------------------------------------------------|--------------------------------------------------------------------------------------------|------------|--------------|------------|------------|-------------|------------|----------|
| (see definitions)                                        | Conditions                                                                                 | Min.       | Typ.         | Max.       | Min.       | Тур.        | Max.       | Units    |
| Input Offset Voltage                                     | $R_{S} \leq 10 \ k\Omega$                                                                  |            | 2.0          | 6.0        |            | 1.0         | 5.0        | mV       |
| Input Offset Current                                     |                                                                                            |            | 20           | 200        |            | 20          | 200        | nA       |
| Input Bias Current                                       |                                                                                            |            | 80           | 500        |            | 80          | 500        | nA       |
| Input Resistance                                         |                                                                                            | 0.3        | 2.0          |            | 0.3        | 2.0         |            | MΩ       |
| Input Capacitance                                        |                                                                                            |            | 1.4          |            |            | 1.4         |            | pF       |
| Offset Voltage Adjustment Range                          |                                                                                            |            | ±15          |            |            | ±15         |            | mV       |
| Input Voltage Range                                      |                                                                                            | ±12        | ±13          |            | ±12        | ±13         |            | v        |
| Large-Signal Voltage Gain                                | $R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$                                                 | 25         | 200          |            | 50         | 200         |            | V/mV     |
| Output Resistance                                        |                                                                                            |            | 75           |            |            | 75          |            | Ω        |
| Output Short-Circuit Current                             |                                                                                            |            | 25           |            |            | 25          |            | mA       |
| Supply Voltage Rejection Ratio                           | $R_{s} \leq 10 \ k\Omega$                                                                  |            | 30           | 150        |            | 30          | 150        | μV/V     |
| Common Mode Rejection Ratio                              | $R_{S} \leq 10 \ k\Omega$                                                                  | 70         | 90           |            | 70         | 90          |            | dB       |
| Supply Current                                           |                                                                                            |            | 1.7          | 2.8        | 1          | 1.7         | 2.8        | mA       |
| Power Consumption                                        |                                                                                            |            | 50           | 85         |            | 50          | 85         | mW       |
| Transient Response (unity gain)<br>Risetime<br>Overshoot | $V_{in}=20 \text{ mV},  \text{R}_{L}=2 \text{ k} \Omega,  \text{C}_{L}\leq 100 \text{ pF}$ |            | 0.3<br>5.0   |            |            | 0.3<br>5.0  |            | μs<br>%  |
| Slew Rate                                                | $R_L \ge 2 k\Omega$                                                                        | 0.3        | 0.4          |            | 0.3        | 0.4         |            | V/µs     |
| Channel Separation                                       | $R_s = 50 \ \Omega, R_L \ge 10 \ k\Omega$                                                  |            | 120          |            |            | 120         |            | dB       |
| The Following Specifications Appl                        | y Over The Operating Temperature Rang                                                      | es         |              |            |            |             |            |          |
| Input Offset Voltage                                     | $R_{s} \leq 10 \ k\Omega$                                                                  |            |              | 7.5        |            |             | 6.0        | mV       |
| Input Offset Current                                     | Υ <sub>A(max)</sub><br>Τ <sub>A(min)</sub>                                                 |            | 9.0<br>35    | 300<br>300 |            | 7.0<br>85   | 200<br>500 | nA<br>nA |
| Input Bias Current                                       | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                 |            | 0.04<br>0.13 | 0.8<br>0.8 |            | 0.03<br>0.3 | 0.5<br>1.5 | μA<br>μA |
| Input Voltage Range                                      |                                                                                            | ±12        | ±13          |            | ±12        | ±13         |            | v        |
| Common Mode Rejection Ratio                              | $R_{s} \leq 10 \ k\Omega$                                                                  | 70         | 90           |            | 70         | 90          |            | dB       |
| Supply Voltage Rejection Ratio                           | $R_{s} \leq 10 \ k\Omega$                                                                  |            | 30           | 150        |            | 30          | 150        | μV/V     |
| Large-Signal Voltage Gain                                | $R_L \ge 2 k\Omega, V_{out} = \pm 10 V$                                                    | 15         |              |            | 25         |             |            | V/m\     |
| Output Voltage Swing                                     | $\begin{array}{l} R_{L} \geq 10 \; k\Omega \\ R_{L} \geq 2 \; k\Omega \end{array}$         | ±12<br>±10 | ±14<br>±13   |            | ±12<br>±10 | ±14<br>±13  |            | V<br>V   |
| Supply Current                                           | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                 |            | 1.6<br>1.8   | 3.3<br>3.3 |            | 1.5<br>2.0  | 2.5<br>3.3 | mA<br>mA |
| Power Consumption                                        | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                 |            | 48<br>54     | 100<br>100 |            | 45<br>60    | 75<br>100  | mW<br>mW |

Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 30°C, the Dual In-Lime package at 9 mW/°C for operation at ambient temperatures above 60°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.
 2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
 3. Short circuit may be ground or either supply. Rating applies to 125°C case temperature or +60°C ambient temperature for each side.


#### Am747/747C/747A/747E


| Parameters (see definitions)                 | Conditions                                                           | Min. | Тур. | Max.     | Units   |
|----------------------------------------------|----------------------------------------------------------------------|------|------|----------|---------|
| Input Offset Voltage                         | R <sub>S</sub> ≤ 50Ω                                                 |      | 0.8  | 3.0      | mV      |
| Input Offset Current                         |                                                                      |      | 3.0  | 30       | nA      |
| Input Bias Current (Note 5)                  |                                                                      |      | 30   | 110      | nA      |
| Power Supply Rejection Ratio (Note 6)        | $V_{S} = +10, -20; V_{S} = +20, -10V, R_{S} = 50\Omega$              |      | 15   | 50       | μV/V    |
| Common Mode Rejection                        | V <sub>CM</sub> = ±15V                                               | 80   |      |          | dB      |
| Output Short Circuit Current                 | $\pm V_{CC} = \pm 15V$ , $V_O = \pm 15V$<br>Short to Other Supply    | 9    |      | 40       | mA      |
| Power Dissipation                            |                                                                      | 10   |      | 150      | mW      |
| Laura Sizzal Maltara Caiz                    | $\pm V_{CC} = \pm 20V; R_L = 2k\Omega \ 10k\Omega; V_O = \pm 15V$    | 50   |      |          | V/mV    |
| Large Signal Voltage Gain                    | $\pm V_{CC} = \pm 5V; R_L = 2k\Omega \ 10k\Omega; V_O = \pm 2V$      | 10   |      |          | V/mV    |
| Transient Response (unity gain)<br>Rise Time |                                                                      |      | 0.30 | 0.8      | μs      |
| Overshoot                                    |                                                                      |      | 5.0  | 20       | %       |
| Adjustment for Input Offset Voltage          | (Note 7)                                                             | 7.5  |      |          | mV      |
|                                              | $R_L = 10k\Omega$                                                    | 32   |      |          | Volts   |
| Large Signal Voltage Swing                   | $R_L = 2k\Omega$                                                     | 30   |      |          | Volts   |
| Slew Rate (unity gain)                       | V <sub>IN</sub> = ±10V                                               | 0.3  | 0.42 | <u> </u> | V/µs    |
|                                              | Bandwidth = 5kHz                                                     |      |      | 15       | μV RMS  |
| Noise                                        | Bandwidth = 5kHz                                                     | 1    | -    | 40       | μV Peak |
| The Following Specifications Apply for       | r Min ≤ T <sub>A</sub> ≤ Max                                         |      |      |          |         |
| Input Offset Voltage                         |                                                                      |      |      | 4.0      | mV      |
| Average Input Offset Voltage Drift           |                                                                      | -    |      | 15       | μV/°C   |
| Innut Officet Current                        | T <sub>A(max)</sub>                                                  |      |      | 30       | nA      |
| Input Offset Current                         | T <sub>A(min)</sub>                                                  |      |      | 70       | nA      |
| Average Input Offset Current Drift           | $25^{\circ}C \leq T_{A} \leq Max$                                    |      |      | 200      | pA/°C   |
| Average input onset current Dirit            | $Min \leqslant T_{A} \leqslant 25^{\circ}C$                          |      |      | 500      | pA/°C   |
| Input Bias Current (Note 5)                  | T <sub>A(max)</sub>                                                  | 1.0  |      | 110      | nA      |
| input bias current (Note 5)                  | TA(min)                                                              | 1.0  |      | 265      | nA      |
| Output Short Circuit Current                 | TA(max)                                                              | 9.0  |      | 40       | mA      |
| Calpar Short Circuit Carrent                 | T <sub>A(min)</sub>                                                  | 9.0  |      | 55       | mA      |
| Power Dissipation                            | T <sub>A(max)</sub>                                                  |      |      | 135      | mW      |
|                                              | T <sub>A(min)</sub>                                                  |      |      | 165      | mW      |
| Large Signal Voltage Swing                   | R <sub>L</sub> = 10kΩ                                                | 32   |      |          | Volts   |
| Large Signal Voltage Swing                   | R <sub>L</sub> = 2kΩ                                                 | 30   |      |          | Volts   |
|                                              | $\pm V_{CC} = \pm 20V; R_{L} = 2k\Omega, 10k\Omega; V_{O} = \pm 15V$ | 32   |      |          | V/mV    |
| Large Signal Voltage Gain                    | $\pm V_{CC} = \pm 5V; R_1 = 2k\Omega, 10k\Omega; V_0 = \pm 2V$       | 10   | ·    |          | V/mV    |


Notes: 1. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3mW/°C for the metal can, 8.3mW/°C for the DIP and 7.1mW/°C for the Flatpak.


and 7. Imwy C for the Platpax. 2. For supply voltage less than ±15V, the absolute maximum input voltage is equal to the supply voltage. 3. Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or 75°C ambient temperature. 4.  $T_A(min)$  for 741A is -55°C and for 741E is 0°C.  $T_A(max)$  for 741A is +125°C and for 741E is +70°C. 5. Input bias currents are measured individually to specified limits. 6. PSRR measured separately for positive and negative supply to specified limits.

7. VOS adjust is measured in both positive and negative direction to the specified limit.










## Am748/748C

**Operational Amplifier** 

**Description:** The Am748/748C Monolithic Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild  $\mu$ A748 and  $\mu$ A748C. Both are available in the hermetic metal can, dual-in-line, and flat packages.

**Distinctive Characteristics:** 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883 Class B.

Electrically tested and optically inspected dice for the assemblers of hybrid products.



#### MAXIMUM RATINGS


| Supply Voltage<br>Am748<br>Am748C              | ±22 V<br>±18 V                  |
|------------------------------------------------|---------------------------------|
| Power Dissipation (Note 1)                     | 500 mW                          |
| Differential Input Voltage                     | ±30 V                           |
| Input Voltage (Note 2)                         | ±15 V                           |
| Output Short-Circuit Duration (Note 3)         | Indefinite                      |
| Operating Temperature Range<br>Am748<br>Am748C | −55°C to +125°C<br>0°C to +70°C |
| Storage Temperature Range                      | -65°C to +150°C                 |
| Lead Temperature (Soldering, 60 sec.)          | 300°C                           |


#### ELECTRICAL CHARACTERISTICS (Vs = $\pm 15$ V, TA = $25^{\circ}$ C unless otherwise specified)

| Parameter                                                |                                                                                                | Am748C     |              |            |            |                 |            |          |
|----------------------------------------------------------|------------------------------------------------------------------------------------------------|------------|--------------|------------|------------|-----------------|------------|----------|
| (see definitions)                                        | Conditions                                                                                     | Min.       | Тур.         | Max.       | Min.       | Тур.            | Max.       | Units    |
| Input Offset Voltage                                     | $R_{s} \leq 10 \ k\Omega$                                                                      |            | 2.0          | 6.0        |            | 1.0             | 5.0        | mV       |
| Input Offset Current                                     |                                                                                                |            | 20           | 200        |            | 20 <sup>.</sup> | 200        | nA       |
| Input Bias Current                                       |                                                                                                |            | 80           | 500        |            | 80              | 500        | nA       |
| Input Resistance                                         |                                                                                                | 0.3        | 2.0          |            | 0.3        | 2.0             |            | MΩ       |
| Input Capacitance                                        |                                                                                                |            | 1.4          |            |            | 1.4             |            | pF       |
| Offset Voltage Adjustment Range                          |                                                                                                |            | ±15          |            |            | ±15             |            | mV       |
| Input Voltage Range                                      |                                                                                                | ±12        | ±13          |            | ±12        | ±13             |            | v        |
| Large-Signal Voltage Gain                                | $R_L \ge 2 k\Omega, V_{out} = \pm 10 V$                                                        | 50         | 200          |            | 50         | 200             |            | V/mV     |
| Output Resistance                                        |                                                                                                |            | 75           |            |            | 75              |            | Ω        |
| Output Short-Circuit Current                             |                                                                                                |            | 25           |            |            | 25              |            | mA       |
| Supply Voltage Rejection Ratio                           | $R_{s} \leq 10 \text{ k}\Omega$                                                                |            | 30           | 150        |            | 30              | 150        | μV/V     |
| Common Mode Rejection Ratio                              | $R_{s} \leq 10 \text{ k}\Omega$                                                                | 70         | 90           |            | 70         | 90              |            | dB       |
| Supply Current                                           |                                                                                                |            | 1.7          | 2.8        |            | 1.7             | 2.8        | mA       |
| Power Consumption                                        |                                                                                                |            | 50           | 85         |            | 50              | 85         | mW       |
| Transient Response (unity gain)<br>Risetime<br>Overshoot | $V_{in}=20 \text{ mV},  \textbf{R}_{L}=2 \text{ k} \Omega,  \textbf{C}_{L}\leq 100 \text{ pF}$ |            | 0.3<br>5.0   |            |            | 0.3<br>5.0      |            | μs<br>%  |
| Slew Rate                                                | $R_L \ge 2 k\Omega$                                                                            | 0.2        | 0.5          |            | 0.2        | 0.5             |            | V/µs     |
| The Following Specifications Appl                        | y Over The Operating Temperature Range                                                         | es         |              |            |            |                 |            |          |
| Input Offset Voltage                                     | $R_{s} \leq 10 \ k\Omega$                                                                      |            |              | 7.5        |            |                 | 6.0        | mV       |
| Input Offset Current                                     | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                     |            | 9.0<br>35    | 300<br>300 |            | 7.0<br>85       | 200<br>500 | nA<br>nA |
| Input Bias Current                                       | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                     |            | 0.04<br>0.13 | 0.8<br>0.8 |            | 0.03<br>0.3     | 0.5<br>1.5 | μA<br>μA |
| Input Voltage Range                                      |                                                                                                | ±12        | ±13          |            | ±12        | ±13             |            | v        |
| Common Mode Rejection Ratio                              | $R_{S} \leq 10 \text{ k}\Omega$                                                                | 70         | 90           |            | 70         | 90              |            | dB       |
| Supply Voltage Rejection Ratio                           | $R_{s} \leq 10 \text{ k}\Omega$                                                                |            | 30           | 150        |            | 30              | 150        | μV/V     |
| Large-Signal Voltage Gain                                | $R_L \ge 2 k\Omega, V_{out} = \pm 10 V$                                                        | 25         |              |            | 25         |                 |            | V/mV     |
| Output Voltage Swing                                     | $\begin{array}{l} R_{L} \geq 10 \; k\Omega \\ R_{L} \geq 2 \; k\Omega \end{array}$             | ±12<br>±10 | ±14<br>±13   |            | ±12<br>±10 | ±14<br>±13      |            | v<br>v   |
| Supply Current                                           | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                     |            | 1.6<br>1.8   | 3.3<br>3.3 |            | 1,5<br>2.0      | 2.5<br>3.3 | mA<br>mA |
| Power Consumption                                        | T <sub>A(max)</sub><br>T <sub>A(min)</sub>                                                     |            | 48<br>54     | 100<br>100 |            | 45<br>60        | 75<br>100  | mW<br>mW |


Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C.
 2. For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 3. Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature.








LIC-789



#### Am748/748C



#### **Dual Operational Amplifiers Distinctive Characteristics** Low offset voltage • Offsets guaranteed over entire common mode and Low offset current supply voltage ranges • Slew rate of $10V/\mu s$ as a summing amplifier Guaranteed drift characteristics FUNCTIONAL DESCRIPTION DESCRIPTION The Am1501 series are differential input, class AB output The Am1501 series of dual operational amplifiers are two operational amplifiers. The inputs and outputs are protected LM101A type op amps in a single hermetic package. They are against overload and the amplifiers may be frequency comfunctionally, electrically and pin-for-pin equivalent to the pensated with an external 30pF capacitor. The combination National LH2101A series. Featuring all the same performance of low-input currents, low-offset voltage, low noise, and characteristics of the single, these duals offer in addition closer versatility of compensation classify the Am1501 series amplithermal tracking, lower weight, reduced insertion cost, and fiers for low level and general purpose applications. smaller size than two singles. The Am1501M is specified for operation over the -55°C to +125°C military temperature range. The Am1501L is specified for operation over the $-25^{\circ}$ C to $+85^{\circ}$ C temperature range. The Am1501C is specified for operation over the 0°C to +70°C temperature range. CONNECTION DIAGRAMS FUNCTIONAL DIAGRAM Top Views 1-0 v+ Dual-In-Line 0 BALANCE -O OUTPUT COMPENSATION 2 INVERTING C OUTPUT A V<sup>+</sup>A 16 INPUT OUTPUT COMP. A 0 OUTPUT 15 🗋 NC 2 NON-INVERTING BALANCE/ INPUT BAL./COMP. A 14 BAL. A 6 v- ' 13 NON-INV. INV. INPUT A 7 O BALANCE NON-INV. INPUT A 0UTPUT 12 INV. INPUT B INVERTING 12 0 INPUT BO OUTPUT v-Г BAL./ COMP. B NON-INVERTING 13 11 O BALANCE/ OUTPUT COMP. B BAL. B 10 П 9 0 v+ ООТРОТ В V+ B L1C-794 ORDERING INFORMATION Flat Package 16 Order V<sup>+</sup> A OUTPUT A Temperature Part Package Range Number Number Type OUTPUT NC 15 COMP 4 $0^{\circ}$ C to $+70^{\circ}$ C AM1501DC Hermetic Dip Am1501C BAL./COMP. A 14 BAL. A $0^{\circ}$ C to $+70^{\circ}$ C AM1501FC Flat Pak NON-INV. 13 INV. INPUT A -25°C to +85°C AM1501DL Hermetic Dip Am1501L 12 NON-INV. Flat Pak -25°C to +85°C AM1501FL INV. INPUT B INPUT A -55°C to +125°C Hermetic Dip AM1501DM 11 BAL./COMP. B Am1501M v-~55°C to +125°C AM1501FM Flat Pak BAL. B 10 OUTPUT B V+ B 9 Note: Pin 1 is marked for orientation. LIC-795

 $m150^{\circ}$ 

#### MAXIMUM RATINGS

| Supply Voltage                        | <u></u>                                  |
|---------------------------------------|------------------------------------------|
| Am1501M, Am1501L                      | ±22V                                     |
| Am1501C                               | ±18V                                     |
| Internal Power Dissipation (Note 1)   | 500mW                                    |
| Differential Input Voltage            | ±30V                                     |
| Input Voltage (Note 2)                | ±15V                                     |
| Output Short-Circuit Duration         | Indefinite                               |
| Operating Temperature Range           |                                          |
| Am1501M                               | -55°C to +125°C                          |
| Am1501L                               | $-25^{\circ}C \text{ to } + 85^{\circ}C$ |
| Am1501C                               | $0^{\circ}C$ to + $85^{\circ}C$          |
| Storage Temperature Range             | -65°C to +150°C                          |
| Lead Temperature (Soldering, 60 sec.) | 300°C                                    |

### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 3) (EACH AMPLIFIER)


|                                                         |                                                                                | A       | m1501C       | ;          |      | .m1501<br>Am1501 |              |       |
|---------------------------------------------------------|--------------------------------------------------------------------------------|---------|--------------|------------|------|------------------|--------------|-------|
| Parameter (see definitions)                             | Conditions                                                                     | Min.    | Тур.         | Max.       | Min. | Тур.             | Max.         | Units |
| Input Offset Voltage                                    | $R_S \le 50 k\Omega$                                                           |         | 2.0          | 7.5        |      | 0.7              | 2.0          | mV    |
| Input Offset Current                                    |                                                                                |         | 3.0          | 50         |      | 1.5              | 10           | nA    |
| Input Bias Current                                      |                                                                                |         | 70           | 250        |      | 30               | 75           | nA    |
| Input Resistance                                        |                                                                                | 0.5     | 2.0          |            | 1.5  | 4.0              |              | MΩ    |
| Supply Current (Total Both Amplifiers)                  | $V_{S} = \pm 20V$ $V_{S} = \pm 15V$                                            |         | 3.6          | 6.0        |      | 3.6              | 6.0          | mA    |
| Large Signal Voltage Gain                               | $V_{S} = \pm 15V, V_{OUT} = \pm 10V,$<br>$R_{L} > 2.0k\Omega$                  | 25      | 160          |            | 50   | 160              |              | V/mV  |
| Slew Rate                                               | $V_{S} = \pm 20V, A_{V} = \pm 1.0$                                             | 0.2     | 0.5          |            | 0.2  | 0.5              |              | V/µs  |
| The Following Specifications Apply Over The Open        | ating Temperature Ranges                                                       | L       |              | L          | L    |                  | L            |       |
| Input Offset Voltage                                    | R <sub>S</sub> ≤ 50kΩ                                                          |         |              | 10         |      |                  | 3.0          | mV    |
| Input Offset Current                                    |                                                                                |         |              | 70         |      |                  | 20           | nA    |
| Average Temperature Coefficient of Input Offset Voltage | $T_{A(min.)} \leq T_A \leq T_{A(max.)}$                                        |         | 6.0          | 30         |      | 3.0              | 15           | μV/°C |
| Average Temperature Coefficient of Input Offset Current | $25^{\circ}C \leq T_A \leq T_A(max.)$<br>$T_A(min.) \leq T_A \leq 25^{\circ}C$ |         | 0.01<br>0.02 | 0.3<br>0.6 |      | 0.01 0.02        | 0.1 ·<br>0.2 | nA/°C |
| Input Bias Current                                      |                                                                                |         |              | 300        |      |                  | 100          | nA    |
| Large Signal Voltage Gain                               | $V_{S} = \pm 15V, V_{OUT} = \pm 10V,$<br>$R_{L} > 2.0k\Omega$                  | 25      |              |            | 25   |                  |              | V/mV  |
| Input Voltage Range                                     | V <sub>S</sub> = ±20V                                                          |         |              |            | ±15  |                  |              | v     |
|                                                         | V <sub>S</sub> = ±15V                                                          | +15,-12 |              |            |      |                  |              | · ·   |
| Common Mode Rejection Ratio                             | $R_S \leq 50 k\Omega$                                                          | 70      | 90           |            | 80   | 96               |              | dB    |
| Supply Voltage Rejection Ratio                          | $R_{S} \leq 50 k\Omega$                                                        | 70      | 96           | 1          | 80   | 96               |              | dB    |
| Output Voltage Swing                                    | $V_{S} = \pm 15V, R_{L} = 10k\Omega$                                           | _±12    | ±14          |            | ±12  | ±14              |              | v     |
|                                                         | R <sub>L</sub> = 2,0kΩ                                                         | ±10     | ±13          |            | ±10  | ±13              |              | · ·   |
| Supply Current (Total Both Amplifiers)                  | $T_A = +125^{\circ}C, V_S = \pm 20V$                                           |         |              |            |      | 2.4              | 5.0          | mA    |

Notes: 1. The maximum junction temperature of the Am1501M is 150°C, while that of the Am1501L and Am1501C is 100°C. For operating temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

2. For supply voltages less than  $\pm 15V$ , the absolute maximum input voltage is equal to the supply voltage.


3. These specifications apply for  $\pm 5V \le V_S \le \pm 20V$  and  $-55^{\circ}C \le T_A \le +125^{\circ}C$ , unless otherwise specifications apply for  $2^{\circ}C \le T_A \le +25^{\circ}C$ , so the Am1501C these specifications apply for  $2^{\circ}C \le T_A \le +70^{\circ}C$ ,  $\pm 5V$  and  $\leq V_S \le \pm 15V$ . Supply current and input voltage range are specified as  $V_S \le \pm 15V$  for the Am1501C.  $C_1 = 30pF$  unless otherwise specified.






resistors, or an RC network can be added to isolate capacitive loads.

#### **PERFORMANCE CURVES** (Note 3)



LIC-801



### Am1558/1458


#### **Dual Frequency Compensated Operational Amplifiers**

#### Description

The Am1558 and Am1458 Dual Frequency Compensated Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Motorola MC1558 and MC1438. Both are available in the hermetic metal can package.

#### **Distinctive Characteristics**


- 100% reliability assurance testing including hightemperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883
- Electrically tested and optically inspected dice for the assemblers of hybrid circuits



#### Am1558/1458 MAXIMUM RATINGS

| Supply Voltage                         |                                 | Transient Res<br>Test Circ |
|----------------------------------------|---------------------------------|----------------------------|
| Am1558                                 | ±22V                            |                            |
| Am1458                                 | ±18V                            |                            |
| Internal Power Dissipation (Note 1)    |                                 | <u> </u>                   |
| Metal Can                              | 800mW                           |                            |
| Differential Input Voltage             | ±30V                            |                            |
| Input Voltage (Note 2)                 | ±15V                            | V <sub>IN</sub> 0-+        |
| Output Short-Circuit Duration (Note 3) | Indefinite                      | CL =                       |
| Operating Temperature Range            |                                 | -                          |
| Am1558                                 | -55°C to +125°C                 |                            |
| Am1458                                 | $0^{\circ}C$ to + $70^{\circ}C$ |                            |
| Storage Temperature Range              | -65°C to +150°C                 |                            |
| Lead Temperature (Soldering, 60 sec.)  | 300°C                           |                            |


Į




#### **ELECTRICAL CHARACTERISTICS**—Each Amplifier ( $V_S = \pm 15V$ , $T_A = 25^{\circ}C$ unless otherwise specified)

|                                                          |                                                                                            |            | Am1458       |            |            |             |            |           |  |
|----------------------------------------------------------|--------------------------------------------------------------------------------------------|------------|--------------|------------|------------|-------------|------------|-----------|--|
| arameter (see definitions)                               | Conditions                                                                                 | Min.       | Тур.         | Max.       | Min.       | Typ.        | Max.       | Units     |  |
| Input Offset Voltage                                     | R <sub>S</sub> ≤ 10kΩ                                                                      |            | 2.0          | 6.0        |            | 1.0         | 5.0        | mV        |  |
| Input Offset Current                                     |                                                                                            |            | 20           | 200        |            | 20          | 200        | nĄ        |  |
| Input Bias Current                                       |                                                                                            |            | 80           | 500        | _          | 80          | 500        | nA        |  |
| Input Resistance                                         |                                                                                            | 0.3        | 2.0          | -          | 0.3        | 2.0         |            | MΩ        |  |
| Input Capacitance                                        |                                                                                            |            | 1.4          |            |            | 1.4         |            | pF        |  |
| Offset Voltage Adjustment Range                          |                                                                                            |            | ±15          |            |            | ±15         |            | mV        |  |
| Input Voltage Range                                      |                                                                                            | ±12        | ±13          |            | ±12        | ±13         | 1          | v         |  |
| Large-Signal Voltage Gain                                | $R_L \ge 2.0 k\Omega$ , $V_{OUT} = \pm 10 V$                                               | 20         | 100          |            | 50         | 200         |            | V/mV      |  |
| Output Resistance                                        |                                                                                            |            | 75           |            |            | 75          |            | Ω         |  |
| Output Short-Circuit Current                             |                                                                                            |            | 25           |            |            | 25          |            | mA        |  |
| Supply Voltage Rejection Ratio                           | R <sub>S</sub> ≤ 10kΩ                                                                      |            | 30           | 150        |            | 30          | 150        | μV/V      |  |
| Common Mode Rejection Ratio                              | $R_{S} \leq 10 k\Omega$                                                                    | 70         | 90           |            | 70         | 90          |            | dB        |  |
| Supply Current (Both Amplifiers)                         |                                                                                            |            | 3.4          | 5.6        |            | 3.4         | 5.6        | mA        |  |
| Power Consumption (Both Amplifiers)                      |                                                                                            |            | 100          | 170        | ļ          | 100         | 170        | mW        |  |
| Transient Response (Unity Gain)<br>Risetime<br>Overshoot | $V_{IN} = 20 \text{mV}, \text{R}_{L} = 2.0 \text{k}\Omega, \text{C}_{L} \le 100 \text{pF}$ |            | 0.3<br>5.0   |            |            | 0.3<br>5.0  |            | μs<br>%   |  |
| Slew Rate                                                | $R_{L} \ge 2.0 k\Omega$                                                                    | 0.3        | 0.5          |            | 0.3        | 0.5         |            | V/µs      |  |
| Channel Separation                                       | $R_S = 50\Omega, R_L \ge 10k\Omega$                                                        |            | 120          |            |            | 120         |            | dB        |  |
| The Following Specifications Apply                       | Over The Operating Temperature Ran                                                         | ges        |              |            |            | ·           |            | ·         |  |
| Input Offset Voltage                                     | R <sub>S</sub> ≤ 10kΩ                                                                      |            | [            | 7.5        | ]          |             | 6.0        | mV        |  |
| Input Offset Current                                     | T <sub>A</sub> MAX.<br>T <sub>A</sub> MIN.                                                 |            | 9.0<br>35    | 300<br>300 |            | 7.0<br>85   | 200<br>500 | nA        |  |
| Input Bias Current                                       | T <sub>A</sub> MAX.<br>T <sub>A</sub> MIN.                                                 |            | 0.04<br>0.13 | 0.8<br>0.8 |            | 0.03<br>0.3 | 0.5<br>1.5 | μA        |  |
| Input Voltage Range                                      |                                                                                            | ±12        | ±13          |            | ±12        | ±13         |            | V         |  |
| Common Mode Rejection Ratio                              | R <sub>S</sub> ≤ 10kΩ                                                                      | 70         | 90           |            | 70         | 90          |            | dB        |  |
| Supply Voltage Rejection Ratio                           | $R_S \leq 10 k\Omega$                                                                      |            | 30           | 150        |            | <u>3</u> 0  | 150        | $\mu V/V$ |  |
| Large-Signal Voltage Gain                                | $R_L \ge 2.0 k\Omega$ , $V_{OUT} = \pm 10V$                                                | 15         |              |            | 25         |             |            | V/m\      |  |
| Output Voltage Swing                                     | $R_L \ge 10 k\Omega$<br>$R_L \ge 2.0 k\Omega$                                              | ±12<br>±10 | ±14<br>±13   |            | ±12<br>±10 | ±14<br>±13  |            | `v        |  |
| Supply Current (Both Amplifiers)                         | T <sub>A</sub> MAX.<br>T <sub>A</sub> MIN.                                                 |            | 1.6<br>1.8   | 3.3<br>3.3 |            | 3.0<br>4.0  | 5.0<br>6.6 | mA        |  |
| Power Consumption (Both Amplifiers)                      | T <sub>A</sub> MAX.<br>T <sub>A</sub> MIN.                                                 |            | 100<br>110   | 170<br>200 |            | 90<br>120   | 150<br>200 | mW        |  |

Notes: 1. Derate Metal Can package at 6.8mW/°C for operation at ambient temperatures above 30°C. 2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage. 3. Short circuit may be ground or either supply. Rating applies to ±125°C case temperature or ±60°C ambient temperature for each side.



6



# LH2101A/LH2201A/LH2301A

#### **Dual Operational Amplifiers**

#### **Distinctive Characteristics**

- Low offset voltage
- Low offset current
- Guaranteed drift characteristics

low level and general purpose applications.

The LH2101A series are differential input, class AB output

operational amplifiers. The inputs and outputs are protected

against overload and the amplifiers may be frequency compensated with an external 30pF capacitor. The combination of

low-input currents, low-offset voltage, low noise, and versatility

of compensation classify the LH2101A series amplifiers for


FUNCTIONAL DESCRIPTION


- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of  $10V/\mu s$  as a summing amplifier

#### DESCRIPTION

The LH2101A series of dual operational amplifiers are two LM101A type op amps in a single hermetic package. They are functionally electrically and pin for pin equivalent to the National LH2101A series. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two singles.

The LH2101A is specified for operation over the -55°C to +125°C military temperature range. The LH2201A is specified for operation over the  $-25^{\circ}$ C to  $+85^{\circ}$ C temperature range. The LH2301A is specified for operation over the  $0^{\circ}$ C to  $+70^{\circ}$ C temperature range.





**1**∨+в

INV. INPUT B

BAL./COMP. B

13

12

10

Note: Pin 1 is marked for orientation.

LIC-812

INV. INPUT A

NON-INV.

INPUT A

v

BAL. B

OUTPUT B

#### LH2101A/LH2201A/LH2301A

#### MAXIMUM RATINGS

| Supply Voltage<br>LH2101A, LH2201A<br>LH2301A                | ±22V                                              |
|--------------------------------------------------------------|---------------------------------------------------|
|                                                              | ±18V                                              |
| Internal Power Dissipation (Note 1)                          | 500mW                                             |
| Differential Input Voltage                                   | ±30V                                              |
| Input Voltage (Note 2)                                       | ±15V                                              |
| Output Short-Circuit Duration                                | Indefinite                                        |
| Operating Temperature Range<br>LH2101A<br>LH2201A<br>LH2301A | -55°C to +125°C<br>−25°C to +85°C<br>0°C to +70°C |
| Storage Temperature Range                                    | -65°C to +150°C                                   |
| Lead Temperature (Soldering, 60 sec.)                        | 300°C                                             |


#### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 3)


| (Each | Amp | lifier | ) |
|-------|-----|--------|---|
|-------|-----|--------|---|


| Parameter<br>(see definitions)                          | Conditions                                                                   | LH2101A<br>LH2301A LH2201A |              |          |            |              |      |       |
|---------------------------------------------------------|------------------------------------------------------------------------------|----------------------------|--------------|----------|------------|--------------|------|-------|
|                                                         |                                                                              | Min.                       | Typ.         | Max.     | Min.       | Тур.         | Max. | Units |
| Input Offset Voltage                                    | $R_{S} \leq 50 k\Omega$                                                      |                            | 2.0          | 7.5      |            | 0.7          | 2.0  | mV    |
| Input Offset Current                                    |                                                                              |                            | 3.0          | 50       |            | 1.5          | 10   | nA    |
| Input Bias Current                                      |                                                                              |                            | 70           | 250      |            | 30           | 75   | nA    |
| Input Resistance                                        |                                                                              | 0.5                        | 2.0          |          | 1.5        | 4.0          |      | MΩ    |
| Supply Current (Total Both Amplifiers)                  | $V_{S} = \pm 20V$<br>$V_{S} = \pm 15V$                                       |                            | 3.6          | 6.0      |            | 3.6          | 6.0  | mA    |
| Large Signal Voltage Gain                               | $V_{S} = \pm 15V, V_{OUT} = \pm 10V,$<br>$R_{L} > 2k\Omega$                  | 25                         | 160          |          | 50         | 160          |      | V/mV  |
| Slew Rate                                               | $V_{S} = \pm 20V, A_{V} = +1$                                                | 0.2                        | 0.5          |          | 0.2        | 0.5          |      | V/µs  |
| The Following Specifications Apply Over The Oper        | ating Temperature Ranges                                                     |                            |              | l        |            | L            | 1    |       |
| Input Offset Voltage                                    | $R_S \le 50 k\Omega$                                                         |                            |              | 10       |            |              | 3.0  | mV    |
| Input Offset Current                                    |                                                                              |                            |              | 70       |            |              | 20   | nA    |
| Average Temperature Coefficient of Input Offset Voltage | $T_{A(MIN)} \leq T_{A} \leq T_{A(MAX)}$                                      |                            | 6.0          | 30       |            | 3.0          | 15   | μV/°C |
| Average Temperature Coefficient of Input Offset Current | $25^{\circ}C \leq T_A \leq T_A(MAX)$<br>$T_A(MIN) \leq T_A \leq 25^{\circ}C$ |                            | 0.01<br>0.02 | 0.3      |            | 0.01<br>0.02 | 0.1  | nA/°C |
| Input Bias Current                                      |                                                                              |                            |              | 300      |            |              | 100  | nA    |
| Large Signal Voltage Gain                               | $V_{S} = \pm 15V, V_{OUT} = \pm 10V,$<br>$R_{L} > 2k\Omega$                  | 25                         |              |          | 25         |              |      | V/mV  |
| Input Voltage Range                                     | $V_S = \pm 20V$<br>$V_S = \pm 15V$                                           | +15,-12                    |              |          | ±15        |              |      | Volts |
| Common Mode Rejection Ratio                             | R <sub>S</sub> ≤ 50kΩ                                                        | 70                         | 90           |          | 80         | 96           |      | dB    |
| Supply Voltage Rejection Ratio                          | R <sub>S</sub> ≤ 50kΩ                                                        | 70                         | 96           |          | 80         | 96           |      | dB    |
| Output Voltage Swing                                    | $V_{S} = \pm 15V, R_{L} = 10k\Omega$<br>$R_{L} = 2k\Omega$                   | ±12<br>±10                 | ±14<br>±13   |          | ±12<br>±10 | ±14<br>±13   |      | Volts |
| Supply Current (Total Both Amplifiers)                  | $T_{A} = +125^{\circ}C, V_{S} = \pm 20V$                                     |                            |              |          |            | 2.4          | 5.0  | mA    |
|                                                         |                                                                              |                            | L            | <u> </u> | 1          | L            |      |       |


Notes: 1. The maximum junction temperature of the LH2101A is 150°C, while that of the LH2201A and LH2301A is 100°C. For operating temperatures, devices in the flat package, the derating is based on a thermal resistance of 185° C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100° C/W, junction to ambient.

2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage. 3. These specifications apply for ±5V  $\leq$  V<sub>S</sub>  $\leq$  ±20V and  $-55^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  125 $^{\circ}$ C, unless otherwise specified. With the LH2201A, however, all temperature specifications are limited to  $-25^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, For the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, so the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, so the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the LH2301A these specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. So the specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. C, So the specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. So the specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. So the specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. So the specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. So the specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. So the specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. So the specifications apply for 0° C  $\leq$  T<sub>A</sub>  $\leq$  30°. So the specifications apply for 0° C  $\leq$  T<sub>A</sub>









## Special Functions – Section VII

| Am592      | Differential Video Amplifier | 7-1 |
|------------|------------------------------|-----|
| Am733/733C | Differential Video Amplifier | 7-4 |

## Am592 Differential Video Amplifier


### PRELIMINARY DATA

### **Distinctive Characteristics**

- The Am592 and Am592C differential video amplifiers
   are functionally, electrically and pin-for-pin equivalent to the Signetics SE592 and NE592.
- Bandwidths: 40 to 120 MHz
- Rise times: 2.5 to 10 ns
- Propagation delay: 3.6 to 10 ns
- 100% reliability assurance testing in compliance with
   MIL-STD-883A
- Electrically tested and optically inspected dice for hybrid manufacturers
- 120 MHz bandwidth
- Adjustable gains from 0 to 400
- Adjustable pass band
- No frequency compensation required
  - Available in metal can, hermetic dual-in-line or plastic dual-in-line packages

### FUNCTIONAL DESCRIPTION

The Am592/Am592C is a monolithic, two stage, differential output, wideband video amplifier. It offers fixed gains of 100 and 400 without external components and adjustable gains from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a high pass, low pass, or band pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display and video recorder systems.



ORDERING INFORMATION

| Part   | Package                             | Temperature                                                                  | Order                                   |
|--------|-------------------------------------|------------------------------------------------------------------------------|-----------------------------------------|
| Number | Type                                | Range                                                                        | Number                                  |
| Am592C | TO-100<br>DIP<br>Molded DIP<br>Dice | 0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C | AM592HC<br>AM592DC<br>AM592PC<br>LD592C |
| Am592  | TO-100                              | -55°C to +125°C                                                              | AM592HM                                 |
|        | DIP                                 | -55°C to +125°C                                                              | AM592DM                                 |
|        | Dice                                | -55°C to +125°C                                                              | LD592                                   |

### Am592


### **ABSOLUTE MAXIMUM RATINGS**

| Supply Voltage                                 | ±8V                              |
|------------------------------------------------|----------------------------------|
| Differential Input Voltage                     | ±5V                              |
| Common Mode Input Voltage                      | ±6V                              |
| Output Current                                 | 10mA                             |
| Operating Temperature Range<br>Am592<br>Am592C | –55°C to +125°C<br>0°C to + 70°C |
| Storage Temperature Range                      | -65°C to +150°C                  |

**ELECTRICAL CHARACTERISTICS** Standard Conditions ( $T_A = +25^{\circ}C$ ,  $V_S = \pm 6V$ ,  $V_{CM} = 0$  unless otherwise specified)

|                                |           |                    |                                                 |      | Am5920 | ;    | Am592 |      |      |        |  |
|--------------------------------|-----------|--------------------|-------------------------------------------------|------|--------|------|-------|------|------|--------|--|
| Parameter                      |           |                    | Conditions                                      | Min. | Тур.   | Max. | Min.  | Typ. | Max. | Units  |  |
|                                | Gain 1    | Note 1             |                                                 | 250  | 400    | 600  | 300   | 400  | 500  |        |  |
| Differential Voltage Gain      | Gain 2    | Note 2             | R <sub>L</sub> = 2kΩ, V <sub>OUT</sub> = 3V p-p | 80   | 100    | 120  | 90    | 100  | 110  |        |  |
| Bandwidth                      | Gain 1    | Note 1             |                                                 |      | 40     |      |       | 40   |      |        |  |
| Bandwidth                      | Gain 2    | Note 2             |                                                 |      | 90     |      |       | 90   |      | MHz    |  |
| Rise Time                      | Gain 1    | Note 1             |                                                 |      | 11     |      |       | 11   |      |        |  |
|                                | Gain 2    | Note 2             | V <sub>OUT</sub> = 1V p-p                       |      | 6.0    | 12   |       | 6.0  | 10   | ns     |  |
| Propagation Delay              | Gain 1    | Note 1             |                                                 |      | 7.5    |      |       | 7.5  |      |        |  |
|                                | Gain 2    | Note 2             | V <sub>OUT</sub> = 1V p-p                       |      | 6.0    | 10   |       | 6.0  | 10   | ns     |  |
| Input Resistance               | Gain 1    | Note 1             |                                                 |      | 4.0    |      |       | 4.0  |      | kΩ     |  |
| input nesistance               | Gain 2    | Note 2             |                                                 | 10   | 30     |      | 20    | 30   |      |        |  |
| Input Capacitance              | Gain 2    | Note 2             |                                                 |      | 2.0    |      |       | 2.0  |      | pF     |  |
| Input Offset Current           |           |                    | ······································          |      | 0.4    | 5.0  |       | 0.4  | 3.0  | μA     |  |
| Input Bias Current             |           |                    |                                                 |      | 9.0    | 30   |       | 9.0  | 20   | μA     |  |
| Input Noise Voltage            |           | BW 1kH             | z to 10kHz                                      |      | 12     |      |       | 12   |      | μV rms |  |
| Input Voltage Range            |           |                    |                                                 |      |        | ±1.0 |       |      | ±1.0 | Volts  |  |
| Common Mode Rejection Ratio    | Gain 2    | VCM ± 1            | V, F <100kHz                                    | 60   | 86     |      | 60    | 86   |      |        |  |
|                                | Gain 2    | VCM ± 1            | V, F = 5MHz                                     |      | 60     |      |       | 60   |      | - dB   |  |
| Supply Voltage Rejection Ratio | Gain 2    | $\Delta VS = \pm$  | 0.5V                                            | 50   | 80     |      | 50    | 80   |      | dB     |  |
| Output Offset Voltage          | Gain 3    | Note 3             | Note 3 RL = ∞                                   |      | 0.2    | 0.75 |       | 0.2  | 0.75 | Volts  |  |
| Output Common Mode Voltage     |           | R <sub>L</sub> = ∞ |                                                 | 2.4  | 2.9    | 3.4  | 2.4   | 2.9  | 3.4  | Volts  |  |
| Output Voltage Swing           |           | RL = 2k            | $\Omega$ , Single Ended                         | 3.0  | 3.9    |      | 3.0   | 3.9  |      | Volts  |  |
| Output Resistance              |           |                    | ······································          |      | 20     |      |       | 20   |      | Ω      |  |
| Power Supply Current           | 1.1.00000 | RL = ∞             |                                                 |      | 16     | 24   |       | 16   | 24   | mA     |  |

Recommended Operating Supply Voltage ( $V_S = \pm 6.0V$ ) Notes: 1. Gain select pins  $G_{1A}$  and  $G_{1B}$  connected together. 2. Gain select pins  $G_{2A}$  and  $G_{2B}$  connected together. 3. All gain select pins open.




### Am592

## Am733/733C Differential Video Amplifier

### **Distinctive Characteristics**

- The Am733 and Am733C differential video amplifiers are functionally, electrically and pin-for-pin equivalent to the Fairchild  $\mu$ A733 and 733C.
- Bandwidths: 40 to 120 MHz
- Rise Times: 2.5 to 10 ns
- Propagation Delay: 3.6 to 10 ns

- 100% reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.



### MAXIMUM RATINGS

| Supply Voltage                                 | ±8 V                            |
|------------------------------------------------|---------------------------------|
| Differential Input Voltage                     | ±5 V                            |
| Common Mode Input Voltage                      | ±6 V                            |
| Output Current                                 | 10 mA                           |
| Internal Power Dissipation (Note 1)            | 500 mW                          |
| Operating Temperature Range<br>Am733C<br>Am733 | 0°C to +70°C<br>−55°C to +125°C |
| Storage Temperature Range                      | -65°C to +150°C                 |
| Lead Temperature (Soldering, 60 sec.)          | 300°C                           |

## **ELECTRICAL CHARACTERISTICS** (T\_A = 25°C, V\_s = $\pm 6.0$ V unless otherwise specified)

| Parameter<br>(see definitions)                                                     | Conditions                                | A<br>Min.        | m 733)<br>Typ.     | C<br>Max.        | Min.                                  | Am733<br><sub>Typ.</sub> | B<br>Max.        | Units             |
|------------------------------------------------------------------------------------|-------------------------------------------|------------------|--------------------|------------------|---------------------------------------|--------------------------|------------------|-------------------|
| Differential Voltage Gain<br>Gain 1 (Note 2)<br>Gain 2 (Note 3)<br>Gain 3 (Note 4) |                                           | 250<br>80<br>8.0 | 400<br>100<br>10   | 600<br>120<br>12 | 300<br>90<br>9.0                      | 400<br>100<br>10         | 500<br>110<br>11 |                   |
| Bandwidth<br>Gain 1<br>Gain 2<br>Gain 3                                            | $R_{S} = 50 \ \Omega$                     |                  | 40<br>90<br>120    |                  |                                       | 40<br>90<br>120          |                  | MHz<br>MHz<br>MHz |
| Risetime<br>Gain 1<br>Gain 2<br>Gain 3                                             | $R_{S} = 50 \Omega$ , $V_{out} = 1 Vpp$   |                  | 10.5<br>4.5<br>2.5 | 12               |                                       | 10.5<br>4.5<br>2.5       | 10               | ns<br>ns<br>ns    |
| Propagation Delay<br>Gain 1<br>Gain 2<br>Gain 3                                    | $R_S = 50 \ \Omega$ , $V_{out} = 1 \ Vpp$ |                  | 7.5<br>6.0<br>3.6  | 10               |                                       | 7.5<br>6.0<br>3.6        | 10               | ns<br>ns<br>ns    |
| Input Resistance<br>Gain 1<br>Gain 2<br>Gain 3                                     |                                           | 10               | 4.0<br>30<br>250   |                  | 20                                    | 4.0<br>30<br>250         |                  | kΩ<br>kΩ<br>kΩ    |
| Input Capacitance                                                                  | Gain 2                                    |                  | 2.0                |                  |                                       | 2.0                      |                  | pF                |
| Input Offset Current                                                               |                                           |                  | 0.4                | 5.0              |                                       | 0.4                      | 3.0              | μA                |
| Input Bias Current                                                                 |                                           |                  | 9.0                | 30               |                                       | 9.0                      | 20               | μA                |
| Input Noise Voltage                                                                | $R_s = 50 \Omega$ , BW = 1 kHz to 10 MHz  |                  | 12                 |                  |                                       | 12                       |                  | μVrms             |
| Input Voltage Range                                                                |                                           | ±1.0             |                    |                  | ±1.0                                  |                          |                  | V                 |
| Common Mode Rejection Ratio<br>Gain 2<br>Gain 2                                    |                                           | 60               | 86<br>60           |                  | 60                                    | 86<br>60                 |                  | dB<br>dB          |
| Supply Voltage Rejection Ratio<br>Gain 2                                           | $\Delta V_{s} = \pm 0.5 V$                | 50               | 70                 |                  | 50                                    | 70                       |                  | dB                |
| Output Offset Voltage<br>Gain 1<br>Gain 2 and Gain 3                               |                                           |                  | 0.6<br>0.35        | 1.5<br>1.5       |                                       | 0.6<br>0.35              | 1.5<br>1.0       | v<br>v            |
| Output Common Mode Voltage                                                         |                                           | 2.4              | 2.9                | 3.4              | 2.4                                   | 2.9                      | 3.4              | V                 |
| Output Voltage Swing                                                               | Single Ended                              | 3.0              | 4.0                |                  | 3.0                                   | 4.0                      |                  | Vpp               |
| Output Sink Current                                                                |                                           | 2.5              | 3.6                |                  | 2.5                                   | 3.6                      |                  | mA                |
| Output Resistance                                                                  |                                           |                  | 20                 |                  |                                       | 20                       |                  | Ω                 |
| Power Supply Current                                                               |                                           |                  | 18                 | 24               |                                       | 18                       | 24               | mA                |
| The Following Specifications App                                                   | ly Over The Operating Temperature Ran     | iges             |                    |                  | · · · · · · · · · · · · · · · · · · · |                          |                  |                   |
| Differential Voltage Gain<br>Gain 1 (Note 2)<br>Gain 2 (Note 3)<br>Gain 3 (Note 4) |                                           | 250<br>80<br>8.0 | 400<br>100<br>10   | 600<br>120<br>12 | 200<br>80<br>8.0                      | 400<br>100<br>10         | 600<br>120<br>12 |                   |
| Input Resistance<br>Gain 1<br>Gain 2<br>Gain 3                                     |                                           | 8.0              | 4.0<br>30<br>250   |                  | 8.0                                   | 4.0<br>30<br>250         |                  | kΩ<br>kΩ<br>kΩ    |
| Input Offset Current                                                               |                                           |                  | 0.4                | 6.0              |                                       | 0.4                      | 5.0              | μA                |
| Input Bias Current                                                                 |                                           |                  | 9.0                | 40               |                                       | 9.0                      | 40               | μΑ                |
| Input Voltage Range                                                                |                                           | ±1.0             |                    | . •              | ±1.0                                  |                          |                  | V                 |




### Am733/733C

| Parameter                                            |                                                           | Am733C |             |            |      |             |            |        |
|------------------------------------------------------|-----------------------------------------------------------|--------|-------------|------------|------|-------------|------------|--------|
| (see definitions)                                    | Conditions                                                | Min.   | Тур.        | Max.       | Min. | Тур.        | Max.       | Units  |
| The Following Specifications Appl                    | y Over The Operating Temperature                          | Ranges |             |            |      |             |            |        |
| Common Mode Rejection Ratio<br>Gain 2                | $V_{cm} = \pm 1 \text{ V}, \text{ f} \le 100 \text{ kHz}$ | 50     | 86          |            | 50   | 86          |            | dB     |
| Supply Voltage Rejection Ratio<br>Gain 2             | $\Delta V_{s} = \pm 0.5 V$                                | 50     | 70          |            | 50   | 70          |            | dB     |
| Output Offset Voltage<br>Gain 1<br>Gain 2 and Gain 3 |                                                           |        | 0.6<br>0.35 | 1.5<br>1.5 |      | 0.6<br>0.35 | 1.5<br>1.2 | V<br>V |
| Output Voltage Swing                                 | Single Ended                                              | 2.8    | 4.0         |            | 2.5  | 4.0         |            | Vpp    |
| Output Sink Current                                  |                                                           | 2.5    | 3.6         |            | 2.2  | 3.6         |            | mA     |
| Power Supply Current                                 |                                                           | -1     |             | 27         |      |             | 27         | mA     |


Notes: 1. Derate metal can package at 6.8 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 100°C.


2. Gain Select pins G1A and G1B connected together. 3. Gain Select pins G2A and G2B connected together. 4. All Gain Select pins open.



### Am733/733C

### PERFORMANCE CURVES






60


50


đВ


1






















60













**Output Voltage Swing** And Sink Current Vs. Supply Voltage









## Voltage Regulators – Section VIII

| Am105/205/305/305A | Voltage Regulator | 8-1 |
|--------------------|-------------------|-----|
| Am723/723C         | Voltage Regulator | 8-5 |

# Am105/205/305/305A


Voltage Regulator

### **Distinctive Characteristics**


- The Am105/205/305/305A are functionally, electrically, and pin-for-pin equivalent to the National LM 105/205/305/305A.
- Output voltage adjustable from 4.5V to 40V.
- Output currents in excess of 10A possible by adding external transistors.

### FUNCTIONAL DESCRIPTION

The Am105/205/305/305A is a positive voltage regulator which can be used in the series, shunt, linear or switching modes of operation. The circuits feature low stand-by current drain, operation under minimum load conditions and an output current capability of up to 20 mA.



 Electrically tested and optically inspected die for assemblers of hybrid products.



Shunt Regulation

REG. OUT

сī

BOOSTER

INREG.

COM

FEE

۵,


с<sub>1</sub> 47рF 2N3740

**≥**11.1kΩ

\$2.44ks2 1%

V<sub>OUT</sub> = -10V 200mA






### LIC-833

### ORDERING INFORMATION

| Part   | Package | Temperature     | Order   |
|--------|---------|-----------------|---------|
| Number | Type    | Range           | Number  |
| Am305A | TO-99   | 0°C to +70°C    | LM305AH |
| Am305  | TO-99   | 0°C to +70°C    | LM305H  |
|        | Dice    | 0°C to +70°C    | LD305   |
| Am205  | TO-99   | –25°C to +85°C  | LM205H  |
| Am105  | TO-99   | –55°C to +125°C | LM105H  |
|        | Dice    | –55°C to +125°C | LD105   |

CONNECTION DIAGRAM Top View

### Metal Can



NOTES: (1) On Metal Can, pin 4 is connected to case.

LIC-835

LIC-834

### Am105/205/305/305A

### MAXIMUM RATINGS

| Input Voltage Range Am105/205/305A    | 50 V            |
|---------------------------------------|-----------------|
| Am305                                 | 40 V            |
| Input-Output Voltage Differential     | 40 V            |
| Internal Power Dissipation (Note 1)   |                 |
| Metal Can (Similar to TO-99)          | 500 mW          |
|                                       | 800 mW          |
| Operating Temperature Range           |                 |
| Am105                                 | -55°C to +125°C |
| Am205                                 | -25°C to +85°C  |
| Am305/305A                            | 0°C to +70°C    |
| Storage Temperature Range             | -65°C to +150°C |
| Lead Temperature (Soldering, 60 sec.) |                 |

| Parameter                               | , <b>TERISTICS</b> $(1_A = 25^{\circ}C)$ unle                                                                                                                                                                                                                                                                                                                                                                          | $T_A = 25^{\circ}C$ unless otherwise specified) ( $T_A = 25^{\circ}C$ unless otherwise specified) ( $T_A = 25^{\circ}C$ |                      |                    |      | am305/               | 4                 |      |                      |                    |                       |
|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|----------------------|--------------------|------|----------------------|-------------------|------|----------------------|--------------------|-----------------------|
| see definitions)                        | Conditions                                                                                                                                                                                                                                                                                                                                                                                                             | Min                                                                                                                     | Тур                  | Мах                | Min  | Тур                  | Max               | Min  | Am205<br>Typ         | Max                | Units                 |
| Input Voltage Range                     |                                                                                                                                                                                                                                                                                                                                                                                                                        | 8.5                                                                                                                     |                      | 40                 | 8.5  |                      | 50                | 8.5  |                      | 50                 | ٧                     |
| Output Voltage Range                    |                                                                                                                                                                                                                                                                                                                                                                                                                        | 4.5                                                                                                                     |                      | 30                 | 4.5  |                      | 40                | 4.5  |                      | 40                 | V                     |
| Input-Output<br>Voltage Differential    |                                                                                                                                                                                                                                                                                                                                                                                                                        | 3.0                                                                                                                     |                      | 30                 | 3.0  |                      | 30                | 3.0  |                      | 30                 | v                     |
| Line Regulation<br>(Note 3)             | $\begin{array}{l} V_{\text{in}} \text{-} V_{\text{out}} \leq 5 \text{ V} \\ V_{\text{in}} \text{-} V_{\text{out}} \geq 5 \text{ V} \end{array}$                                                                                                                                                                                                                                                                        |                                                                                                                         | 0.025<br>0.015       | 0.06<br>0.03       |      | 0.025<br>0.015       | 0.06<br>0.03      |      | 0.025<br>0.015       | 0.06<br>0.03       | %/V<br>%/V            |
| Load Regulation<br>(Note 3)             | $0 \le I_{\odot} \le 12 \text{ mA}$ $R_{SC} = 18 \Omega, T_{A} = 25^{\circ}\text{C}$ $R_{SC} = 15 \Omega, T_{A} = T_{A}(\text{max})$ $R_{SC} = 10 \Omega, T_{A} = T_{A}(\text{max})$ $R_{SC} = 18 \Omega, T_{A} = T_{A}(\text{min})$ $0 \le I_{\odot} \le 45 \text{ mA}$ $R_{SC} = 0 \Omega, T_{A} = 25^{\circ}\text{C}$ $R_{SC} = 0 \Omega, T_{A} = T_{A}(\text{max})$ $R_{SC} = 0 \Omega, T_{A} = T_{A}(\text{max})$ |                                                                                                                         | 0.02<br>0.03<br>0.03 | 0.05<br>0.1<br>0.1 |      | 0.02<br>0.03<br>0.03 | 0.2<br>0.4<br>0.4 |      | 0.02<br>0.03<br>0.03 | 0.05<br>0.1<br>0.1 | %<br>%<br>%<br>%<br>% |
| Feedback Sense Voltage                  |                                                                                                                                                                                                                                                                                                                                                                                                                        | 1.63                                                                                                                    | 1.70                 | 1.81               | 1.55 | 1.70                 | 1.85              | 1.63 | 1.70                 | 1.81               | V                     |
| Ripple Rejection                        | $C_{REF} = 10 \ \mu f, \ f = 120 \ Hz$                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                         | 0.003                | 0.01               |      | 0.003                |                   |      | 0.003                | 0.01               | %/V                   |
| Output Noise Voltage                    | $\begin{array}{l} \text{10 Hz} \leq f \leq \text{10 kHz} \\ \text{C}_{\text{REF}} = \text{0} \\ \text{C}_{\text{REF}} > \text{0.1 } \mu\text{f} \end{array}$                                                                                                                                                                                                                                                           |                                                                                                                         | 0.005<br>0.002       |                    |      | 0.005<br>0.002       |                   |      | 0.005<br>0.002       |                    | %                     |
| Standby Current Drain                   | $V_{in} = 40 V$ $V_{in} = 50 V$                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                         | 0.8                  | 2.0                |      | 0.8                  | 2.0               |      | 0.8                  | 2.0                | mA                    |
| Long Term Stability                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                         | 0.1                  | 1.0                |      | 0.1                  | 1.0               |      | 0.1                  | 1.0                | %                     |
| Temperature Stability                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                         | 0.3                  | 1.0                |      | 0.3                  | 1.0               |      | 0.3                  | 1.0                | %                     |
| Current Limit Sense<br>Voltage (Note 4) |                                                                                                                                                                                                                                                                                                                                                                                                                        | 225                                                                                                                     | 300                  | 375                | 225  | 300                  | 375               | 225  | 300                  | 375                | mV                    |

Notes: 1. Derate Metal Can package at 6.8mW/°C for operation at ambient temperatures above 25°C.


2. These specifications apply over the operating temperature range, for input and output voltages within the ranges given, and for a divider impedance seen by the feedback terminal of  $2k\Omega$ , unless otherwise specified. The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.


3. The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The improvement factor will be roughly equal to the composite current gain of the added transistors.

4. With no external pass transistor.

5. Connect booster output to unregulated input when no external pass transistor is used.

### PERFORMANCE CURVES





Short Circuit Current

-50 -25 0 25 50 75 100 125 150 JUNCTION TEMPERATURE-°C

Supply Voltage Rejection

C<sub>ref</sub> = 0

V<sub>OUT</sub> = 10V T<sub>A</sub> = 25°C +

50

TA

SHORT CIRCUIT CURRENT-mA

40

30

20

10

0.1

0.05

0.02

0.01

0.005

0.002

0.00


C<sub>ref</sub> = 10

f≥120 Hz


2

SUPPLY VOLTAGE REJECTION - %/V


-75




**Optimum Divider Resistance Values** 



Current Limiting Characteristics




**Regulator Dropout Voltage** 




**Transient Response** 

-75: -50 -25 0 25 50 75 100 125 150 JUNCTION TEMPERATURE-°C

0.2




Minimum Output Voltage




Minimum Input Voltage

5 10 20

INPUT-OUTPUT VOLTAGE DIFFERENTIAL- V






# Am723/723C

Description: The Am723 and Am723C monolithic voltage regulators are functionally and electrically equivalent to the Fairchild  $\mu$ A723 and  $\mu$ A723C. Both are available in the hermetic dual-in-line and metal can packages and are pin for pin replacements for the Fairchild  $\mu$ A723 and µA723C.

Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.



### Am723/723C

### MAXIMUM RATINGS


| Pulse Voltage from V <sup>+</sup> to V <sup>-</sup> (50 msec) | 50 V                            |
|---------------------------------------------------------------|---------------------------------|
| Continuous Voltage from V <sup>+</sup> to V <sup>-</sup>      | 40 V                            |
| Input-Output Voltage Differential                             | 40 V                            |
| Maximum Output Current                                        | 150 mA                          |
| Current from V <sub>z</sub>                                   | 25 mA                           |
| Current from V <sub>REF</sub>                                 | 15 mA                           |
| Internal Power Dissipation (Note 1)<br>Metal Can<br>DIP       | 850 mW<br>900 mW                |
| Operating Temperature Range<br>Am 723C<br>Am 723              | 0°C to +70°C<br>−55°C to +125°C |
| Storage Temperature Range                                     | -65°C to +150°C                 |
| Lead Temperature (Soldering, 60 sec.)                         | 300°C                           |

### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 2)

| Parameter                                            |                                                     | Α    | m723  | С     |      | Am723 | 3     |                    |
|------------------------------------------------------|-----------------------------------------------------|------|-------|-------|------|-------|-------|--------------------|
| (see definitions)                                    | Conditions                                          | Min  | Тур   | Max   | Min  | Тур   | Max   | Units              |
| Line Regulation                                      | $V_{\rm IN} = 12$ V to $V_{\rm IN} = 15$ V          |      | 0.01  | 0.1   |      | 0.01  | 0.1   | % V <sub>OUT</sub> |
| (Note 3)                                             | $V_{IN} = 12 V$ to $V_{IN} = 40 V$                  |      | 0.1   | 0.5   |      | 0.02  | 0.2   | % V <sub>out</sub> |
| Load Regulation (Note 3)                             | $I_L = 1 \text{ mA to } I_L = 50 \text{ mA}$        |      | 0.03  | 0.2   |      | 0.03  | 0.15  | % V <sub>OUT</sub> |
| Ripple Rejection                                     | $f = 50 \text{ Hz to } 10 \text{ kHz}, C_{REF} = 0$ |      | 74    |       |      | 74    |       | dB                 |
|                                                      | $f = 50$ Hz to 10 kHz, $C_{REF} = 5 \mu F$          |      | 86    |       |      | 86    |       | dB                 |
| Short Circuit Current Limit                          | $R_{SC} = 10 \Omega, V_{OUT} = 0$                   |      | 65    |       |      | 65    |       | mA                 |
| Reference Voltage                                    |                                                     | 6.80 | 7.15  | 7.50  | 6.95 | 7.15  | 7.35  | V                  |
| Output Noise Voltage                                 | BW = 100 Hz to 10 kHz, $C_{REF} = 0$                |      | 20    |       |      | 20    |       | μV <sub>rms</sub>  |
|                                                      | BW = 100 Hz to 10 kHz, $C_{REF} = 5 \mu F$          |      | 2.5   |       |      | 2.5   |       | μV <sub>rms</sub>  |
| Long Term Stability                                  |                                                     |      | 0.1   |       |      | 0.1   |       | %/1000 hrs         |
| Standby Current Drain                                | $I_L = 0, V_{IN} = 30 V$                            |      | 2.3   | 4.0   |      | 2.3   | 3.5   | mA                 |
| Input Voltage Range                                  |                                                     | 9,5  |       | 40    | 9.5  |       | 40    | V                  |
| Output Voltage Range                                 |                                                     | 2.0  |       | 37    | 2.0  |       | 37    | V                  |
| Input-Output Voltage Differential                    |                                                     | 3.0  |       | 38    | 3.0  |       | 38    | V                  |
| The Following Specifications App                     | ly Over The Operating Temperature Rang              | ges  |       |       |      |       |       |                    |
| Line Regulation                                      | $V_{IN} = 12 V \text{ to } V_{IN} = 15 V$           |      |       | 0.3   |      |       | 0.3   | % V <sub>OUT</sub> |
| Load Regulation                                      | $I_L = 1 \text{ mA to } I_L = 50 \text{ mA}$        |      |       | 0.6   |      |       | 0.6   | % V <sub>OUT</sub> |
| Average Temperature<br>Coefficient of Output Voltage |                                                     |      | 0.003 | 0.015 |      | 0.002 | 0.015 | %/°C               |


Notes: 1. Derate Metal Can package at 6.8 mW/<sup>o</sup>C for operation at ambient temperatures above 25°C and Dual-In-Line package at 9 mW/<sup>o</sup>C for operation at ambient temperatures above 50°C.
 2. Unless otherwise specified, T<sub>A</sub> = 25°C, V<sub>IN</sub> = V+ = V<sub>C</sub> = 12 V, V- = 0 V, V<sub>out</sub> = 5 V, I<sub>L</sub> = 1 mA, R<sub>SC</sub> = 0, C<sub>I</sub> = 100 pF, C<sub>REF</sub> = 0 and divider impedance as seen by error amplifier ≤10 kΩ when connected as shown in Fig. 3.
 3. The load & line range to the second secon


3. The load & line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.



LIC-841

### Am723/723C





## Section IX


| Package Outlines                                                      | 9-1  |
|-----------------------------------------------------------------------|------|
| Glossary                                                              | 9-5  |
| AMD Field Sales Offices, Sales Representatives, Distributor Locations | 9-10 |


## PACKAGE OUTLINES


### METAL CAN PACKAGES

H-10-1


H-8-1







G-12-1



| Parameters     | н    | -8-1 | H-   | 10-1 | G-12-1 |      |  |
|----------------|------|------|------|------|--------|------|--|
| rarameters     | Min. | Max. | Min. | Max. | Min.   | Max. |  |
| A              | .165 | .185 | .165 | .185 | .155   | .180 |  |
| e              | .185 | .215 | .215 | .245 | .390   | .410 |  |
| e1             | .090 | .110 | .105 | .125 | .090   | .110 |  |
| F              | .013 | .033 | .013 | .033 | .020   | .030 |  |
| k              | .027 | .034 | .027 | .034 | .024   | .034 |  |
| k1             | .027 | .045 | .027 | .045 | .024   | .038 |  |
| L              | .500 | .570 | .500 | .610 | .500   | .600 |  |
| L1             |      | .050 |      | .050 |        |      |  |
| L <sub>2</sub> | .250 |      | .250 |      |        |      |  |
| α              | 45°  | BSC  | 36°  | BSC  | 45°    |      |  |
| φb             | .016 | .019 | .016 | .019 |        |      |  |
| $\phi$ b1      | .016 | .021 | .016 | .021 | .016   | .021 |  |
| φD             | .350 | .370 | .350 | .370 | .590   | .610 |  |
| φD1            | .305 | .335 | .305 | .335 | .540   | .560 |  |
| φ <b>D</b> 2   | .120 | .160 | .120 | .160 | .390   | .410 |  |
| Q              | .015 | .045 | .015 | .045 |        |      |  |


Notes: 1. Standard lead finish is bright acid tin plate or gold plate.

 φb applies between L<sub>1</sub> and L<sub>2</sub>. φb<sub>1</sub> applies between L<sub>1</sub> and 0.500" beyond reference plane.


9-1

### PACKAGE OUTLINES (Cont.)


P-8-1 8-LEAD MOLDED DUAL-IN-LINE




P-16-1 16-LEAD MOLDED DUAL-IN-LINE




P-24-1 24-LEAD MOLDED DUAL-IN-LINE



P-20-1 20-LEAD MOLDED DUAL-IN-LINE




P-28-1 28-LEAD MOLDED DUAL-IN-LINE




**DIMENSIONS** (inches)

|                | P-8-1 |      | P-14-1 |      | P-16-1 |      | P-20-1 |       | P-24-1 |       | P-28-1 |       |
|----------------|-------|------|--------|------|--------|------|--------|-------|--------|-------|--------|-------|
| Parameters     | Min.  | Max. | Min.   | Max. | Min.   | Max. | Min.   | Max.  | Min.   | Max.  | Min.   | Max.  |
| Α              | .150  | .200 | .150   | .200 | .150   | .200 | .150   | .200  | .170   | .215  | .150   | .200  |
| b              | .015  | .022 | .015   | .020 | .015   | .020 | .015   | .020  | .015   | .020  | .015   | .020  |
| b <sub>1</sub> | .055  | .065 | .055   | .065 | .055   | .065 | .055   | .065  | .055   | .065  | .055   | .065  |
| c              | .009  | .011 | .009   | .011 | .009   | .011 | .009   | .011  | .009   | .011  | .009   | .011  |
| D              | .375  | .395 | .745   | .775 | .745   | .775 | 1.010  | 1.050 | 1.240  | 1.270 | 1.450  | 1.480 |
| E              | .240  | .260 | .240   | .260 | .240   | .260 | .250   | .290  | .515   | .540  | .530   | .550  |
| E <sub>2</sub> | .310  | .385 | .310   | .385 | .310   | .385 | .310   | .385  | .585   | .700  | .585   | .700  |
| e              | .090  | .110 | .090   | .110 | .090   | .110 | .090   | .110  | .090   | .110  | .090   | .110  |
| L              | .125  | .150 | .125   | .150 | .125   | .150 | .125   | .150  | .125   | .160  | .125   | .160  |
| Q              | .015  | .060 | .015   | .060 | .015   | .060 | .015   | .060  | .015   | .060  | .015   | .060  |
| S <sub>1</sub> | .010  | .030 | .040   | .065 | .010   | .040 | .025   | .055  | .035   | .065  | .040   | .070  |


### PACKAGE OUTLINES (Cont.)




D-16-1 16-LEAD HERMETIC DUAL-IN-LINE




D-24-1 24-LEAD HERMETIC DUAL-IN-LINE




D-20-1 20-LEAD HERMETIC DUAL-IN-LINE





D-28-1 28-LEAD HERMETIC DUAL-IN-LINE




### **DIMENSIONS** (inches)

| Parameters     | D-8-1 |      | D-14-1 |      | D-14-3<br>(Note 2) |      | D-16-1 |      | D-20-1 |      | D-24-1 |       | D-28-1 |       |
|----------------|-------|------|--------|------|--------------------|------|--------|------|--------|------|--------|-------|--------|-------|
|                | Min.  | Max. | Min.   | Max. | Min.               | Max. | Min.   | Max. | Min.   | Max. | Min.   | Max.  | Min.   | Max.  |
| Α              | .130  | .200 | .130   | .200 | .100               | .200 | .130   | .200 | .140   | .220 | .150   | .225  | .150   | .225  |
| b              | .016  | .020 | .016   | .020 | .015               | .023 | .016   | .020 | .016   | .020 | .016   | .020  | .016   | .020  |
| b <sub>1</sub> | .050  | .070 | .050   | .070 | .030               | .070 | .050   | .070 | .050   | .070 | .045   | .065  | .045   | .065  |
| c              | .009  | .011 | .009   | .011 | .008               | .011 | .009   | .011 | .009   | .011 | .009   | .011  | .009   | .012  |
| D              | .370  | .400 | .745   | .785 | .660               | .785 | .745   | .785 | .935   | .970 | 1.230  | 1.285 | 1.440  | 1.490 |
| E              | .240  | .285 | .240   | .285 | .230               | .265 | .240   | .310 | .245   | .285 | .510   | .545  | .510   | .545  |
| E <sub>1</sub> | .300  | .320 | .290   | .320 | .290               | .310 | .290   | .320 | .290   | .320 | .600   | .620  | .600   | .620  |
| e              | .090  | .110 | .090   | .110 | .090               | .110 | .090   | .110 | .090   | .110 | .090   | .110  | .090   | .110  |
| L              | .125  | .150 | .125   | .150 | .100               | .150 | .125   | .150 | .125   | .150 | .120   | .150  | .125   | .150  |
| Q              | .015  | .060 | .015   | .060 | .020               | .080 | .015   | .060 | .015   | .060 | .015   | .060  | .015   | .060  |
| S <sub>1</sub> | .004  |      | .010   |      | .020               |      | .005   |      | .005   |      | .010   |       | .010   |       |
| α              | - 3°  | 13°  | 3°     | 13°  | 3°                 | 13°  | 3°     | 13°  | 3°     | 13°  | 3°     | 13°   | 3°     | 13°   |




### PACKAGE OUTLINES (Cont.)




F-16-1 16-LEAD CERPAK




F-24-1 24-LEAD CERPAK



F-20-1 20-LEAD CERPAK D



F-28-2 28-LEAD FLAT PACKAGE



### **DIMENSIONS** (inches)

| Devemeters     | F-10-1 |      | F-10-2 |      | F-1  | F-14-1 |      | F-16-1 |      | F-20-1 |      | 24-1 | F-28-1 |       |
|----------------|--------|------|--------|------|------|--------|------|--------|------|--------|------|------|--------|-------|
| Parameters     | Min.   | Max. | Min.   | Max. | Min. | Max.   | Min. | Max.   | Min. | Max.   | Min. | Max. | Min.   | Max.  |
| A              | .045   | .080 | .045   | .080 | .045 | .080   | .045 | .085   | .045 | .085   | .050 | .090 | .045   | .080  |
| b              | .015   | .019 | .012   | .019 | .015 | .019   | .015 | .019   | .015 | .019   | .015 | .019 | .015   | .019  |
| C              | .004   | .006 | .003   | .006 | .004 | .006   | .004 | .006   | .004 | .006   | .004 | .006 | .003   | .006  |
| D              | .230   | .255 | .235   | .275 | .230 | .255   | .370 | .425   | .490 | .520   | .580 | .620 | .360   | .410  |
| D <sub>1</sub> |        |      |        | .275 |      |        |      |        |      |        |      |      |        | .410  |
| E              | .240   | .260 | .240   | .260 | .240 | .260   | .245 | .285   | .245 | .285   | .360 | .385 | .360   | .410  |
| E <sub>1</sub> |        | .275 |        | .280 |      | .275   |      | .290   |      | .290   |      | .410 |        | .410  |
| c              |        | .055 | .045   | .055 | .045 | .055   | .045 | .055   | .045 | .055   | .045 | .055 | .045   | .055  |
| L              | .300   | .370 | .300   | .370 | .300 | .370   | .300 | .370   | .300 | .370   | .265 | .320 | .270   | .320  |
| L <sub>1</sub> | .920   | .980 | .920   | .980 | .920 | .980   | .920 | .980   | .920 | .980   | .920 | .980 | .955   | 1.000 |
| Q              | .010   | .040 | .010   | .040 | .010 | .040   | .020 | .040   | .020 | .040   | .020 | .040 | .010   | .040  |
| S <sub>1</sub> | .005   |      | .005   |      | .005 |        | .005 |        | .005 |        | .005 |      | 0      |       |

|                                   | GLOSSARY                                                                                                                                                                                                           |
|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ∆I <u>os</u> /∆t <sub>a</sub>     | Average Temperature Coefficient of Input Offset Current – The ratio of the change in input offset current, over the operating temperature range, to the operating temperature range. ( $pA/^{\circ}C$ )            |
| ∆v <sub>os</sub> /∆t <sub>a</sub> | Average Temperature Coefficient of Input Offset Voltage – The ratio of the change in input offset voltage, over the operating temperature range, to the operating temperature range. ( $\mu V/^{\circ} C$ )        |
| BW                                | Bandwidth – The frequency at which the gain of the device is 3 dB below its low frequency value.                                                                                                                   |
| CS                                | Channel Separation – The log of the ratio of the input of an undriven amplifier to the output of an adjacent driven amplifier. (dB)                                                                                |
| Vонс                              | Clamped Output High Voltage – The voltage potential necessary to turn on (forward bias) the clamping diode on the output pin. (V)                                                                                  |
| VOLC                              | Clamped Output Low Voltage – The voltage potential necessary to turn off (reverse bias) the clamping diode on the output pin. (V)                                                                                  |
| fclock                            | <b>Clock Frequency</b> – The reciprocal of the clock period; the clock repetition rate.                                                                                                                            |
|                                   | Clock Input, Amplitude – The peak amplitude of the clock signal.                                                                                                                                                   |
| tPW                               | Clock Input, Width – The time duration of the clock pulse.                                                                                                                                                         |
|                                   | <b>Common Mode Gain</b> – The ratio of the output voltage change to the input common mode voltage producing that change.                                                                                           |
|                                   | <b>Common Mode Input Overload Recovery Time</b> – The time delay between removal of an input common mode vol-<br>tage outside the input common mode range, and resumption of normal device operation. (ns)         |
|                                   | Common Mode Input Resistance – The value of resistance with respect to a common mode signal, seen when looking into both inputs. ( $\Omega$ )                                                                      |
|                                   | <b>Common Mode Input Voltage Swing</b> — The peak value of the common mode input voltage at which the device will operate in a linear fashion. (V)                                                                 |
|                                   | <b>Common Mode Output Voltage</b> — The output voltage resulting from the application of a voltage common to both inputs and the average of the two output voltages of a differential output amplifier. (V)        |
| CMRR                              | Common Mode Rejection Ratio $-$ The ratio of the change in input offset voltage to the total change in common mode voltage producing it. (dB)                                                                      |
| VCM                               | <b>Common Mode Voltage</b> – The arithmetic mean of the voltage present at the differential inputs with respect to the device ground reference. (V)                                                                |
| td                                | Delay Time – See Propagation Delay. (ns)                                                                                                                                                                           |
|                                   | Differential Input Bias Current – The current required in the differential input stage to bias the stage into oper-<br>ation.                                                                                      |
|                                   | Differential Input Capacitance – The effective capacitance between the two inputs, operating open loop.                                                                                                            |
|                                   | Differential Input Impedance – The impedance seen looking between the input terminals.                                                                                                                             |
|                                   | <b>Differential Input Offset Current</b> – The difference in currents required by the transistors in the input stage to bias the input stage to its quiescent operation point.                                     |
|                                   | Differential Input Overload Recovery Time – The time delay between removal of a differential input voltage that exceeds the differential input voltage operating range, and resumption of normal device operation. |
|                                   | Differential Input Resistance – The effective resistance between the two inputs, operating open loop.                                                                                                              |
|                                   | Differential Input Threshold Voltage – The voltage difference between the + and – inputs required to guarantee the output logic state.                                                                             |
|                                   | Differential Input Voltage Range – The range of voltage applied between the input terminals for which operation remains within specifications.                                                                     |
|                                   | Differential Load Rejection – The ratio of the change in input offset voltage to the change in differential load current.                                                                                          |
|                                   | Differential Output Resistance – The resistance measured between the two output terminals.                                                                                                                         |
|                                   | Differential Output Voltage Swing — The peak differential output voltage that can be obtained without clipping the output voltage waveform.                                                                        |
|                                   | Differential Voltage Gain – The ratio of the change in differential output voltage to the change in differential input voltage.                                                                                    |
| VDO                               | Dropout Voltage – The input-output voltage differential that causes the output voltage to decrease by 5% of its initial value. (V)                                                                                 |
|                                   |                                                                                                                                                                                                                    |

9

|                                | GLOSSARY (Cont.)                                                                                                                                                                                                                                                                                                                                                              |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| tZH                            | Enable HIGH The delay time from a control input change to the three-state output high-impedance to HIGH-<br>level transition.                                                                                                                                                                                                                                                 |
| ťZL                            | Enable LOW — The delay time from a control input change to the three-state output high-impedance to LOW-level transition.                                                                                                                                                                                                                                                     |
| in                             | Equivalent Input Noise Current – The input noise current that would reproduce the noise seen at the output if all amplifier noise sources were set to zero and the source impedances were large compared to the optimum source impedance. (pA/ $\sqrt{Hz}$ )                                                                                                                  |
| <sup>e</sup> n                 | Equivalent Input Noise Voltage – The input noise voltage that would reproduce the noise seen at the output if all amplifier noise sources and the source resistances were set to zero. ( $nV/\sqrt{Hz}$ )                                                                                                                                                                     |
| tf                             | Fall Time – The time required for the signal to fall from 90% to 10% of its output value into a specified load network. (ns)                                                                                                                                                                                                                                                  |
|                                | Feedback Capacitance – The effective value of the capacitive coupling from output to input.                                                                                                                                                                                                                                                                                   |
| V <sub>sense</sub>             | Feedback Sense Voltage – The voltage measured on the feedback terminal of the regulator, with respect to ground, when the device is operating in regulation. (V)                                                                                                                                                                                                              |
|                                | Frequency Response — The frequency at which the output drops to 0.707 of its low frequency value.                                                                                                                                                                                                                                                                             |
| ft                             | Gain Bandwidth Product – The frequency at which the small signal ac gain of the device reduces to unity. (MHz)                                                                                                                                                                                                                                                                |
| н                              | HIGH – Applying to a HIGH voltage level.                                                                                                                                                                                                                                                                                                                                      |
| hfe                            | High Frequency Current Gain – The small signal ac current gain at a specified frequency.                                                                                                                                                                                                                                                                                      |
| tHZ                            | HIGH to Disable – The delay time from a control input change to the three-state output HIGH-level to high-<br>impedance transition (measured at 0.5V change).                                                                                                                                                                                                                 |
| th                             | Hold Time – The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.                                                                                                                                                                                                                                   |
| ΔV <sub>TH</sub>               | Hysteresis – The voltage difference between the switching points of the device. See Lower Input Threshold Vol-<br>tage and Upper Input Threshold Voltage.                                                                                                                                                                                                                     |
| I                              | Input.                                                                                                                                                                                                                                                                                                                                                                        |
| IBIAS                          | Input Bias Current – The average of the two input currents with no signal applied. (nA or pA)<br>Input Bias Current Drift – The change in input bias current with temperature supply voltage, or time. ( $\Delta I_{BIAS}/\Delta T$ , $\Delta V_S$ , $\Delta t$ )                                                                                                             |
| CIN                            | Input Capacitance The equivalent capacitance of either input with the other input grounded. (pF)                                                                                                                                                                                                                                                                              |
| VIH                            | Input HIGH Voltage — The range of input voltages that represents a logic HIGH in the system.                                                                                                                                                                                                                                                                                  |
| VC                             | Input Clamp Diode Voltage — The most negative voltage at an input when 18 mA is forced out of that input term-<br>inal. This parameter guarantees the integrity of the input diode which is intended to clamp negative ringing at the input terminal.                                                                                                                         |
| CMVR                           | Input Common Mode Voltage Range – The range of common mode input voltage over which the device will oper-<br>ate within specifications. (V)                                                                                                                                                                                                                                   |
| IIN                            | Input Current – The current flowing into the input with a specified voltage applied to the input.                                                                                                                                                                                                                                                                             |
|                                | Input Current at Maximum Input Voltage — The current into a TTL or DTL input with the absolute maximum allowed input voltage applied to the input.                                                                                                                                                                                                                            |
| ١ <sub>F</sub>                 | Input Forward Current – See Input LOW Current.                                                                                                                                                                                                                                                                                                                                |
| Чн                             | Input HIGH Current – The current flowing out of an input when a specified LOW voltage is applied.                                                                                                                                                                                                                                                                             |
| ⊻ін                            | Input HIGH Voltage – The range of input voltages that represents a logic HIGH in the system.                                                                                                                                                                                                                                                                                  |
|                                | Input Latch Voltage – See Input Clamp Diode Voltage.                                                                                                                                                                                                                                                                                                                          |
| հե                             | Input LOW Current – The current flowing out of an input when a specified LOW voltage is applied.                                                                                                                                                                                                                                                                              |
| VIL                            | Input LOW Voltage – The range of input voltages that represents a logic LOW in the system.                                                                                                                                                                                                                                                                                    |
|                                | Input Noise Voltage — The rms noise voltage present at the amplifier output divided by the gain of the amplifier, measured with the inputs connected to ground through a low resistance.(en)                                                                                                                                                                                  |
| IOS                            | Input Offset Current — The difference in current into the two input terminals with the output voltage at zero. In a comparator, it is the difference between the two input currents with the output at the logic threshold voltage. Also, it is defined as the difference in input currents required to give equal output currents from a matched pair of devices. (nA or pA) |
| ∆I <sub>OS</sub> /∆T<br>∆V, ∆t | Input Offset Current Drift – The change in input offset current produced with time, voltage or temperature. $\Delta V$ , $\Delta t$ (pA/°C, V, s)                                                                                                                                                                                                                             |
| v <sub>os</sub>                | Input Offset Voltage - The voltage applied between the input terminals to obtain zero output voltage. In Compar-                                                                                                                                                                                                                                                              |

|                                 | GLOSSARY (Cont.)                                                                                                                                                                                                                               |
|---------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                 | ators, it is the voltage applied to the input terminals to give the logic threshold voltage at the output. It is also de<br>fined as the input voltage differential required to give equal output currents from a matched pair of devices. (mV |
| ΔV <sub>OS</sub> /ΔT,<br>ΔV, Δt | Input Offset Voltage Drift – The change in input offset voltage with time, voltage or temperature. ( $\mu$ V/°C, V, s                                                                                                                          |
|                                 | Input-Output Voltage Differential - The voltage range between the unregulated input voltage and the regulated output voltage in which a regulator operates within specifications.                                                              |
| RIN                             | Input Resistance – The equivalent resistance seen looking into either input terminal with the other terminal grounded. (M $\Omega$ )                                                                                                           |
| IR                              | Input Reverse Current – See Input HIGH Current. (µA)                                                                                                                                                                                           |
|                                 | Input to Output Delay – See Propagation Delay.                                                                                                                                                                                                 |
| VIN                             | Input Voltage – The voltage potential between the input terminal and the device ground reference. (V)                                                                                                                                          |
| VIN(MIN)                        | Input Voltage (Min) – The minimum voltage required to bias the reference to specification limits. (V)                                                                                                                                          |
| VIN                             | Input Voltage Range - The range of voltage on an input terminal over which the device operates as specified. (V                                                                                                                                |
|                                 | Large Signal Voltage Gain – The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.                                                                                       |
| Δνουτ/Δνιν                      | Line Regulation – The change in output voltage for a specified change in input voltage. (mV or %)                                                                                                                                              |
|                                 | Linearity – The deviation of the characteristic from a straight line.                                                                                                                                                                          |
| Δνουτ/ΔΙτ                       | Load Regulation – The change in output voltage for a specified change in load current. (mV or %)                                                                                                                                               |
| L                               | LOW – Applying to a LOW voltage level.                                                                                                                                                                                                         |
| tLZ                             | LOW to Disable – The delay time from a control input change to the three-state output LOW-level to high-im pedance transition (measured at 0.5V change).                                                                                       |
| VILMAX                          | Maximum input LOW voltage – The maximum allowed input LOW in a system. This value represents the guarant teed input LOW threshold for the device.                                                                                              |
| VIHMIN                          | Minimum input HIGH Voltage – The minimum allowed input HIGH in a logic system. This value represents th guaranteed input HIGH threshold for the device.                                                                                        |
| V <sub>T</sub> _                | Negative-going Threshold Voltage – The input voltage of a variable threshold device that is interpreted as a VI as the input transition falls from above $V_{T+(MAX)}$                                                                         |
|                                 | Negative Current – Current flowing out of the device.                                                                                                                                                                                          |
| NF                              | Noise Figure – The ratio of the input signal-to-noise ratio to the output signal-to-noise ratio. Usually expressed a common log. (dB)                                                                                                          |
|                                 | 1/F Noise The noise measured at a specified low frequency below the frequency range where the device nois spectrum is essentially flat. (nV)                                                                                                   |
| AVOL                            | <b>Open Loop Voltage Gain</b> — The ratio of the output signal voltage to the differential input signal voltage, with ne feedback applied. (dB or $V/mV$ )                                                                                     |
|                                 | Oscillator Control Sensitivity - The ratio of the change in oscillator frequency to the change in control voltag causing it.                                                                                                                   |
|                                 | Oscillator Pull-In Range – The range of free-running frequency over which the oscillator is locked to the incomin signal.                                                                                                                      |
| 0                               | Output.                                                                                                                                                                                                                                        |
|                                 | Output Common Mode Voltage – The arithmetic mean of the two output voltages for devices with differentia outputs.                                                                                                                              |
| юн                              | Output High Current – The current flowing out of an output which is in the HIGH state.                                                                                                                                                         |
| Vон                             | Output HIGH Voltage – The minimum voltage at an output terminal for the specified output current $I_{OH}$ and a the minimum value of $V_{CC}$ .                                                                                                |
| VOL                             | Output Low Voltage – The maximum voltage at an output terminal sinking the maximum specified load curren $I_{OL}$ and at the minimum value of $V_{CC}$ .                                                                                       |
| zo                              | Output Impedance – The equivalent impedance seen looking into the output terminal. ( $\Omega$ )                                                                                                                                                |
|                                 | Output Leakage Current – The leakage current into the output transistor at the specified output voltage potentiated or encounter $(uA)$                                                                                                        |
| ICEX                            | for uncommitted or open-collector outputs. (μA)                                                                                                                                                                                                |

## GLOSSARY (Cont.)

| eno             | <b>Output Noise Voltage</b> – The rms value of the noise voltage measured at the output with constant load current and no input ripple. ( $\mu$ V)                                                                                                                                           |
|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| IOZH            | <b>Output Off Current HIGH</b> – The current flowing into a disabled 3-state output with a specified HIGH output vol-<br>tage applied.                                                                                                                                                       |
| IOZL            | <b>Output Off Current LOW</b> – The current flowing out of a disabled 3-state output with a specified LOW output vol-<br>tage applied.                                                                                                                                                       |
|                 | Output Offset Voltage – The voltage difference between the two outputs with both inputs grounded.                                                                                                                                                                                            |
| RO              | Output Resistance – The small signal ac resistance seen looking into the output with no feedback applied and the output dc voltage near zero. For comparators, it is the resistance seen looking into the output with the dc output level at the logic threshold. ( $\Omega$ )               |
|                 | Output Saturation Voltage - The dc voltage between output and ground in the saturated condition.                                                                                                                                                                                             |
| ISC             | <b>Output Short Circuit Current</b> – The current flowing out of an output which is in the HIGH state when that output is short circuited to ground (or other specified potential).                                                                                                          |
| ISINK           | Output Sink Current – The maximum current into the collector of an open-collector device. (mA)                                                                                                                                                                                               |
| Vouт            | Output Voltage – The voltage present at the output terminal referred to ground. (V)                                                                                                                                                                                                          |
| ∆νουτ           | Output Voltage Range – The range of output voltages over which the specifications apply. (V)                                                                                                                                                                                                 |
| ±Vout           | <b>Output Voltage Swing</b> – The peak output voltage swing, referred to zero, that can be obtained wihtout clipping the output voltage waveform. (V)                                                                                                                                        |
|                 | <b>Overshoot</b> — The difference between the peak amplitude of the output and the final value of the output divided by the output times 100%. (%)                                                                                                                                           |
| IOUT(Pk)        | Peak Output Current – The maximum current delivered by the device for a period too short for thermal protection to be activated. (A)                                                                                                                                                         |
|                 | Phase Margin $-$ The difference between 180 $^{\circ}$ and the phase shift at the frequency where the open loop gain equals unity.                                                                                                                                                           |
| V <sub>T+</sub> | Positive-going Threshold Voltage — The input voltage of a variable threshold device that is interpreted as a $V_{IH}$ as the input transition rises from below $V_{T-(MIN)}$ .                                                                                                               |
| tPW             | Pulse Width — The time between the leading and trailing edges of a pulse.                                                                                                                                                                                                                    |
|                 | <b>Power Bandwidth</b> The maximum frequency at which the maximum output can be maintained without significant distortion.                                                                                                                                                                   |
|                 | Power Consumption – The dc power required to operate the device under no load conditions.                                                                                                                                                                                                    |
| PD(MAX)         | Power Dissipation (Max) — The maximum power that can be dissipated in the device with a given heat sink beyond which the device may not perform to specification. (mW)                                                                                                                       |
| I <sub>SS</sub> | Power Supply Current – The current required from the power supply to operate the amplifier with no load and no signal applied. (mA)                                                                                                                                                          |
| PSRR            | <b>Power Supply Rejection Ratio</b> – The ratio of the change in input offset voltage to the change in power supply voltage producing it. $(\mu V/V)$                                                                                                                                        |
|                 | Power Supply Sensitivity The ratio of the change of a specified parameter to the change in supply voltage.                                                                                                                                                                                   |
| t <sub>pd</sub> | Propagation Delay – The time interval between application of an input voltage step and its arrival at the output.                                                                                                                                                                            |
| IQ              | Quiescent Current – That part of a regulator input current that is not delivered to the load. (mA)                                                                                                                                                                                           |
|                 | Quiescent Output Current — The output current with no signal applied to the input.                                                                                                                                                                                                           |
| IREF            | Reference (Control) Current – The current drawn or supplied by the reference (control) terminal. ( $\mu A$ )                                                                                                                                                                                 |
| VREF            | Reference Voltage – The output of the reference amplifier measured with respect to the negative supply. (V)                                                                                                                                                                                  |
| IRIN            | <b>Response Control Input Current</b> – The current flowing out of the response control pin that is available to charge the response control capacitor.                                                                                                                                      |
| tresp           | <b>Response Time</b> — The interval between the application of an input step function and the time when the output voltage crosses the logic threshold level. (ns)                                                                                                                           |
| t <sub>rr</sub> | Reverse Recovery Time — The time taken for the reverse recovery current to fall to a specified value after removal of the reverse bias under specified conditions. (ns)                                                                                                                      |
| <sup>t</sup> R  | <b>Release Time</b> – The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time). |

|                  | GLOSSARY (Cont.)                                                                                                                                                                                                                                                                                          |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                  | Ripple Rejection — The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.<br>(dB)                                                                                                                                                                                  |
| tr               | <b>Rise Time</b> – The time interval required for a signal to rise from 10% to 90% of its final amplitude. (ns or $\mu$ s)                                                                                                                                                                                |
|                  | Settling Time — The time from a step change of input to the time the corresponding output settles to within a specified percentage of the final value. (ns)                                                                                                                                               |
| ts               | Set-up Time — The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.                                                                                                                                     |
|                  | Short-Circuit Current Limit – The output current of a regulator with the output shorted to common (ground). (mA)                                                                                                                                                                                          |
|                  | Short-Circuit Load Current – The maximum output current which the device will provide into a short-circuit.                                                                                                                                                                                               |
| SR               | Slew Rate – The maximum rate of change of output under large signal conditions. (V/ $\mu$ s)                                                                                                                                                                                                              |
|                  | Standby Current Drain – The supply current drawn by a regulator with no output load and no reference voltage load (see Quiescent Current).                                                                                                                                                                |
| ts               | Storage Time – The propagation delay due to stored charge in the transistor. (ns)                                                                                                                                                                                                                         |
|                  | Strobe Activation Voltage – The voltage applied to the strobe terminal beyond which the device does not respond to the conditions at the input terminals. (V)                                                                                                                                             |
| IStrobe          | Strobe Current – The maximum current taken by the strobe terminal during activation. ( $\mu A$ )                                                                                                                                                                                                          |
|                  | Strobe Release Time – The time required for the outputs to rise to the logic threshold voltage after the strobe terminal has been activated.                                                                                                                                                              |
|                  | Strobed Output Level — The dc output voltage, independant of input voltage, with the voltage on the strobe ter-<br>minal in excess of the strobe activation voltage. (V)                                                                                                                                  |
| ICC              | Supply Current – The current flowing into the V <sub>CC</sub> supply terminal of a circuit with the specified input condi-<br>tions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation.                                                              |
|                  | Supply Regulation – The change in internal device supply voltage for a specified change in external power supply voltage.                                                                                                                                                                                 |
| Vcc              | Supply Voltage – The range of power supply voltage over which the device is guaranteed to operate within the specified limits.                                                                                                                                                                            |
|                  | Supply Voltage Rejection Ratio – See Power Supply Rejection Ratio.                                                                                                                                                                                                                                        |
|                  | Switching Speed – See Propagation Delay.                                                                                                                                                                                                                                                                  |
| <sup>t</sup> PLH | The propagation delay time from an input change to an output LOW-to-HIGH transition.                                                                                                                                                                                                                      |
| tPHL.            | The propagation delay time from an input change to an output HIGH-to-LOW transition.                                                                                                                                                                                                                      |
|                  | Temperature Coefficient – See Average Temperature Coefficient of specific parameter.                                                                                                                                                                                                                      |
| Δνουτ/Δτα        | Temperature Stability – The percentage change in output voltage over a specified ambient temperature range $(V/^{\circ}C)$                                                                                                                                                                                |
|                  | <b>Terminating Resistance</b> – The resistance normally used to provide a termination to a transmission line.                                                                                                                                                                                             |
| Vтн              | Threshold Voltage – The input voltage at which the output logic level changes state. (V)                                                                                                                                                                                                                  |
| fMAX             | <b>Toggle Frequency/Operating Frequency</b> – The maximum rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device may cease to function.                                                                                                                       |
| THD              | <b>Total Harmonic Distortion</b> – The rms value of the harmonic content of a signal expressed as a percentage of the rms value of its fundamental.<br><b>Transient Response</b> – The closed loop step function response of the circuit under small signal conditions.                                   |
|                  | Transition Time, HIGH to LOW Output – See Fall Time.<br>Transition Time, LOW to HIGH Output – See Rise Time.                                                                                                                                                                                              |
| tPHL             | Turn-on Time – See Propagation Delay Time, HIGH to LOW Output. (ns)                                                                                                                                                                                                                                       |
| ft               | Unity Gain Bandwidth – The frequency at which the open loop gain is reduced to unity. (MHz)                                                                                                                                                                                                               |
| VTH+             | <b>Upper Threshold Voltage</b> — The input voltage that causes the output to change logic stage, when the input voltage is increasing in a device with hysteresis.                                                                                                                                        |
| Av               | Voltage Gain – The ratio of the output voltage to the input voltage under small signal conditions. For compar-<br>ators, it is the ratio of the change in output voltage to the change in voltage between the input terminals, with the<br>dc output in the vicinity of the logic threshold. (dB or V/mV) |
|                  |                                                                                                                                                                                                                                                                                                           |

# 9

### SALES OFFICES AND REPRESENTATIVES

SOUTHWEST AREA Advanced Micro Devices 9595 Wilshire Boulevard Advanced Micro Devices 9595 Wilshire Boulevard Soule 401 Beverly Hills. California 90212 Tel: (213) 278:9700 (213) 278:9701 TWX 910-490-2143

Advanced Micro Devices 1414 West Broadway Road Suite 239 Tempe, Anizona 85282 Tel (602) 244-9511 TELEX 668-325 TWX 910-951-4216

Advanced Micro Devices 1201 Dove Street Suite 250 Newport Beach, CA 92660 Tel: (714) 752-6262

Advanced Micro Devices 13771 No. Central Expy Suite 1008 Dallas, Texas 75243 Tel (214) 234-5886 TWX 910-867-4795

BELGIUM Advanced Micro Devces Avenue de Tervueren, 412 bie 9 1150 Brussels, Belgum Tel: (02) 771 9993 TELEX. 61026

AUSTRALIA AJ Ferguson Pty Ltd. 44 Prospect Rd. Prospect, S Australia 5082 Tel (8) 269-1244 TELEX: 82635

R and D Electronics Post Office Box 206 Burwood 3125 Australia Tel: (03) 2888232 TLX: AA33288

R and D Electronics P.O. Box 57 Crows Nesl NSW 2065 Sydney, Australia Tel: 4395488 TLX: (790) 25468

AUSTRIA Elbatex GmbH Endresstrasse 54 A-1238 Wien Austna Tel. (0222) 88 56 11 TWX. 01 3128

BELGIUM MCA Tronix 62 Route Du Condroz 4200 Dugree Belgium Tel. 041-362780 TELEX: 42052

Itotiron S A. Ind de Componentes Electronicos 05110-Av. Mutinga 3650-6 0 Andar Pirrituba Sao Paulo Caixa Postal 1375 Betani

Brazil Tel. (011) 261-0211 TLX. (011) 22274 ICO BR

DENMARK Advanced Electronic of Denmark Godthabsvej 7 DK-2000-Copenhagen Denmark Tel. (45) (1) 19 44 33 TLX (055 + 224 31 - Advel DK

FINLAND Komdel Oy 90x 32 02211 Espoo-21 Finland Tel (0) 88 50 11

Shipping Maapallonkatu 8 02210 Espoo-21 Finland

BRAZIL Von S A

NORTHWEST AREA Advanced Micro Devices 3350 Scott Boulevard Suite 1002 Santa Clara, CA 95051 Tel (408) 727-1300

Advanced Micro Devices 7100 Broadway Bidg 6, Penthouse Suite 0 Denver, CO 80221 Tel (303) 427-3307 TWX 910-931-2562

FRANCE A2M 18 Avenue Dutartre 78150 Le Chesnay France Tet: (1) 955-32-49 TetX: 698 376 (AMM)

Pacto Television Francaise 73, Av. Ch. De Gaulle 92202 Neully-sur-Seine Tel. 747-11-01 TELEX: 611985

GERMANY Cosmos Electronic GmbH Hegelstrasse 16 D-8000 Muenchen 83 West Germany Tel: (089) 602088 TELEX: 0-522545

EBV-Elektronik Gabnel Max Str. 72 D-8000 Muenchen 90 Tel: 089-644055 TELEX: 0-524535

EBV-Elektronik Oststr. 129 D-4000 Duesseldorf Tel: 0211-84846 TELEX: 0-8587267

EBV-Elektronik In der Meineworth 9A D-3006 Burgwedel 1 Tel: 05139-4570

EBV-Elektronik Myliusstr 54 D-6000 Frankfurt 1 Tel: 0611-720416 TELEX: 0-413590

EBV-Elektronik Alexanderstr. 42 D-7000 Stuttgart 1 Tel: 0711-247481 TELEX: 0-722271

Elbatex GmbH Cacilenstrasse 24 D-7100 Heilbronn West Germany Tel: 07131-89001 TELEX: 0-728362

West Germany Tel: 04307-5483

Nordelektronik Vertriebs GmbH Bahnhofstr. 14 D-2301 Kiel-Raisdorf

MID-AMERICA AREA Advanced Micro Devices 2625 Butterfield Road Suite 225N Oak Brook, Hinois 60521 Tel: (312) 323-9600 (312) 323-9601 TWX 910-254-2295 Advanced Micro Devices 8009 34th Ave. S. Bioomington, Minnesota 55420 Tel: (612) 854-6500 (612) 854-6520 (U12) 004-0520 Advanced Micro Devices Commerce Center 1631 N.W., Professional Plaza Suite 204 Columbus, OH 43220 Tel. (614) 457-7766

Advanced Micro Devices 33150 Schoolcraft Livona, Michigan 48150 Tel: (313) 425-3440 TWX: 810-242-8777

HOLLAND Arcobel BV Van Almondestraat 6 B.O. Box 344 OSs Holland Tel: 04120-24200 04120-27574 TELEX: 50835

HONG KONG Ace Enterprise Suite 1212 363 Nathan Road Kowloon, Hong Kong Tel: 3-302925 3-302927

INDIA Zenith Electronics 541 Panchratna Mama Parmanand Marg Bombay 400004 India Tel: 384214 TELEX: 0113152

FEGU 260 Sheridan Ave Palo Alto, CA 94306 Tel: (415) 493-1788 TELEX: 345-599

Sujata Sales and Exports Ltd. 11-2 Bajaj Bhavan Nariman Point Bombay 21, India Tel: 3254275 TLX. 011-3855

American Components 1601 Cwic Center Drive Santa Clara, CA 95050 CABLE: ELCOMP TLX: 352073

Ashwin Enterprises 28. Illrd Cross Shankarapuram Bangalore 56004 India Tel: 62120

Ashwin Enterprises 86 Dix Highway Dix Hills New York, NY 11746 Tel: (516) 667-4819

Hindustan Semiconductor 24 Sayed Abdulla Brelvi Road Bombay, India Tel: 818105 812772 TLX. (953) 112726 APAR IN

IRELAND ITT Electronic Services 142 Philosborough Rd. Philosborough Dublin Ireland

MID-ATLANTIC AREA Advanced Micro Devices 99 Powerhouse Road Suite 303 Roslyn Heights, N.Y. 11577 Tel: (516) 484-4990 (516) 484-4991 TWX: 510-223-0649 Advanced Micro Device: 6806 Newbrock Ave E. Syracuse, N.Y. 13057 Tel: (315) 437-7546 TELEX: 93-7201

Advanced Micro Devices 2 Kilmer Road Edison, New Jersey 08817 Tel. (201) 985-6800

NORTHEAST AREA Advanced Micro Devices 300 New Boston Park Woburn, Massachusetts 10801 Tel: (617) 933-1234

SOUTHEAST AREA Advanced Micro Devices 5100 Baltimore National Pike Baltimore, MD 21228 Tel: (301) 744-8233

Advanced Micro Devices 1001 N.W. 62nd Street Suite 409 Ft. Lauderdale, FL 33309 Tel (305) 771-6510 TWX 510-955-9490

Advanced Micro Devices 6443 S.W. Beaverton Highway Suite 410 Portland, OR 97221 Tel (503) 292-2666 TWX 910-464-4792

## Advanced Micro Devices International Sales Offices FRANCE Advanced Micro Devices, S.A. Silic 314 74, Rue D'Arcuch 94588 - Rungis Cedex, France Tel: (1) 686-91-86 TeLEX: 202053 GERMANY Advanced Micro Devices Mikro Elektronik GmbH Rosenhemerstr 139 D-8000 Muenchen 80 West Germany Tel: (089) 401976 TLX: 0523883 (AMD D)

Advanced Micro Devices Mikro Elektronik GmbH Buro Sudwestdeutschid. Rohent-Leicht-Strasse 128 D-7000 Stuttgart-Vaihingen West Germany Tel: 0711-681001

Indekco, S.R.L. - Rome Via C. Colombo, 134 I-00147 Rome, Italy Tel: 5140722 TELEX: 611517

Indelco, S.R.L. - Milan Via S. Simpliciano, 2 I-20121 Milan, Italy Tel: 862963

JAPAN Advanced Technology Corporation of Japan Tashi Bidg, 3rd Floor No. 8. Minam Motomachi Shinjuku-ku, Tokyo 160 Japan Tel: (03) 265-9416 TELEX: (781) 22180

Dainichi Electronics Kohraku Building 1-8, 1-Chorne, Koraku Bunkyo-ku, Tokyo, Japan Tel: (03) 813-6876

ISI Ltd. 8-3, 4-Chome, lidabashi Chiyoda-ku, Tokyo 102 Japan Tel: (03) 264-3301

Kanematsu-Denshi K.K. Takanawa Bidg, 2nd Floor 19-26. 3-Chome, Takanawa Minatoku, Tokyo 108 Japan

Мілайокц, Токуо 108 Јарал Містоtek, (п.с. Іко Вшікілад 7-9-17 Nishishirupiku Shiripiku-Ku, Tokyo 160 Japan Tel: 03-363-2317 TWX: 128497

JAPAN Advanced Micro Devices, K.K. Dai-San Hoya Building 1-8-17, Kamitakaido Suginami-ku, Tokyo 168 Japan Tel: (03) 329-2751 TLX: 2324064

Dainichi Electronics Kintetsu-Takama Building 38-3 Takama-Cho Narashi-Japan 630

KOREA Cassa Electronics Products, Inc Woodside Financial Center Soude 160 Suide 160 Redwood City, CA 94061 Tel TWX:

ITALY AMD – Elettronica, S.R.L. Via Pascoti, 70.4 Giound Floor Telestration (2) 2024 (2014) (2) 2024 (2014) (2) 2024 (2014) (2) 2024 (2014) (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 2024 (2) 202

SOUTH AFRICA South Continential Devices (Pty.) Ltd. Suite 516, 516 Floor Randover House Cor. Hendrik Verwoerd Dover Rd. Ranburg. Tvl. Mail address. P.O. Box 56420 Pringgowine 2123, South Africa Tel: 48-051 Tel: 48-051 Tel: 48-051

SOUTH AMERICA Intectra 2349 Charleston Road Mountain View. California 94043 Tel: 967-8818 967-9825 CABLE: INTECTRA

SPAIN Electronic Services S.A. Adv. de Ramon y Cajal. 5 Madrid 8 Spain Tel: 457-6615 TELEX: 42207 Regula S.A Av. Ramon y Cajal 5 Madrid-16 Spain Tel: 459 33 00 459 33 04 459 33 08 TELEX: 42 207

Sertein Julio Urquijo 12 Bilbao-14 Spain Tel 435 72 00 435 72 09 Regula S.A. Avda. Baro 19 Barcelona. Spain Tel: 386 19 58

UNITED KINGDOM Advanced Micro Devices, U.K. Ltd 16 Grosyenor Place London, SW1X 7HH, England 1et: (1): 235-6380 (1): 225-6389 (1): 235-6399 TELEX: 88-68-33

SWEDEN Svensk Teleindustri Box 502 162 05 Vallingby, Sweden Tel: vx 08-890435 TWX: 13033

SWITZERLAND Kurl Hirt AG Thurgauerstr 74 CH-8048 Zuerch Tel: 00411-512121 TELEX: 0045-53461

TAIWAN Multitech International Corp. 2nd Flioor 977 Min Shen E. Road Taipei, 105 Taiwan, R.O.C. Tel: 768-1232 CABLE: MULTIIC

UNITED KINGDOM Dage International Lid. Eurosem Duwsion Haywood House High Street Pinner, Middlesex, HAS SQA England Tell. 01: 866-0024 TelLEX: 24506 Ouarndon Electronics (Semiconductors) Ltd. Siack Lane Derby DE3 3ED England Tel: Derby 32651 TELEX: 37163

U.S. and Canadian Sales Representatives

ALABAMA Electronic Manufacturers Agents 2309 Starmount Cricle S W Huntsville Alabama 35801 Tel (205) 533-6440 TWX 810-726-2110

CALIFORNIA (Northern) 1<sup>2</sup> Incorporated 3350 Scott Boulevard Santo Clara. Caldorna 95050 Tet 1408/986:3400 TWX 910-338-0192

Shipping 3641 Edward Avenue Santa Clara, California, 95050 (Southern) Bestronics Inc 7827 Convoy Court San Diego. California 92111 Tel (714) 278-2150 TWX 910-335-1267

CANADA (Eastern) Vitel Electronics 3300 Cote Vertu Suite 203 St Laurent Ouebec. Canada H4R 2B7 Tel (514) 331-7393 TWX 610-421-3124 TLX 05-821762

Vitel Electronics 1 Vuican St, Sude 203 Pexdale: Ontano. Canada M9W 1L3 Tel: (416) 675-2977 TWX 610-491-3728 TLX 06-967881

Shipping Vitel Electronics 84 Main Street Champlain, New York, 12919

Nordelektronik Vertriebs GmbH Harksheiderweg 238-240 2085 Ourckborn D-2085 Ourckborn D-2085 Ourckborn D-2085 Ourckborn TeL: (04106; 4031 TELEX: 0-214299

CANADA (Western) Venture Electronics P.O. Box 3034 Bellevue: Washington 98009 Tel: (206) 454-4594 TLX: 32-8951

Shipping. 1645 Rambling Lane Bellevue, Washington 98004 COLORADO R<sup>2</sup> Marketing 10018 No. Regency Place P.O. Box 554 Parker. Colorado 80134 Tel: (303) 841-5822

CONNECTICUT Scientific Components 350 South Main Street Cheshire, Connecticut 06410 Tel: (203) 272-2160

FLORIDA Conley & Associates, Inc. P.O. Box 309 235 South Central Ave. Oviedo, Florida 32765 Tel: (305) 365-3283 TWX 810-856-3520

Conley & Associates. Inc. 1612 N.W. Second Ave. P.O. Box 700 Boca Raton, Florida 33432 Tel. (305) 395-6108 Twx: 510-953-7548

Conley & Associates. Inc 7515 North America Avenue Tampa. Florida 33604 Tel: (813) 933-1759

GEORGIA Electronic Manufacturers Agents 2800 Forest Vale Lane Suite VI Norcross. Georgia: 30093 Tel: (404):448-2921

ILLINOIS Oasis Sales, Inc. 2250K Landmeier Road Elk Grove Village. Illinois 60007 Tei: (312) 640-1850 TWX: 910-222-2170

INDIANA C-S Electronic Sales. Inc 2122 A Miam Street 66613 C-S Electronic Sales. Inc. 1157:B South Jackson Frankfort. Indiana 46041 Tel: (317) 559-1874

IOWA Lorenz Sales, Inc. 5270 No. Park PL, N.E. Cedar Rapids, Iowa 52402 Tel: (319) 393-6912

KANSAS Kebco Manufacturers 7070 West 107th Street Suite 160 Overland Park Kanşas 66212 Tel 1913 649-1051 TWX: 91-2749-4077

MARYLAND Burgin-Kreh Associales. Inc. 6100 Battimore National Pike Battimore, Maryland 21228 Tel: (301) 788-5200 TWX: 710-862-1450

MICHIGAN S A I Marketing Corp P O Box N Brighton, Michigan 48116 Tel (313) 227-1786 TWX 810-242-1518

Shipping First Federal Bank Building Suite 109 9880 E. Grand River Avenue Brighton, Michigan 48116

MISSOURI Kebco Manufacturers 75 Worthington Drive Mariland Heights, Missouri 63043 Tel: (314) 576-4111

NEW MEXICO The Thorson Company 2201 San Pedro. N E Suite 107. Building 2 Albuquerque. New Mexico 87110 Tel: 15051 265:5655 TWX: 910:989-1174

NEW YORK Ossmann Component Sales Corp 280 Metro Park Rochester: New York 14623 Tel: (716): 424-4460 TWX: 510-253-7685

Ossmann Component Sales Corp 154 Pickard Building Syracuse, New York 13211 Tel (315) 455-6611 TWX: 710-541-1522

NORTH CAROLINA Burgin-Kreh Associates, Inc P.O. Box 19510 Baleigh, North Carolina, 27609 Tel: 19191-781-1100 Shunnen Shipping 3901 Barrett Drive Raleigh: North Carolina 27609

OHIO Dolfuss-Root & Co 13477 Prospect Road Strongsville. Ohio 44136 Tel (216) 238-0300 TWX 810-427-9148

Dolfuss-Root & Co 354 Silvertree Lane Centerville Ohio 45459 Tel: (513) 433-6776

PENNSYLVANIA (Western) Bacon Electronic Sales 115 South High Street Waterlord, Pennsylvania, 16441 Tel: (814) 796-2381

(Eastern) GCM Associates 1014 Bethlehem Pike Erdenheim, Pennsylvania 19118 Tel: (215) 646-7535 TWX, 510-661-0607

TENNESSEE (Western) Burgin-Kreh Associates. Inc. 350 E. Race Street Kingston, Tennessee 37763

(Eastern) Burgin-Kreh Associates. Inc P.O. Box 268 12 Skyline Dr Kingston Heights. Kingston. Tennessee 37763 Tel: (615) 690-6100

TEXAS Bonser-Philhower Sales 13777 N. Central Expressway Suite 212 Dallas Texas 75243 Tet. (214) 234-6438

Bonser-Philhower 3300 Chimneyrock Suite 208 Houston Texas 77056 Tel: (713) 783-0063

Cramer Components Ltd Hawke House Green Street Sunbury on Thames Middlesex-England Tel: Sunbury (76) 85577 TLX: 923592 ITT Electronic Services Edinburgh Way Harlow, Essex CM20 2DE England Tel Harlow 26811 Memec, Ltd Thames Park Industrial Estate Thames Oxon, OX9 3RS England Tel. (084.421) 3146 TLX: 837508

UTAH R<sup>2</sup> 3688 W 2100 So Sali Lake City, Urah 84120 Tel: (801) 972-5646 TWX: 910-925-5607

VIRGINIA Burgin-Kreh Associates Inc P.O. Box 4254 5521 Fort Avenue Lynchourg: Virginia 24502 Tel: (804) 239-2626

WASHINGTON Venture Electronics P O Box 3034 Believue, Washington 98009 Tel (206) 454-4594 TELEX 32-8951 Shipping 1645 Rambling Lane Believue Washington 98004

TWA. Caduceus Limited Room 508 Sindo Building 65-4, 2-Ka. Chung Mu Ro Chung-ku. Seoul- Korea Tel: 777-2325 TLX. K26453 NAMSTRA

NORWAY AS Kjell Bakke Nygala 48 P.O. Box 143 2011 Stroemmen Norway Tel: (02) 715350 715351 TLX: 19407

ISRAEL Talviton Electronics P.O. Box 21104 9. Bilmor Street Tel-Avv, Israel Tet: 444572 TELEX: VITKO 33400 R.N. Electronics Agencies, Ltd. 103, Hagolan Street Ramat Hachayal, Israel P.O.B. 10205, 10299 Zahala Tel: 03-471659 TLX: 32470-341730

International Sales Representatives and Distributors

### U.S. AND CANADIAN STOCKING DISTRIBUTORS

ALABAMA Hamilton/Avnet Electronics 805 Oster Dr. N.W. Huntsville, Alabama 35805 Tel: (205) 533-1170

Hall-Mark Electronics 4739 Commercial Drive Huntsville, Alabama 35805 Tel: (205) 837-8700

ARIZONA Liberty Electronics 8155 North 24th Avenue Phoenix, Arizona 85021 Tel: (602) 249-2232

Hamilton/Avnet Electronics 2615 S. 21st Street Phoenix, Arizona 85034 Tel: (602) 275-7851 TWX: 910-951-1535

CALIFORNIA Avnet Electronics 350 McCormick Avenue Irvine Industrial Complex Costa Mesa, California 92626 Tel: (714) 754-6084 TWX: 910-595-1928

Bell Industries 1161 N. Fairoaks Avenue Sunnyvale, California 94086 Tel: (408) 734-8570 TWX: 910-339-9378

Elmar Electronics 2288 Charleston Road Mountain View, California 94042 Tel: (415) 961-3611 TWX: 910-379-6437

Hamilton Electro Sales 10912 W. Washington Blvd. Culver City, California 90230 Tel: (213) 558-2100 (714) 522-8220 TWX: 910-340-6364 910-340-7073 TELEX: 67-36-92

Hamilton. Avnet Electronics 1175 Bordeaux Sunnyvale, California 94086 Tel: (408) 743-3300 TWX: 910-339 9332

Hamilton/Avnet Electronics 8917 Complex Drive San Diego, Culifornia 92123 Tel: (714) 279 2421 TELEX: 69 54-15

Liberty Electronics 9525 Chesapeako Orivi San Diego, California (2123) Tel: (714) 565-9171 TWX: 910-335-1590

Schweber Electronics 17811 Gillette Irvine, California 92714 Tel: (213) 537-4320 TWX: 910-595-1720

Liberty Electronics 124 Maryland Avenue El Segundo, CA 90545 Tel: (213) 322 8100 TWX: 910-348-7140 910-348 7111

CANADA Hamilton/Avnet Electronics Hamilton/Avnet Electronics 2670 Paulus St. Laurent, Ountriec, Cunada H4S1G2 Tel: (514) 331 6443 TWX: 610-421 3731

Hamilton/Avnet Electronics 6291-16 Dorman Hoad Mississauga, Ontario, Canada L4V1H2 Tel: (416) 677-7412 TWX: 610-492 8867

Hamilton/Avnet Electronics Tamindri Anno E Incronics 1735 Courtwood Crescent Ottawa, Ontario, Canada K2C3J2 Tel: (613) 226-1700 TWX: 610-562-1906

RAE Electronics 1629 Main Street Vancouver, British Columbia, Canada V6A2W5 Tel: (604) 687:2621 TELEX: 0454550

Future Electronics 5647 Ferrier Street Montreal, Ourburc, Canada H4P2K5 Tel: (514)735 5775 TWX: 610421-3251 05-827789

Future Electronics 4800 Dufferin Street, Downsview, Onturo Canada M3H 559 Tel. (416) 663 5563

Future Electronics Baxter Centre 1050 Baxter Rd. Ottawa, Ontario Canada K2C 3P2 Tel: (613) 820-9471

COLORADO Elmar Electronics 6777 E. 50th Avenue Commerce City, Colorado 80022 Tel: (303) 287-9611 TWX: 910-936-0770

Hamilton/Avnet Electronics 5921 N. Broadway Denver, Colorado 80216 Tel: (303) 534-1212 TWX: 910-931-0510

Bell Industries 8155 W. 48th Avenue Weatridge, Colorado 80033 Tel: (303) 424-1985 TWX: 910-938-0393

CONNECTICUT CONNECTICUT Hamilton/Avnet Electronics 643 Danbury Road Georgetown, Connecticut 06829 Tel: (203) 762-0361

Schweber Electronics Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: (203) 792-3500

Arrow Electronics 295 Treadwell Street Hamden, CT 06514 Tel: (203) 248-3801 TWX: 710-465-0780

Wilshire Electronics 2554 State Street Hamden, Connecticut 06517 Tel: (203) 281-1166 TWX: 710-465-0747

FLORIDA Arrow Electronics 115 Palm Road N.W. Suite 10 Palm Bay, Florida 22905 Tel: (305) 725-1480

Arrow Electronics 1001 N.W. 62nd St., Suite 402 Ft. Lauderdale, Florida 33300 Tel: (305) 776-7790

Hall-Mark Electronics 7233 Lake Ellenor Dr. Orlando, Floria 32809 Tel: (305) 855-4020 TWX: 810-850-0183

Hamilton/Avnet Electronics 6800 N.W. 20th Ave. Ft. Lauderdale, Florida 33309 Tel: (305) 971-2900

Hamilton/Avnet Electronics 3197 Tech Drive North St. Petersburg, Florida 33702

Schweber Electronics 2830 North 28 Terrace Hollywood, Florida 33020 Tel: (305) 927-0511 TWX: 510-954-0304

GEORGIA GEORGIA Arrow Electronics 3406 Oak Cliff Road Doraville, GA 30340 Tel: (404) 455-4054 TWX: 810-757-4213 Hamilton/Avnet Electronics 6700 1-85 Suite 28 Norcross, Georgia 30071 Tel: (404) 448-0800

Schweber Electronics 4126 Pleasantdale Road Atlanta, Georgia 30340 Tel: (404) 449-9170

ILLINOIS Arrow Electronics 492 Lunt Avenue Schaumburg, Illinois 60193 Tel: (312) 893-9420

Hamilton/Avnet Electronics 3901 North 25th Avenue Schiller Park, Illinois 60176 Tel: (312) 678-6310 TWX: 910-227-0060

Schweber Electronics 1275 Brummel Avenue Elk Grove Village, Illinois 60007 Tel: (312) 593-2740 TWX: 910-222-3453 KANSAS Hall-Mark Electronics Hall-Mark Electronics 11870 West 91st Street Congleton Industrial Park Shawnee Mission, Kansas 66214 Tel: (913) 888-4747 TWX: 510-928-1831 Hamilton/Avnet Electronics 9219 Quivira Road Overland Park, Kansas 66215 Tel: (913) 888-8900

MARYLAND Arrow Electronics 4801 Benson Avenue Baltimore, Maryland 21227 Tel: (301) 247-5200

Hall-Mark Electronics 665 Amberton Drive Baltimore, Maryland 21227 Tel: (301) 796-9300 TWX: 710-862-1942

Hamilton/Avnet Electronics 7235 Standard Drive Hanover, Maryland 21076 Tel: (301) 796-5000 TWX: 710-862-1861 TELEX: 8-79-68

Schweber Electronics 9218 Gaither Rd. Gaithersburg, MD 20760 Tel: (301) 840-5900

MASSACHUSETTS MASSACHUSETTS Arrow Electronics 96D Commerce Way Woburn, Massachusetts 01801 Tel: (617) 933-8130

Hamilton/Avnet Electronics 100 East Commerce Way Woburn, Massachusetts 01801 Tel: (617) 933-8020 TWX: 710-393-1201

Schweber Electronics 25 Wiggins Road Bedford, Massachusetts 01730 Tel: (617) 275-5100

Wilshire Electronics One Wilshire Road Burlington, Massachusetts 01803 Tel: (617) 222-8200 TWX: 710-332-6359

MICHIGAN Arrow Electronics 3921 Varsity Drive Ann Arbor, Michigan 48104 Tel: (313) 971-8220 TWX: 810-223-6020

Hamilton/Avnet Electronics 32487 Schoolcraft Livonia, Michigan 48150 Tel: (313) 522-5700 TWX: 810-242-8775

Schweber Electronics 33540 Schoolcraft Livonia, Michigan 48150 Tel: (313) 525-8100

MINNESOTA MINNESOTA Arrow Electronics 9700 Newton Avenue South Bloomington, Minnesota 55431 Tel: (612) 888-5522

Hall-Mark Electronics 9201 Penn Avenue South 9201 Penn Avenue South Suite 10 Bloomington, Minnesota 55431 Tel: (612) 884-9056 TWX: 910-576-3187

Hamilton/Avnet Electronics 7449 Cahill Rd. Edina, Minnesota 55435 Tel: (612) 941-3801

Schweber Electronics 7402 Washington Avenue South Eden Prairie, Minnesota 55343 Tel: (612) 941-5280

MISSOURI Hall-Mark Electronics 13789 Rider Trail Earth City, Missouri 63045 Tel: (314) 291-5350 TWX: 910-760-0671

Hamilton/Avnet Electronics 364 Brookes Lane Hazelwood, Missouri 63042 Tel: (314) 731-1144 TELEX: 44-23-48

NEW JERSEY Arrow Electronics Pleasant Valley Road Moorestown, New Jersey 08057 Tel: (609) 235-1900

Arrow Electronics 285 Midland Ave. Saddle Brock, NJ Tel: (201) 797-5800 TWX: 710-988-2206

Hamilton/Avnet Electronics 10 Industrial Road Fairfield, NJ 07006 Tel: (201) 575-3390

Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park Mt. Laurel, New Jersey 08057 Tel: (609) 234-2133

Schweber Electronics 43 Belmont Drive Somerset, New Jersey 08873 Tel: (201) 469-6008 TWX: 710-480-4733

Wilshire Electronics 1111 Paulison Avenue Clifton, New Jersey 07015 Tel: (201) 340-1900 TWX: 710-989-7052

NEW MEXICO Beil Industries 121 Elizabeth N.E. Albuquerque, New Mexico 87123 Tel: (505) 292-2700 TWX: 910-989-0625

Hamilton/Avnet Electronics 2450 Baylor Drive S.E. Albuquerque, New Mexico 87119 Tel: (505) 765-1500

NEW YORK Arrow Electronics 900 Broad Hollow Road Farmingdale, New York 11735 Tel: (516) 694-6800

Hamilton/Avnet Electronics 167 Clay Road Rochester, New York 14623 Tel: (716) 442-7820

Hamilton/Avnet Electronics 70 State Street Westbury L.I., New York 11590 Tel: (516) 333-5800 TWX: 510-222-8237

Hamilton/Avnet Electronics 6500 Joy Road E. Syracuse, New York 13057 Tel: (315) 437-2642 TWX: 710-541-0959

Schweber Electronics 2 Town Line Circle Rochester, New York 14623 Tel: (716) 461-4000

Schweber Electronics Jericho Turnpike Westbury, New York 11590 Tel: (516) 334-7474 TWX: 510-222-9470 510-222-3660

Summit Distributors, Inc. 916 Main Street Bulfalo, NY 14202 Tel: (716) 884-3450 TWX: 710-522-1692

Wilshire Electronics Hauppauge Long Island, NY 11787 Tel: (516) 543-5599

Wilshire Electronics 1260 Scottsville Road Rochester, NY 14623 Tel: (716) 235-7620 TWX: 510-253-5226

Wilshire Electronics 10 Hooper Road Endwell, NY 13760 Tel: (607) 754-1570 TWX: 510-252-0194

NORTH CAROLINA Arrow Electronics 1377-G South Park Drive Kernersville, NC 27284 Tel: (919) 996-2039

Hall-Mark Electronics 1208 Front Street, Building K Raleigh, North Carolina 27609 Tel: (319) 832-4465 TWX: 510-928-1831

Hamilton/Avnet Electronics 2803 Industrial Drive Raleigh, NC 27609 Tel: (919) 829-8030

OHIO OHIO Arrow Electronics 6238 Cochran Solon, Ohio 44139 Tel: (216) 248-3990

Arrow Electronics 3100 Plainfield Road Kettering, Ohio 45432 Tel: (513) 253-9176 TWX: 810-459-1611

Hamilton/Avnet Electronics 954 Senate Drive Dayton, Ohio 45459 Tel: (513) 433-0610 TWX: 810-450-2531

Hamilton/Avnet 761 Beta Drive, Suite E Cleveland, Ohio 44143 Tel: (216) 461-1400

Schweber Electronics 23880 Commerce Park Road Beachwood, Ohio 44122 Tel: (216) 464-2970

Sheridan/Cincinnati 10 Knollcrest Drive Cincinnati, Ohio 45222 Tel: (513) 761-5432 TWX: 810-461-2670

OKLAHOMA Hall-Mark Electronics 4846 South 83rd E. Avenue Tulsa, Oklahoma 74145 Tel: (918) 835-8458 TWX: 910-845-2290

PENNSYLVANIA Hall-Mark Electronics 458 Pike Road Pike Industrial Park Huntingdon Valley, Pennsylvania 19006 Tel: (215) 355-7300 TWX: 510-667-1750

Schweber Electronics 101 Rock Road Horsham, Pennsylvania 19044 Tel: (215) 441-0600

TEXAS Hall-Mark Electronics 9333 Forest Lane Dallas, Texas 75231 Tel: (214) 234-7300 TWX: 910-867-4721

Hall-Mark Electronics 8000 Westglen Houston, Texas 77063 Tel: (713) 781-6100 TWX: 910-881-2711

Hall-Mark Electronics 10109 McKalla Drive

Suite F Austin, Texas 78758 Tel: (512) 837-2814 TWX: 910-874-2010 Hamilton/Avnet Electronics 4445 Sigma Road Dallas, Texas 75240 Tel: (214) 661-8661 TELEX: 73-05-11

Hamilton/Avnet Electronics 3939 Ann Arbor Street P.O. Box 42802 Houston, Texas 77042 Tel: (713) 780-1771

Schweber Electronics 14177 Proton Road Dallas, Texas 75240 Tel: (214) 661-5010 TWX: 910-860-5493

Schweber Electronics 7420 Harwin Drive Houston, Texas 77036 Tel: (713) 784-3600

UTAH Bell Industries 2258 South 2700 West Satt Lake City, Utah 84119 Tel: (801) 972-6969 TWX: 910-925-5686

Hamilton Avnet Electronics 1585 West 2100 South Salt Lake City, Utah 84119 Tel: (801) 972-2800

WASHINGTON WASHINGTON Hamilton Avnet Electronics 14212 N.E. 21st Street Bellevue, Washington 98005 Tel: (206) 746-8750 TWX: 910-443-2449

Liberty Electronics 1750 132nd Avenue N.E. Bellevue, Washington 98005 Tel: (206) 453-8300

R.A.E. Industrial Electronics, Ltd. Meridian Storage Park 4653 Guide Meridian Road Bellingham, Washington 98225

WISCONSIN Arrow Electronics 434 W. Rawson Avenue Oak Creek, Wisconsin 53154 Tel: (414) 764-6600 TWX: 910-262-1193

Hamilton Avnet Electronics 2975 Moorland Road New Berlin, Wisconsin 531 Tel: (414) 784-4510

1/10/79

n 53151

ADVANCED MICRO DEVICES, INC. 901 Thompson Place Sunnyvale California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306 TOLL FREE (800) 538-8450



MICRO MICRO DEVICES, INC. 901 Thompson Place Sunnyvale California 94086 (408) 732-2400 TWX: 910-339-9280 TWX: 910-339-9280 TELEX: 34-6306 TOLL FREE (800) 538-8450

