

2

Advanced Micro Devices

Bipolar/MOS Memories Data Book

The International Standard of Quality guarantees the AQL on all electrical parameters, AC and DC, over the entire operating range.

© 1984 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The company assumes no responsibility for the use of any circuits described herein.

> 901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

03852A

Printed in U.S.A.

•

INDEX SECTION NUMERICAL DEVICE INDEX FUNCTIONAL INDEX AND SELECTION GUIDE APPLICATION NOTE

BIPOLAR PROGRAMMABLE READ ONLY MEMORY (PROM)

BIPOLAR RANDOM ACCESS MEMORIES (RAM)

MOS RANDOM ACCESS MEMORIES (RAM)

MOS READ ONLY MEMORIES (ROM)

MOS UV ERASABLE PROGRAMMABLE ROM (EPROM)

GENERAL INFORMATION PACKAGE OUTLINES SALES OFFICES





6















Index Section

Numerical	Device	Index				 1-1
Functional	Index #	and Selection	Guide		<i></i>	 1-4
Application	Note	Testing High	-Performance	Bipolar	Memory	 1-12

NUMERICAL DEVICE INDEX

Am100415	1024 x 1 IMOX [™] II ECL Bipolar RAM
Am100470	4096 x 1 IMOX ECL Bipolar RAM3-63
Am100474	ECL 1024 x 4 IMOX Bipolar RAM
Am10415	1024 x 1 IMOX ECL Bipolar RAM
Am10470	4096 X 1 IMOX ECL Bipolar RAM3-56
Am10474	1024 x 4 IMOX ECL Bipolar RAM
Am1702A	256 x 8-Bit Programmable ROM6-1
Am21L41	4096 x 1 Static RAM4-1
Am2101	256 x 4 Static RAM4-58
Am2111	256 x 4 Static RAM4-67
Am2147	4096 x 1 Static RAM4-7
Am2148	1024 x 4 Static RAM4-13
Am2149	1024 x 4 Static RAM4-13
Am2167	16,384 x 1 Static RAM4-20
Am27LS00	256-Bit Low-Power Schottky Bipolar RAM
Am27LS01	256-Bit Low-Power Schottky Bipolar RAM
Am27LS18	32 x 8 Bit Generic Series Bipolar PROM2-24
Am27LS19	32 x 8 Bit Generic Series Bipolar PROM2-24
Am27LS184	2048 x 4 Bit Generic Series Bipolar IMOX PROM
Am27LS185	2048 x 4 Bit Generic Series Bipolar IMOX PROM
Am27PS181	1024 x 8 Bit Generic Series Bipolar IMOX PROM
Am27PS185	2048 x 4 Bit Generic Series Bipolar IMOX PROM
Am27PS191	2048 x 8 Bit Generic Series Bipolar IMOX PROM
Am27PS281	1024 x 8 Bit Generic Series Bipolar IMOX PROM 2-122
Am27PS291	2048 x 8 Bit Generic Series Bipolar IMOX PROM
Am27S02	64-Bit Schottky Bipolar RAM
Am27S03	64-Bit Schottky Bipolar RAM
Am27S06	64-Bit Noninverting Bipolar RAM
Am27S07	64-Bit Noninverting Bipolar RAM
Am27S12	512 x 4 Bit Generic Series Bipolar PROM2-13
Am27S13	512 x 4 Bit Generic Series Bipolar PROM2-13
Am27S15	4096-Bit Generic Series Bipolar PROM
Am27S18	32 x 8 Bit Generic Series Bipolar PROM
Am27S180	1024 x 8 Bit Generic Series Bipolar IMOX PROM
	1024 x 8 Bit Generic Series Bipolar IMOX PROM
Am27S181 Am27S184	2048 x 4 Bit Generic Series Bipolar IMOX PROM
	2048 x 4 Bit Generic Series Bipolar IMOX PROM
Am27S185	
Am27S19	32 x 8 Bit Generic Series Bipolar PROM
Am27S190	2048 x 8 Bit Generic Series Bipolar IMOX PROM
Am27S191	2048 x 8 Bit Generic Series Bipolar IMOX PROM
Am27S20	256 x 4 Bit Generic Series Bipolar PROM
Am27S21	256 x 4 Bit Generic Series Bipolar PROM2-29
Am27S25	512 x 8 Generic Series Bipolar IMOX2-34
Am27S27	512 x 8 Bit Generic Series Bipolar Registered PROM2-40
Am27S28	512 x 8 Bit Generic Series Bipolar PROM2-46
Am27S280	1024 x 8 Bit Generic Series Bipolar IMOX PROM 2-122
Am27S281	1024 x 8 Bit Generic Series Bipolar IMOX PROM 2-122
Am27S29	512 x 8 Bit Generic Series Bipolar PROM2-46
Am27S290	2048 x 8 Bit Generic Series Bipolar IMOX PROM 2-134
Am27S291	2048 x 8 Bit Generic Series Bipolar IMOX PROM 2-134
Am27S30	512 x 8 Bit Generic Series Bipolar PROM2-51



NUMERICAL DEVICE INDEX (Cont.)

Am27S31	512 x 8 Bit Generic Series Bipolar PROM2-51
Am27S32	1024 x 4 Bit Generic Series Bipolar PROM2-56
Am27S33	1024 x 4 Bit Generic Series Bipolar PROM2-56
Am27S35	1024 x 8 Bit Generic Series IMOX Bipolar High2-61
Am27S37	1024 x 8 Bit Generic Series IMOX Bipolar High2-61
Am27S40	4096 x 4 Bit Generic Series Bipolar IMOX PROM2-67
Am27S41	4096 x 4 Bit Generic Series Bipolar IMOX PROM2-67
Am27S43	4096 x 8 Bit Generic Series Bipolar IMOX PROM2-73
Am27S45	2048 x 8 Generic Series IMOX Bipolar High2-78
Am27S47	2048 x 8 Generic Series IMOX Bipolar High2-78
Am27S49	8192 x 8 Generic Series Bipolar IMOX PROM2-84
Am27S65	(1024 x 4) 4-Wide Bipolar IMOX Registered PROM
Am27S75	(2048 x 4) 4-Wide Bipolar IMOX
Am27S85	(1024 x 4) 4-Wide Bipolar IMOX
Am27128	16,384 x 8-Bit UV Erasable PROM
Am27120	2048 x 8-Bit UV Erasable PROM
Am27256	32,768 x 8-Bit UV Erasable PROM
Am2732	4096 x 8-Bit UV Erasable PROM6-14
Am2732A	4096 x 8-Bit UV Erasable and one-time
A	programmable EPROMs
Am27512	65,536 x 8-Bit UV Erasable PROM
Am2764	8192 x 8-Bit UV Erasable and one-time
	programmable PROMs
Am29705A	16-Word by 4-Bit 2-Port RAM3-1
Am29707	16-Word by 4-Bit 2-Port RAM3-1
Am31L01	64-Bit Write Transparent Schottky Bipolar RAM
Am3101	64-Bit Write Transparent Schottky Bipolar RAM
Am54S189	64-Bit Write Transparent Schottky Bipolar RAM
Am54S289	64-Bit Write Transparent Schottky Bipolar RAM
Am5489	64-Bit Write Transparent Schottky Bipolar RAM
Am74S189	64-Bit Write Transparent Schottky Bipolar RAM
Am742189	64-Bit Write Transparent Schottky Bipolar RAM
Am7489	64-Bit Write Transparent Schottky Bipolar RAM
Am9016	16,384 x 1 Dynamic RAM4-26
Am9044	4096 x 1 Static RAM
Am9064	65,536 x 1 Dynamic RAM4-43
Am91L01	256 x 4 Static RAM
Am91L11	256 x 4 Static RAM
Am9101	256 x 4 Static RAM
Am9111	256 x 4 Static RAM
Am9112	256 x 4 Static RAM
Am9114	1024 x 4 Static RAM
Am9122	256 x 4 Static RAM
Am9124	1024 x 4 Static RAM
Am9128	2048 x 8 Static RAM
Am92128	128K (16,384 x 8) ROM
Am9218	2048 x 8 ROM
Am92256	256K (32,768 x 8) ROM
Am9232	4096 x 8 ROM
Am9232 Am9233	4096 x 8 ROM
Am9233 Am9244	4096 x 1 Static RAM
71113244	4-00 X I OKANO LIANIN

NUMERICAL DEVICE INDEX (Cont.)

Am9264	64K (8192 x 8) ROM	5-11
Am9265	64K (8192 x 8) ROM	
Am93L412	256 x 4-bit TTL Bipolar IMOX RAM	
Am93L422	256 x 4-bit TTL Bipolar IMOX RAM	3-34
Am93412	256 x 4-bit TTL Bipolar IMOX RAM	
Am93415	1024 x 1 bit TTL Bipolar IMOX RAM	3-11
Am93422	256 x 4-bit TTL Bipolar IMOX RAM	
Am93425	1024 x 1 bit TTL Bipolar IMOX RAM	3-11
Am9716	2048 x 8-Bit UV Erasable PROM	6-8
Am9864	EEPROM 8192 x 8-Bit Electrically Erasable PROM	6-36
	Testing High-Performance Bipolar Memory	1-13
	Guide to the Programming of AMD's Generic	
	Bipolar PROMs	2-1
• .	Guide to the Analysis of Programming Problems	
	Reliability Report	

Bipolar PROM

Functional Index and Selection Guide

Part Number	Organization	Access Time COM'L/MIL Max	I _{CC} COM'L/MIL Max	Output	Number of Pins	Packages	Page No.
Am27S18A	32 x 8	25/35	115/115	oc	16	D,P,F,L	2-24
Am27S19A	32 x 8	25/35	115/115	35	16	D,P,F,L	2-24
Am27S18	32 x 8	40/50	115/115	oc	16	D,P,F,L	2-24
Am27S19	, 32 x 8	40/50	115/115	35	16	D,P,F,L	2-24
Am27LS18 ¹	32 x 8	50/65	80/80	oc	16	D,P,F,L	2-24
Am27LS19 ¹	32 x 8	50/65	80/80	35	16	D,P,F,L	2-24
Am27S20A	256 x 4	30/40	130/130	oc	16	D,P,F,L	2-29
Am27S21A	256 x 4	30/40	130/130	35	16	D,P,F,L	2-29
Am27S20	256 x 4	45/60	130/130	oc	16	D,P,F,L	2-29
Am27S21	256 x 4	45/60	130/130	35	16	D,P,F,L	2-29
Am27S12A	512 x 4	30/40	130/130	oc	16	D,P,F,L	2-13
Am27S13A	512 x 4	30/40	130/130	35	16	D,P,F,L	2-13
Am27S12	512 x 4	50/60	130/130	oc	16	D,P,F,L	2-13
Am27S13	512 x 4	50/60	130/130	3S	16	D,P,F,L	2-13
Am27S25	512 x 8	N.A. ² /N.A. ²	185/185	35	24	D,P,F,L	2-34
Am27S25A	512 x 8	N/A. ⁴ /N.A. ⁴	185/185	35	24	D,P,F,L	2-34
Am27S27	512 x 8	N.A. ² /N.A. ²	185/185	35	22	D,P,L	2-40
Am27S28A	512 x 8	35/45	160/160	oc	20	D,P,L	2-46
Am27S29A	512 x 8	35/45	160/160	35	20	D,P,L	2-46
Am27S30A	512 x 8	35/45	175/175	oc	24	D,P,F,L	2-51
Am27S31A	512 x 8	35/45	175/175	35	24	D,P,F,L	2-51
Am27S28	512 x 8	55/70	160/160	oc	20	D,P,L	2-46
Am27S29	512 x 8	55/70	160/160	35	20	D,P.L	2-46
Am27S30	512 x 8	55/70	175/175	oc	24	D,P,F,L	2-51
Am27S31	512 x 8	55/70	175/175	35	24	D,P,F,L	2-51
Am27S15	'512 x 8	60/90	175/185	35	24	D,P,F,L	2-18
Am27S32A	1024 x 4	35/45	140/145	oc	18	D,P,F,L	2-56
Am27S33A	1024 x 4	35/45	140/145	35	18	D,P,F,L	2-56
Am27S32	1024 x 4	55/70	140/145	oc	18	D,P,F,L	2-56
Am27S33	1024 x 4	55/70	140/145	3S	18	D,P,F,L	2-56
Am27S65A	1024 x 4	N.A.	185/185	35	24	D,P	2-88
Am27S65	1024 x 4	N.A.	185/185	35	24	D,P	2-88
Am27S35A	1024 x B	N.A. ⁴ /N.A. ⁴	185	35	24	D,P,F,L	2-61
Am27S35	1024 x 8	N.A. ² /N.A. ²	185	35	24	D,P,F,L	2-61
Am27S37A	1024 x 8	N.A. ⁴ /N.A. ⁴	185	35	24	D,P,F,L	2-61
Am27S37	1024 x 8	N.A. ² /N.A. ²	185	35	24	D,P,F,L	2-61
Am27S180A	1024 x 8	35/50	185/185	oc	24	D,P,F,L	2-122
Am27S181A	1024 x 8	35/50	185/185	35	24	D,P,F,L	2-122
Am27S280A	1024 x 8	35/50	185/185	oc	24	D,P,F,L	2-122
Am27S281A	1024 x 8	35/50	185/185	35	24	D,P,F,L	2-122
Am27S180	1024 x 8	60/80	185/185	oc	24	D,P,F,L	2-122
Am27S181	1024 x 8	60/80	185/185	3S	24	D,P,F,L	2-122
Am27S280	1024 x 8	60/80	185/185	oc	24	D,P,F,L	2-122
Am27S281	1024 x 8	60/80	185/185	35	24	D,P,F,L	2-122
Am27PS181	1024 x 8	1		35	24	D,P,F,L	2-122
Am27PS281	1024 x 8	+		38	24	D,P,F,L	2-122

Part Number	Organization	Access Time COM'L/MIL Max	I _{CC} COM'L/MIL Max	Output	Number of Pins	Packages	Page No.
Am27S75A	2048 x 4	N.A.	185/185	3S	24	D,P	2-99
Am27S75	2048 x 4	N.A.	185/185	3S	24	D,P	2-99
Am27S184A	2048 x 4	35/45	150/150	00	18	D,P,F,L	2-128
Am27S185A	2048 x 4	35/45	150/150	3S -	18	D,P,F,L	2-128
Am27S184	2048 x 4	50/55	150/150	oc	18	D,P,F,L	2-128
Am27S185	2048 x 4	50/55	150/150	3S	18	D,P,F,L	2-128
Am27LS184	2048 x 4	60/65	120/125	OC	18	D,P,F,L	2-128
Am27LS185	2048 x 4	60/65	120/125	3S	18	D,P,F,L	2-128
Am27PS185	2048 x 4	60/65	150/75 ⁵	3S	18	D,P,F,L	2-128
Am27S45A	2048 x 8	N.A. ⁴	185/185	3S	24	D,P,L	2-78
Am27S45	2048 x 8	N.A. ²	185/185	3S	24	D,P,L	2-78
Am27S47A	2048 x 8	N.A. ⁴	185/185	35	24	D,P,L	2-78
Am27S47	2048 x 8	N.A. ²	185/185	3S	24	D,P,L	2-78
Am27S190A	2048 x 8	35/50	185/185	oc	24	D,P,F,L	2-134
Am27S191A	2048 x 8	35/50	185/185	35	24	D,P,F,L	2-134
Am27S290A	2048 x 8	35/50	185/185	OC	24	D,P,F,L	2-134
Am27S291A	2048 x 8	35/50	185/185	3S	24	D,P,F,L	2-134
Am27S190	2048 x 8	50/65	185/185	OC .	24	D,P,F,L	2-134
Am27S191	2048 x 8	50/65	185/185	35	24	D,P,F,L	2-134
Am27S290	2048 x 8	50/65	185/185	OC	24	D,P,F,L	2-134
Am27S291	2048 x 8	50/65	185/185	3S	24	D,P,F,L	2-134
Am27PS191	2048 x 8	65/75	185/80 ⁵	3S	24	D,P,F,L	2-134
Am27PS291	2048 x 8	65/75	185/80 ⁵	3S	24	D,P,F,L	2-134
Am27S85A	4096 x 4	N.A.	185/185	35	24	D,P	2-110
Am27S85	4096 x 4	N.A.	185/185	35	24	D,P	2-110
Am27S40A	4096 x 4	35/50	165/170	OC ·	20	D,P,L	2-67
Am27S41A	4096 x 4	35/50	165/170	3S	20	D,P,L	2-67
Am27S40	4096 x 4	50/65	165/170	OC	20	D,P,L	2-67
Am27S41	4096 x 4	50/65	165/170	3S	20	D,P,L	2-67
Am27PS41	4096 x 4	50/65	170/85 ⁵	3S	20	D,P,L	2-67
Am27S43A	4096 x 8	N.A.	185	3S	24	D,P,F,L	2-73
Am27S43	4096 x 8	N.A.	185	3S	24	D,P,F,L	2-73
Am27PS43	4096 x 8	N.A.	N.A.	3S	24	D,P,F,L	2-73
Am27S49A	8192 x 8	40/55	190/190	3S	24	D,P,L	2-84
Am27S49	8192 x 8	55/65	190/190	3S	24	D,P,L	2-84

Notes: 1. Replaces Am27LS08/09
2. Contains built-in pipeline registers: nominal address to clock setup time = 35ns (typ), clock to output = 20ns (typ).
3. 300-mil lateral pin spacing.
4. Contains built-in pipeline registers: nominal address to clock setup time = 25ns (typ), clock to output = 15ns (typ).
5. I_{CC} are power up and power down current limits respectively.

Bipolar Memory RAM

Functional Index and Selection Guide

Part Number	Organization	Access Time COM'L/MIL Max	I _{EE} COM'L/MIL Max	ECL Series	Number of Pins	Packages	Page No.
Am10415SA	1024 x 1	15/20	- 150/- 165	10K	16	D,P,F,L	3-40
Am100415A	1024 x 1	15/-	-150/-	100K	16	D,P,F,L	3-47
Am10415A	1024 x 1	20/25	- 150/- 165	10K	16	D,P,F,L	3-40
Am100415	1024 x 1	20/-	- 150/-	100K	16	D,P,F,L	3-47
Am10415	1024 x 1	35/40	- 150/- 165	10K	16	D,P,F,L	3-40
Am10474A	1024 x 4	15/20	-230/-255	10K	24	D,F,L	3-52
Am100474A	1024 x 4	15/-	-230/-	100K	24	D,F,L	3-54
Am10474	1024 x 4	25/30	-230/-220	10K	24	D,F,L	3-52
Am100474	1024 x 4	25/-	-200/-	100K	24	D,F,L	3-54
Am10470SA	4096 x 1	15/20	-230/-255	10K	18	D,F ¹ ,L	3-56
Am100470SA	4096 x 1	15/-	-230/-	100K	18	D,F ¹ ,L	3-63
Am10470A	4096 x 1	25/30	-200/-220	10K	18	D,F ¹ ,L	3-56
Am100470A	4096 x 1	25/-	- 195/-	100K	18	D,F ¹ ,L	3-63
Am10470	4096 x 1	35/40	-200/-220	10K	18	D,F ¹ ,L	3-56
Am100470	4096 x 1	35/-	- 195/-	100K	18	D,F ¹ ,L	3-63

Note: 1. For flat package consult factory.

BIPOLAR TTL RAM Listed according to organization and access time.

Part Number	Organization	Access Time COM'L/MIL Max	I _{CC} COM'L/MIL Max	Output	Number of Pins	Packages (Note 1)	Page No.
Am27S02A	16 x 4	25/30	100/105	oc	16	D,P,F,L	3-23
Am27S03A	16 x 4	25/30	100/105	35	16	D,P,F,L	3-23
Am27S06A	16 x 4	25/30	100/105	· oc	16	D,P,F,L	3-17
Am27S07A	16 x 4	25/30	100/105	35	16	D,P,F,L	3-17
Am29705A	16 x 4	28/30	210/210	3S -	28	D,P,F,L	3-1
Am27S02	16 x 4	35/50	105/105	OC	. 16	D,P,F,L	3-23
Am27S03	16 x 4	35/50	125/125	· 3S	16	D,P,F,L	3-23
Am27S06	16 x 4	35/50	100/105	oc	16	D,P,F,L	3-17
Am27S07	16 x 4	35/50	100/105	35	16	D,P,F,L	3-17
Am3101A	16 x 4	35/50	100/105	OC	16	D,P,F,L	3-68
Am3101-1	16 x 4	35/50	100/105	oc	16	D,P,F,L	3-68
Am74/5489-1	16 x 4	35/50	100/105	oc	16	D,P,F,L	3-68
Am74/54S189	16 x 4	35/50	125/125	35	16	D,P,F,L	3-68
Am74/54S289	16 x 4	35/50	105/105	oc	16	D,P,F,L	3-68
Am74/5489	16 x 4	50/60	100/105	. 00	16	D,P,F,L	3-68
Am3101	16 x 4	50/60	100/105	oc	16	D,P,F,L	3-68
Am27LS02	16 x 4	55/65	35/38	oc	16	D,P,F,L	3-23
Am27LS03	16 x 4	55/65	35/38	3S	16	D,P,F,L	3-23
Am27LS06	16 x 4	55/65	35/38	00	16	D,P,F,L	3-17
Am27LS07	16 x 4	55/65	35/38	35	16	D,P,F,L	3-17
Am31L01A	16 x 4	55/65	35/38	OC .	16	D,P,F,L	3-68
Am31L01	16 x 4	80/90	35/38	oc	16	D,P,F,L	3-68
Am27LS00A	256 x 1	35/45	115/115	35	16	D.P.F.L	3-29

Part Number	Organization	Access Time COM'L/MIL Max	ICC COM'L/MIL Max	Output	Number of Pins	Packages (Note 1)	Page No.
Am27LS01A	256 x 1	35/45	115/115	OC	16	D,P,F,L	3-29
Am27LS00-1A	256 x 1	35/45	115/115	35	16	D,P,F,L	3-29
Am27LS01-1A	256 x 1	35/45	115/115	oc	16	D,P,F,L	3-29
Am27LS00	256 x 1	45/55	70/70	35	16	D,P,F,L	3-29
Am27LS01	- 256 x 1	45/55	70/70	OC	16	D,P,F,L	3-29
Am27LS00-1	256 x 1	45/55	70/70	3S	16	D,P,F,L	3-29
Am27LS01-1	256 x 1	45/55	70/70	oc	16	D,P,F,L	3-29
Am93412A	256 x 4	35/45	155/170	oc	22 ³	D,P,F,L	3-34
Am93422A	256 x 4	35/45	155/170	35	22 ³	D,P,F,L	3-34
Am93L412A	256 x 4	45/55	80/90	oc	22 ³	D,P,F,L	3-34
Am93L422A	256 x 4	45/55	80/90	35	22 ³	D,P,F,L	3-34
Am93412	256 x 4	45/60	155/170	oc	22 ³	D,P,F,L	3-34
Am93422	256 x 4	45/60	155/170	35	22 ³	D,P,F,L	3-34
Am93L412	256 x 4	60/75	80/90	oc	,22 ³	D,P,F,L	3-34
Am93L422	256 x 4	60/75	80/90	3S	22 ³	D,P,F,L	3-34
Am93415A	1024 x 1	30/40	155/170	OC	16	D,P,F,L	3-11
Am93425A	1024 x 1	30/40	155/170	3S	16	D,P,F,L	3-11
Am93L425A	1024 x 1	45/55	65/75	3S	16	D,P,F,L	3-11
Am93415	1024 x 1	45/65	155/170	oc	16	D,P,F,L	3-11
Am93425	1024 x 1	45/65	155/170	35	16	D,P,F,L	3-11

Notes: 1. D = Hermetic DIP, P = Molded DIP, F = Cerpak, L = Chip-Pak[™]. 2. Complement of data in is available on the outputs in the write mode when both CS and WE are low. 3. Cerpak (F) is 24 pin.

MOS Memory

Functional Index and Selection Guide

1K STATIC RAMS

Listed according to organization and access time.

Part	Į – – – –	Access	Power Dissi	pation (mW)		Supply	Temp		Dogo
Number	Organization	Time (ns)	Standby	Active	Pins	Supply Voltage (V)	Range	Package	Page No.
Am9122-25	256 x 4	25	N/A	660	22	5	С	D,P	4-87
Am9122-35	256 x 4	35	N/A	660	22	5	C,M	D.P	4-87
Am91L22-35	256 x 4	35	N/A	440	22	5	C	D.P	4-87
Am91L22-45	256 x 4	45	N/A	440	22	5	C,M	D,P	4-87
Am91L22-60	256 x 4	60	N/A	248	22	5	C	D.P	4-87
Am9101D	256 x 4	250	47	315	22	5	С	D.P	4-58
Am9111D	256 x 4	250	47	315	18	5	С	D.P	4-67
Am9112D	256 x 4	250	47	315	16	5 5	С	DP	4-75
Am9101C	256 x 4	300	47	315	22	-5	C,M	D P	4-58
Am91L01C	256 x 4	300	38	189	22	5	C,M	D.P	4-58
Am9111C	256 x 4	300	47	315	18	5	C,M	D.P	4-67
Am91L11C	256 x 4	300	38	189	18	5	C,M	D.P	4-67
Am9112C	256 x 4	300	47	315	16	5	C,M	D,P	4-75
Am91L12C	256 x 4	300	38	189	16	5 1	C,M	D,P	4-75
Am9101B	256 x 4	400	47	290	22	5	C,M	D.P	4-58
Am91L01B	256 x 4	400	38	173	22	5	C,M	D,P	4-58
Am9111B	256 x 4	400	47	290	18	5	C,M	D.P	4-58
Am91L11B	256 x 4	400	38	173	18	5	C,M	D.P	4-58
Am9112B	256 x 4	400	47	290	16	5	C,M	D.P	4-75
Am91L12B	256 x 4	.400	38	173	16	5 5	C,M	D.P	4-75
Am9101A	256 x 4	500	- 47	290	22	5	C,M	D.P	4-58
Am91L01A	256 x 4	500	38	173	22	5	C,M	D.P	4-58
Am9111A	256 x 4	500	47	290	18	5	C,M	D,P	4-58
Am91L11A	256 x 4	500	38	173	18	5	C,M	D.P	4-58
Am9112A	256 x 4	500	47	290	16	5	C,M	D,P	4-75
Am91L12A	256 x 4	500	38	173	16	5	C,M	D,P	4-75

4K STATIC RAMs

Listed according to organization and access time.

Part		Access	Power Dissi	pation (mW)		Cumaka	T		D
Number	Organization	Time (ns)	Standby	Active	Pins	Supply Voitage (V)	Temp Range	Package	Page No.,
Am2148-35	1024 x 4	35	165	990	18	5	с	D,L	₄ -13
Am2149-35	1024 x 4	35	N/A	990	18	5	С	D	4-13
Am2148-45	1024 x 4	45	165	990	18	5	C,M	D,L	4-13
Am21L48-45	1024 x 4	45	110	688	18	5 5 5 5	С	D,L	4-13
Am2149-45	1024 x 4	45	N/A	990	18	5	C,M	D	4-13
Am21L49-45	1024 x 4	45 .	N/A	688	18	5	С	D,L	4-13
Am2148-55	1024 x 4	55	165	990	18	5	C,M	D,L	4-13
Am21L48-55	1024 x 4	55	110	688	18	5	С	D,L	4-13
Am2149-55	1024 x 4	55	N/A	990	18	5 5 5	C,M	D	4-13
Am21L49-55	1024 x 4	55	N/A	688	. 18	5	C	D,L	4-13
Am2148-70	1024 x 4	70	165	990	18	5	C,M	D,L	4-13
Am21L48-70	1024 x 4	70	110	688	18	5	С	D,L	4-13
Am2149-70	1024 x 4	70	N/A	990	18	5	C,M	D	4-13
Am21L49-70	1024 x 4	70	N/A	688	18	. 5	С	D,L	4-13
Am9114E	1024 x 4	200		350	18	5	C,M	D,P	4-81
Am91L14E	1024 x 4	200		250	18	5	С	D,P	4-81
Am9114C	1024 x 4	300		350	18	[,] 5	C,M	D,P,F	4-81
Am91L14C	1024 x 4	300		250	18	5	C,M	D,P,F	4-81
Am9124C	1024 x 4	300	150	350	18	5	C,M	D,P,F	4-81
Am91L24C	1024 x 4	300	100	250	18	5	C,M	D.P.F	4-81
Am9114B	1024 x 4	450		350	18	5	C,M	DPF	4-81
Am91L14B	1024 x 4	450		250	18	5	C,M	D,P,F	4-81
Am9124B	1024 x 4	450	150	350	18	5	C,M	D,P,F	4-81
Am91L24B	1024 x 4	450	100	250	18	5	C,M	D,P,F	4-81
Am21L41-12	4096 x 1	120	25	200	18	5	Ċ	D.P	4-1
Am21L41-15	4096 x 1	150	25	200	18	5	Ċ	D.P	4-1
Am21L41-20	4096 x 1	200	25	200	18	5 5	0000	D,P	4-1
Am21L41-25	4096 x 1	250	25	250	18	5 5	С	D,P	4-1
Am9044B	4096 x 1	450		350	18		C,M	D,P	4-38
Am90L44B	4096 x 1	450		250	18	5	C,M	D,P	4-38
Am9044C	4096 x 1	300		350	18	5	C,M	D.P	4-38
Am90L44C	4096 x 1	300		250	18	5	C.M	D.P	4-36
Am9044D	4096 x 1	250		350	18	5	C.M	D.P	4-38

4K STATI	C RAMs (Cont	.)							
Part		Access	Power Dissipation (mW)			Supply	Temp		Page
Number	Organization	Time (ns)	Standby	Active	Pins	Supply Voltage (V)	Range	Package	No.
Am90L44D	4096 x 1	250		250	18	5	C,M	D,P	4-38
Am9044E	4096 x 1	200		350	18	5	C	D,P	4-38
Am90L44E	4096 x 1	200	ļ	250	18	5	С	D,P	4-38
Am9244B	4096 x 1	450	150	350	18	5	C,M	D.P	4-38
Am92L44B	4096 x 1	450	100	250	18	5	C,M	D,P	4-38
Am9244C	4096 x 1	300	150	350	18	5	C,M	D,P	4-38
Am92L44C	4096 x 1	300	100	250	18	5	C,M	D,P	4-38
Am9244D	4096 x 1	250	150	350	18	5	C,M	D,P	4-38
Am92L44D	4096 x 1	250	100	250	18	5	C,M	D,P	4-38
Am9244E	4096 x 1	200	150	350	18	5	C	D,P	4-38
Am92L44E	4096 x 1	200	100	250	18	5	С	D,P	4-38
Am2147-35	4096 x 1	35	165	990	18	5	С	D	4-7
Am2147-45	4096 x 1	45	165	990	18	5	м	D,L	· 4-7
Am2147-55	4096 x 1	55	165	990	18	5	C,M	DL	4-7
Am2147-70	4096 x 1	70	110	880	18	5	C,M	D,L	4-7
Am21L47-45	4096 x 1	45	83	688	18	5	С	D	4-7
Am21L47-55	4096 x 1	55	83	688	18	5	С	D	4-7

16K STATIC RAMs

Listed according to organization and access time.

Part		Access	Power Dissi	pation (mW)]	Supply	Temp		Page
Number	Organization	Time (ns)	Standby	Active	Pins	Voltage (V)	Range	Package	No.
Am9128-70	2048 x 8	70	165	770	24	5	С	D,P	4-93
Am9128-90	2048 x 8	90	165	990	24	5	м	D	4-93
Am9128-10	2048 x 8	100	165	660	24	5	С	D,P	4-93
Am9128-12	2048 x 8	120	165	825	24	5	м	D	4-93
Am9128-15	2048 x 8	150	83/165	550	24	5	C,M	D,P	4-93
Am9128-20	2048 x 8	200	165	770/880	24	5	C,M	D,P	4-93
Am2167-35	16384 x 1	35	165	660	20	5	Ć	D,P	4-20
Am2167-45	16384 x 1	45	83	660/880	20	- 5	C.M	D,P	4-20
Am2167-55	16384 x 1	55	83	660	20	5	C,M	D,P	4-20
Am2167-70	16384 x 1	70	165	660	20	5	C,M	D,P	4-20

*Available in 1984

DYNAMIC RAMs

Listed according to organization and access time.

Part		Access	Power Dissi	pation (mW)		Supply	Temp		Page
Number	Organization	Time (ns)	Standby	Active	Pins	Voltage (V)	Range	Package	No.
Am9016F	16384 x 1	150	20	420	16	+ 12 ±5	С	P,D,L	4-26
Am9016E	16384 x 1	200	20	420	16	+12 ±5	C,L	P.D.L	4-26
Am9016D	16384 x 1	250	20	420	16	+12 ±5	C,L	P.D.L	4-26
Am9016C	16384 x 1	300	20	420	16	+12 ±5	C,L	P.D.L	4-26
Am9064-10	65536 x 1	100	22	384	16	+5 ±10	Ċ	P.D	4-43
Am9064-12	65536 x 1	120	22	330	16	+5 ±10	С	P.D	4-43
Am9064-15	65536 x 1	150	22	300	16	+5 ±10	Ċ	P.D	4-43

ROMs

Listed according to organization and access time.

Part Number	Organization	Access Time (ns)	Temp Range	Supply Voitage	Pins	Operating Power Max (mW)	Outputs	Page No.
Am9218B	2048 x 8	450	C,M	+5	24	368	3-State	5-1
Am9218C	2048 x 8	350	С	+5	24	368	3-State	5-1
Am9232D	4096 x 8	250	С	+5	24	420	3-State	5-6
Am9233D	4096 x 8	250	С	+5	24	420	3-State	5-6
Am9232C	4096 x 8	300	С	+5	24	420	3-State	· 5-6
Am9233C	4096 x 8	300	С	+5	24	420	3-State	5-6
Am9232B	4096 x 8	450	C,M	+5	24	420	3-State	5-6
Am9233B	4096 x 8	450	C,M	+5	24	420	3-State	5-6
Am9264D	8192 x 8	250	Ċ	+5	24	440	3-State	5-11
Am9265D	8192 x 8	250	С	+5	28	440,110 ¹	3-State	5-16
Am9264C	8192 x 8	300	с	+5	24	440	3-State	5-11
Am9265C	8192 x 8	300	С	+5	28	440,110 ¹	3-State	5-16
Am9264B	8192 x 8	450	C,M	+5	24	440	3-State	5-11
Am9265B	8192 x 8	450	C,M	+5	28	440,110 ¹	3-State	5-16
Am92128D	16384 x 8	250	c l	+5	28	440,137 ¹	3-State	5-21

ROMs (Co	ROMs (Cont.)											
Part Number	Organization	Access Time (ns)	Temp Range	Supply Voltage	Pins	Operating Power Max (mW)	Outputs	Page No.				
Am92128C	16384 x 8	300	С	+5	28	440,137 ¹	3-State	5-21				
Am92128B	16384 x 8	450	C,M	+5	28	440,137	3-State	5-21				
Am92256D	32768 x 8	250	C	+5	28	660,165 ¹	3-State	5-26				
Am92256C	32768 x 8	300	C .	+5	28	660,165 ¹	3-State	5-26				
Am92256B	32768 x 8	450	l C	+5	28	660,165 ¹	3-State	5-26				

Note: 1. Standby

U.V. ERASABLE PROMs

Listed according to organization and access time.

Part Number	Organization	Access Time (ns)	Temp Range	Operating Power – Act/Stby Max (mW)	Supply Voltages	Outputs	Number of Pins	Page No.
Am1702A-1	256 x 8	550	C,L	676	-9,+5	3-State	24	6-1
Am1702AL-1	256 x 8	550	C,L	N/A	-9,+5	3-State	24	6-1
Am1702A-2	256 x 8	650	C.L	676	-9,+5	3-State	24	6-1
Am1702AL-2	256 x 8	650	C.L	N/A	-9,+5	3-State	24	6-1
Am1702A	256 x 8	1000	C,L	676	-9,+5	3-State	- 24	6-1
Am1702AL	256 x 8	1000	C.L	N/A	-9,+5	3-State	24	6-1
Am9716	2048 x 8	300	Ċ	525/132	+5	3-State	24	6-8
Am2716-1	2048 x 8	350	CIL	525/132	+5	3-State	24	6-8
Am2716-2	2048 x 8	390	C	525/132	+5	3-State	24	6-8
Am2716	2048 x 8	450	C.I.L.M	525/132	+5	3-State	24	6-8
Am2732A-2	4096 x 8	200	C,I,L	512/132	5V	3-State	24	6-14
Am2732A-20	4096 x 8	200	C,I,L,M	512/132	5V	3-State	24	6-14
Am2732A	4096 x 8	250	C,I,L	512/132	5V	3-State	24	6-14
Am2732A-25	4096 x 8	250	C,I,L,M	512/132	5V .	3-State	24	6-14
Am2732A-3	4096 x 8	300	C,I,L	512/132	5V	3-State	24	6-14
Am2732A-30	4096 x 8	300	C,I,L	512/132	5V	3-State	24	6-14
Am2732-1	4096 x 8	350	C	787/157	+5	3-State	24	6-14
Am2732-2	4096 x 8	390	Ċ	787/157	+5	3-State	24	6-14
Am2732	4096 x 8	450	C,I,L,M	787/157	+5	3-State	24	6-14
Am2732A-4	4096 x 8	450	C,1,L	512/132	5V	3-State	24	6-14
Am2732A-45	4096 x 8	450	C.I.L.M	512/132	5V	3-State	24	6-14
Am2764-2	8192 x 8	200	C.I	525/105	+5	3-State	28	6-27
Am2764	8192 x 8	250	C,I,M	525/105	+5	3-State	28	6-27
Am2764-3	8192 x 8	300	C.1	525/105	+5	3-State	28	6-27
Am2764-4	8192 x 8	450	C.I.M	525/105	+5	3-State	28	6-27
Am27128-1	16384 x 8	150	C,I	512/132	5V	3-State	28	6-42
Am27128-15	16384 x 8	150	C,I	512/132	5V	3-State	28	6-42
Am27128-2	16384 x 8	200	C.I.L	512/132	5V	3-State	28	6-42
Am27128-20	16384 x 8	200	C.I.L.M	512/132	5V	3-State	28	6-42
Am27128	16384 x 8	250	C,I,L	512/132	5V	3-State	28	6-42
Am27128-25	16384 x 8	250	C.I.L.M	512/132	5V	3-State	28	6-42
Am27128-3	16384 x 8	300	C,I,L	512/132	5V	3-State	28	6-42
Am27128-30	16384 x 8	300	C,I,L	512/132	5V	3-State	28	6-42
Am27128-4	16384 x 8	450	C,I,L	512/132	5V	3-State	28	6-42
Am27128-45	16384 x 8	450	C,I,L,M	512/132	5V	3-State	28	6-42
Am27256-1	32768 x 8	170	C	525/132	+5	3-State	28	6-51
Am27256-2	32768 x 8	200	C,I,M	525/132	+5	3-State	28	6-51
Am27256	32768 x 8	250	C	525/132	+5	3-State	28	6-51
Am27256-3	32768 x 8	300	С	525/132	+5.	3-State	28	6-51
Am27256-4	32768 x 8	450	C	525/132	+5	3-State	28	6-51
Am27512	65536 x 8	250	C,I,M	525/132	+5	3-State	28	6-59

ELECTRICALLY ERASABLE PROMS

Listed according to organization and access time.

Part Number	Organization	Access Time (ns)	Temp Range	Operating Power – Act/Stby Max (mW)	Supply Voltages	Outputs	Number of Pins	Page No.
Am9864-2	8192 x 8	200	C,M	350/100	+5	3-State	- 28	6-36
Am9864 Am9864-3	8192 x 8 8192 x 8	250 300	С,М С,М	350/100 350/100	+5 +5	3-State 3-State	28 28	6-36 6-36

Temperature Ranges

Package Types

D = Cerdip P = Plastic

C = Commercial 0°C to 70°C

F = Flat Pack

L = Leadless Chip Carrier

í

Testing High-Performance Bipolar Memory

by Bob Lutz Advanced Micro Devices

INTRODUCTION

During the last several years, the state-of-the art of TTL compatible bipolar memory integrated circuits has advanced very rapidly. Device complexity has increased dramatically not only in terms of the memory storage capacity but also by the addition of new on-chip functions such as the inclusion of output data registers. Simultaneously, advances in bipolar LSI design and manufacturing technology have generated significant improvements in the performance levels of bipolar memory. Similarly, the complexity and performance levels of systems which employ these devices have grown. The concomitant growth of system complexity has placed additional demands on both the device manufacturer and the user's incoming inspection area to assure the performance capabilities of each component before it is assembled into the system.

Several test equipment manufacturers now supply sophisticated, computer controlled testers for these inspection tasks. Most of this equipment is inherently capable of the millivolt and nanosecond accuracies which are required; most memory testers can generate the complex waveforms and test patterns needed. However, the details of applying this equipment to a specific test problem, including the problem of interfacing the tester to the device-under-test, are usually left to the user. The purpose of this application note is to discuss several problems which are frequently encountered when testing high performance bipolar memory devices, and to acquaint the user with how such problems may be identified, measured and corrected.

WHAT MAKES A MEMORY GOOD?

Before discussing the specifics of bipolar memory testing problems, it is important to understand the basic characteristics which these devices should exhibit. Clearly each device must meet all product specification parameters but, first and foremost, a bipolar memory should be fast! Address access time (delay from address input to data output), enable access time and enable recovery time should be as small as possible. High performance is often the primary reason for using bipolar memory. Similarly, the performance of the ideal bipolar memory should remain relatively constant with changes in supply voltage, ambient temperature and output load capacitance. Fast devices, offering stable performance over a broad range of conditions, permit the user to qualify a smaller number of part types; one fast device can accommodate many standard as well as high performance applications. Such devices provide added safety margin for the system design, permitsimplification of system test and debug and assure troublefree system performance in the field. Hence the "best" memory is a fast, stable device which not only meets a given user specification, but also offers the extra performance needed for a broad range of applications.

Advanced Micro Devices offers a family of bipolar Random Access Memories (RAMs) and Programmable Read Only Memories (PROMs) which are designed to meet this idealized definition as closely as possible. First, each AMD device is designed to meet a "military design goal." This means AMD bipolar memories are designed to provide the extra margins and higher output drive capabilities needed to assure proper performance over the extended miliary supply voltage and operating temperature ranges. This often necessitates the use of more advanced design techniques such as on-chip regulators, temperature and voltages compensation networks and feedback circuits. Second, AMD has conceived and developed an advanced, oxide separated, ion implanted manufacturing process called IMOX[™]. Developed specifically for the production of high density bipolar memories, this technology provides both high density and excellent performance in a truly reliable and manufacturable process. This combination of advanced design and fabrication technologies assures the military user of receiving components which are intended for his application while providing the commercial user with the extra margins, performance advantages and procurement benefits mentioned above.

THE SYSTEM ENVIRONMENT

To understand the problems of high-performance memory testing, it is helpful to understand the electrical environment in which the memory devices will actually operate, i.e., the typical system environment. The system designer must address and resolve several critically important questions if the system is to consistently perform to its design specifications. These questions include:


- 1. What noise voltages can the system's logic and memory devices tolerate?
- 2. What are the sources of system noise?
- 3. What can be done to control and minimize this noise?

The first question is answered relatively easily. The magnitude of noise which can be tolerated relates directly to the worst case noise immunity specified for the logic family. Noise immunity is simply the difference between the worst case output levels (V_{CH} and V_{OL}) of the driving circuit and the worst case input voltage requirements (V_{IH} and V_{IL}, respectively) of the receiving circuit. For TTL devices the worst case noise immunity is typically 400mV for both the high and low logic levels.

If "system noise" is defined as the sum of things which subtract from this noise immunity, several sources can be identified. A few of the most important sources found in a digital, TTL system are listed below:

- Cross-Talk: The desire to pack system components as tightly as possible inevitably causes signal wires or PC board traces to be placed in close proximity. The lead-to-lead capacitance and mutual inductance thus created (see Figure 1) causes "noise" voltages to appear when adjacent signal paths switch.
- Transmission Line Reflections: Like it or not, every signal path in the system has transmission line characteristics. TTL signal paths are usually not designed as transmission lines, with predictable and uniform characteristic impedances. This is partly because of the higher costs implied for multilayer PC boards with internal ground planes, termination resistors, etc. It is also the result of TTL logic's limited ability to drive the low impedance lines provided by current PC board technologies. Hence, TTL signal paths do exhibit the ringing and reflection problems associated with improperly terminated transmission lines. These reflections subtract from the available noise immunity as shown in Figure 2.

1




1-12


(Figure 3b) through the ground network which is normally a simple interconnection of wires, each with some value of resistance and inductance per unit length. Some additional resistive drops occur. But, the rapid changes in these currents (large di/dt), occurring as charging starts and stops, mean a transient ground noise voltage is also generated. This voltage obeys the law of v = L(di/dt) where L is the ground circuit inductance and di/dt is the rate of change of the charging currents. Notice that adding local bypass capacitors can only reduce this voltage by paralleling the

ground inductance with the V_{CC} network inductance. Bypassing cannot eliminate this problem because these capacitors shunt the devices and not the ground and V_{CC} network inductances where the noise is generated.

Controlling and minimizing noise in a digital system becomes more challenging as the system performance requirements increase. These requirements demand devices capable of short propagation delays, e.g., ultra-fast memories with excellent drive characteristics to minimize fully loaded access times.



g through the local bypass capacitor, C. Equivalent ground induc



Since noise margin violations result in system malfunctions, the system designer must define a set of rules governing the physical construction techniques to be used within the system. These rules address a host of considerations including power distribution, AC grounding, lead placement, line termination requirements, logic loading (fan in and fan out) and interconnect delays. Specifying these rules is a complex process of making appropriate cost-performance tradeoffs. For a medium to high performance system, these rules might specify arranging devices in an array with V_{CC} power traces running vertically up the columns while ground metal running horizontally between the rows. Inserting bypass capacitors at each grid intersection forms an AC ground mesh (Figure 4), limiting the amount of ground inductance at each array site. If limits are also placed on the total capacitance each device may drive (cumulative interconnect and input capacitance on

all outputs), the total charging currents may be controlled thus limiting the noise immunity eroded by ground circuit noise. Similarly, the distance between adjacent traces and the maximum length of unterminated lines may be specified to control noise immunity losses caused by cross-talk and termination mismatches. Ultra-high performance systems may require additional measures; e.g., multilayer boards with true

THE MEMORY TEST ENVIRONMENT

Ideally the test system hardware and fixtures would be designed to even more stringent rules than those used for the system. This is reasonable as the tester is the standard employed for accepting or rejecting components used in the system. Because a collection of additional objectives constrain the test environment, designing test hardware to equally or more stringent rules is usually impractical.

Memory testers must test many types of components under a variety of conditions. Tests performed include DC parametric tests, functional and AC tests with complex test patterns and margin tests to assure device operation at the extremes of applied conditions and supply voltage. To accomplish this, connections to sets of programmable input drivers and output receivers (comparators), multiple device bias and power supplies, relays to permit connection of the DC parametric test unit, and special load circuits must all converge at the test site.

To provide flexibility and facilitate repair, test hardware must be modular. This requirement dictates placing the hardware (drivers, receivers, etc.) on many small PC boards which then must talk to the DUT (device under test) through additional wiring and connectors.


Frequently the quantity of parts tested necessitates mating an automatic device handler to the tester. Handlers also provide capabilities for testing at temperature extremes when needed. The DUT must be tested inside this equipment, requiring still more wiring between the test head and the actual test site. ground planes or increased usage of line drivers and receivers. Though the preceding descriptions have been simplified, it should be clear that distances between driving and receiving devices, the quantity and distribution of load capacitance, as well as the AC ground network integrity are all essential elements of the system design.

Ideally, all test hardware would be located immediately adjacent to the test site to minimize cross-talk, reflections and ground noise. However, this objective must be compromised to address the other objectives and constraints outlined above. Techniques commonly employed in making this compromise are illustrated in Figure 5. Notice that DUT drivers are remote from the test site, driving signal to the DUT through "series terminated" transmission lines. Similarly the receivers are some distance from the test site, receiving signals from the DUT through a series of connectors and wires which can degrade the signal. Most annoving of all, the test site around connection has been compromised. This signal path must carry heavy transient and DC currents during test and should provide a very solid, low impedance reference against which all AC and DC tests are made. Accumulating resistance and inductance in this path jeopardizes the integrity of all test results.

Hence, the electrical environment provided at the test site is generally inferior to the actual system environment where the memory component will be used.

TEST RELATED PROBLEMS AND SOLUTIONS


Accurately measuring or verifying memory performance in the test system environment requires a recognition of its inherent limitations. Outlined below are five problem areas commonly encountered when testing high-performance bipolar memories. Methods of identifying and alleviating these problems are indicated.




 Contending with Ground Noise: Ground noise is one of the most common and troublesome test problems. As defined above, ground noise is caused by switching currents flowing through the ground network impedance. Whereas the system environment (Figure 4) may provide multiple low inductance ground paths into a ground mesh or plane, the tester provides one long, higher inductance path back to the test system ground (Figure 5). This path includes handler con-

tacts, connectors and the DUT load board, all of which increase ground inductance and resistance. Transient currents which result when the DUT switches can be enormous. Consider the case of a byte wide (8 output) memory functional test. At some point in the test sequence, all memory outputs will switch from high to low (VOH to VOL) at the same instant, discharging all eight load capacitances simultaneously. If the input capacitance of the receiver is 40pF and the interconnect capacitance of the test fixture is 10pF, the total load capacitance driven by all device outputs would be 400pF. A fast memory device could discharge this load at a 1V/ns rate. The relationship i = C(dv/dt) implies peak charging currents of 400mA must flow through ground. As Figure 6 illustrates, this charging current does not build to its full value instantaneously. For a fast device the time required to go from zero to full charging current would approximate 2ns. A resultant ground current di/dt of 200mA/ns is implied. If the ground inductance is 1 nanohenry (approximate inductance of 1 inch of straight, small gauge wire), then v = L(di/dt) predicts AC ground noise of 200mV. As you have probably guessed, the typical test site ground inductance exceeds 1nh. The path is longer and it is usually not a straight line connection. Actual tester ground noise of up to 800mV is common when testing high-performance byte wide memories. This noise can be measured easily with a high bandwidth oscilloscope by attaching the scope ground to the actual test system ground and monitoring the DUT ground pin with one channel.


Excessive ground noise creates several problems: First, this noise is capacitively coupled to the input drive signals through the DUT input capacitances; if large enough, DC coupling through the DUT input clamp diodes can occur (Figure 7). The DUT output levels are, of course, referenced to the DUT ground potential whereas the receiver board is referenced to test system ground, introducing inaccuracy in access time measurements, etc.





For small magnitudes of noise, V_t , noise is AC coupled to the inputs through the input capacitance, C_i . If V_j is low, large

positive values of V_{t} may momentarily forward bias the input clamp diode, creating a DC coupling.



1-15


]

Worst of all, severe ground noise can make functional testing at or near the guaranteed input levels (VIH and VIII) impossible. To demonstrate, assume the device ground noise reaches a positive 0.8V with respect to test system ground during output switching. Assume the input driver high level is programmed to 2.0V, minimum VIH for most TTL devices. The actual voltage between a "high" DUT input and its ground is only 1.2V. The typical room temperature threshold voltage of a TTL device is 1.5V, and the device interprets 1.2V as a logic "low." This causes the memory to access a new memory location momentarily. The resultant momentary change in output data interferes with access time measurements. In severe cases, this momentary switching of output data creates additional ground noise which also feeds back to the inputs resulting in sustained oscillations. This noise interaction can also be viewed with a dual trace oscilloscope as shown in Figure 8. Channel A of the scope is connected to the address input while channel B monitors the DUT ground pin. The input voltage, as seen by the DUT, can be viewed directly by putting the scope in "A-B," algebraic subtract mode. Note the scope ground is connected to test system ground as before. Attaching scope ground to the DUT pin ground should be avoided as this creates a "ground loop." If connected this way, large noise currents flow in the alternate ground path provided by the scope back to earth ground; this interferes with the scope's ability to measure high-speed events and modifies the condition which is to be observed.

Several techniques can be employed to reduce ground noise problems:

- Keep the ground path as short as possible; use large diameter wire and "straight line" wiring techniques.
- Minimize the number of series connections in the DUT ground path; provide as many parallel ground connections as possible through each remaining connector.

- If the system uses a Kelvin (force sense) ground system, terminate the system by shorting force to sense on the DUT load board. Kelvin systems provide DC accuracy, but their response times are much too slow to aid in the suppression of ground noise at the test site. Terminating Kelvin early sacrifices a little DC accuracy, but the ability to use the previous sense line as second, low impedance ground path usually improves the overall test accuracy.
- Provide multiple high frequency bypass capacitors as close as possible to the DUT, and again on the DUT load board. This allows the V_{CC} wiring to serve as an extra AC ground path for high frequency ground noise.
- Reduce the DUT load capacitance (receiver and interconnect capacitance) as much as possible; avoid using low values of load resistors. Both techniques reduce the transient currents, thus improving test accuracy. When necessary, DUT output drive capability can usually be verified with DC tests.
- If V_{IL} and V_{IH} tests are necessary, measure the maximum amount of ground noise that the specific device type to be tested generates in the actual test site. Set the input drive levels no tighter than "V_{IH} plus the maximum noise" and "V_{IL} minus the maximum noise." Using tighter limits over tests the device!
- Alternatively, use DC bench tests on a sample basis to verify that input margins are acceptable. This is a sound practice as the input thresholds of bipolar devices are extremely insensitive to fabrication process variations. Virtually any process variation or defect which would result in a threshold failure would also result in the catastrophic failure of other tests.



- DC verification of V_{IL} and V_{IH} can also be performed on the test system, but care must be exercised to insure that input voltages NEVER cross through the 0.8V to 2.0V window; voltages residing in this window can cause the DUT to switch, triggering sustained oscillations.
- The Output "Tank Circuit": A second common problem encountered is resonance in the circuitry which connects the DUT outputs to the output comparators or receivers. This resonance occurs because the wire connecting the DUT outputs to the receivers is actually an inductor connected in series with the comparator input capacitance, forming a series resonant tank circuit (Figure 9). This load circuit is quite different from the typical loading situation found in a system environment. Notice that the capacitance in the tester tends to be a single large value of capacitance, lumped at the end of the DUT output drive line. The load capacitance in the system is generally smaller and it is distributed along the drive line; this configuration looks much more like a transmission line, with per unit length values of inductance and capacitance, than it does a resonant tank. The resonant frequencies found at the test site vary with wire length and capacitive load, but tend to be in the 100-500MHz range. The input voltage sensed by the receiver is actually the voltage at the center connection within the tank circuit, which can ring violently when the outputs switch; measurement errors of 5ns or more can occur. A good evaluation technique for this problem is to compare the waveforms observed at the output of the device with a "shmoo plot" of the output. Assuming a simple pattern is used, differences in these results may indicate a resonance problem.


Corrective action for this problem includes:

- Use short, low inductance connections from the DUT output to the receiver; minimize comparator and intercon-

nect capacitance. Both techniques raise the resonant frequency of the tank circuit which limits the time measurement error and reduces the DUT's ability to stimulate ringing in the tank.

- Use twisted pair wiring techniques to connect DUT outputs to the receivers. Though this raises the capacitance slightly, it reduces the purely inductive character of the interconnect, usually tending to reduce ringing.
- Minimizing Cross-Talk: Cross-talk between the input and output lines of the DUT is also a common problem. Obviously, the greater the number of paths which must be packed into a given area, the greater the problem. The signal coupling that occurs adds noise to both the input lines, making V_{IH} and V_{IL} testing difficult, and output lines, reducing the accuracy of timing measurements. Techniques which tend to reduce cross-talk include the following:
 - Keep wires as short as possible and avoid laying wires on top of each other.
 - Reduce output loading to minimize the magnitude of current transients which could be coupled into adjacent lines.
 - Use twisted pair or coaxial cable wherever possible; take care to tie all grounds from these transmission lines together at both ends.
- Use ground plane or ground mesh techniques in the load board and the handler interface if possible. A true ground plane permits the use "strip" transmission lines which not only minimize cross-talk, but also reduce ground noise.

Though expensive, ground plane techniques offer the test engineer a consistent reference voltage which can be used to identify and segregate the various components and sources of noise.



Conclusion

Advanced Micro Devices has invested significantly in the development of advanced, high-performance bipolar memory technologies and products. As the preceding discussion demonstrates, the memory tester presents a very different environment to the memory device than does the system. The

additional constraints placed on the tester virtually guarantee that devices which function in this "worst case" environment will perform satisfactorily in the system. However, this worst case environment may also selectively reject the best performing devices; i.e., those with the fastest access times and best drive characteristics. This occurs because high-performance devices magnify the problems found in the tester environment. The information presented here should aid the component engineer in recognizing and resolving these special test environment problems. Attention to these details will reward the bipolar memory user by assuring acceptance of the best and broadest range of bipolar memories currently available.

1-18

INDEX SECTION NUMERICAL DEVICE INDEX FUNCTIONAL INDEX AND SELECTION GUIDE **APPLICATION NOTE**

BIPOLAR PROGRAMMABLE READ ONLY MEMORY (PROM)

BIPOLAR RANDOM ACCESS MEMORIES (RAM)

MOS RANDOM ACCESS **MEMORIES (RAM)**

MOS READ ONLY **MEMORIES (ROM)**

MOS UV ERASABLE PROGRAMMABLE ROM (EPROM)

GENERAL INFORMATION PACKAGE OUTLINES SALES OFFICES







6







3





Bipolar Programmable Read Only Memory (PROM) Index

	Guide to the Programming of AMD's Generic Bipolar PROMs	21
	Guide to the Analysis of Programming Problems	
	Reliability Report	
Am27S12/13	512 x 4 Bit Generic Series Bipolar PROM	
Am27S15	512 x 8 Bit Generic Series Bipolar PROM	
Am27S18/S19 Family	32 x 8 Bit Generic Series Bipolar PROM	
Am27S20/S21	256 x 4 Bit Generic Series Bipolar PROM	
Am27S25	512 x 8 Generic Series Bipolar IMOX TM	
	Registered PROM	2-34
Am27S27	512 x 8 Bit Generic Series Bipolar Registered	
	PROM	2-40
Am27S28/29	512 x 8 Bit Generic Series Bipolar PROM	
Am27S30/31	512 x 8 Bit Generic Series Bipolar PROM	
Am27S32/33	1024 x 4 Bit Generic Series Bipolar PROM	
Am27S35/37	1024 x 8 Bit Generic Series IMOX Registered	
	PROM	2-61
Am27S40/S41	4096 x 4 Bit Generic Series Bipolar IMOX	
· · · · · · · · · · · · · · · · · · ·	Registered PROM	2-67
Am27S43	4096 x 8 Bit Generic Series Bipolar IMOX	
•	PROM	2-73
Am27S45/47	2048 x 8 Generic Series Bipolar IMOX	
	Registered PROM	2-78
Am27S49	8192 x 8 Generic Series Bipolar IMOX	
	8192 x 8 Generic Series Bipolar IMOX Registered PROM	2-84
Am27S65	1024 x 4 4-Wide Bipolar IMOX Registered PROM	
Am27S75	2048 x 4 4-Wide Bipolar IMOX Registered PROM	2-99
Am27S85	1024 x 4 4-Wide Bipolar IMOX Registered PROM	. 2-110
Am27S181/281 Family	1024 x 8 Bit Generic Series Bipolar IMOX PROM	. 2-122
Am27S184/185 Series	2048 x 4 Bit Generic Series Bipolar IMOX PROM	. 2-128
Am27S191/291 Family	2048 x 8 Bit Generic Series Bipolar IMOX PROM	. 2-134
Am27S191/291 Family	2048 x 8 Bit Generic Series Bipolar IMOX PROM	. 2-13

Guide to the Programming of AMD's Generic Bipolar PROMs

Application Note

by

AMD Bipolar Memory Product Engineering

GENERIC SERIES CHARACTERISTICS

The AMD line of Generic Bipolar PROMs incorporate common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields and produce excellent parametric correlation. Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large nonconductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.

PROM Programming Equipment Guide

Source and Location	Data I/O 10525 Willow Redmond, W		Pro-Log Corporation 2411 Garden Road Monterey, CA 93940	International Microsystems, Inc. 11554 C. Avenue Auburn, CA 93940	Kontron Electronic, Inc. 630 Price Avenue Redwood City, CA 94063	7335 E. Acoma Dr. Scottsdale,		Stag Systems, Inc. 528-5 Weddell Dr. Sunnyvale, CA 94086
Programmer Model(s)			M900, M900B, M910, M920 and M980	IM1010	MPP-80	UPP-801	UPP-803	РРХ
AMD Generic Bipolar PROM Personality Module	909-1286-1 919-1286-1 Rev H	Unipak Rev 003 (Family and Pin Code)	PM 9058	IM AMDGEN1	MOD 14	PM 102	FAM-12	PM 2000 Code 90
Socket Adapters Configurators	s and							
Am27S18/19 Am27LS18/19	715-1407-1	16 02	PA 16-6 and 32 x 8(L)	IM 32 x 8-16-AMD	SA 3-1 B 32 x 8/16	DIS-156 AM	DA 22	AM 110-2
Am27S20/21	715-1408-1	16 01	PA 16-5 and 256 x 4(L)	IM 256 x 4-16-AMD	SA 4-2 B 256 x 4/16	DIS-133 AM	DA 21	AM 130-2
Am27S12/13	715-1408-2	16 03	PA_16-5 and 512 x 4(L)	IM 512 x 4-16-AMD	SA 4-1 B 512 x 4/16	DIS-134 AM	DA 21	AM 130-3
Am27S15	715-1411-1	· .	PA 24-14 and 512 x 8(L)	IM 512 x 8-24- 27S15-AMD	SA 17-3 B 512 x 8/24	DIS-165 AM	DA 33	
Am27S25	715-1617	62 65	PA 24-16 and 512 x 8(L)	IM 512 x 8-24- 27S25-AMD	SA 31-2 B 512 x 8/24	DIS-213 AM	DA 31	AM 190-2
Am27S27	715-1412-2		PA 22-4 and 512 x 8(L)	IM 512 x 8-22- 27S27-AMD	SA 18 B 512 x 8/22	DIS-168 AM	DA 28	
Am27S28/29	715-1413	16 09	PA 20-4 and 512 x 8(L)	IM 512 x 8-20-AMD	SA 6 B 512 x 8/20	DIS-158 AM	DA 34	AM 120-3
Am27S30/31	715-1545	16 36	PA 24-13 and 512 x 8(L)	IM 512 x 8-24-AMD	SA 22-6 B 512 x 8/24	DIS-135 AM	DA 29	
Am27S32/33	715-1414	16 38	PA 18-6 and 1024 x 4(L)	IM 1024 x 4-18-AMD	SA 24 B 1024 x 4/18	DIS-136 AM	DA 38	AM 170-2
Am27S35 Am27S37	715-1723	62 66	PA 24-18 and 1025 x 8(L)	IM 1024 x 8-27S35/ 37-AMD	SA 31-1 B 1024 x 8/24	DIS-218 AM	DA 65	AM 190-3
Am27S180/181 Am27PS181	715-1545-2	16 37	PA 24-13 and 1024 x 8(L)	IM 1024 x 8-24-AMD	SA 22-7 B 1024 x 8/24	DIS-137 AM	DA 29	AM 100-6
Am27S280/281 Am27PS281		16 37		IM 1024 x 8-24- 27S280/281-AMD		DIS-214 AM	DA 60	
Am27S184/185 Am27LS184/185 Am27PS185	715-1616	16 06	PA 18-8 and 2048 x 4(L)	IM 2048 x 4-18-AMD	SA 4-4 B 2048 x 4/18	DIS-211 AM	DA 23	AM 140-3
Am27S190/191 Am27PS191	715-1688-1	16 68	PA 24-17 and 2048 x 8(L)	IM 2048 x 8-24-AMD	SA 22-10 B 2048 x 8/24	DIS-151 AM	DA 61	AM 100-5
Am27S290/291 Am27PS291	715-1688-2	16 68	PA 24-28 and 2048 x 8(L)	IM 2048 x 8-24- 27S290/291-AMD	SA 29 B 2048 x 8/24	DIS-215 AM	DA 62	AM 190-7
Am27S40/41 Am27PS41	715-1282		PA 20-9 and 4096 x 4(L)	IM 4096 x 4-20-AMD	SA 30 B 4096 x 4/20	DIS-216 AM	DA 63	AM 120-6
Am27S45 Am27S47	715-1660			IM 2048 x 8-24- 27S45/47-AMD	SA 31 B 2048 x 8/24		DA 64	AM 170-3
Am27S43	715-1698-00	2		IM 4096 x 8-24-AMD				

PROGRAMMING

The entire Generic PROM Series is manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.

The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the \overline{CS} input is a logic HIGH. Current is gated through the addressed fuse by raising the \overline{CS} input from a logic HIGH to 15 volts. After 50 μ sec, the 20 volt supply is removed, the chip is enabled, and the output level sensed to determine if the link has opened. Most links will open within 50 μ sec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5msec. If a link has not opened after a total elapsed programming time of 400msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 180mA until the fuse link is opened, after which

PROGRAMMING PARAMETERS

the current drops to approximately 90mA. Current into the \overline{CS} pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including V_{CC} should be removed for a period of 5 seconds after which programming may be resumed.


When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

Symbol	Parameters	Min	Max	Units
VCCP	V _{CC} During Programming	5.0	5.5	Volts
VIHP	Input HIGH Level During Programming	2.4	5.5	Volts
VILP	Input LOW Level During Programming	0.0	0.45	Volts
VCS1P	CS1 Voltage During Programming	14.5	15.5	Volts
VOP	Output Voltage During Programming	19.5	20.5	Volts
VONP	Voltage on Outputs Not to be Programmed	0	V _{CCP} + 0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(V _{OP})/dt	Rate of Output Voltage Change	20	250	V/µsec
d(V CS 1)/dt	Rate of CS1 Voltage Change	100	1000	V/µsec
	Programming Period — First Attempt	50	100	µsec
tp	Programming Period — Subsequent Attempts	5.0	-15	msec

Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints. 2. Delays t₁, t₂, t₃ and t₄ must be greater than 100ns; maximum delays of 1µsec are recommended to minimize heating during


programming. 3. During ty, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses

are required. 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.



PROGRAMMING WAVEFORMS

SIMPLIFIED PROGRAMMING DIAGRAM



OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format.

ASCII BPNF

An example of an ASCII type in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- 2. The data patterns for all 2048 words, starting with word 0, in the following format:
 - a. Any characters, including carriage return and line feed, except "B".
 - b. The letter "B", indicating the beginning of the data word.
 - c. A sequence of eight Ps or Ns, starting with output O7.
 - d. The letter "F", indicating the finish of the data word.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.


e. Any text, including carriage return and line feed, except the letter "B".

3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.5 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words) with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.



Guide to the Analysis of Programming Problems

Application Note

by

AMD Bipolar Memory Product Engineering

INTRODUCTION

Advanced Micro Devices' Generic Series of Programmable Read Only Memory (PROM) circuits have been designed to provide extremely high programming yields. Available programming currents are over designed by a factor of four and special circuitry accessible only during testing is incorporated into each product to eliminate ordinarily difficult to detect shorts and opens in the array and decoders. As a result, unique decoding and very large fusing currents are virtually assured to the user. AMD PROMs have test fuses programmed prior to shipment as a further guarantee. The results of such extensive testing and design considerations are programming yields consistently in the 98% to 99.5% range. Key to the achievement of such yields is a programmer properly calibrated to the AMD specification with good contactors, "clean" electrical wave forms and properly functioning subcircuits. In the event that your programming yields fall below 98%, you should investigate the characteristics of the failed devices to find a prominent failure mode, then use the attached information as a guide to resolving the problem. Simple problems can be very costly if not detected and corrected.

Should you continue to have trouble optimizing your programming yield, contact your AMD representative or local programmer manufacturer representative.

Guide to the Analysis of Programming Problems

data

Primary Symptom

Secondary Symptom

 Units fail to program all desired bits A) Binary blocks of missing data

B) Random bits of missing

Possible Causes

- 1) Address driver output which remains continuously low or continuously high.
- 2) Address driver with a "low" voltage greater than 0.5V or a "high" voltage less than 2.4V.
- Poor, intermittent or no electrical contact to one or more address input pins.

Any of the above may result in over programming half the array and not programming the other half.

- 1) Address driver with a "low" voltage greater than 0.5V or a "high" voltage less than 2.4V.
- 2) Poor electrical contact to address, chip enable and output pins.
- Excessive transient noise on V_{CC}, output pin (> 20.5V), or ground pins. Check with a high speed storage oscilloscope for peak values during programming. Use transient suppression networks where appropriate.
- Programmer does not comply with AMD Programming Specification. (See Programming Parameters.) Examples:
 - Output voltage during programming less than 19.5V
 - V_{CC} during programming less than 5.0V
 - CS voltage during programming less than 14.5V
- 1) Poor or no electrical contact to that output pin.
- 2) Defective current switch in programmer.
- 1) Wrong device or programming socket.
- Programmer does not comply with AMD's Programming Specifications. (See Programming Parameters.) Examples:
 - Output voltage during programming less than 19.5V
 - V_{CC} during programming less than 5.0V
 - CS voltage during programming less than 14.5V

- C) All data associated with a single output missing
- D) No data change

Primary Symptom

II) Over-Programmed Devices

Secondary Symptom

A) One output continuously at a Logic "1"

B) All outputs continuously

at a Logic "1"

Possible Causes

1) Programmer does not comply with AMD's Programming Specifications. (See Programming Parameters.)

Examples:

- Output voltage during programming greater than 20.5V
 Programmer timing incorrect
- Open outputs can appear to be programmed to Logic "1" with the presence of a pullup resistor even though the device has not actually been programmed.
- Excessive voltage transients on output lines during programming. Be sure appropriate transient suppression networks are placed on the outputs. (See Figure 1.)
- 1) No V_{CC} applied to device.
- 2) No ground applied to device.
- 3) Incorrect device type.
- 4) Incorrect programming socket.
- 5) Excessive voltage transients on output lines. Use transient suppression network shown in Figure 1.

DEFINITIONS

Fuse

- Conductive Platinum-Silicide link used as a memory element in Advanced Micro Devices' PROM circuits.

Unprogrammed Bit

- A conductive fuse.

Programmed Bit

- A nonconductive fuse, that is one which has been opened.

Output Low (Logic "0")

- An output condition created by an unprogrammed bit.

Output High (Logic "1")

- An output condition created by a programmed bit.

Failure to Program

 A device failure in which a fuse selected to be opened failed to open during the fusing operation.

Over Programmed

 A device failure in which a fuse which was not selected to open nevertheless opened during the fusing operation.


Address Driver

— The voltage source which drives an individual address pin in the PROM. This source is part of the programmer and drives the address pin with "0"s (0V to .45V) and "1"s (2.4V to 5.5V) depending on instructions from the programmer control circuitry. There is a separate address driver for every PROM address pin.

Programmer

— A system capable of providing the appropriate array of signals to a PROM circuit to cause certain user controlled bits to be programmed (i.e., fuses opened) in the device. As a minimum it consists of a memory containing the pattern to be programmed, control circuitry to sequence the addressing and fusing control pulses, power supplies, and address drivers.

TRANSIENT SUPPRESSION NETWORK



- Notes: 1. Clamp diodes should be connected to each output as close as physically possible to the device pin.
 - 2. V_{CC} should be decoupled at the device pin using .01µF//.1µF capacitors.
 - 3. AMD recommends that all address pins be decoupled using .001 μF capacitors.

RELIABILITY REPORT RELIABILITY

SUMMARY

REPORT RELIABILITY

ORT RELIABILITY RE

RELIABILITY REPORT

IABILITY REPORT RE

LITY REPORT RELIA

REPORT RELIABILITY

ORT RELIABILITY RE

RELIABILITY REPORT

IABILITY REPORT RE

The Advanced Micro Devices' bipolar memory process has been described with particular emphasis on programmable-read-only memories. An advanced form of the low-power Schottky process is used in conjunction with a highly reliable and stable platinum silicide fuse. Extensive testing and screening have been used to assure that the products will meet all specification after the user has placed his program into the device and that the circuit reliability will be outstanding.

REPORT RELIABILITY RT RELIABILITY REP RELIABILITY REPORT BILITY REPORT REL TY REPORT RELIABI REPORT RELIABILITY RT RELIABILITY REP RELIABILITY REPORT BILITY REPORT REL TY REPORT RELIABI

LITY REPORT RELIABILITY REP ORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REP ORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REP ORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REP ORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REP ORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REP ORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REP ORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY

The purpose of this report is to present a description of Advanced Micro Devices' Bipolar PROM circuits, their manufacturing process and their reliability. Included is a discussion of the wafer fabrication in which an advanced, highly reliable platinum silicide fuse is utilized, a description of the circuits and their testing, an analysis of the fusing characteristics of platinum silicide and supportive reliability data.

The products evaluated in this report are members of a generic family of field programmable-read-only memories (PROMs) from 256 bits through 16384 bits. Advanced Micro Devices utilizes two manufacturing processes. The first is the platinum-silicide Schottky, washed emitter process described in this report. The second is the IMOX[™] process. IMOX is the trademark name for a selective oxide isolation process which employs ion-implantation of various transistor elements. This improved process incorporates many of the technologies previously developed, such as platinum silicide fuses, dual layer metal, and platinum-silicide Schottkies. IMOX allows further reduction in chip size due to tighter device spacings and device dimensions. All new product developments for the PROM family use the IMOX process.

THE PROCESS TECHNOLOGY

Advanced Micro Devices has chosen a platinum silicide Schottky, washed emitter, dual-layer metal process for its bipolar PROMs. Platinum silicide has been chosen as the material to form the fuse for several reasons. First, it has been demonstrated to be an extremely reliable fuse material. It does not have the growback phenomenon common to nichrome technologies; it is not moisture sensitive in freeze-out tests; it is less fragile than nichrome and it does not have mass transport problems associated with moderate current densities. Second, the manufacturing process is easily controlled with regard to reliability factors and fusing currents. Third, the fuses are quite easy to form during the manufacturing process without a substantial number of additional processing steps. allows Advanced Micro Devices to continue to supply very high speed, high performance products while increasing device complexity. The circuit design concepts are similar on each of the PROMs with the result that the products can be programmed using the same hardware. Only the socket adaptor required for the PROM configuration and pin count is different. The same programming algorithm is used for all devices with completely satisfactory results. The PROMs utilize a platinum Schottky diode structure with barrier metal. Dual-layer metallization is also employed to maximize speed and minimize chip size. All Advanced Micro Devices' circuits receive screening per MIL-STD-883, Method 5004 class C or better. Part of the 883 flow involves sample acceptance tests in which all temperature requirements are sampled to Lot Tolerance Percent Defective (LTPD) plans. A 5% LTPD corresponds to about a 0.65% Acceptance Quality Level (AQL). In late 1983, Micro Devices announced a new program that guarantees the highest quality levels for semiconductor devices in the industry. The new program is called INTERNA-TIONAL STANDARD 1000. Under INT-STD-1000 all Bipolar Memory PROMs are sampled to a 0.1% AQL. This is a statement of AMD's commitment to excellence.

Figure 2 is a cross section of a transistor and a fuse. A heavily doped buried layer diffusion is first performed to allow for the fabrication of NPN transistors with low saturation resistances. A thin epitaxial layer is grown followed by isolation and base diffusions. The isolation and base are effectively self-aligned using a composite masking approach. A short series of steps results in the definition of polycrystalline silicon in the shape of the fuse.

A second composite mask now defines all the emitter, contact, Schottky diode and chmic contact areas.




Figure 2. Transistor & Fuse Structures.

Following the emitter diffusion and the contact mask, platinum is sputtered over the entire wafer. Since all contacts, Schottkies and fuses are exposed at this point, an alloying operation allows platinum silicide to form. The residual platinum is etched off the wafer leaving the silicide contacts, Schottkies, and fuses. After this step, the semiconductor elements of the circuit have been completely formed, and all that remains is the interconnect metallization. To form the interconnects, aluminum is used as the primary conducting element. Aluminum has a very strong affinity for silicon, including that in platinum silicide. To retain the advantages of the very stable platinum silicide Schottky devices, it is necessary to sputter an inactive metal, tungsten, with a small amount of titanium as a bonding agent over the surface of the wafers to serve as a barrier to the diffusion or microalloying of the aluminum. Aluminum is now evaporated over the surface of the wafers and conventional masking and etching cycles are used to define the aluminum interconnections. Figure 3 shows the structure of this metal layer.

To complete the dual-layer metallization structure, silicon dioxide is chemically vapor deposited on the wafer and etched with interlayer metal contact openings (vias). A second layer of aluminum is then placed on top of the dielectric. This layer has


A. C

ROW DECODE

R

a thickness substantially greater than the first one and is especially suited for power busses and output lines.

To complete the circuit, a passivation layer is deposited over the top of the wafers and etched at the appropriate locations to allow for bonding pad contact.



COLUMN TEST

ROW TEST

Ю

Ю

> TEST

RF000010

Input, Memory & Output Circuitry


Two groups of input buffers and decoders called "X" and "Y" are used to drive word lines and columns respectively. The X-decode addresses $(A_3 - A_7)$ have Schottky clamp diode protected, PNP inputs for minimum loading. (Figure 5). The X-input buffers $(A_3 - A_7)$ provide A and \overline{A} outputs to a Schottky decode matrix which selects one of 64 word drivers. The word line drivers are very fast high current, high voltage, non-saturating buffers providing voltage pull down to the selected word line.

The Y-decode address buffers $(A_0 - A_2)$ are also Schottky diode clamped, PNP inputs driving a Schottky diode matrix. However, this diode matrix selects one of eight columns on each of the four output bits. The selected column line drives the sense amplifier input to a high level in the case of a blown fuse, or current is shunted through an unblown fuse through the selected word driver to ground resulting in a "low" input to the sense amplifier. The sense amplifier is a proprietary fast level shifter-inverter with temperature and voltage threshold sensitivities compensated for the driving circuitry. Each of the four sense amplifiers in this circuit provides active drive to an output buffer.

Each output buffer also contains a disable input, which is driven from the chip-enable buffer. The chip-enable buffer input is a Schottky diode clamped PNP buffered design with an active pull up and pull down to drive the output buffer. Additionally, the chip-enable gate contains circuitry to provide fuse control as described below.

Fusing Circuitry

Platinum silicide fuses as implemented in Advanced Micro Devices' PROMs have extremely high fuse current to sense current ratios. Sensing normally requires that only a few hundred microamps flow through the fuse, whereas absolute minimum requirements for opening the fuse are approximately 100 times that amount. This provides a significant safety margin for transient protection and long-term reliability.





High-yield fusing of platinum silicide fuses requires that a substantial current be delivered to each fuse. This current is sourced from the output terminals through darlingtons which can drive the column lines when enabled. These darlingtons are driven directly from the output and are selected by the Y-decode column select circuitry. Current during fusing flows from the output through the darlington directly to the fuse through the selected array Schottky and finally through the word-driver output transistor to ground. This path is designed for a very large fusing current safety margin.

The control circuitry works as follows: After V_{CC} is applied, the appropriate address is selected and the \overline{CE} input is taken to a logic high, the programmer applies 20 volts to the bit output to be programmed. The application of the 20 volts simultaneously deselects the output buffer to prevent destructive current flow, and powers down internal circuitry unneeded during fusing to minimize chip heating.

It also enables the darlington base drive circuitry, makes power available to the darlington from the output and enables the fusing control circuitry. At this point, the PROM is ready for the control line at the chip-select pin to release the selected word driver to allow current flow through the fuse. This technique is particularly advantageous because the control signal does not supply the large fusing currents. They are supplied through the darlington from the output power supply. Some care must be taken to avoid excessive line inductance on the output line. Reasonable and normal amounts of care will reward the user with high-programming yields.

Special Test Circuitry

All Advanced Micro Devices PROMs include high-threshold voltage gates paralleling several address lines to allow the selection of special test words and the deselection of the columns to allow for more complete testing of the devices. Additionally, special test pads accessible prior to assembly allow for testing of some key attributes of the devices. The function of these special circuits will be described in more detail in the section, "Testing", later in this report.

THE PLATINUM SILICIDE FUSE

Fusing Technique

Advanced Micro Devices' PROM circuits have been designed to use a programming algorithm which minimizes the requirements on the programmer yet allows the circuit to fuse the platinum silicide links quickly and reliably. Specifically, the following sequence of events must take place:

- 1. V_{CC} power is applied to the chip;
- 2. The appropriate address is selected;
- 3. The chip is deselected;
- 4. The programming voltage is applied to one output;
- The chip enable voltage is raised to enable highthreshold voltage gate. This action gates the current flow through the proper fuse resulting in an open fuse in a few microseconds;
- The output voltage is lowered; the programming voltage is removed.
- 7. The device is enabled and the bit is sensed to verify that the fuse is blown. In the unusual event that the fuse does not verify as blown, a sequence of much longer pulses is applied to the fuse at a high duty cycle until the fuse opens; and,
- 8. The sequence of 2 through 7 is repeated for each bit which must be fused.


There are several advantages to this technique. First, the two high current power sources, V_{CC} and the voltage applied to the output do not have critical timing requirements. The low current chip select pin gates the fusing current into the circuit. Since it is generally desirable to gate the fusing current into the chip at relatively fast rates, the use of the chip select for this purpose avoids the speed trade-off which would exist using the output voltage as the control. The output voltage must not be raised too quickly to avoid breakdown and latchback conditions which might occur with sub-microsecond rise times on the output.

The second major advantage of this technique is that in the event that the fuse does not open during the first attempt to blow it, a near DC condition may be safely applied to it with no danger of developing a reliability problem such as that which occurs with nichrome fuses. This will be discussed in more detail later. The algorithm can therefore be designed first to minimize the time required to program the PROM, i.e. with a fast first pulse, and second, to maximize the probability that any circuit will program. Most PROMs do, of course, fuse satisfactorily with all short pulses. However, it is impossible for any manufacturer to guarantee absolutely that all fuses in all circuits receive 100 percent of the rated fusing current during programming.

Circuit defects which may be resistant to pre-programming testing prevent such a guarantee. It is, therefore, quite important to have a fuse material insensitive to marginal conditions. Even the application of single, short pulses does not guarantee that no fuse received marginal amounts of current during fusing. The silicide fuse provides this safety margin and allows the programmer to maximize the possibility of fusing by applying near DC condition to the fuses.

Fuse Characteristics

When a fast (less than 500ns rise time) current pulse is applied to a fuse, the fuse voltage rises abruptly to a value approaching the level anticipated from calculations of the room temperature resistance. However, it quickly falls to a value of approximately two volts. This value is nearly independent of the applied current. During this period of time, typically, the fuse is molten. Very abruptly, the fuse current drops to zero indicating the separation of the platinum silicide into two distinct sections. Scanning Electron Microscope photographs of the resulting fuses (see Figure 6) indicate that the typical case is a sharp, clean separation in excess of a micron. This separation occurs in the center of the fuse because the bowtie structure (see Figure 7) concentrates the energy density in the center away from the aluminum lines. The energy density in the center of the fuse is capable of creating temperatures substantially greater than required to melt the silicide. The very abrupt, high power applied to the fuse melts the fuse center and results in a wicking of material on either side due to surface tension.




Reliability of Fuses Programmed Under

Non-optimal Conditions

The marginally opened fuse has been studied in some detail even though it rarely occurs in practice. Under conditions where the fuse is purposely blown at much slower rates, it is possible for the fuse to assume a high impedance state which is sensed as an open fuse by the circuit. This occurs because the fuse cools before separation is achieved. Electrical and SEM studies of fuses blown with these characteristics indicate that a small conductive path of silicon remains of sufficiently high resistance to prevent appropriate power transfer required for complete opening on subsequent applications of power. Under these slow-blow conditions, the thermal conductivity of the silicon nitride pedestal on which the fuse rests, the silicon dioxode beneath that and the silicon chip become factors because sufficient time exists for the heat flow to carry a significant amount of energy away from the fuse. This is extremely unusual in practice since it requires a rather narrow set of conditions. However, a number of PROMs have been specially programmed under these unusual conditions which can cause this type of fuse to occur. These devices have been life tested for over two thousand hours. No failures occurred in any of these circuits. It is clear from this study that partially opened platinum silicide fuses are stable. Although it is very rare to see such a fuse in a circuit which has been programmed under normal conditions. Advanced Micro Devices believes that such fuses do not represent a reliability hazard based on this study and the results of the other studies run on

the programmable-read-only memories. It should be noted that most manufacturers carefully specify the conditions under which their devices *must* be programmed in order to avoid reliability problems. Reliability data available on these devices must be assumed to have been generated using optimally programmed devices. Advanced Micro Devices believes that the study described here and four billion fuse hours of data from many production lots of PROMs demonstrate the capability of the platinum silicide fuse under a wide variety of conditions.



FINAL TESTING OF ADVANCED MICRO DEVICES' MEMORIES

Wafer Level Tests

In addition to all the standard DC tests, Advanced Micro Devices performs a series of special tests to conform to the screening of criteria of MIL-STD-883, Method 5004 3.3 and the 0.1% AQL INT-STD-1000. Also, AMD performs special tests to increase the confidence level of unique address selection and to demonstrate fusing capability on all columns and word drivers. To accomplish this, diodes are connected from the column lines and the word lines to special test pads which are accessible only during wafer probing. (See Figure 4). Using these diodes, Advanced Micro Devices confirms that each word driver is capable of sinking sufficient current to blow fuses, has appropriate saturation characteristics for AC performance, and has sufficient voltage breakdown to withstand fusing voltages. In addition, using special software, a sequence of tests dramatically increases the confidence of unique address selection on the address decoding. All darlingtons are checked to confirm that sufficient current drive is available to blow fuses from any column. Schottky diode array leakage is also checked to affirm that it is sufficiently low so as not to overload the pull down circuitry during the high-voltage application of fusing. Finally, high voltages are applied to the inputs and outputs to remove potentially weak devices before the PROM's are assembled.

Test Fusing

Each PROM has two additional word drivers connected to special test fuses. These test words are valuable in demonstrating beyond reasonable doubt that the device is capable of opening fuses in all columns. They also increase the confidence level in unique addressing. Furthermore, the test words serve as correlatable measures of the access times that the user can expect from his devices after he has placed his own program in the memory. These test words are not visible to the user unless he applies special voltages to certain address pins. Figure 8 is a diagram of this input circuit. One hundred percent of the PROM devices shipped from Advanced Micro Devices have had AC testing for access and enable times at high-and low-power supply voltages to affirm their AC characteristics.

The result of this extensive testing at both the wafer and finished device level is a product with very high-programming yields and virtually guaranteed AC performance after the user places his program in the parts. Additionally, the high voltage tests provide an additional level of confidence that the oxide and junction integrity is excellent in each circuit and that the devices will be relatively insensitive to small transients common to programming equipment.





Figure 8. Special Input Circuit Used for Array Deselection and Test Word Check.

RELIABILITY TESTING

Advanced Micro Devices has an ongoing reliability program to evaluate its bipolar memory products. Reliability testing conforms to MIL-STD-883 Method 1005 Condition C. Examples of the test circuits used are shown in Figure 9. Data has now been accumulated on the process described here in excess of ten thousand hours on some devices. Over forty billion fuse hours have been completed with no fuse oriented failures Advanced Micro Devices selects samples of its product stratified by product type at periodic intervals for this testing. Figure 10 is a tabulation of the results of the lots placed on test during this period of time. The data demonstrates a highly reliable process. The fuse has an immeasurably low contribution to the failure rate at this point in the reliability testing.



RF000040

	BIPOLAR MEMORY RELIABILITY SUMMARY										
Product	Production Lots	Units Tested	Total Unit Hours (thousands)	Total Fuse Hours (billions)	Unit Fallures	Fuse Related Failures	Unit Failure Rate @ 60% Confidence %/1000 hrs at 125°C	Unit Failure Rate* @ 60% Confidence %/1000 hrs at 70°C			
27S18/19 (256 bit PROM)	5	491	982	.251B	0 ·.	0	0.10	0.0010			
27S20/21 (1K bit PROM)	16	1321	2207	2.260B	2**	0	0.01	0.0001			
27S12/13 (2K bit PROM)	11	571	1840	· 3.768B	0	0	0.05	0.0005			
27S15 27S27 27S28/29 27S32/33 (4K bit PROM)	24	1870	1408	5.767B	0	0	0.07	0.0007			
27S180/181 (8K bit PROM)	12	463	926	7.586B	0	0	0.11	0.0010			
27S184/185 IMOX (8K bit PROM)	15	556	1112	9.109B	0	0	0.09	0.0008			
27S190/191 IMOX (16K bit PROM)	2	69	795	13.025B	0	0	0.12	0.0011			
Totals for PROM products	85	5341	9270	41.766B	2**	0	0.02	0.0002			

* Assuming on activation energy of 1.0 eV.

** Oxide failure.

Condition C - Static

Am27S12/13

512 x 4 Bit Generic Series Bipolar PROM

DISTINCTIVE CHARACTERISTICS

- High Speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses


- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select

High programming yield

GENERAL DESCRIPTION


The Am27S12A/12 and Am27S13A/13 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 512 x 4 configuration, they are available in both open collector Am27S12A/12 and three-state Am27S13A/13 output versions. After programming, stored information is read on outputs O0 - O3 by applying unique binary addresses to A0 - A8 and holding the chip select input, CS, at a logic LOW. If the chip select input goes to a logic HIGH, O0-O3 go to the off or high impedance state.

BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

Access Time	30ns	40ns	50ns	60ns		
Temperature Range	с	М	C	м		
Open Collector	Am27	S12A	Am27S12			
Three-State	Am27	S13A	Am27S13			



Chip-Pak is a trademark of Advanced Micro Devices, Inc.

03208B


OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

APPLYING THE Am27S12A/12 AND Am27S13A/13

The Am27S12A/12 and Am27S13A/13 can be used with a high speed counter to form a pico-controller for microprogrammed systems. A typical application is illustrated below wherein a multiplexer, under control of one of the PROMs, is continuously sensing the CONDITIONAL TEST INPUTS. When the selected condition occurs, a HIGH signal will result at the multiplexer output causing a predetermined branch address to be loaded into the parallel inputs of the counters on the next clock pulse. The counter then accesses the preprogrammed data or control information sequence from the Am27S12A/12 or Am27S13A/13 PROMs.



AF000240

Am27S12/13

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

Storage Temperature65°C to +150°C	
Ambient Temperature with	
Power Applied55°C to +125°C	
Supply Voltage0.5V to +7.0V	
DC Voltage Applied to Outputs	
(Except During Programming)0.5V to +V _{CC} max	
DC Voltage Applied to Outputs	
During Programming21V	
Output Current into Outputs During	
Programming (Max Duration of 1 sec)	
DC Input Voltage0.5V to +5.5V	
DC Input Current30mA to +5mA	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V

Military (M) Devices

Temperature	– 55°C to + 125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits ov	ver which the functional-
ity of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Condi	tions		Min	Typ (Note 1)	Max	Units
V _{OH} (Note 2)	Output HIGH Voltage		V _{CC} = MIN, I _{OH} = −2.0mA V _{IN} = V _{IH} or V _{IL}					Volts
VOL	Output LOW Voltage	$V_{CC} = MIN, I_{C}$ $V_{IN} = V_{IH}$ or					0.45	Volts
VIH	Input HIGH Level		put logical HIGH I inputs (Note 3)		2.0			Volts
VIL	Input LOW Level		Guaranteed input logical LOW voltage for all inputs (Note 3)				0.8	Volts
liL .	Input LOW Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{IN} = 0.45V			-0.010	-0.250	⁻ mA
lін	Input HIGH Current	V _{CC} = MAX, V	$V_{CC} = MAX, V_{IN} = 2.7V$				25	μA
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{OUT} = 0.0V (Note 4)			~40	-90	mA
Ś	Power Supply Current	All inputs = G V _{CC} = MAX	All inputs = GND V _{CC} = MAX			100	130	mA
Vi	Input Clamp Voltage	· V _{CC} = MIN, I	_N = - 18mA				-1.2	Volts
	,			V _O = 4.5V			40	
ICEX	Output Leakage Current	V _{CC} = MAX V _{CS} = 2.4V	(histo 0)	V _O = 2.4V			40	μΑ
		(Note 2) V _O = 0.4V		· ·		-40		
CIN	Input Capacitance	V _{IN} = 2.0V @	V _{IN} = 2.0V @ f = 1MHz (Note 5)			4		
COUT	Output Capacitance	V _{OUT} = 2.0V	@ f = 1MHz (Note 5)			8		pF

Notes:

1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.


2. This applies to three-state devices only.

- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

5. These parameters are not 100% tested, but are periodically sampled.

.

KEY TO SWITCHING WAVEFORM



SWITCHING TEST CIRCUIT

WAVEFORM	INPUTS	OUTPUTS
	MUST BE	WILL BE STEADY
TIII	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
∭-€€	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				C devices		es	м			
No.	Symbol	Description		Min	Тур	Max	Min	Тур	Max	Units
		STD		30	- 50		30	60	ns	
1	1 t _{AA} Addres	Address Access Time	A		20	30		20	40	ns
~	2 t _{EA} Enable Access Time	Fachle Access Time	STD		15	25		15	30	ns
2		Enable Access Time	Α		15	20		15	25	ns
3 t _{ER} Enable Recovery Time	Fachla Daarna Tinia	STD		15	25		15	30	ns	
	Enable Recovery Time	A	Γ	15	20		15	25	ns	


Notes:

1. t_{AA} is tested with switch S₁ closed and C_L = 30pF.

2. For open collector outputs, t_{EA} and t_{ER} are tested with S₁ closed to the 1.5V output level. C_L = 30pF.

3. For three state outputs, t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH

tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S₁ open to an output voltage of V_{OH}-0.5V; LOW to high impedance tests are made with S₁ closed to the V_{OL}+0.5V level.



SWITCHING WAVEFORMS

Note: Level on output while CS is HIGH is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

2

Am27S15

4096-Bit Generic Series Bipolar PROM (512 x 8 Bits with Output Data Latches)

DISTINCTIVE CHARACTERISTICS

- On-chip data latches
- Latched true and complemented output enables for easy word expansion
- Predetermined OFF outputs on power-up
- Fast access time 60ns commercial and 90ns military maximum
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- Member of generic PROM series utilizing standard programming algorithm


GENERAL DESCRIPTION

The Am27S15 is an electrically programmable Schottky read only memory incorporating on-chip data and enable latches. The device is organized as 512 words of 8 bits and features three-state outputs with full 16mA drive capability.


When in the transparent mode, with the strobe (ST) input HIGH, reading stored data is accomplished by enabling the chip (\vec{E}_1 LOW and \vec{E}_2 HIGH) and applying the binary word address to the address inputs, $A_0 - A_8$. In this mode, changes of the address inputs cause the outputs, $Q_0 - Q_7$, to read a different stored word; changes of either enable input level disable the outputs, causing them to go to the high impedance state.

Dropping the strobe input to the LOW level places the device in the latched mode of operation. The output condition present (reading a word of stored data or disabled) when the strobe goes LOW remains at the outputs, regardless of further address or enable transitions, until a positive (LOW to HIGH) strobe transition occurs. With the strobe HIGH, $Q_0 - Q_7$ again respond to the address and enable input conditions.

If the strobe is LOW (latched mode) when V_{CC} power is first applied, the outputs will be in the disabled state, eliminating the need for special "power-up" design precautions.



03183C



OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format. Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

Storage Temperature65°C to +150°C Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA
Strasson above these listed under ARSOLUTE MAXIMUM

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	bol Parameter Test Conditions			Min	Typ (Note 1)	Max	Units	
	Output HIGH Voitage	V _{CC} = MIN, I _{OH} = -2.0mA	COM'L	2.7			Volts	
VOH	Output HIGH Voltage	VIN = VIH or VIL	MIL	2.4]		voits	
VOL	Output LOW Voltage	$V_{CC} = MIN, I_{OL} = 16mA$ $V_{IN} = V_{IH}$ or V_{IL}				0.5	Volts	
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 4)		2.0			Volts	
N land the transfer	Guaranteed input logical LOW	COM'L			0.85	Volts		
VIL	Input Low Level voltage for all inputs (Note 4)		MIL	[0.80	Volts	
			COM'L			-0.100	<u> </u>	
IIL Input LOW Current	V _{CC} = MAX, V _{IN} = 0.45V	MIL			-0.150	mA		
lін	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V				25	μA	
	Output Short Circuit	V _{CC} = MAX, V _{OUT} = 0.0V	COM'L	-20		-70		
Isc	Current	(Note 2)	MIL	- 15		-65	- mA	
		All Inputs = GND	COM'L		125	175		
lcc	Power Supply Current	V _{CC} = MAX MIL			125	185	- mA	
VI	Input Clamp Voltage	$V_{CC} = MIN, I_{IN} = -18mA$				1.2	Volts	
	Output Leakage	$V_{CC} = MAX,$ $V \vec{E}_1 = 2.4V$	V _O = 4.5V			40	μA	
-UEA	Current	$VE_1 = 2.4V$ $VE_2 = 0.4V$ $V_0 = 0.4V$				-40	<u> </u>	
CIN	Input Capacitance	V _{IN} = 2.0V @ f = 1MHz (Note 3)			5		- 5	
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 3)			12		PF	


Notes:


- 1. Typical limits are at V_{CC} = 5.0V and T_A = 25°C.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 3. These parameters are not 100% tested, but are periodically sampled.
- 4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Am27S15

Am27S15

SWITCHING TEST CIRCUIT





SWITCHING CHARACTERISTICS over operating range unless otherwise specified


		· · ·		C devices		м				
No.	Symbols	Description	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
1	t _{PHL} (A) t _{PLH} (A)	Transparent Mode Address to Output Access Time			35	60		35	90	ns
2	t _W (S)	Strobe Pulse Width (HIGH)		30	10		40	10		ns
3	ts(A)	Address to Strobe (LOW) Set-up Time	CL = 30pF S1 Closed.	60	35		90	35		ns
4	t _H (A)	Address to Strobe (LOW) Hold Time	(See Switching Test Circuit	0	- 10		5	-10		ns
5	ts(E1) ts(E2)	Enable to Strobe (LOW) Set-up Time	above)	40			50			ns
6	t _H (E ₁) t _H (E ₂)	Enable to Strobe (LOW) Hold Time		10	0		10	0		ns
7	tpzн(Е1,Е2) tpzL(Е1,Е2)	Transparent Mode Enable to Output Enabled (HIGH or LOW) Time	C _L = 30pF S ₁ Closed for t _{PZL} , & Open for t _{PZH}		20	40		20	50	ns .
8	t _{PZH} (S) t _{PLZ} (S)	Strobe Detach (HIGH) to Output Disabled (OFF or HIGH impedance) Time	CL = 5pF S1 Closed for tPLZ			35			45	ns
9	tpнz(Е1,Е2) tpLz(Е1, Е2)	Transparent Mode Enable to Output Disabled (OFFor high impedance) Time	& Open for tPHZ (Note 2)		20	40		20	50	ns

Notes:

1. Typical limits are at V_{CC} = 5.0V and T_A = 25°C. 2. t_{PHZ} and t_{PLZ} are measured to the V_{OH} - 0.5V and VoL + 0.5V output levels respectively. All other switching

parameters are tested from and to the 1.5V threshold levels.

3. Tests are performed with input rise and fall times (10% to 90%) of 5ns or less.



Am27S18/S19 Family

32 x 8 Bit Generic Series Bipolar PROM

DISTINCTIVE CHARACTERISTICS


- Ultra High Speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield

- Low current PNP inputs
- · High current open collector and three-state outputs
- Fast chip select


GENERAL DESCRIPTION

The Am27S18/19 family is composed of high speed electrically programmable Schottky read only memories. Organized in the industry standard 32 x 8 configuration, they are available in both collector and three-state output versions. After programming, stored information is read on

outputs $O_0 - O_7$ by applying unique binary addresses to $A_0 - A_4$ and holding the chip select input, \overline{CS} , at a logic LOW. If the chip select input goes to logic HIGH, $O_0 - O_7$ go to the OFF or high impedance state.




BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

Access Time	15ns	20ns	25ns	35ns	40ns	50ns	55ns	70ns	
Temperature Range	С	м	с	м	С	M	с	м	
Open Collector	27S18SA		27S18A		27S18		27LS18		
Three-State	27S19SA		27S19A		27S19		27LS19		




03209B

APPLICATIONS

the Am27S18SA/18A/18 and Am27S19SA/19A/19 PROMs may be used as code converters. Examples include conversion of hexadecimal, octal of BCD to seven segment display drive format. In many code conversion applications an extra PROM address input is available and may be used as a polarity control, blanking control or code selector input. The

use of a single Am27S18SA/18A/18 or Am27S19SA/19A/19 to convert the outputs of a binary counter to either excess three or gray code format is illustrated below. In this case both codes are generated in true and complemented form simultaneously.

TRUTH TABLE



			TR		ENT	EM	MD	60		-92	DRI	AD	
	0 0		02	03		05		07	Ao			A3	
	1	1	0	0	0	0	1	1	0	0	0	0	0
		ò	1	ŏ	1	1	ò		1	ŏ	ŏ	ŏ	ŏ
	ĭ	ŏ	1	ŏ	ò	i	ŏ	li	ò	ĭ	ŏ	ŏ	ŏ
	ò	ĭ	i	ŏ	1	ò	ŏ	li	ĭ	i	ŏ	ŏ	ŏ
ିର୍	1	1	1	ō	ò	ō	ō	1	ò	ò	1	ō	ō
5	ò	ò	ò	1	1	1	Ť	ò	1	0.	1	ō	Ō
õ	1	0	0	1	0	1	1	0	Ó	1	1	0	0
EXCESS THREE CODE	0	1	0	1	1	0	1	0	1	1	1	0	0
R	1	1	0	1	0	0	1	0	0	0	0	1	0
m	.0	0	1	1	1	1	0	0	1	0	0	1	0
ß	X	х	Х	Х	X	х	X	X	0	1	0	1	0
8	X	Х	х	х	X	X	Х	X	1	1	0	1	0
riti i	Χ.	х	X	X	X	X	х	X	0	0	1	1	0
	X	X	X	х	x	X	X	X	1	0	1	1	. 0
	X	X	X	X	X	X	X	X	0	1	1	1	0
	x	x	X	X	X	X	X	X	1.	1	1	1	0
	0	0	0	0	1	1	1	1	0	0	0	0	1
	1	1	0	0	ŏ	0	1	1	0	1	ŏ	ő	i
	ò	i	ŏ	ŏ	1	ŏ	1		1.	1	ŏ	ŏ	1
	ŏ	i	1	ŏ	1	ŏ	ò		0	ò	1	ŏ	1
-	1	i	i	ŏ	ò	ŏ	ŏ	i	1.	ŏ	1	ŏ	1
្អ	i	ò	i	ŏ	ŏ	ĭ	ŏ	i	ò	1	1	ŏ	1
5	ò	Ō	1	ŏ	1	1	ŏ	1	1	1	1	ŏ.	1
2	Ō	Ō	1	1	1	1	Ō	Ó	Ó	Ó	0	1	1
GRAY CODE	1	Ó	1	1	0	1	0	0	1	0	0	1	1
M	1	1	1	1	0	0	0	0	0	1	0	1	1
	0	1	1	1	1	0	0	0	1	1	0	. 1	1
	0	1	0	1	1	0	1	0	0	0	1	1	1
	1	1	0	1	0	0	1	0	1	0	1	1	1
	1	0	0	1	0	1	1	0	0	1	1	1.	1
\	0	0	0	1	1	1	1	0	1	1	1	1	1
F00017	A												

AF000170

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

ABSOLUTE MAXIMUM RATINGS

ODEDA	TINO	DANOFO
UPERA	IING	RANGES

Storage Temperature65°C to +150 Ambient Temperature with	°C
Power Applied55°C to +125	°C
Supply Voltage0.5V to +7.	0V
DC Voltage Applied to Outputs	
(Except During Programming)0.5V to +V _{CC} m	ax
DC Voltage Applied to Outputs	
During Programming2	1V
Output Current into Outputs During	,
Programming (Max Duration of 1 sec)	nA
DC Input Voltage0.5V to +5.	
DC Input Current30mA to +5r	
Stresses above those listed under ABSOLUTE MAXIMU	ј М

RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	

Temperature-55°C to +125°C Supply Voltage+4.5V to +5.5V Operating ranges define those limits over which the functionality of the device is guaranteed.


DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Conditio	ns		Min	Typ (Note 1)	Max	Unite
VOH (Note 2)	Output HIGH Voltage	V _{CC} = MIN, I _{OH} = V _{IN} = V _{IH} or V _{IL}	V _{CC} = MIN, I _{OH} = -2.0mA V _{IN} = V _{IH} or V _{IL}					Volts
VOL	Output LOW Voltage	V _{CC} = MIN, I _{OL} = V _{IN} = V _{IH} or V _{IL}	V _{CC} = MIN, I _{OL} = 16mA V _{IN} = V _{IH} or V _{IL}				0.45	Volts
ViH	Input HIGH Level		Guaranteed input logical HIGH voltage for all inputs (Note 3)					Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 3)					0.8	Volts
կլ	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.45V				-0.010	-0.250	mA
ľн	Input HIGH Current	$V_{CC} = MAX, V_{IN} = 2.7V$					25	μA
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V _{OUT} = 0.0V (Note 4)			-20	-40	- 90	· mA
l	Power Supply	All inputs = GND, VCC = MAX				90	115	~
lcc	Current	Air inputs = GND,	ACC = WYY	27LS Devices		60	80	mA
Vi	Input Clamp Voltage	V _{CC} = MIN, I _{IN} =	– 18mA				-1.2	Volts
	and the second second			V _O = 4.5V			40	
ICEX	Output Leakage Current	$V_{CC} = MAX$ $V_{CS} = 2.4V$	Note 2	V _O = 2.4V			40	μΑ
		Note 2		V _O = 0.4V			- 40	
C _{IN}	Input Capacitance	VIN = 2.0V @ f = 1MHz (Note 5)				4		1
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 5)				8		pF

Notes:

- 1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.
- 2. This applies to three-state devices only.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. These parameters are not 100% tested, but are periodically sampled.

SWITCHING TEST CIRCUIT






SWITCHING CHARACTERISTICS over operating range unless otherwise specified

					C devices			devic	M devices		
No. Symbol		Description			Тур	Typ Max		Тур	Max	Units	
			STD		25	40		25	50		
1	taa	Address Access Time	A		18	25		18	35		
		SA		12	15		12	20			
		LS		30	55		30	70			
			STD		15	25		15	30	1	
2		Enable Access Time	A		13	20		13	25	ns	
2	^t EA		SA		10	15		10	.20	110	
			LS	· .	22	40		22	50		
			STD		15	25		15	30		
3	3 t _{ER} Enable Recovery Time	Enable Becovery Time	A		13	20		13	25		
U .			SA		10	15		10	20	1	
			LS		18	35		18	40	1	

Notes:

- 1. t_{AA} is tested with switch S₁ closed and C_L = 30pF.
- 2. For open collector outputs, t_{EA} and t_{ER} are tested with S₁ closed to the 1.5V output level. C_L = 30pF.
- 3. For three-state outputs, t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH

tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. High to high impedance tests are made with S₁ open to an output voltage of V_{OH} -0.5V; LOW to high impedance tests are made with S₁ closed to the V_{OL} +0.5V level.



SWITCHING WAVEFORMS

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S20/S21

256 x 4 Bit Generic Series Bipolar PROM

DISTINCTIVE CHARACTERISTICS


- High Speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select

High programming yield

GENERAL DESCRIPTION

The Am27S20A/20 and Am27S21A/21 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 256 x 4 configuration, they are available in both open collector and three-state output versions. After programming, stored information is read on outputs O_0-O_3 by applying unique binary addresses to A_0-A_7 and holding the chip select inputs, \overline{CS}_1 and \overline{CS}_2 , at a logic LOW. If either chip select input goes to logic HIGH, O_0-O_3 go to the OFF or high impedance state.

BLOCK DIAGRAM






Access Time	30ns	40ns	45ns	60ns		
Temperature Range	с	м	с	м		
Open Collector	27S	20A	27S20			
Three-State	27S	21A	27S21			

03206B

2




Chip-Pak is a trademark of Advanced Micro Devices, Inc.

03206B

APPLYING THE Am27S20A/20 AND Am27S21A/21

Typical application of the Am27S20A/20 and Am27S21A/21 is shown below. The Am27S20A/20 and the Am27S21A/21 are employed as mapping ROMs in a microprogram computer control unit. The eight-bit macroinstruction from main memory is brought into the A_0 - A_7 inputs of the mapping ROM array. The instruction is mapped into a 12-bit address space with each PROM output supplying 4 bits. The 12 bits of address are then supplied to the "D" inputs of the Am2910 as a possible

next address source for microprogram memory. The \overline{MAP} output of the Am2910 is connected to the \overline{CS}_1 input of the Am27S20A/20/21A/21 such that when the \overline{CS}_1 input is HIGH, the outputs of the PROMs are either HIGH in the case of the Am27S20A/20 or in the three-state mode in the case of the Am27S21A/21. In both cases the \overline{CS}_2 input is grounded; thus data from other sources are free to drive the D inputs of the Am2910 when \overline{MAP} is HIGH.



MICROPROGRAMMING INSTRUCTION MAPPING

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

Storage Temperature65°C to +150°C Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA
Strangen above these listed under AREOLUTE MAXIMUM

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	

Military (M) Devices

Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits over	er which the functional-
ity of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditi	ons		Min	Typ (Note 1)	Max	Units
VOH (Note 2)	Output HIGH Voltage	V _{CC} = MIN, I _{OF} V _{IN} = V _{IH} or V _I	V _{CC} = MIN, I _{OH} = -2.0mA VIN = VIH or VIL			· · ·		Volts
VOL	Output LOW Voltage	V _{CC} = MIN, I _{OL} V _{IN} = V _{IH} or V _I	= 16mA L				0.45	Volts
VIH	Input HIGH Level		Guaranteed input logical HIGH voltage for all inputs (Note 3)					Volts
VIL	Input LOW Level		Guaranteed input logical LOW voltage for all inputs (Note 3)				0.8	Volts
Ι _{ΙL}	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.45V				-0.010	- 0.250	mA
Iн	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V					25	μA
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V _{OUT} = 0.0V (Note 4)			-20	-40	-90	mA
lcc	Power Supply Current	All inputs = GN V _{CC} = MAX	D			100	130	mA
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN}	= - 18mA				-1.2	Volts
				Vo = 4.5V			40	۰.
ICEX	Output Leakage Current	$V_{CC} = MAX$ $V_{CS_1} = 2.4V$	(Nata 0)	V _O = 2.4V			40	μA
			V _{CS1} = 2.4V (Note 2) V _O = 0.4				-40	
CIN	Input Capacitance	V _{IN} = 2.0V @ 1	V _{IN} = 2.0V @ f = 1MHz (Note 5)			4		
COUT	Output Capacitance	V _{OUT} = 2.0V @	V _{OUT} = 2.0V @ f = 1MHz (Note 5)			8		pF

Notes:

1. Typical limits are at V_{CC} = 5.0V and T_A = 25°C.


2. This applies to three-state devices only.

 These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

5. These parameters are not 100% tested, but are periodically sampled.

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
<u> </u>	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
₩ €	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
· · · ·		KS00001

SWITCHING CHARACTERISTICS over operating range unless otherwise specified


				C	devic	8 8	M	devic	es	
No.	Symbol	Description		Min	Тур	Max	Min	Тур	Max	Units
1 t _{AA} Address Access Time	STD		25	45		25	60			
•	·~~		A		20	30		20	40	
2	tEA Enable Access Time	STD		15	20		15	30	ns	
-		A		15	20		15	25		
3 t _{ER} Enable Recovery Time	STD		15	20		15	30			
5		А		15	20		15	25		

Notes:

- 1. t_{AA} is tested with switch S₁ closed and C_L = 30pF.
- 2. For open collector outputs, t_{EA} and t_{ER} are tested with S₁ closed to the 1.5V output level. C_L = 30pF.
- For three-state outputs, t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH

tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S₁ open to an output voltage of V_{OH}-0.5V; LOW to high impedance tests are made with S₁ closed to the V_{OL}+0.5V level.





Note: Level on output while either \overline{CS} is HIGH is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S25


512 x 8 Generic Series Bipolar IMOX[™] Registered PROM with PRESET and CLEAR INPUTS

DISTINCTIVE CHARACTERISTICS

- On-chip edge-triggered registers ideal for pipelined microprogrammed systems
- Versatile synchronous and asynchronous enables for simplified word expansion
- Buffered common PRESET and CLEAR inputs
- Slim, 24-pin, 300-mil lateral center package occupies approximately 1/3 the board space required by standard discrete PROM and register
- Consumes approximately 1/2 the power of separate PROM/register combination for improved system reliability
- Platinum-Silicide fuses guarantee high reliability, fast programming, and exceptionally high programming yields (typ > 98%)


GENERAL DESCRIPTION

The Am27S25A/25 are Schottky TTL programmable read only memories (PROMs) incorporating true D-type, masterslave data registers on chip. These devices feature the versatile 512-word by 8-bit organization and are available with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register. The Am27S25A/25 also offer maximum flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables.



Access Time	30ns 35ns		50ns	55ns
Temperature Range	C M		С	М
Part Number	27S25A		27	S25

IMOX is a trademark of Advanced Micro Devices, Inc.



03300B

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format.

PRODUCT OVERVIEW

When V_{CC} power is first applied, the synchronous enable (\overline{E}_{S}) flip-flop will be in the set condition causing the outputs $(Q_0 - Q_7)$ to be in the OFF or high-impedance state. Reading data is accomplished by first applying the binary word address to the address inputs (A0-A8) and a logic LOW to the synchronous enable (Es). During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops which drive the output buffers. Providing the asynchronous enable (E) is also LOW, stored data will appear on the outputs (Q₀ – Q₇). If E_S is HIGH when the positive clock edge occurs, outputs go to the OFF or high impedance state regardless of the state of \overline{E} . The outputs may be disabled at any time by switching E to a HIGH level. Following the positive clock edge the address and synchronous enable inputs are free to change; changes will not affect the outputs until another

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error and higher cost.

positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

The Am27S25 has buffered asynchronous PRESET and CLEAR inputs. These functions are common to all registers and are useful during power up timeout sequences. With outputs enabled the \overrightarrow{PS} input asserted LOW will cause all outputs to be set to a logic 1 (HIGH) state. When the CLR input is LOW, the internal flip-flops of the data register are reset and, a logic 0 (LOW) will appear on all outputs. These functions will control the state of the data register, independent of all other inputs but exclusive of each other.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V

Military (M) Devices

Am27S25

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Typ (Note 1)	Max	Units
Voн	Output HIGH Voltage	V _{CC} = MIN, I _{OH} = -2.0mA V _{IN} = V _{IH} or V _{IL}		2.4			Voits
VOL	Output LOW Voltage	$V_{CC} = MIN, I_{OL} = 16mA$ $V_{IN} = V_{IH}$ or V_{IL}			0.38	0.50	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)		2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)	· · ·			0.8	Volts
liL.	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.45V			-0.020	-0.250	mA
Чн	Input HIGH Current	V _{CC} = MAX, V _{IN} = V _{CC}				40	μA
Isc	Output Short Circuit Current	V _{CC} = MAX, V _{OUT} = 0.0V (Note 3)		-20	-40	-90	mA
ICC 1	Power Supply Current	All inputs = GND, V _{CC} = MAX			120	185	mA
Vi	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				- 1.2	Volts
ICEX	Output Leakage	V _{CC} = MAX	$V_{O} = V_{CC}$			40	μA
·UEA .	Current	VE = 2.4V	V _O ≈ 0.4V	L		-40	,
CIN	Input Capacitance	VIN = 2.0V @ f = 1MHz (Note 4)			5		
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 4)			12		pF

Notes:

Typical values are at V_{CC} = 5.0V and T_A = 25°C.
 These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values

without suitable equipment (see Notes on Testing).


 Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.

4. These parameters are not 100% tested, but are periodically sampled.

Am27S25

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORM



WAVEFORM INPUTS OUTPUTS MUST BE WILL BE STEADY WILL BE CHANGING FROM H TO L MAY CHANGE FROM H TO L WILL BE CHANGING FROM L TO H MAY CHANGE CHANGING; STATE UNKNOWN DON'T CARE; ANY CHANGE PERMITTED CENTER LINE IS HIGH IMPEDANCE DOES NOT STATE OFF KS000010

Notes:

- 1. CL = 50pF for all switching characteristics except tpLz and tpHz.
- 2. $C_L = 5pF$ for t_{PLZ} and t_{PHZ} .

- 3. S₁ is closed for all tests except for tp_{ZH} and tp_{HZ}.
- 4. All device test loads should be located within 2" of device outputs.

SWITCHING	CHARACTERISTICS	over operating	range unless	otherwise specified
-----------	-----------------	----------------	--------------	---------------------


			· · · ·		C	C devices		s M devices			
Ńo.	Symbol	Description			Min	Тур	Max	Min	Тур	Max	Units
				STD	50	35		55	35		ns
1	t _S A	Address to CP (HIGH) Setup	Time	A	30	35		35	35		ns
2	t _H (A)	Address to CP (HIGH) Hold Time		0	-10		0	-10		ns	
3	tPHL(CP)		All Outputs	STD		15	27		15	30	ns
	4 TIECE V	Delay from CP (HIGH) to	Simultaneous	A		15	20		15	25	ns
4	tPLH(CP)	Output (HIGH or LOW)	Single Output	STD		13	20		13	26	ns
			(Note 3)	A		13	15		13	23	ns
5	t _{WH} (CP)	CP Width (HIGH or LOW)	CP Width (HIGH or LOW)		20			20			ns
6	t _{WL} (CP)								L		
7	ts(Ēs)	Es to CP (HIGH) Setup Time			10	5		15	5		ns
8	t _H (Ēs)	Es to CP (HIGH) Hold Time			5	-2	l	5	-2		ns
9	tPHL(CLR)	Delay from PRESET or CLEAR (LOW)		STD		16	25		16	30	ns
10	tPLH(PS)	to Output (LOW or HIGH)				16	20		16	25	
11	t _R (PS)	PRESET or CLEAR Recover	PRESET or CLEAR Becovery		20	10		25	10		ns
12	t _R (CLR)	(Inactive) to CP (HIGH)			~~					Ĺ	
. 13	t _{WL} (PS)	PRESET or CLEAR Pulse wi	dth		20	10		25	10		ns
14	t _{WL} (CLR)	These of Clean Puise wi			20						115
15	t _{PZL} (CP)	Delay from CP (HIGH) to Ac	tive Output	STD		18	35		18	45	
16	t _{PZH} (CP)	(HIGH or LOW)	•	A		18	25		18	30	ns
17	tpzl(Ē)	Delay from E (LOW) to Activ	ve Output	STD		15	35		15	45	ns
18	t _{PZH} (Ē)	(HIGH or LOW)		А		15	25		15	30	ns
19	tPLZ(CP)	Delay from CP (HIGH) to Ina	active Output	STD		21	35		21	45	ns
20	tPHZ(CP)	(OFF or High Impedance)(No		А		21	25		21	30	ns
21	t _{PLZ} (Ē)	Delay from E1 (HIGH) to Ina	active Output	STD		15	35		15	45	ns
22	tPHZ(E)	(OFF or High Impedance)(No		A		15	25		15	30	ns

Notes:

1. Typical values are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

2. Tests are performed with input 10% to 90% rise and fall times of 5ns or less.

- Single register performance numbers provided for comparison with discrete register test data.
- 4. t_{PHZ} and t_{PLZ} are measured to the V_{OH} -0.5V and V_{OL} +0.5V output levels respectively. All other switching parameters are tested from and to the 1.5V threshold levels.



NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1μ Farad or larger capacitor and a 0.01μ Farad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of

power supply voltage, creating erroneous function or transient performance failures.

2. Do not leave any inputs disconnected (floating) during any test.

3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S27

512 x 8 Bit Generic Series Bipolar Registered PROM with D-Type Output Data Register

DISTINCTIVE CHARACTERISTICS

- On-chip edge-triggered registers Ideal for pipelined microprogrammed systems
- Versatile synchronous and asynchronous enables for simplified word expansion
- Predetermined OFF outputs on power-up


Am27S27

- · Fast 55ns address setup and 27ns clock to output times
- Excellent performance over the military range
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)

GENERAL DESCRIPTION


BLOCK DIAGRAM

The Am27S27 is a 512 word x 8-bit PROM which incorporates an on-chip D-type, master-slave data register with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost of pipelined microprogrammed system and other designs wherein accessed PROM data is temporarily stored in a register. The Am27S27 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables.



PRODUCT SELECTOR GUIDE

Access Time	55ns	65ns		
Temperature Range	C M			
Part Number	Am27S27			



OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format.

PRODUCT OVERVIEW

When V_{CC} power is first applied, the synchronous enable (\overline{E}_S) flip-flop will be in the set condition causing the outputs, $Q_0 - Q_7$, to be in the OFF or high impedance state, eliminating the need for a register clear input. Reading data is accomplished by first applying the binary word address to the address inputs, $A_0 - A_8$, and a logic LOW to the synchronous output enable, \overline{E}_S . During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock, CP, data is transferred to the slave flip-flops which drive the output buffers. Providing the asynchronous enable, \overline{E} , is also LOW, stored data will appear on the outputs, $Q_0 - Q_7$. If

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

 \bar{E}_S is HIGH when the positive clock edge occurs, outputs go to the OFF or high impedance state. The outputs may be disabled at any time by switching \bar{E} to a HIGH level. Following the positive clock edge, the address and synchronous enable inputs are free to change; changes do not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

ABSOLUTE MAXIMUM RATINGS

OPERATING R	ANGES
-------------	-------

Storage Temperature	65°C to +150°C
Ambient Temperature with	
Power Applied	
Supply Voltage	0.5V to +7.0V
DC Voltage Applied to Outputs	
(Except During Programming)	0.5V to +V _{CC} max
DC Voltage Applied to Outputs	
During Programming	21V
Output Current into Outputs During	
Programming (Max Duration of 1 se	ec)250mA
DC Input Voltage	0.5V to +5.5V
DC Input Current	30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature0°C to +70°C	
Supply Voltage +4.75V to +5.25V	
Military (M) Devices	l
Temperature55°C to +125°C	
Supply Voltage + 4.5V to + 5.5V	
Operating ranges define those limits over which the functional- ity of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specifie	DC	CHARACTERISTICS	over	operating range	unless	otherwise specified
---	----	-----------------	------	-----------------	--------	---------------------

Symbol	Parameter	Test Conditions			Typ (Note 1)	Max	Units
VOH `	Output HIGH Voltage	V _{CC} = MIN., I _{OH} = -2.0mA V _{IN} = V _{IH} or V _{IL}					Volts
VOL	Output LOW Voltage	$V_{CC} = MIN., I_{OL} = 16mA$ $V_{IN} = V_{IH}$ or V_{IL}			0.38	0.50	Voits
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 4)	2.0			Volts	
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 4)	-		0.8	Volts	
JIL.	Input LOW Current	V _{CC} = MAX., V _{IN} = 0.45V		-0.010	-0.250	mA	
ηн	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.7V			25	μA	
h	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5V			1.0	mA	
ISC	Output Short Circuit Current	V _{CC} = MAX., V _{OUT} = 0.0V (Note 2)	-20	-40	-90	mA	
lcc	Power Supply Current	All inputs = GND V_{CC} = MAX.			130	185	mA
Vj	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA				-1.2	Volts
CEX	Output Leakage	$V_{CC} = MAX$ $V\vec{E} = 2.4V$	V _O = 4.5V			40	μA
	Current		$V_0 = 0.4V$			-40	
CIN	Input Capacitance	V _{IN} = 2.0V @ f = 1MHz (Note 3)			5		
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 3)		12		pF	


Notes:

- 1. Typical limits are at V_{CC} = 5.0V and T_A = 25°C.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 3. These parameters are not 100% tested, but are periodically sampled.
- 4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Am27S27

SWITCHING TEST CIRCUIT






WAVEFORM	INPUTS	OUTPUTS		
	MUST BE STEADY	WILL BE STEADY		
T	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L		
Ш	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H		
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN		
ӬҼ҈	DOES NOT APPLY	CÉNTER LINE IS HIGH IMPEDANCE "OFF" STATE		
L		KS00001		

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			C devices			es	M			
No.	Symbol	Description	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
1	t _s (A)	Address to CP (HIGH) Setup Time		55	40		65	40		ns
2	t _H (A)	Address to CP (HIGH) Hold Time		0	-15		0	-15		ns
3	t _{PHL} (CP) t _{PLH} (CP)	Delay from CP (HIGH) to Output (HIGH or LOW)	CL = 30pF S1 closed.		15	27		15	30	ns
4	t _{WH} (CP) t _{WL} (CP)	CP Width (HIGH or LOW)	(See Switching Test Circuit above)	30	10		40	10		ns
5	ts(Es)	Es to CP (HIGH) Setup Time		25	10		30	10		ns
6	t _H (Es)	Es to CP (HIGH) Hold Time		0	-10		0	-10		ns
7	t _{PZL} (CP) t _{PZH} (CP)	Delay from CP (HIGH) to Active Output (HIGH or LOW)	C _L = 30pF		15	35		15	45	ns
8	tpzl(Ē) tpzh(Ē)	Delay from 톤 (LOW) to Active Output (HIGH or LOW)	S1 closed for tpzL and open for tpzH		15	40		15	45	ns
9	t _{PLZ} (CP) t _{PHZ} (CP)	Delay from CP (HIGH) to Inactive Output(OFF or High Impedance)	$C_L = 5pF$ (Note 1)		15	35		15	45	ns
10	tpLZ(Ē) tpHZ(Ē)	Delay from E (HIGH) to Inactive Output (OFF or High Impedance)	S1 closed for tPLZ and open for tPHZ		10	30		10	40	ns

Notes:

- 1. t_{PHZ} and t_{PLZ} are measured to the V_{OH}-0.5V and V_{OL}+0.5V output levels respectively. All other switching parameters are tested from and to the 1.5V threshold levels.
- 2. Tests are performed with input 10% to 90% rise and fall times of 5ns or less.



Am27S28/29

512 x 8 Bit Generic Series Bipolar PROM

DISTINCTIVE CHARACTERISTICS


- High Speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield

- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select

GENERAL DESCRIPTION


The Am27S28A/28 and Am27S29A/29 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 512 x 8 configuration, they are available in both open collector Am27S28A/28 and three-state Am27S29A/29 output versions. After pro-

gramming, stored information is read on outputs $O_0 - O_7$ by applying unique binary addresses to $A_0 - A_8$ and holding the chip select input, \overline{CS} , at a logic LOW. If the chip select input goes to a logic HIGH, $O_0 - O_7$ go to the OFF or high impedance state.



PRODUCT SELECTOR GUIDE

Access Time	40ns 50ns		55ns	70ns		
Temperature Range	С	м	С	м		
Open Collector	27S	28A	27S28			
Three-State	275	29A	27S29			



--- -

Chip-Pak is a trademark of Advanced Micro Devices, Inc.

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format. Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error and higher cost.

ABSOLUTE MAXIMUM RATINGS

	rn (\sim \sim		000
UP	EK/	ωн	AN	GES

Storage Temperature65°C to +150°C Ambient Temperature with	
Power Applied55°C to +125°C	
Supply Voltage0.5V to +7.0V	
DC Voltage Applied to Outputs	
(Except During Programming)0.5V to +V _{CC} max	
DC Voltage Applied to Outputs	
During Programming21V	
Output Current into Outputs During	
Programming (Max Duration of 1 sec)250mA	
DC Input Voltage0.5V to +5.5V	
DC Input Current30mA to +5mA	
Stresses above those listed under ABSOLUTE MAXIMUM	

RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage +	4.75V to +5.25V
Military (M) Devices	

2

Am27S28/29

DC CHARACTERISTICS over operating range unless otherwise specified

- -- -

Symbol	Parameter	Test Condit	ions		Min	Typ (Note 1)	Max	Units
VOH (Note 2)	Output HIGH Voltage		$V_{CC} = MIN, I_{OH} = -2.0mA$ $V_{IN} = V_{IH}$ or V_{IL}					Volts
VOL	Output LOW Voltage	V _{CC} = MIN, I _O V _{IN} = V _{IH} or V					0.50	Volts
VIH	Input HIGH Level		put logical HIGH inputs (Note 3)		2.0			Volts
VIL	Input LOW Level		Guaranteed input logical LOW voltage for all inputs (Note 3)			· · · ·	0.8	Volts
tıL	Input LOW Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{IN} = 0.45V			-0.010	-0.250	mA
lн	Input HIGH Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{IN} = 2.7V				25	μA
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{OUT} = 0.0V (Note 4)			- 40	-90	mA
lcc	Power Supply Current	All inputs = GN V _{CC} = MAX	All inputs = GND V _{CC} = MAX			105	160	mA
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN}	µ = – 18mA				-1.2	Volts
				V _O = 4.5V			40	
ICEX	Output Leakage Current	V _{CC} = MAX V _{CS} = 2.4V	(Nata 0)	V _O = 2.4V			40	μA
		103 2.74	V _{CS} = 2.4V (Note 2) V _O = 0.4V				-40	
CIN	Input Capacitance	V _{IN} = 2.0V @	V _{IN} = 2.0V @ f = 1MHz (Note 5)			4		
COUT	Output Capacitance	V _{OUT} = 2.0V (@ f = 1MHz (Note 5)			8		pF

Notes:

1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.


2. This applies to three-state devices only.

- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

5. These parameters are not 100% tested, but are periodically sampled.

Am27S28/29

SWITCHING TEST CIRCUIT



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
☽─€€	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS00001


SWITCHING CHARACTERISTICS over operating range unless otherwise specified

	Description			C devices			M devices				
No. Symbol				Тур	Max	Min	Тур	Max	Units		
		STD		35	55		35	70	ns		
1	1 ^t AA		A		30	35		30	45	ns	
				. STD		15	25		15	30	
2	¹ EA	Symbol Description tAA Address Access Time tEA Enable Access Time tER Enable Recovery Time	A		12	20		12	25	ns	
	3 tER Enable Recovery Tir		STD		15	25		15	30	ns	
.3		Enable Recovery Time			12	20		12	25	ns	

Notes:

- 1. t_{AA} is tested with switch S₁ closed and C_L = 30pF.
- 2. For open collector outputs, t_{EA} and t_{ER} are tested with S₁ closed to the 1.5V output level. C_L = 30pF.
- For three-state outputs, t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH

tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S₁ open to an output voltage of V_{OH}-0.5V; LOW to high impedance tests are made with S₁ closed to the V_{OL}+0.5V level.



Note: Level on output while \overline{CS} is HIGH is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S30/31

512 x 8 Bit Generic Series Bipolar PROM


DISTINCTIVE CHARACTERISTICS

- High Speed 35ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- · High current open collector and three-state outputs
- Fast chip select

GENERAL DESCRIPTION


The Am27S30A/30 and Am27S31A/31 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 512 x 8 configuration, they are available in both open collector Am27S30A/30 and three-state Am27S31A/31 output versions. After programming, stored information is read on outputs $O_0 - O_7$ by applying unique binary addresses to $A_0 - A_8$ and holding \overline{CS}_1 and \overline{CS}_2 LOW and \overline{CS}_3 and CS_4 HIGH. All other valid input conditions on \overline{CS}_1 , \overline{CS}_2 , CS_3 and CS_4 place $O_0 - O_7$ into the OFF or high impedance state.





PRODUCT SELECTOR GUIDE

Access Time	40ns	50ns	55ns	70ns		
Temperature Range	С	М	с	м		
Open Collector	27S	30A	275	530		
Three-State	27S	31A	27S31			



OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format. Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Military (M) Devices

Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits over	er which the functional-
ity of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Condit	lions		Min	Typ (Note 1)	Max	Units
VOH (Note 2)	Output HIGH Voltage		V _{CC} = MIN, I _{OH} = -2.0mA VIN = VIH or VIL					Volts
V _{OL}	Output LOW Voltage	V _{CC} = MIN, I _O V _{IN} = V _{IH} or V					0.50	Volts
ViH	Input HIGH Level		put logical HIGH inputs (Note 3)		2.0			Volts
VIL	Input LOW Level		Guaranteed input logical LOW voltage for all inputs (Note 3)				0.8	Volts
կլ	Input LOW Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{IN} = 0.45V			-0.010	-0.250	mA
կн	Input HIGH Current	V _{CC} = MAX, V	$V_{CC} = MAX, V_{IN} = 2.7V$				25	μA
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{OUT} = 0.0V (Note 4)			- 40	-90	mA
ICC	Power Supply Current	All inputs = Gi V _{CC} = MAX	All inputs = GND V _{CC} = MAX			115	175	mA
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN}	u = - 18mA				-1.2	Volts
				V _O = 4.5V			40	
ICEX	Output Leakage Current	$V_{CC} = MAX$ $V_{CS} = 2.4V$	(Note 0)	V _O = 2.4V			40	μA
			VCS, = 2.4V (Note 2)	V _O = 0.4V			-40	
CIN	Input Capacitance	V _{IN} = 2.0V @	f = 1MHz (Note 5)			4		
COUT	Output Capacitance	V _{OUT} = 2.0V (@ f = 1MHz (Note 5)			8		pF

Notes:

- 1. Typical limits are at V_{CC} = 5.0V and T_A = 25°C.
- 2. This applies to three-state devices only.
- These are absolute voltages with respect to ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. These parameters are not 100% tested, but are periodically sampled.

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE	WILL BE STEADY
T	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
膨€	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS00001

SWITCHING CHARACTERISTICS over operating range unless otherwise specified


No. Symbol				C devices			M devices			
	Symbol	Description	Min	Тур	Max	Min	Тур	Max	Units	
				35	55		35	70	ns	
1	1 t _{AA} Address Access Time	Address Access Time	A		30	35		30	45	ns
		Fucht Access Time	STD		15	25		15	30	ns
2	^t EA	Enable Access Time	A		12	20		12	25	ns
	3 t _{ER} Enable Recovery Time		STD		15	25		15	30	ns
Э		Enable Recovery Time	A		12	20		12	25	ns

Notes:

- 1. t_{AA} is tested with switch S₁ closed and C_L = 30pF.
- 2. For open collector outputs, t_{EA} and t_{ER} are tested with S_1 closed to the 1.5V output level. C_L = 30pF.

3. For three-state outputs, t_{EA} is tested with $C_L = 30pF$ to the 1.5V level; S₁ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S₁ open to an output voltage of V_{OH}-0.5V; LOW to high impedance tests are made with S₁ closed to the V_{OL}+0.5V level.





Note: Level on output while chip is disabled is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S30/31

Am27S32/33

1024 x 4 Bit Generic Series Bipolar PROM


DISTINCTIVE CHARACTERISTICS


- High Speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield


- Low current PNP inputs
- High current open collector and three-state outputs
- · Fast chip select

GENERAL DESCRIPTION

The Am27S32A/32 and Am27S33A/33 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 1024 x 4 configuration, they are available in both open collector Am27S32A/32 and three-state Am27S33A/33 output versions. After pro-







Ghip-Pak is a trademark of Advanced Micro Devices, Inc.

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format. Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error and higher cost.

ABSOLUTE MAXIMUM RATINGS

	N
	~
- (n
- (ω
1	N
	~
- (ω
	فن

≻

Storage Temperature65°C to +150°C Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA
Stresses above those listed under ABSOLUTE MAXIMUM

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	.0°C to +70°C
Supply Voltage + 4.	75V to +5.25V

Military (M) Devices Temperature-55°C to +125°C Supply Voltage+4.5V to +5.5V

Operating ranges define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Condi	Test Conditions			Typ (Note 1)	Max	Units
VOH (Note 2)	Output HIGH Voltage		V _{CC} = MIN, I _{OH} = -2.0mA V _{IN} = V _{IH} or V _{IL}					Volts
VOL	Output LOW Voltage	V _{CC} = MIN, I _C V _{IN} = V _{IH} or V					0.45	Voits
VIH	Input HIGH Level		put logical HIGH inputs (Note 3)		2.0			Volts
VIL	Input LOW Level		Guaranteed input logical LOW voltage for all inputs (Note 3)				0.8	Volts
կլ	Input LOW Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{IN} = 0.45V			-0.020	-0.250	mA
ЦН	Input HIGH Current	V _{CC} = MAX, V	$V_{CC} = MAX, V_{IN} = 2.7V$				25	μA
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{OUT} = 0.0V (Note 4)			-40	-90	mA
las	Power Supply	All inputs = GI	ND,	COM'L		105	140	mA
Icc	Current	V _{CC} = MAX		MIL		105	145	n/A
VI	Input Clamp Voltage	V _{CC} = MIN, I _I	N = - 18mA				-1.2	Volts
				V _O = 4.5V			40	
ICEX	Output Leakage	V _{CC} = MAX V <u>CS</u> = 2.4V	(Note 2)	V _O = 2.4V	1		40	μA
		00,	VCS, = 2.4V (Note 2)		1		-40	
CIN	Input Capacitance	VIN = 2.0V @	f = 1MHz (Note 5)		· ·	5		
COUT	Output Capacitance	V _{OUT} = 2.0V (@ f = 1MHz (Note 5)			12		pF


Notes:

- 1. Typical limits are at V_{CC} = 5.0V and T_A = 25°C.
- 2. This applies to three-state devices only.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. These parameters are not 100% tested, but are periodically sampled.

Am27S32/33

SWITCHING TEST CIRCUIT






SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				С	devic	es	м			
No.	Symbol	Description		Min	Тур	Max	Min	Тур	Max	Units
		Address Assess Time	STD		38	55		38	70	ns
'	taa	Address Access Time	A		25	35		25	45	ns
			STD		20	25		20	30	ns
2	^t EA	Enable Access Time	A		18	25		18	30	ns
			STD		20	25		20	30	
3	^t ER	Enable Recovery Time			18	25		18	30	ns

Notes:

- 1. t_{AA} is tested with switch S₁ closed and C_L = 30pF.
- 2. For open collector outputs, tEA and tER are tested with
- S_1 closed to the 1.5V output level. $C_L = 30 pF$.
- 3. For three-state outputs, t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH

tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S₁ open to an output voltage of V_{OH}-0.5V; LOW to high impedance tests are made with S₁ closed to the V_{OL}+0.5V level.



Note: Level on output while either CS is HIGH is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S35/37

1024 x 8 Bit Generic Series IMOX[™] Bipolar High Performance Registered PROM with Programmable INITIALIZE


DISTINCTIVE CHARACTERISTICS

- On-chip edge-triggered registers ideal for pipelined microprogrammed systems
- Versatile synchronous or asynchronous enables for simplified word expansion
- Versatile programmable register INITIALIZE either asynchronous (Am27S35A/35) or synchronous (Am27S37A/37)
- Slim, 24-pin, 300-mil lateral center package occupies approximately ¹/₃ the board space required by standard discrete PROM and register
- Consumes approximately ¹/₂ the power of separate PROM/register combination for improved system reliability
- Platinum-Silicide fuses guarantee high reliability, fast programming, and exceptionally high programming yields (typ > 98%)


GENERAL DESCRIPTION

The Am27S35A/35 and Am27S37A/37 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 512 \times 8 configuration, they are available in both open collector Am27S35A/35 and three-state Am27S37A/37 output versions. After pro-

gramming, stored information is read on outputs $O_0 - O_7$ by applying unique binary addresses to $A_0 - A_8$ and holding \overline{CS}_1 and \overline{CS}_2 LOW and CS_3 and CS_4 HIGH. All other valid input conditions on \overline{CS}_1 , \overline{CS}_2 , CS_3 and CS_4 place $O_0 - O_7$ into the OFF or high impedance state.



IMOX is a trademark of Advanced Micro Devices, Inc.



Chip-pak is a trademark of Advanced Micro Devices, Inc.

Am27S35/37

DETAILED DESCRIPTION

The Am27S35A/35 and Am27S37A/37 are Schottky TTL programmable read only memories (PROMs) incorporating true D-type, master-slave data registers on chip. These devices feature the versatile 1024-word by 8-bit organization and are available with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register. The Am27S35A/35 and Am27S37A/37 also offer maximum flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables.

When V_{CC} power is first applied, the synchronous enable (\vec{E}_{S}) flip-flop will be in the set condition causing the outputs (Q0-Q7) to be in the OFF or high impedance state. Reading data is accomplished by first applying the binary word address to the address inputs (An-An) and a logic LOW to the synchronous enable (\overline{E}_{S}). During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops which drive the output buffers. Providing the asynchronous enable (\overline{E}) is also LOW, stored data will appear on the outputs (Q0–Q7). If \overline{E}_{S} is HIGH when the positive clock edge occurs, outputs go to the OFF or high impedance state regardless of the value of E. The outputs may be disabled at any time by switching E to a HIGH level. Following the positive clock edge the address and synchronous enable inputs are free to change; changes will not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on

OBTAINING PROGRAMMED UNITS

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from the system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

These devices also contain a built-in initialize function. When activated, the initialize control input (INIT) causes the contents of an additional (1025th) 8-bit word to be loaded into the on-chip register. This extra word is user programmable. Since each bit is individually programmable, the initialize function can be used to load any desired combination of HIGHs and LOWs into the register. In the unprogrammed state, activating INIT will perform a register CLEAR (all outputs LOW). If all bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).

This ability to tailor the initialize outputs to the system requirements simplifies system design and enhances performance. The initialize function is useful during power up and timeout sequences. This flexible feature can also facilitate implementation of other sophisticated functions such as a built-in "jump-start" address.

The Am27S35A/35 has an asynchronous initialize input (INIT). Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the slave flip-flops of the register independent of all other inputs (including CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (\overline{E}) LOW.

The Am27S37A/37 has a synchronous \overline{INIT}_S input. Applying a LOW to the \overline{INIT}_S input causes an immediate load of the programmed initialize word into the master flip-flops of the register only independent of all other inputs (including CP). To bring this data to the device outputs, the synchronous enable (\overline{E}_S) should be held LOW until the next LOW-to-HIGH transition of the clock (CP). Following this, the data will appear on the outputs after the asynchronous enable (\overline{E}) is brought LOW.

be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error and higher cost.

Am27S35/37

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	.+4.75V to +5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits over ity of the device is guaranteed.	which the functional-

DC CH	ARACTERISTIC	S over	operating	range unle	ss otherwise	specified
-------	--------------	--------	-----------	------------	--------------	-----------

Symbol	Parameter	Test Conditions		Min	Typ (Note 1)	Max	Units
VOH	Output HIGH Voltage	$V_{CC} = MIN, I_{OH} = -2.0mA$ $V_{IN} = V_{IH}$ or V_{IL}		2.4			Volts
V _{OL}	Output LOW Voltage	$V_{CC} = MIN$, $I_{OL} = 16mA$ $V_{IN} = V_{IH}$ or V_{IL}				0.50	Volts
ViH	input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)					Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)				0.8	Volts
lıL	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.45V	V _{CC} = MAX, V _{IN} = 0.45V		-0.020	-0.250	mA
ін	Input HIGH Current	V _{CC} = MAX, V _{IN} = V _{CC}				40	μA
Isc	Output Short Circuit Current	V _{CC} = MAX, V _{OUT} = 0.0V (Note 3)	V _{CC} = MAX, V _{OUT} = 0.0V (Note 3)		- 40	- 90	mA
lcc	Power Supply Current	All inputs = GND, V _{CC} = MAX			130	185	mA
vi	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				-1.2	Volts
locy	Output Leakage	V _{CC} = MAX	Vo = Vcc			40	μΑ
ICEX	Current	VE1 = 2.4V	VE1 = 2.4V VO = 0.4V			-40	μ <i>μ</i> λ
CIN	Input Capacitance	VIN = 2.0V @ f = 1MHz (Note 4)			5		
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 4)			12	•	pF

Notes:


- 1. Typical values are at V_{CC} = 5.0V and T_A = 25°C. 2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- 3. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.

4. These parameters are not 100% tested, but are periodically sampled.

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS





WAVEFORM INPUTS DUTPUTS MUST BE WILL BE STEADY STEADY MAY CHANGE WILL BE CHANGING FROM H TO L MAY CHANGE WILL BE CHANGING FROM L TO H CHANGING FROM L TO H FROM L TO H CHANGING: STATE DOWN CARGE STATE ONN CARGE STATE ONN CARGE STATE OFFP STATE

Notes:

- 1. CL = 50pF for all switching characteristics except tPLZ and tPHZ.
- S₁ is closed for all tests except for tp<u>ZH</u> and tp<u>HZ</u>.
 All device test loads should be located within 2" of device outputs.

2. $C_L = 5pF$ for t_{PLZ} and t_{PHZ} .


SWITCHING CHARACTERISTICS over operating range unless otherwise specified

					TD vices		TD vices		A vices		A vices	
No.	Symbol	Description		Min	Max	Min	Max	Min	Max	Min	Max	Units
1	t _S (A)	Address to CP (HIGH) Setup 1	ìme	35		40		40		45		
2	t _H (A)	Address to CP (HIGH) Hold Ti	me	0		0		0		0		
3	t _{PHL} (CP)	Delay from CP (HIGH) to	All Outputs Simultaneous		20		25		25		30	
4	' t _{PLH} (CP)	Output (HIGH or LOW)	Single Output (Note 3)		18		21		20		23	
5	t _{WH} (CP)	CP Width (HIGH or LOW)		20		20		20		20		
6		OSCP to CP (HIGH Setup Tim		15		15		15		15		
7		Es to CP (HIGH) Hold Time		5		5		5		5		
8		Delay from INIT(LOW) to Outputs (LOW or HIGH)			30		35		35		40	
9	t _R (INIT)	INIT Recovery (Inactive) to CP (HIGH)	Am27S35 Only	20		20		20		20		ns
10	t _{WL} (INIT)	INIT Pulse Width		25		30		25		30		
11	t _S (INIT _S)	INIT _S to CP (HIGH) Setup Time	Am27S37 Only	25		30		30	35			
12	t _H (INIT _S)	INIT _S to CP (HIGH) Hold Time		0		0		0		0		
13	t _{PZL} (CP)	Delay from CP (HIGH) to Activ	e Output		25		30		30		35	
	t _{PZH} (CP)	(HIGH or LOW)		1								
14	t _{PZL} (Ē)	Delay from E (LOW) to Active	Output		25		30		30		35	
••	t _{PZH} (Ē)	(HIGH or LOW)		1		1						
15	t _{PLZ} (CP)	Delay from CP (HIGH) to Inact	ive Output	1	25		30		30		35	
	t _{PHZ} (CP)	(OFF or HIGH Impedance) (No	te 4)									
16	tpLZ(Ē)	Delay from E (HIGH) to Inactiv			25		30		30		35	
	tPHZ(E)	(OFF or High Impédance) (Not	e 4)									

Notes:

- 1. Typical values are at V_{CC} = 5.0V and T_A = 25°C
- 2. Tests are performed with input 10% to 90% rise and fall times of 5ns or less.
- 3. Single register performance numbers provided for comparison with discrete register test data.
- 4. t_{PHZ} and t_{PLZ} are measured to the V_{OH} 0.5V and V_{OL} + 0.5v output levels respectively. All other switching parameters are tested from and to the 1.5V old threshold levels.





NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1μ Farad or larger capacitor and a 0.1μ Farad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of

power supply voltage, creating erroneous function or transient performance failures.

- 2. Do not leave any inputs disconnected (floating) during any test.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S40/S41

4096 x 4 Bit Generic Series Bipolar IMOX[™] PROM (with ultra fast access time)


DISTINCTIVE CHARACTERISTICS

- Ultra fast access time "A" version (35ns max) Fast access time Standard version (50ns max) — allow tremendous system speed improvements
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Member of generic PROM series utilizing standard programming algorithm

GENERAL DESCRIPTION


BLOCK DIAGRAM


The Am27S40A, Am27S41A, Am27S40, and Am27S41 are high speed electrically programmable Schottky read only memories. Organized in 4096 x 4 configuration, they are available in both open collector (Am27S40A and Am27S40) and three-state (Am27S41A and Am27S41) output versions. After programming, stored information is read on outputs O_0-O_3 by applying unique binary addresses to A_0-A_{11} and holding the chip select inputs, \overline{CS}_1 and \overline{CS}_2 , LOW. If either chip select input goes to a logic HIGH, O_0-O_3 go to the OFF or HIGH impedance state.



PRODUCT SELECTOR GUIDE

Access Time	35ns	50	65ns	
Temperature Range	С	м	с	м
Open Collector	27S40A	27S40A	27S40	27\$40
Three-State	27S41A	27S41A	27S41 27PS41	27S41 27PS41





Chip-Pak is a trademark of Advanced Micro Devices, Inc.

POWER SWITCHING

The Am27PS41 is a power switched device. When the chip is selected, important internal currents increase from small Idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, I_{CC} is reduced to half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

1. When the Am27PS41 is selected by a low level on \overline{CS}_1 , a current surge is placed on the V_{CC} supply due to the power-

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format. up feature. In order to minimize the effects of this current transient, it is recommended that a $0.1\mu f$ ceramic capacitor be connected from pin 20 to pin 10 at each device. (See Figure 1.)

2. Address access time (t_{AA}) can be optimized if a chip enable set-up time (t_{EAS}) of greater than 25ns is observed. Negative set-up times on chip enable ($t_{EAS} < 0$) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B.)

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C Ambient Temperature with -55°C to +125°C Power Applied -0.5V to +7.0V DC Voltage Applied to Outputs -0.5V to +V_{CC} max DC Voltage Applied to Outputs 21V Output Current into Cutputs During Programming (Max Duration of 1 sec) PC Input Voltage -0.5V to +5.5V DC Input Current -0.5V to +5.5V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature0°C to	+70°C
Supply Voltage + 4.75V to	+ 5.25V

Military (M) Devices


Temperature55°C to +12	25°C
Supply Voltage +4.5V to +	5.5V
Operating ranges define those limits over which the function	onal-
ity of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Typ (Note 1)	Max	Units	
VOH (TS Devices only)	Output HIGH Voltage	$V_{CC} = MIN, I_{OH} = -2.0mA$ $V_{IN} = V_{IH}$ or V_{IL}					Volts	
	Output LOW	V _{CC} = MIN, I _{OI} = 16mA	COM'L			0.45	Volts	
VOL	Voltage	VIN = VIH or VIL	MIL			0.50	Volts	
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage inputs (Note 4)	Guaranteed input logical HIGH voltage for all inputs (Note 4)				Volts	
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 4)				0.8	Volts	
lıL	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.45V			-0.020	-0.250	mA	
łн	Input HIGH Current	V _{CC} = MAX, V _{IN} = V _{CC}				40	μΑ	
Isc		VCC = MAX, VOUT = 0.0V	COM'L	-20	-40	- 90		
(TS Devices only)		MIL	- 15	-40	-90	mA		
	Power Supply	All inputs = GND,	COM'L		110	165		
loc	Current					110 50	170 85	mA
v _i	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA	V _{CC} = MIN, I _{IN} = -18mA			- 1.2	Volts	
Output Leakage	Vcc = MAX	$V_{O} = V_{CC}$			40			
ICEX	CEX Current VCS1 = 2.4V		V _O = 0.4V			-40	μA	
CIN	Input Capacitance	V _{IN} = 2.0V @ f = 1MHz (Note 3)			5.0			
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 3)			8.0		pF	

Notes:

- 1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- These parameters are not 100% tested, but are periodically sampled.
- 4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.



10 t_{AES} - hs ----

0

LEA TYP

T_A = 25°C V_{CC} = 5.0V

- 10

- 20

-30

20 30 40 50 60 70 80 90 100



tAA

.....

OP001150

10

- 10

-20

- 30

20 30 40 50 60 70 80 90 100

AA2 TYP-

= 5.0V icc,

EAS - Na-0




^LEA ns

OP001160

Am27S40/S41

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS



		*
WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
T	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
L		KS000010


SWITCHING CHARACTERISTICS over operating range unless otherwise specified

		ymbol Description			7S vices	2 M de	7S vices	27 C de	PS vices	27 Mide	7S vices	
No.	Symbol			Min	Max	Min	Max	Min	Max	Min	Max	Units
1	taa	Address Access Time	STD		50		65		50		65	
	1444		A		35		50					
2	tEA	Enable Access Time	STD		25		30		70		85	1
-	, 'EA		Α		25		30				1	ns
3	ten	Enable Recovery Time	STD		25		30		25		30	1 "
, i	*EH		Α		25		30					1
4	taape	ADS Power Switched Address	STD	[70		85	1
	4 tAAPS Access Time (27PS devices only)		A									

Notes:

 t_{AA} is tested with switch S₁ closed and C_L = 30pF. t_{EAS} is defined as chip enable setup time.

 For the three-state output, t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S_1 open to an output voltage of V_{OH} -0.5V; LOW to high impedance tests are made with S_1 closed to the V_{OL} +0.5V level.



SWITCHING WAVEFORMS

Note: Level on output while either CS is HIGH is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S43

4096 x 8 Bit Generic Series Bipolar IMOX[™] PROM


DISTINCTIVE CHARACTERISTICS

- Ultra fast access time
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- Voltage and temperature compensated providing extremely flat AC performance over military range

GENERAL DESCRIPTION

The Am27S43A and Am27S43 are high speed electrically programmable Schottky read only memories. Organized in 4096 x 8 configuration, they are available in three-state (Am27S43A and Am27S43) output versions. After programing, stored information is read on outputs $O_0 - O_7$ by


applying unique binary addresses to $A_0 - A_{11}$ and holding the chip select input, \overline{CS}_1 , LOW and CS₂, HIGH. If \overline{CS}_1 goes to logic HIGH or CS₂ goes to logic LOW, $O_0 - O_7$ go to the OFF or HIGH impedance state.



PRODUCT SELECTOR GUIDE

Access Time					
Temperature C Range		м	с	м	
Three-State	Am27S43A	Am27S43A	Am27S43	Am27S43	





OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format. Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

Am27S43

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

Storage Temperature65°C to +150°C Ambient Temperature with
Power Applied
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature0°C to +70°C	
Supply Voltage + 4.75V to + 5.25V	

Military (M) Devices

Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits over	r which the functional-
ity of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Typ (Note 1)	Max	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = MIN, I_{OH} = -2.0mA$ $V_{IN} = V_{IH}$ or V_{IL}	$V_{CC} = MIN, I_{OH} = -2.0mA$ $V_{IN} = V_{IH}$ or V_{IL}				Volts
V _{OL}	Output LOW Voltage	$V_{CC} = MIN, I_{OL} = 16mA$ $V_{IN} = V_{IH}$ or V_{IL}				0.50	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)					Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)				0.8	Volts
١	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.45V			-0.020	-0.250	mA
Чн	Input HIGH Current	V _{CC} = MAX, V _{IN} = V _{CC}				40	μA
Isc	Output Short Circuit Current	V _{CC} = MAX, V _{OUT} = 0.0V (Note 3)	V _{CC} = MAX, V _{OUT} = 0.0V (Note 3)		-40	- 100	mA
1	Power Supply	All inputs = GND,	COM'L		135	185	
ICC	Current	V _{CC} = MAX	MIL		135	185	mA
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				-1.2	Volts
	Output Leakage	V _{CC} = MAX	Vo = Vcc			40	
ICEX	Current $V_{CS_1} = 2.4V$ $V_0 = 0.1$					- 40	μΑ
CIN	Input Capacitance	VIN = 2.0V @ f = 1MHz (Note 4)			5.0		
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 4)			8.0		pF

Notes:


1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

 These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

4. These parameters are not 100% tested, but are periodically sampled.

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
靋-€€	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS00001


SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			C	devic	es	M	devic	es		
No.	Symbol	Description		Min	Тур	Max	Min	Тур	Max	Units
1	tap	Address Access Time	STD		35	55		35	65	
·	•AD		A		30	40		30	55	
2	tEA	Enable Access Time	STD		20	35		20	40	ns
- (•CA		A		20	30		20	35	
3	t _{ER}	Enable Recovery Time	STD		20	35		20	40	
Ŭ	•сн		A		20	30		20	35	

Notes:

 t_{AA} is tested with switch S₁ closed and C_L = 30pF.
 For three-state outputs, t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S_1 open to an output voltage of V_{OH} –0.5V; LOW to high impedance tests are made with S_1 closed to the V_{OL} +0.5V level.





Note: Level on output while $\overline{\text{CS}}_1$ is HIGH or CS_2 LOW is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S45/47

Am27S45/47

2048 x 8 Generic Series IMOX[™] Bipolar High Performance Registered PROM with Programmable INITIALIZE


DISTINCTIVE CHARACTERISTICS

- On-chip edge-triggered registers ideal for pipelined microprogrammed systems
- User programmable for synchronous or asynchronous enable for simplified word expansion
- Versatile programmable register INITIALIZE either asynchronous (Am27S45A/45) or synchronous (Am27S47A/47)
- Slim, 24-pin, 300-mil lateral center package occupies approximately ¹/₃ the board space required by standard discrete PROM and register
- Consumes approximately ¹/₂ the power of separate PROM/register combination for improved system reliability
- Platinum-Silicide fuses guarantee high reliability, fast programming, and exceptionally high programming yields (typ > 98%)

GENERAL DESCRIPTION


BLOCK DIAGRAMS

These 16K PROMs are high speed electrically programmable Schottky read only memories. Organized in the industry standard 2048 x 8 configuration, they are available in both versions. After programming, stored information is read on outputs $O_0 - O_7$ by applying unique binary addresses to $A_0 - A_{10}$ and holding \overline{CS}_1 LOW and CS_2 and CS_3 HIGH. All other valid input conditions on \overline{CS}_1 , CS_2 , and CS_3 place $O_0 - O_7$ into the OFF or HIGH impedance state.



Access Time	40ns	45r	50ns	
Temperature Range	C C	м	С	М
Synchronous Initialize	Am27S47A	Am27S47A	Am27S47	Am27S47
Asynchronous Initialize	Am27S45A	Am27S45A	Am27S45	Am27S45

IMOX is a trademark of Advanced Micro Devices. Inc.



Chip-Pak is a trademark of Advanced Micro Devices, Inc.

DETAILED DESCRIPTION

The Am27S45A/45 and Am27S47A/47 are Schottky TTL programmable read only memories (PROMs) incorporating true D-type, master-slave data registers on chip. These devices feature the versatile 2048-word by 8-bit organization and are available with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register. The Am27S45A/45 and Am27S47A/47 also offer maximum flexibility for system design by providing either synchronous output enable.

When V_{CC} power is first applied, the state of the outputs will depend on whether the enable has been programmed to be a synchronous or asynchronous enable. If the synchronous enable (\overline{E}_S) is being used, the register will be in the set condition causing the outputs (Q0 to Q7) to be in the OFF or HIGH impedance state. If the asynchronous enable (\overline{E}) is being used, the outputs will come up in the OFF or HIGH impedance state only if the enable (\overline{E}) input is at a logic HIGH level. Reading data is accomplished by first applying the binary word address to the address inputs (A₀ through A₁₀) and a logic LOW to the enable input. During the address setup time, the stored data is accessed and loaded into the master flipflops of the data register. Upon the next LOW-to-HIGH transition of the clock input (CP), data is transferred to the slave flip-flops which drive the output buffers, and the accessed data will appear at the outputs (Q0 through Q7). If the asynchronous enable (\overline{E}) is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable back to the logic LOW state. For devices using the synchronous enable (Es), the outputs will go into the OFF or HIGH impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the next positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change, since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the PROM decoders and sense amplifiers to access the next location

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be while previously addressed data remains stable on the outputs.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from the system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

These devices also contain a built-in initialize function. When activated, the initialize control input (INIT) causes the contents of an additional (2049th) 8-bit word to be loaded into the on-chip register. This extra word is user programmable. Since each bit is individually programmable, the initialize function can be used to load any desired combination of HIGHs and LOWs into the register. In the unprogrammed state, activating INIT will perform a register CLEAR (all outputs LOW). If all bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).

This ability to tailor the initialize outputs to the system requirements simplifies system design and enhances performance. The initialize function is useful during power up and timeout sequences. This flexible feature can also facilitate implementation of other sophisticated functions such as a built-in "jump-start" address.

The Am27S45A/45 has an asynchronous initialize input (INIT). Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flipflops of the register independent of all other inputs (including CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (Ē) LOW.

The Am27S47A/47 has a synchronous \overline{INIT}_S input. Applying a LOW to the \overline{INIT}_S input causes an immediate load of the programmed initialize word into the master flip-flops of the register only independent of all other inputs (including CP). To bring this data to the outputs of a device with a synchronous enable, the synchronous enable (\overline{E}_S) should be held LOW until the next LOW-to-HIGH transition of the clock (CP). For a device with an asynchronous enable, the data will appear at the device outputs after the next LOW-to-HIGH clock transition if the enable (\overline{E}) is held LOW.

accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format.

ABSOLUTE MAXIMUM RATINGS

OPERATIN	G RANGES
----------	----------

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	
Military (M) Devices	FF00 + + 40500

Am27S45/47

DC CHARACTERISTICS over operating range unless otherwise specified

. . . .


Symbol	Parameter	Test Condi	Test Conditions				Max	Units
VOH	Output HIGH Voltage	V _{CC} = MIN, I _C V _{IN} = V _{IH} or V			2.4			Volts
VOL	Output LOW Voltage	V _{CC} = MIN, I _O V _{IN} = V _{IH} or V				0.38	0.50	Volts
VIH	Input HIGH Level		put logical HIGH inputs (Note 2)	2.0			Volts	
V _{IL}	Input LOW Level		put logical LOW inputs (Note 2)			0.8	Volts	
ΙL	Input LOW Current	V _{CC} = MAX, V	IN = 0.45V		-0.020	-0.250	mA	
lін	Input HIGH Current	V _{CC} = MAX, V	IN = V _{CC}			40	μA	
Isc	Output Short Circuit Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{OUT} = 0.0V (Note 3)				-90	mA
lcc	Power Supply Current	All inputs = Gl	All inputs = GND, V _{CC} = MAX				185	mA
Vi	Input Clamp Voltage	V _{CC} = MIN, I _I	y = – 18mA			- 1.2	Volts	
	Output Leakage V _{CC} = MAX Current V _E = 2.4V	V _{CC} = MAX	(Note 4)	V _O = V _{CC}			40	
CEX		$V_E = 2.4V$	(11018 4)			-40	μA	
CIN	Input Capacitance	V _{IN} = 2.0V @	V _{IN} = 2.0V @ f = 1MHz (Note 5)					
COUT	Output Capacitance	V _{OUT} = 2.0V (V _{OUT} = 2.0V @ f = 1MHz (Note 5)					pF

Notes:

- 1. Typical values are at V_{CC} = 5.0V and T_A = 25°C.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- 5. These parameters are not 100% tested, but are periodically sampled.

.

SWITCHING TEST CIRCUIT




Notes:

Am27S45/47

- 1. CL = 50pF for all switching characteristics except tPLZ and tPHZ.
- 2. $C_L = 5pF$ for t_{PLZ} and t_{PHZ} .

KEY TO SWITCHING WAVEFORMS




S1 is closed for all tests except for tpHz and tpZH.
 All device test loads should be located within 2" of device outputs.

SWITCHING CHARACTERISTIC	CS over	operating	range	uniess	otherwise	specified
--------------------------	---------	-----------	-------	--------	-----------	-----------

				STD C devices		STD M devices		A C devices		A M devices		
No.	Symbol	Description		Min	Max	Min 45	Max	Min	Max	Min	Max	Units
1	t _S (A)	Address to CP (HIGH) Setup	lime	40				45		50		ns
2	t _H (A)	Address to CP (HIGH) Hold Ti	me	0		0		0		0		ns
3	t _{PHL} (CP)	Delay from CP (HIGH) to Output (HIGH or LOW)	All Outputs Simultaneous		· 20		25		25		30	ns
4	t _{PLH} (CP)		Single Output (Note 3)		18		21		20		23	ns
5	t _{WH} (CP) t _{WL} (CP)	CP Width (HIGH or LOW)		20		20		20		20		ns
6	ts(Ēs)	Es to CP (HIGH) Setup Time	·····	15		15		15		15		ns
7	t _H (Ēs)	Es to CP (HIGH) Hold Time		5		5		5	1	5		ns
8	t _{PHL} (INIT)	Delay from INIT (LOW) to Outputs (LOW or HIGH) (Note 5)			30		35		35		40	ns
9	t _R (INIT)	INIT Recovery (Inactive) to CP (HIGH) (Note 5)		20		20		20		20		ns
10	t _{WL} (INIT)	INIT Pulse Width (Note 5)		25		30		25		30		ns
11	ts(INITs)	INITS to CP (HIGH) Setup Time (Note 6)		25		30		30		35		ns
12	t _H (INIT _S)	INITS to CP (HIGH) Hold Time (Note 6)		0		0		0		0		· ns
13	t _{PZL} (CP)	Detay from CP (HIGH) to Active Output (HIGH or LOW) (Note 7)			25		30		30		35	ns
	t _{PZH} (CP)											
14	t _{PLZ} (CP)	Delay from CP (HIGH) to Inactive Output .			25		30		30		35	ns
	tPHZ(CP)	(OFF or HIGH Impedance) (No	otes 4 and 7)							1		
15	tpzL(Ē)	Delay from E (LOW) to Active Output			25		30		30		35	ns
	t _{PZH} (Ē)	(HIGH or LOW) (Note 8)	-									
16	t _{PLZ} (Ē) t _{PHZ} (Ē)	Delay from E (HIGH) to inactive Output (OFF or HIGH Impedance) (Notes 4 and 8)			25		30		30		35	ns

Notes:

- 1. Typical values at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.
- 2. Tests are performed with input 10% to 90% rise and fall times of 5ns or less.
- Single register performance numbers provided for comparison with discrete register test data.
- 4. tpHz and tpLz are measured to the V_{OH}-0.5V and V_{OL}+0.5V output levels respectively. All other switching parameters are tested from and to the 1.5V threshold levels.
- 5. Applies only to the Am27S45A/45 (asynchronous INI-TIALIZE function).



used.

NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

SWITCHING CHARACTERISTICS (Cont.)

1. Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1µFarad or larger capacitor and a 0.1µFarad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.

7. Applies only when synchronous ENABLE function is

- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

8192 x 8 Generic Series Bipolar IMOX[™] PROM


DISTINCTIVE CHARACTERISTICS

- Ultra fast access time
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range

GENERAL DESCRIPTION


The Am27S49A and Am27S49 are high speed electrically programmable Schottky read only memories, organized in 8192 x 8 configuration. Outputs are three-state. After programming, stored information is read on outputs $O_0 - O_7$ by

applying unique binary addresses to A_0-A_{12} and holding the chip select input, LOW. If CS goes to logic HIGH, O_0-O_7 goes to the OFF, or HIGH impedance, state.



PRODUCT SELECTOR GUIDE

Access Time	40ns	55ns		65ns
Temperature Range	с	м	с	м
Three-State	Am27S49A	Am27S49A	Am27S49	Am27S49



04943B

.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to + 150°C Ambient Temperature with -55°C to + 125°C Power Applied -0.5V to +7.0V DC Voltage Applied to Outputs -0.5V to +7.0V DC Voltage Applied to Outputs -0.5V to +V_{CC} max DC Voltage Applied to Outputs -0.5V to +V_{CC} max DC Voltage Applied to Outputs 21V Output Current into Outputs During -250mA DC Input Voltage -0.5V to +5.5V DC Input Current -30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Temperature0°C to +70°C
Supply Voltage + 4.75V to + 5.25V

Military (M) Devices

Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits over	which the functional-
ity of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Typ (Note 1)	Max	Units
VOH	Output HIGH Voltage	V _{CC} = MIN, I _{OH} = -2.0mA V _{IN} = V _{IH} or V _{IL}		2.4			Volts
V _{OL}	Output LOW Voltage	V _{CC} = MIN, i _{OL} = 16mA V _{IN} = V _{IH} or V _{IL}				0.50	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)					Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)				0.8	Volts
lιL	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.45V	V _{CC} = MAX, V _{IN} = 0.45V		- 0.020	-0.250	mA
^р н	Input HIGH Current	V _{CC} = MAX, V _{IN} = V _{CC}	V _{CC} - MAX, V _{IN} - V _{CC}			40	μA
ISC	Output Short Circuit Current	V _{CC} = MAX, V _{OUT} = 0.0V (Note 3)	V _{CC} = MAX, V _{OUT} = 0.0V (Note 3)		-40	- 100	mA
1	Power Supply	All inputs = GND,	COM'L		160	190	
lcc	Current	V _{CC} = MAX	MIL		160	190	mA
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				-1.2	Volts
1	Output Leakage	Vcc = MAX	Vo = Vcc			40	
ICEX	Current	$V_{CS} = 2.4V$	$V_0 = 0.4V$			-40	μA
C _{IN}	Input Capacitance	V _{IN} = 2.0V @ f = 1MHz (Note 4)			5.0		
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 4)	·····		8.0		pF

Notes:


1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

 These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment. 3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

4. These parameters are not 100% tested, but are periodically sampled.

SWITCHING TEST WAVEFORM

KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
₩-€	DOES NOT	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS00001

SWITCHING CHARACTERISTICS over operating range unless otherwise specified


				C	devic	88	м	devic	es	
No.	Symbol	Description		Min	Тур	Max	Min	Тур	Max	Units
1	t _{AA}	Address Access Time Enable Access Time Enable Recovery Time	STD		35	55		35	65	
•	-00		A		30	40		30	55	
2	tEA		STD		20	35		20	40	ns
-	-64		A		20	30		20	35	110
3	ten		STD		20	35		20	40	
Ĩ	·cn		A		20	30		20	35	

- ...

Notes:

 t_{AA} is tested with switch S₁ closed and C_L = 30pF.
 For three-state outputs, t_{EA} is tested with C_L ≈ 30pF to the 1.5V level; S₁ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S_1 open to an output voltage of v_{OH} – 0.5V; LOW to high impedance tests are made with S_1 closed to the V_{OL} + 0.5V level.





Note: Output level while \overline{CS} is HIGH is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S49

2

(1024 x 4) 4-Wide Bipolar IMOX[™] Registered PROM with SSR[™] Diagnostics Capability


DISTINCTIVE CHARACTERISTICS


- Highest density fastest performance PROM organization
- On-chip edge-triggered registers ideal for pipelined microprogrammed systems
- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable synchronous and asynchronous Enables
- User-programmable for synchronous or asynchronous Initialize
- Increased drive capability, 24mA IOL

GENERAL DESCRIPTION

The Am27S65A/65 (1024-word by 4-bit)is Schottky TTL Programmable Read-only Memory (PROM) incorporating true D-type master-slave data registers on chip. This device is available with three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls. Designed to optimize system performance and provide the systems designer with on-chip SSR diagnostic capability, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register.

The on-chip edge-triggered register simplifies system timing since the PROM Clock (PCLK) may be derived directly from the system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.





2-89

MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DCLK. MODE and SDI determines what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PCLK. MODE selects whether the data source is the data input or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DCLK and loaded into the pipeline register from the data input via PCLK as long as no set up or hold times are violated.

	Inputs					Outputs	8	· · · ·	
SDI	MODE	DCLK	PCLK	* INITS	SDO	Shadow Register	Pipeline Register	Operation	
x	L	t	- `	x	S3	S _n ← S _n -1 S _o ← SDI	NA	Serial Shift; SDI \rightarrow S ₀ \rightarrow S ₁ \rightarrow S ₂ \rightarrow S ₃ /SDO	
×	L	-	t	н	S3	NA	Qn ← ARRAY DATA	Normal Load Pipeline Register from PROM	
x	L	-	t	L	S ₃	NA	Q _n ⊷INIT DATA	Synchronous Initialize Pipeline Register	
L	н	t	-	x	SDI	S _n ⊷Q _n	NA	Load Shadow Register from OUTPUTS (Q0 - Q3)	
x	н	_	t	x	SDI	NA	Q _n ← S _n	Load Pipeline Register from Shadow Register	
н	н	t	-	x	SDI	Hold	NA	No-Op	

FUNCTION TABLE DEFINITIONS

INPUTS

H = HIGH

L = LOW

X = Don't Care

- = Steady State LOW or HIGH or HIGH-to-LOW transition

t = LOW-to-HIGH transition

OUTPUTS

SDO - Serial Data Output

Sub - Sinadow Register Outputs (internal to devices) S₃ - S₀ = Shadow Register Outputs NA = NOT applicable: Output is not a function of the specified input combinations

*Applies only if the architecture word has been programmed for Synchronous Initialize operation.

DETAILED DESCRIPTION

The Am27S65A/65 contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies the shadow register is intended to be a

DIAGNOSTIC PIN DESCRIPTION

In general, the implementation of Serial Shadow Register (SSR) diagnostics requires the addition of four extra device pins. These pins are

Mode Control (MODE)

Controls the source data for both sets of registers. MODE input is LOW in the normal mode of operation. The PROM array is the input source for the output data registers and the shadow register is in the shift mode (SDI \rightarrow S₀ \rightarrow S₁ \rightarrow S₂ \rightarrow S₃/SDO). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output registers or output data bus information may be loaded into the shadow registers.

Diagnostics Clock (DCLK)

The diagnostics clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DCLK.

Serial Data Input (SDI)

This pin performs two functions depending on the state of the MODE input. If MODE is LOW, the SDI pin is a data transfer pin for serial data (SDI \rightarrow S₀. If the MODE input is HIGH, the SDI pin is operating as a control pin where SDI asserted LOW permits output data to be loaded into the shadow register on the next LOW-to-HIGH transition of DCLK. SDI asserted HIGH represents a NO-OP function on this device.

Serial Data Output (SDO)

This pin operates as a transfer pin for serial data when the MODE input is LOW ($S_3 \rightarrow SDO$). When MODE is HIGH and SDI operates as a control pin, the SDO pin operates as a pass through SDI control. SDO is an active totem-pole output.

DESCRIPTION OF REGISTER CONTROL FUNCTIONS

In order to offer the system designer maximum flexibility these devices contain a programmable output enable pin and/or a

copy (shadow) of the normal output data register. The shadow register can be used in a systematic way to control and observe the output data register in order to exercise any desired system function during a diagnostic test mode.

programmable register initialize pin. The unprogrammed state of these pins is asynchronous operation. Should the system design require, either function may be changed to a synchronous mode of operation by programming an architecture word. The functions available are

Asynchronous Enable (E)

Synchronous Enable (ES)

Asynchronous Initialize (INIT)

Synchronous Initialize (INITS)

The Asynchronous Enable (E) allows direct control of the three-state output drivers.

The Synchronous Enable (\overline{Es}) is useful where more than one Registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

The initialize function is a programmable word which can be loaded into the output data registers under single pin control. Since each bit is individually programmable, the initializo function can be used to load any combination of HIGHs or LOWs into the output data register. This feature is a supersot of commonly used preset and clear functions.

Asynchronous Initialize (INIT) can be used to generate any arbitrary microinstruction for system interrupt or Reset. This is useful during power-up or timeout sequences.

Synchronous Initialize (INITs) is useful for "trap jumps" or interrupts where execution on the next LOW-to-HIGH Clock transition is required. During this operation MODE input must be held low.

The Am27S65A/65 contains an additional Asynchronous Enable (E) input on Pin 21 which is not programmable (see block diagram for correct logical implementation).

PROGRAMMING

The Am27S65A/65 Registered PROM is manufactured with a conductive Platinum-Silicide link at each bit location. The output of this memory with the link in place is LOW. In addition to the programmable fusible link array these devices contain

two (2) architecture fuses to program the ENABLE and INITIALIZE input functionality. With these links intact both functions will operate asynchronously. The two-bit architecture word will program functionality according to Table 1.

Architecture Data Word		S65A/65 Function
(Hex)	Pin 20	Pin 19
0	Asynchronous ENABLE (E)	Asynchronous INITIALIZE (INIT
8	Synchronous ENABLE (ES)	Asynchronous INITIALIZE (INIT
4	Asynchronous ENABLE (E)	Synchronous INITIALIZE (INITS
с	Synchronous ENABLE (ES)	Synchronous INITIALIZE (INITS

TABLE 1

An additional four-bit word is available for programming the initialization word. The unprogrammed state of this word will initialize the data registers with all outputs LOW.

Programming each bit location (e.g. opening the fusible links) is accomplished by the following sequence: 1) Power is first applied to V_{CC}; 2) SDI input is raised to V_{IHH} (15 volts). This biases internal conditioning and verification circuitry; 3) The appropriate address is selected; 4) a logic HIGH is applied to the MODE input followed by a LOW-to-HIGH transition of PCLK. This will load the output data registers with active HIGH data to protect the outputs during programming; 5) The output to be programmed is then raised to VOP (20 volts). Current from this 20 volt supply is then gated through the addressed fuse by raising the MODE input from a logic HIGH to VIHH (15 volts); 6) After 50µs, the 20 volt supply is removed; 7) The MODE input is taken from VIHH to a logic LOW. Each data verification must be preceded by a positive going (LOW-to-HIGH) transition of PCLK. This will load the array data into the output data registers. The outputs are then sensed to determine if the link has opened. Most links will open within 50 us.

Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5ms. If a link has not opened after a total elapsed programming time of 400ms, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to a HIGH level.

When Pin 19 is raised to a logic HIGH level, the programming circuitry for the array is selected and the programming circuitry for the architecture and initialize words is deselected. When Pin 19 is asserted LOW the array programming circuitry is deselected and the programming circuitry for the architecture and initialize words is selected. The architecture and initialize words are then addressed via the A₀ input. A₀ input LOW addresses the initialize word.

An easy implementation would be to invert the next higher address from a PROM programmer and apply this signal to Pin 19. The array, architecture and initialize words would then be programmed according to Table 2.

		TABLE 2		· · · · · · · · · · · · · · · · · · ·
Device	Pin 19	Array Programming Address Field (Hex)	Architecture Word Address (Hex)	initialize Word Address (Hex)
Am27S65A/65	A10	000 thru 3FF	400	401

Special verification circuitry within the device will permit the architecture word to be presented at the outputs for programming verification.

The unused DCLK pin should be terminated either HIGH or LOW during programming in order to avoid the possibility of oscillation.

When programming the Am27S65, Pins 20 and 21 should be held LOW throughout the programming and verification cycle.

High-yield fusing of the Platinum-Silicide fuses requires that a substantial current be delivered to the decoded and selected fuse. The fusing current path has been designed to provide a large fusing current safety margin. This, however, generates large current transients at the time MODE input goes to V_{IHH} and a proportional current decrease at the time the fuse opens. The magnitude of this current change can be between 50 and 150mA with rise or fall times of 2 to 10ns. Some care must be taken to avoid excessive line inductance in the output line to maximize; fusing yields.


The PROMs may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device for more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including V_{CC} should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed the data content of the memory should be verified by clocking and reading all words. Occasionally this verification will show that an undesired link has been fused. Should this occur, immediately check the programming equipment to make sure all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing. Typical programming yields exceed 98%. Fusing extra bits is generally related to programming equipment problems.


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
M	Control Pin Extra High	SDI @ 10 - 40mA	14.5	15	15.5	Valla
VIHH	Level	MODE @ 10-40mA	14.5	15	15.5	Volts
VOP	Program Voltage @ 15-	200mA	19.5	20	20.5	Volts
VIHP	Input High Level During Programming and Verify		2.4	5	5.5	Volts
VILP	Input Low Level During Programming and Verify		0.0	0.3	0.5	Volts
VCCP	V _{CC} During Programming @ I _{CC} = 50 - 200mA		5	5.2	5.5	Volts
dVOP/dt	Rate of Output Voltage Change		20		250	V/µsec
dV _{FE} /dt	Rate of Fusing Enable Voltage Change (MODE Rising Edge)		50		1000	V/µsec
	Fusing Time First Attempt		40	50	100	µsec
tp -	Subsequent Attempts		4	5	10	msec
t ₁ - t ₆	Delays Between Various Level Changes		100	200	1000	ns
t∨	Period During which Output is Sensed for VBlown Level				500	ns
VONP	Pull-Up Voltage On Output	uts Not Being Programmed	V _{CCP} - 0.3	VCCP	V _{CCP} + 0.3	Volts
R	Pull-Up Resistor On Outp	uts Not Being Programmed	0.2	2	5.1	kΩ

. . ..

PROGRAMMING WAVEFORMS



SIMPLIFIED PROGRAMMING DIAGRAM



PROGRAMMING EQUIPMENT INFORMATION

Source and Location	Data I/O 10525 Willows Rd. N.E.
	Redmond, WA 98052
Programmer Mode(s)	Systems 17, 19, 29, and 100
AMD Personality Module	UNIPAK Rev. 005* UNIPAK 2 Rev. V05*
Socket Adapter	351A-073

Rev shown is minimum approved revision.


APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS

DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both *observe* intermediate test points and *control* intermediate signals — address, data, control, and status — to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors




AF000180

A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.





AF000190

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PLCK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable.

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage+	0°C to +70°C 4.75V to +5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Temperature	+4.5V to +5.5V
Operating ranges define those limits over wh	ich the functional-

ity of the device is guaranteed.

Am27S65

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Typ (Note 1)	Max	Units
VIH	Input HIGH Level	See Note 2		2.0			Volts
VIL	Input LOW Level	See Note 2				0.8	Volts
VI	Input Clamp Voltage	V _{CC} = Min, 1 _{IN} = -18mA				-1.2	Volts
	Output HIGH	V _{CC} = Min	$I_{OH} (Q_0 - Q_3) = -2mA$	- 2.4	3.7		Volts
VOH	Voltage	VIN = VIH or VIL	I _{OH} (SDO) = -0.5mA	2.4	3.7		VOIts
			COM'L I _{OL} (Q ₀ – Q ₃) ≈ 24mA			0.5	
	Output LOW Voltage	V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	$\begin{array}{l} \text{MIL I}_{OL} \\ (Q_0 - Q_3) = 18\text{mA} \end{array}$		0.35		Volta
			I _{OL} (SDO) = 4mA				
1 _{IL}	Input LOW Current	$V_{CC} = Max, V_{IN} = 0.4V$			- 40	- 250	μΛ
Input HIGH	Input HIGH	H V _{CC} = Max	V _{IN} = 2.7V			25	- μΑ
ЧH .	Current		V _{IN} = 5.5V	1		40	
	Output Short	V _{CC} = Max	Q0-Q3	-20	-20 -40 -90		
ISC	Circuit Current	VOUT = OV (Note 3)	SDO	- 10		-85	mA
ICEX	Output Leakage Current (Three-State)	V _{CC} = Max V _{E/ES} = 2.4V (Note 4)	Vout = Vcc			50	μA
	$(Q_0 - Q_3)$	VE/ES - 2.44 (14010 4)	V _{OUT} = 0.4V	T		-0.15	mA
Icc	Power Supply Current	V _{CC} = Max, All Inputs = 2.4V			135	185	mA
CIN	Input Capacitance	V _{IN} = 2.0V @ f = 1MHz (Note 5)			5		pF
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz	(Note 5)		12		pF

Notes:


- 1. Typical values are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.

These parameters are not 100% tested, but are periodically sampled.

For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.

SWITCHING TEST CIRCUIT

Am27S65




WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
TIII	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
☽─€€	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KEY TO SWITCHING WAVEFORMS

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			1	8	Standard Versions							
				M'L	M	IL	COM'L		MIL		1	
No. Symbol		Description		Max	Min	Max	Min	Max	Min	Max	Units	
1	t _S (A)	Address to PCLK (HIGH) Setup Time	25		30		30		35		ns	
2	t _H (A)	Address to PCLK (HIGH) Hold Time	0		0		0		0		ns	
3	t _{PHL} (PCLK)	Delay from PCLK (HIGH) to Output	4	12	4	17	4	15	4	20	ns	
4	tPLH(PCLK)	(HIGH or LOW)										
5	t _{WL} (PCLK)	Clock Pulse Width for Output Data Registers	15		20		20		20		ns	
6	t _{WH} (PCLK)	(LOW or HIGH)										
7	t _{PZL} (Ē)	Asynchronous Enable - Delay from E (LOW) to Active Output (HIGH or LOW)		17		22		20		25	ns	
8	t _{PZH} (Ē)	(See Note 4)										
9	t _{PLZ} (Ē)	Asynchronous Disable - Delay from E (HIGH) to Inactive Output (OFF or HIGH Impedance)		17	1	22		20		25	ns	
10	t _{PHZ} (Ē)	(See Notes 3 and 4)										
11	t _S (E _S)	Es to PCLK (HIGH) SetUp Time (See Note 5)	12	1	12		15		15		ns	
12	t _H (ES)	Es to PCLK (HIGH) Hold Time (See Note 5)	0		0		0		0		ns	
13	t _{PZL} (PCLK)	Synchronous Enable - Delay from PCLK (HIGH) to Active Output (HIGH or LOW)		17		22		20		25	ns	
14	t _{PZH} (PCLK)	(See Note 5)	_					·	L	l		
15	tPLZ(PCLK)	Synchronous Disable - Delay from PCLK (HIGH) to Inactive Output (OFF or HIGH Impedance)		17		22		20		25	ns	
16	t _{PHZ} (PCLK)	(See Notes 3 and 5)						·				
17	t _{PHL} (INIT)	Delay from Asynchronous INIT (LOW) to Uutputs (LOW or HIGH)		25		30		30		35	'ns	
18	t _{PLH} (INIT)	(See Note 6)	_									
19	t _R (INIT)	Asynchronous INIT Recovery (INIT 5) to PCLK (HIGH) (See Note 6)	20		25		25		30		ns	
- 20	t _{WL} (INIT)	Asynchronous INIT Pulse Width (LOW) (See Note 6)	20		20		25		25		ns	
21	t _S (INIT)	Synchronous INIT (LOW) to PCLK (HIGH) Set-Up Time (See Note 7)	15		20		20		25		ns	
22	t _H (ĪNĪT)	Synchronous INIT (LOW) to PCLK (HIGH) Hold Time (See Note 7)	5		5		5		5		ns	

See also AC test loads and notes 2, 3, 8, 9, 10.



SWITCHING CHARACTERISTICS over operating range unless otherwise specified


		CON		M'L	м	IL	
No.	Symbol	Description	Min	Max	Min	Max	Units
1	t _S (SDI)	Serial Data In to DCLK (HIGH) SetUp Time	25		30		
2	t _H (SDI)	Serial Data In to DCLK (HIGH) Hold Time	0		0		
3	t _S (MODE)	MODE to PCLK (HIGH) or DLCK(HIGH) SetUp Time	25		30		
4	t _H (MODE)	MODE to PCLK (HIGH) or DCLK (HIGH) Hold Time	0		0		
5	t _s (Q)	Output to DCLK (HIGH) Setup Time	25		30		
6	t _H (Q)	Output to DCLK (HIGH) Hold Time	10		15		ns
7	tPHL(DCLK)	Delay from DCLK (HIGH) to Serial Data Output		30		40	
8	tPLH(DCLK)	(HIGH or LOW)					
9	t _{PHL} (SDI)	Delay from Serial Data Input (LOW or HIGH) to Serial Data Output		25		30	
10	t _{PLH} (SDI)	(LOW or HIGH)-MODE Input HIGH		25		30	
11	t _{WL} (DCLK)	Clock Bulso Width for Disgnostic Register(LOW or HIGH)	25		25	-	
12	t _{WH} (DCLK)	Clock Pulse Width for Diagnostic Register(LOW or HIGH)	25		25		

Notes:

- 1. Typical values are taken at V_{CC} = 5.0V and T_A = 25°C.
- 2. Tests are performed with input 10% to 90% rise and fall times of 5ns or less.
- 3. t_{PHZ} and t_{PLZ} are measured to the V_{OH} 0.5V and V_{OL} + 0.5V output levels respectively. All other switching parameters are tested from and to the 1.5V threshold levels.
- Applies only if the architecture is configured for Asynchronous Enable.
- 5. Applies only if the architecture word has been programmed for a Synchronous Enable input.
- 6. Applies only if the architecture is configured for Asynchronous Initialize.
- 7. Applies only if the architecture word has been programmed for a Synchronous Initialize input.
- 8. Component values for AC TEST LOAD are: $R_1 = 300$, $R_2 = 600$, and $C_L = 50pF$ for $Q_0 Q_3$ outputs, $R_1 = 1100$, $R_2 = 2400$, and $C_L = 15pF$ for SDO output.
- All device test loads should be located within 2" of device outputs.
- 10. S₁ is open for t_{PHZ} and t_{PZH} tests. S₁ is closed for all other AC tests.



for Diagnostics applications (See Notes on Testing)



NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1μ Farad or larger capacitor and a 0.01μ Farad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of

power supply voltage, creating erroneous function or transient performance failures.

- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

(2048 x 4) 4-Wide Bipolar IMOX[™] Registered PROM with SSR[™] Diagnostics Capability


DISTINCTIVE CHARACTERISTICS


- Highest density fastest performance PROM organization
- On-chip edge-triggered registers ideal for pipelined microprogrammed systems
- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable synchronous and asynchronous Enables
- User-programmable for synchronous or asynchronous Initialize
- Increased drive capability, 24mA IOL

GENERAL DESCRIPTION

The Am27S75A/75 (2048-word by 4-bit) is Schottky TTL Programmable Read-only Memory (PROM) incorporating true D-type master-slave data registers on chip. This device is available with three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls. Designed to optimize system performance and provide the systems designer with on-chip SSR diagnostic capability, this device also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register.

The on-chip edge-triggered register simplifies system timing since the PROM Clock (PCLK) may be derived directly from the system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.





MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DCLK. MODE and SDI determines what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PCLK. MODE selects whether the data source is the data input or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DCLK and loaded into the pipeline register from the data input via PCLK as long as no set up or hold times are violated.

Inputs				Output	5			
SDI MODE DCLK		CLK PCLK INITS		SDO	Shadow Register	Pipeline Register	Operation	
x	L	t	-	х	S ₃	S _n	NA	Serial Shift; SDI \rightarrow S ₀ \rightarrow S ₁ \rightarrow S ₂ \rightarrow S ₃ /SDO
x	L	-	t.	н	S ₃	NA	Q _n ARRAY DATA	Normal Load Pipeline Register from PROM
x	L	-	t	L	S ₃	NA	Q _n ⊢ INIT DATA	Synchronous Initialize Pipeline Register
L	н	t	-	x	SDI	Sn⊷Qn	NA	Load Shadow Register from OUTPUTS (Q0-Q3)
х	н	_	t t	x	SDI	NA	Q _n ⊷ S _n	Load Pipeline Register from Shadow Register
н	н	t	-	х	SDI	Hold	NA	No-Op

MODE SELECT TABLE DEFINITIONS INPUTS

OUTPUTS

H = HIGH

L = LOW

X = Don't Care

- = Steady State LOW or HIGH or HIGH-to-LOW transition

 $\begin{array}{l} \text{SDO}=\text{Serial Data Output}\\ \text{S}_3-\text{S}_0=\text{Shadow Register Outputs (internal to devices)}\\ \text{Q}_3-\text{Q}_0=\text{Pipeline Register Outputs}\\ \text{NA}=\text{NOT applicable: Output is not a function of the}\\ \text{specified input combinations} \end{array}$

t = LOW-to-HIGH transition

*Applies only if the architecture word has been programmed for Synchronous Initialize operation.

DETAILED DESCRIPTION

The Am27S75A/75 contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies the shadow register is intended to be a copy (shadow) of the normal output data register. The shadow register can be used in a systematic way to control and observe the output data register in order to exercise any desired system function during a diagnostic test mode.

DIAGNOSTIC PIN DESCRIPTION

In general, the implementation of Serial Shadow Register (SSR) diagnostics requires the addition of four extra device pins. These pins are

Mode Control (MODE)

Controls the source data for both sets of registers. MODE input is LOW in the normal mode of operation. The PROM array is the input source for the output data registers and the shadow register is in the shift mode (SDI \rightarrow S₀ \rightarrow S₁ \rightarrow S₂ \rightarrow S₃/ SDO). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output registers or output data bus information may be loaded into the shadow registers.

Diagnostics Clock (DCLK)

The diagnostics clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DCLK.

Serial Data Input (SDI)

This pin performs two functions depending on the state of the MODE input. If MODE is LOW, the SDI pin is a data transfer pin for serial data (SDI \rightarrow S₀. If the MODE input is HIGH, the SDI pin is operating as a control pin where SDI asserted LOW permits output data to be loaded into the shadow register on the next LOW-to-HIGH transition of DCLK. SDI asserted HIGH represents a NO-OP function on this device.

Serial Data Output (SDO)

This pin operates as a transfer pin for serial data when the MODE input is LOW ($S_3 \rightarrow SDO$). When MODE is HIGH and SDI operates as a control pin, the SDO pin operates as a pass through of SDI control. SDO is an active totem-pole output.

DESCRIPTION OF REGISTER CONTROL FUNCTIONS

In order to offer the system designer maximum flexibility these devices contain a programmable output enable pin and/or a programmable register initialize pin. The unprogrammed state of these pins is asynchronous operation. Should the system design require, either function may be changed to a synchronous mode of operation by programming an architecture word. The functions available are

Asynchronous Enable (E)

Synchronous Enable (ES)

Asynchronous Initialize (INIT)

Synchronous Initialize (INITS)

The Asynchronous Enable (E) allows direct control of the three-state output drivers.

The Synchronous Enable ($\overline{E_S}$) is useful where more than one Registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

The initialize function is a programmable word which can be loaded into the output data registers under single pin control. Since each bit is individually programmable, the initialize function can be used to load any combination of HIGHs or LOWs into the output data register. This feature is a superset of commonly used preset and clear functions.

Asynchronous Initialize (INIT) can be used to generate any arbitrary microinstruction for system interrupt or Reset. This is useful during power-up or timeout sequences.

Synchronous Initialize (INITS) is useful for "trap jumps" or interrupts where execution on the next LOW-to-HIGH Clock transition is required. During this operation MODE input must be held low.

The Am27S65A/65 contains an additional Asynchronous Enable (E) input on Pin 21 which is not programmable (see block diagram for correct logical implementation).

The Am27S85A/85 contains a single programmable multifunctional input on Pin 19. The unprogrammed state of this pin operates as an Asynchronous Enable (E) input. The architecture word permits programming the functionality to Synchronous Enable (E_S), Asynchronous Initialize (INIT), or Synchronous Initialize (INIT_S).

PROGRAMMING

The Am27S75A/75 Registered PROM is manufactured with a conductive Platinum-Silicide link at each bit location. The output of these memories with the link in place is LOW. In addition to the programmable fusible link array these devices

contain two (2) architecture fuses to program the ENABLE and INITIALIZE input functionality. With these links intact both functions will operate asynchronously. The two-bit architecture word will program functionality according to Table 1.

Am27S75

IABLE 1						
Architecture Data Word (Hex)	Am27S75A/75 Input Function					
	Pin 20	Pin 19				
0	Asynchronous ENABLE (E)	Asynchronous INITIALIZE (INIT)				
8	Synchronous ENABLE (ES)	Asynchronous INITIALIZE (INIT)				
4	Asynchronous ENABLE (E)	Synchronous INITIALIZE (INITS)				
C	Synchronous ENABLE (ES)	Synchronous INITIALIZE (INITS)				

TABLE 1

An additional four-bit word is available for programming the initialization word. The unprogrammed state of this word will initialize the data registers with all outputs LOW.

Programming each bit location (e.g. opening the fusible links) is accomplished by the following sequence: 1) Power is first applied to V_{CC}; 2) SDI input is raised to V_{IHH} (15 volts). This biases internal conditioning and verification circuitry; 3) The appropriate address is selected; 4) a logic HIGH is applied to the MODE input followed by a LOW-to-HIGH transition of PCLK. This will load the output data registers with active HIGH data to protect the outputs during programming; 5) The output to be programmed is then raised to VOP (20 volts). Current from this 20 volt supply is then gated through the addressed fuse by raising the MODE input from a logic HIGH to VIHH (15 volts); 6) After 50µs, the 20 volt supply is removed; 7) The MODE input is taken from VIHH to a logic LOW. Each data verification must be preceded by a positive going (LOW-to-HIGH) transition of PCLK. This will load the array data into the output data registers. The outputs are then sensed to determine if the link has opened. Most links will open within 50 us.

Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5ms. If a link has not opened after a total elapsed programming time of 400ms, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to a HIGH level.

When Pin 19 is raised to a logic HIGH level, the programming circuitry for the array is selected and the programming circuitry for the architecture and initialize words is deselected. When Pin 19 is asserted LOW the array programming circuitry is deselected and the programming circuitry for the architecture and initialize words is selected. The architecture and initialize words are then addressed via the A_0 input. A_0 input LOW addresses the architecture word while A_0 input HIGH addresses the initialize word.

An easy implementation would be to invert the next higher address from a PROM programmer and apply this signal to Pin 19. The array, architecture and initialize words would then be programmed according to Table 2.

TABL	E 2
------	-----

Device	Pin 19	Array Programming Address Field (Hex)	Architecture Word Address (Hex)	Initialize Word Address (Hex)
Am27S75A/75	A ₁₁	000 thru 7FF	800	801

Special verification circuitry within the device will permit the architecture word to be presented at the outputs for programming verification.

The unused DCLK pin should be terminated either HIGH or LOW during programming in order to avoid the possibility of oscillation.

High-yield fusing of the Platinum-Silicide fuses requires that a substantial current be delivered to the decoded and selected fuse. The fusing current path has been designed to provide a large fusing current safety margin. This, however, generates large current transients at the time MODE input goes to VIHH and a proportional current decrease at the time the fuse opens. The magnitude of this current change can be between 50 and 150mA with rise or fall times of 2 to 10ns. Some care must be taken to avoid excessive line inductance in the output line to maximize fusing yields.

The PROMs may become hot during programming due to the large currents being passed. Programming cycles should not


be continuously applied to one device for more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including V_{CC} should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed the data content of the memory should be verified by clocking and reading all words. Occasionally this verification will show that an undesired link has been fused. Should this occur, immediately check the programming equipment to make sure all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins and that the programming voltages are within the specified limits. All these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing. Typical programming yields exceed 98%. Fusing extra bits is generally related to programming equipment problems.

ODAMAN


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
M	Control Pin Extra High	SDI @ 10-40mA	14.5	15	15.5	
VIHH	Level	MODE @ 10-40mA	14.5	15	15.5	Volts
VOP	Program Voltage @ 15-	200mA	19.5	20	20.5	Volts
VIHP	Input High Level During F	Input High Level During Programming and Verify			5.5	Volts
VILP	Input Low Level During P	rogramming and Verify	0.0	0.3	0.5	Volts
VCCP	V _{CC} During Programming	@ I _{CC} = 50 - 200mA	5	5.2	5.5	Volts
dVOP/dt	Rate of Output Voltage C	hange	20		250	V/µsec
dV _{FE} /dt	Rate of Fusing Enable Vo	oltage Change (MODE Rising Edge)	50		1000	V/µsec
4-	Fusing Time First Attemp	-	40	50	100	µsec
tp	Subsequent Attempts		4	5	10	msec
t ₁ - t ₆	Delays Between Various	Level Changes	100	200	1000	ns
tv	Period During which Outp	ut is Sensed for VBlown Level			500	ns
VONP	Pull-Up Voltage On Output	its Not Being Programmed	V _{CCP} - 0.3	VCCP	V _{CCP} + 0.3	Volts
R	Pull-Up Resistor On Outp	uts Not Being Programmed	0.2	2	5.1	kΩ











PROGRAMMING EQUIPMENT INFORMATION

Source and Location	Data I/O 10525 Willows Rd. N.E. Redmond, WA 98052
Programmer Mode(s)	Systems 17, 19, 29, and 100
AMD Personality Module	UNIPAK Rev. 005* UNIPAK 2 Rev. V05*
Socket Adapter	351A-073

*Rev shown is minimum approved revision.


APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS

DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both *observe* intermediate test points and *control* intermediate signals – address, data, control, and status – to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always LOW) a given set of test vectors will discover.




A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.

Figure 2



Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicato or shadow of each state flip/flop in an additional rogistor. Tho shadow register can be loaded serially via tho sorial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PLCK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable.

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

Storage Temperature65°C to +150°C Ambient Temperature with	
Power Applied55°C to +125°C	
Supply Voltage0.5V to +7.0V	
DC Voltage Applied to Outputs	
(Except During Programming)0.5V to +V _{CC} max	
DC Voltage Applied to Outputs	
During Programming21V	
Output Current into Outputs During	
Programming (Max Duration of 1 sec)	
DC input Voltage0.5V to +5.5V	
DC Input Current30mA to +5mA	
Stresses shave these listed under ARCOUNTE MAXIMUM	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits over	which the functional-
ity of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Conditions		Min	Typ (Note 1)	Max	Units
ViH	Input HIGH Level	See Note 2		2.0			Volts
VIL	Input LOW Level	See Note 2				0.8	Volts
VI	Input Clamp Voltage	$V_{CC} = Min, I_{IN} = -18mA$				- 1.2	Volts
	Output HIGH	V _{CC} = Min	$I_{OH} (Q_0 - Q_3) = -2mA$				
VOH	Voltage	VIN = VIH or VIL	IOH (SDO) = -0.5mA	2.4	3.7		Volts
			COM'L I _{OL} (Q ₀ – Q ₃) = 24mA				'
VOL	Output LOW Voltage		MIL I _{OL} (Q ₀ – Q ₃) = 18mA]	0.35	0.5	Volts
			I _{OL} (SDO) = 4mA	7			
կլ	Input LOW Current	V _{CC} = Max, V _{IN} = 0.4V	$V_{CC} = Max, V_{IN} = 0.4V$		-40	- 250	μA
	Input HIGH		V _{IN} = 2.7V			25	
ήH	Current	V _{CC} = Max	V _{IN} = 5.5V	1		40	μA
	Output Short	V _{CC} = Max	Q0-Q3	-20	-40	- 90	
Isc	Circuit Current	VOUT = 0V (Note 3)	SDO	-10		- 85	mA
ICEX	Output Leakage Current (Three-State)	$V_{CC} = Max$	V _{OUT} = V _{CC}			50	μА
	(Q ₀ – Q ₃)	VE/Es = 2.4V (Note 4)	VOUT = 0.4V			-0.15	mA
lcc	Power Supply Current	V _{CC} = Max, All Inputs = 2.4V			135	185	mA
CIN	Input Capacitance	V _{IN} = 2.0V @ f = 1MHz (Note 5)			5		pF
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz	(Note 5)		12		pF

Notes:

- 1. Typical values are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- 5. These parameters are not 100% tested, but are periodically sampled.

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
<u>T</u> TTT	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
☽-€€	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				'A'' V	ersion	\$	Sta	indard	Versi	ons	
	1		CO	ML	M	IL	CO	M'L	M	IL	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	t _S (A)	Address to PCLK (HIGH) Setup Time	25		30		30		35		ns
2	t _H (A)	Address to PCLK (HIGH) Hold Time	0		0		0		0		กร
3	tPHL(PCLK)	Delay from PCLK (HIGH) to Output	4	12	4	17	4	15	4	20	ns
4	t _{PLH} (PCLK)	(HIGH or LOW)									
5	t _{WL} (PCLK)	Clock Pulse Width for Output Data Registers	15		20		20		20		ns
6	t _{WH} (PCLK)	(LOW or HIGH)									
7	t _{PZL} (Ē)	Asynchronous Enable - Delay from E (LOW) to Active Output (HIGH or LOW)		17		22		20		25	ns
8	t _{PZH} (Ē)	(See Note 4)		"		~~		20		20	113
9	t _{PLZ} (Ē)	Asynchronous Disable - Delay from E (HIGH) to Inactive Output (OFF or HIGH Impedance)		17		22		20		25	ns
10	t _{PHZ} (Ē)	(See Notes 3 and 4)									
11	t _S (E _S)	Es to PCLK (HIGH) Set-Up Time (See Note 5)	12		12		15		15		ns
12	t _H (Es)	Es to PCLK (HIGH) Hold Time (See Note 5)	0		0		0		0		ns
13	tPZL(PCLK)	Synchronous Enable - Delay from PCLK (HIGH) to Active Output (HIGH or LOW)		17		22		20		25	ns
14	t _{PZH} (PCLK)	(See Note 5)									
15	tPLZ(PCLK)	Synchronous Disable - Delay from PCLK (HIGH) to Inactive Output (OFF or HIGH Impedance)		17		22		20		25	ns
16	tPHZ(PCLK)	(See Notes 3 and 5)									L
17	t _{PHL} (INIT)	Delay from Asynchronous INIT (LOW) to Outputs (LOW or HIGH)		25		30		30		35	ns
18	t _{PLH} (INIT)	(See Note 6)		I							
19	t _R (INIT)	Asynchronous INIT Recovery (INIT 5) to PCLK (HIGH) (See Note 6)	20		25		25		30		ns
20	t _{WL} (INIT)	Asynchronous INIT Pulse Width (LOW) (See Note 6)	20		20		25		25		ns
21	t _S (INIT)	Synchronous INIT (LOW) to PCLK (HIGH) Set-Up Time (See Note 7)	15		20		20		25		ns
22	t _H (INIT)	Synchronous INIT (LOW) to PCLK (HIGH) Hold Time (See Note 7)	5		5		5		5		ns

See also AC test loads and notes 2, 3, 8, 9, 10.

05272A

Am27S75

2

SWITCHING WAVEFORMS for Typical Registered PROM applications (See Notes on Testing) 37 ADORESSES 1.5V A0-A. ov 44(A)-4 ACHITECTUR DFO 1.5V NE (E) ٥v u En wE. WE) te(Ea) ** 1.5V (PCLK /BCI K ov PLZ(PCLK) LPZH(PCLK) t_{PHL}(PCLK) t_{PLH}(PCLK) t_{PHE}(PCLK) t_{PLH}(PCLK) Vor - .5 1.5V \mathbf{T} Vot + .5 VOL VOL lpHZ(Ē) φzn(Ē) t_{₽ŽL}(Ē) 41.2(E) UNPROGRAMMED ARCHITECTURE ASYNCHRONOUS зv 1.5\ ENABLE (E) ov 3V ARCHITECTURE CONFIGURED FOR ASYNCHRONOUS (INIT) LPHIL (INIT) 1.5V ov ANT ... Le(Hite) зv ARCHITECTURE PROGRAMMED FOR PROGRAMMED FOR 1.5V ov ADDRESS SET UP CLOCK TO OUTPUT ASYNCHRONOUS ENABLE DISABLE **A** 15 DISABLE INITIALIZATION ENABLE WF000830


DIAGNOSTIC MODE SWITCHING CHARACTERISTICS

OVER OPERATING RANGE (Unless otherwise noted)

			co	M'L	M	IL	
No.	Symbol	Description	Min	Max	Min	Max	Units
1	ts(SDI)	Serial Data In to DCLK (HIGH) Set-Up Time	25		30		
2	t _H (SDI)	Serial Data In to DCLK (HIGH) Hold Time	0		0		
3	ts(MODE)	MODE to PCLK (HIGH) or DLCK(HIGH) Set-Up Time	25		30		
4	t _H (MODE)	MODE to PCLK (HIGH) or DCLK (HIGH) Hold Time	0	,	0		
5	t _s (Q)	Output to DCLK (HIGH) Setup Time	25		30		•
6	t _H (Q)	Output to DCLK (HIGH) Hold Time	10		15		ns
7	tPHL(DCLK)	Delay from DCLK (HIGH) to Serial Data Output		30		40	
8	tPLH(DCLK)	(HIGH or LOW)					
9	tPHL(SDI)	Delay from Serial Data Input (LOW or HIGH)					
10	tPLH(SDI)	to Serial Data Output (LOW or HIGH)-MODE Input HIGH		25	•	30	
11	tWL(DCLK)	Clock Pulse Width for Diagnostic Register(LOW or HIGH)	25		25		
12	t _{WH} (DCLK)		25		25		

Notes:

- 1. Typical values are taken at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.
- 2. Tests are performed with input 10% to 90% rise and fall times of 5ns or less.
- 3. tpHz and tpLz are measured to the V_{OH}-0.5V and v_{OL} + 0.5V output levels respectively. All other switching parameters are tested from and to the 1.5V threshold levels.
- Applies only if the architecture is configured for Asynchronous Enable.
- 5. Applies only if the architecture word has been programmed for a Synchronous Enable input.
- 6. Applies only if the architecture is configured for Asynchronous Initialize.
- 7. Applies only if the architecture word has been programmed for a Synchronous Initialize input.
- 8. Component values for AC TEST LOAD are: $R_1 = 300$, $R_2 = 600$, and $C_L = 50pF$ for $Q_0 Q_3$ outputs, $R_1 = 1100$, $R_2 = 2400$, and $C_L = 15pF$ for SDO output.
- 9. All device test loads should be located within 2" of device outputs.
- 10. S1 is open for t_{PHZ} and t_{PZH} tests. S1 is closed for all other AC tests.



NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1μ Farad or larger capacitor and a 0.01μ Farad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of

power supply voltage, creating erroneous function or transient performance failures.

- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

(1024 x 4) 4-Wide Bipolar IMOX[™] Registered PROM with SSR[™] Diagnostics Capability


DISTINCTIVE CHARACTERISTICS

- Highest density fastest performance PROM organization
- On-chip edge-triggered registers ideal for pipelined microprogrammed systems
- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable synchronous and asynchronous Enables
- User-programmable for synchronous or asynchronous Initialize
- Increased drive capability, 24mA IOL


GENERAL DESCRIPTION

The Am27S85A/85 (4096-word by 4-bit) is Schottky TTL Programmable Read-only Memory (PROM) incorporating true D-type master-slave data registers on chip. This device is available with three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls. Designed to optimize system performance and provide the systems designer with on-chip SSR diagnostic capability, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register.

The on-chip edge-triggered register simplifies system timing since the PROM Clock (PCLK) may be derived directly from the system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.



IMOX and SSR are trademarks or Advanced Micro Devices, Inc.



05273A

MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DCLK. MODE and SDI determines what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PCLK. MODE selects whether the data source is the data input or the shadow register output. Because of the independence of the clock inputs, data can be shifted in the shadow register via DCLK and loaded into the pipeline register from the data input via PCLK as long as no set up or hold times are violated.

		Inputs			Outputs			
SDI	MODE	DCLK	PCLK	* INITS	SDO	Shadow Register	Pipeline Register	Operation
x	L	t	-	x	S3	S _n ← S _n -1 S _o †SDI	NA	Serial Shift; SDI \rightarrow S0 \rightarrow S1 \rightarrow S2 \rightarrow S3/SDO
x	L	-	t	н	S3	NA	Q _n ← ARRAY DATA	Normal Load Pipeline Register from PROM
x	L	-	t	L	S3	NA	Q _{n ←} INIT DATA	Synchronous Initialize Pipeline Register
L	н	t	-	x	SDI	Sn⊷Qn	NA	Load Shadow Register from OUTPUTS (Q0-Q3)
X	н	-	t	х	SDI	NA	Q _n ← S _n	Load Pipeline Register from Shadow Register
Ĥ	н	1		x	SDI	Hold	NA	No-Op

MODE SELECT TABLE DEFINITIONS

INPUTS

H = HIGH

L = LOW X = Don't Care

- = Steady State LOW or HIGH or HIGH-to-LOW transition

t = LOW-to-HIGH transition

SDO = Serial Data Output

Q3

 $S_3 - S_0 = Shadow Register Outputs (internal to devices)$ $Q_3 - Q_0 = Pipeline Register Outputs$ NA = NOT applicable: Output is not a function of thespecified input combinations

*Applies only if the architecture word has been programmed for Synchronous Initialize operation.

DETAILED DESCRIPTION

The Am27S85A/85 contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies the shadow register is intended to be a copy (shadow) of the normal output data register. The shadow register can be used in a systematic way to control and observe the output data register in order to exercise any desired system function during a diagnostic test mode.

DIAGNOSTIC PIN DESCRIPTION

In general, the implementation of Serial Shadow Register (SSR) diagnostics requires the addition of four extra device pins. These pins are

Mode Control (MODE)

Controls the source data for both sets of registers. MODE input is LOW in the normal mode of operation. The PROM array is the input source for the output data registers and the shadow register is in the shift mode (SDI \rightarrow S₀ \rightarrow S₁ \rightarrow S₂ \rightarrow S₃/SDO). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output registers or output data bus information may be loaded into the shadow registers.

Diagnostics Clock (DCLK)

The diagnostics clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DCLK.

Serial Data Input (SDI)

This pin performs two functions depending on the state of the MODE input. If MODE is LOW, the SDI pin is a data transfer pin for serial data $(SDI - S_0)$. If the MODE input is HIGH, the SDI pin is operating as a control pin where SDI asserted LOW permits output data to be loaded into the shadow register on the next LOW-to-HIGH transition of DCLK. SDI asserted HIGH represents a NO-OP function on this device.

Serial Data Output (SDO)

This pin operates as a transfer pin for serial data when the MODE input is LOW ($S_3 \rightarrow SDO$). When MODE is HIGH and SDI operates as a control pin, the SDO pin operates as a pass through of SDI control. SDO is an active totem-pole output.

DESCRIPTION OF REGISTER CONTROL FUNCTIONS

In order to offer the system designer maximum flexibility these devices contain a programmable output enable pin and/or a programmable register initialize pin. The unprogrammed state of these pins is asynchronous operation. Should the system design require, either function may be changed to a synchronous mode of operation by programming an architecture word. The functions available are

Asynchronous Enable (E)

Synchronous Enable (Es)

Asynchronous Initialize (INIT)

Synchronous Initialize (INITS)

The Asynchronous Enable (E) allows direct control of the three-state output drivers.

The Synchronous Enable (E_S) is useful where more than one Registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

The initialize function is a programmable word which can be loaded into the output data registers under single pin control. Since each bit is individually programmable, the initialize function can be used to load any combination of HIGHs or LOWs into the output data register. This feature is a superset of commonly used preset and clear functions.

Asynchronous Initialize (INIT) can be used to generate any arbitrary microinstruction for system interrupt or Reset. This is useful during power-up or timeout sequences.

Synchronous Initialize (INITs) is useful for "trap jumps" or interrupts where execution on the next LOW-to-HIGH Clock transition is required. During this operation MODE input must be held low.

The Am27S85A/85 contains a single programmable multifunctional input on Pin 19. The unprogrammed state of this pin operates as an Asynchronous Enable (E) input. The architecture word permits programming the functionality to Synchronous Enable (E_S), Asynchronous Initialize (INIT), or Synchronous Initialize (INITS).

PROGRAMMING

Am27S85

The Am27S85A/85 Registered PROMs is manufactured with a conductive Platinum-Silicide link at each bit location. The output of this memory with the link in place is LOW. In addition to the programmable fusible link array this device contains two (2) architecture fuses to program the ENABLE and INITIALIZE input functionality. With these links intact both functions will operate asynchronously. The two-bit architecture word will program functionality according to Table 1.

TABLE 1				
Architecture Data Word	Am27S85A/85 Input Function			
(Hex)	Pin 19			
0	Asynchronous ENABLE (E)			
8	Synchronous ENABLE (ES)			
4	Asynchronous INITIALIZE (INIT)			
С	Synchronous INITIALIZE (INITS)			

An additional four-bit word is available for programming the initialization word. The unprogrammed state of this word will initialize the data registers with all outputs LOW.

Programming each bit location (e.g. opening the fusible links) is accomplished by the following sequence: 1) Power is first applied to V_{CC}; 2) SDI input is raised to V_{IHH} (15 volts). This biases internal conditioning and verification circuitry; 3) The appropriate address is selected; 4) a logic HIGH is applied to the MODE input followed by a LOW-to-HIGH transition of PCLK. This will load the output data registers with active HIGH data to protect the outputs during programming; 5) The output to be programmed is then raised to VOP (20 volts). Current from this 20 volt supply is then gated through the addressed fuse by raising the MODE input from a logic HIGH to VIHH (15 volts); 6) After 50µs, the 20 volt supply is removed; 7) The MODE input is taken from VIHH to a logic LOW. Each data verification must be preceded by a positive going (LOW-to-HIGH) transition of PCLK. This will load the array data into the output data registers. The outputs are then sensed to determine if the link has opened. Most links will open within 50µs. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5ms. If a link has not opened after a total elapsed programming time of 400ms, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to a HIGH level.

When Pin 19 is raised to a logic HIGH level, the programming circuitry for the array is selected and the programming circuitry for the architecture and initialize words is deselected. When Pin 19 is asserted LOW the array programming circuitry is deselected and the programming circuitry for the architecture and initialize words is selected. The architecture and initialize words are then addressed via the A_0 input. A_0 input LOW addresses the initialize word.

An easy implementation would be to invert the next higher address from a PROM programmer and apply this signal to Pin 19. The array, architecture and initialize words would then be programmed according to Table 2.

TABLE 2

Device	Pin 19	Array Programming Address Field (Hex)	Architecture Word Address (Hex)	Initialize Word Address (Hex)
Am27S85A/85	A12	000 thru OFFF	1000	1001

Special verification circuitry within the device will permit the architecture word to be presented at the outputs for programming verification.

The unused DCLK pin should be terminated either HIGH or LOW during programming in order to avoid the possibility of oscillation.

High-yield fusing of the Platinum-Silicide fuses requires that a substantial current be delivered to the decoded and selected fuse. The fusing current path has been designed to provide a large fusing current safety margin. This, however, generates large current transients at the time MODE input goes to VIHH and a proportional current decrease at the time the fuse opens. The magnitude of this current change can be between 50 and 150mA with rise or fall times of 2 to 10ns. Some care must be taken to avoid excessive line inductance in the output line to maximize fusing yields.

The PROMs may become hot during programming due to the large currents being passed. Programming cycles should not

be continuously applied to one device for more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including V_{CC} should be removed for a period of 5 seconds after which programming may be resumed.


When all programming has been completed the data content of the memory should be verified by clocking and reading all words. Occasionally this verification will show that an undesired link has been fused. Should this occur, immediately check the programming equipment to make sure all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing. Typical programming yields exceed 98%. Fusing extra bits is generally related to programming equipment problems.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Mana	Control Pin Extra High	SDI @ 10 - 40mA -	14.5	15	15.5	Valta
VIHH	HH Level	MODE @ 10-40mA	14.5	15	15.5	Volts
VOP	Program Voltage @ 15~	19.5	20	20.5	Volts	
VIHP	Input High Level During I	2.4	5	5.5	Volts	
VILP	Input Low Level During F	0.0	0.3	0.5	Volts	
VCCP	V _{CC} During Programming	5	5.2	5.5	Volts	
dV _{OP} /dt	Rate of Output Voltage C	20		250	V/µsec	
dV _{FE} /dt	Rate of Fusing Enable V	50		1000	V/µsec	
	Fusing Time First Attemp	t	40	50	100	µsec
tp	Subsequent Attempts		4	5	10	msec
t1 - t6	Delays Between Various	Level Changes	100	200	1000	ns
ty .	Period During which Output is Sensed for VBlown Level				500	ns
VONP	Pull-Up Voltage On Output	its Not Being Programmed	V _{CCP} - 0.3	VCCP	V _{CCP} + 0.3	Volts
8	Pull-Up Resistor On Outp	0.2	2	5.1	kΩ	


• • ••

2

PROGRAMMING WAVEFORMS



SIMPLIFIED PROGRAMMING DIAGRAM



PROGRAMMING EQUIPMENT INFORMATION

Source and Location	Data I/O 10525 Willows Rd. N.E. Redmond, WA 98052
Programmer Mode(s)	Systems 17, 19, 29, and 100
AMD Personality Module	UNIPAK Rev. 005* UNIPAK 2 Rev. V05*
Socket Adapter	351A-073

*Rev shown is minimum approved revision.


APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS

DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both *observe* intermediate test points and *control* intermediate signals – address, data, control, and status – to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs, and determine whether the system is functioning correctly.

TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS


The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.



A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best, and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.



AF000190

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PLCK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.


Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable. Figure 3 shows a typical computer system using the Am29818's and Am27885's.

Serial paths have been added to all the important state registers (macro instruction, data, status, address; and micro instruction registers). This extra path will make it easier to diagnose system failures by breaking the feed-back paths and turning sequential state machines into combinatorial logic blocks. For example, the status outputs of the ALU may be checked by loading the micro instruction register with the necessary micro instruction. The desired ALU function is then executed and the status outputs captured in the status register. The status bits can then be serially shifted out and checked for validity.

A single diagnostic loop was shown in Figure 3 for simplicity, but several loops can be employed in more complicated systems to reduce scan time. Additionally, the Am29818s can be used to sample intermediate test points not associated with normal state information. These additional test points can further ease diagnostics, testability and debug.



05273A

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

Storage Temperature65°C to +150°C Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	

Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits over	which the functional-
ity of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Conditions		Min	Typ (Note 1)	Max	Units
VIH	Input HIGH Level	See Note 2		2.0			Volts
VIL	Input LOW Level	See Note 2				0.8	Volts
VI	Input Clamp Voltage	V _{CC} = Min, I _{IN} = -18mA				- 1.2	Volts
VOH	Output HIGH Voltage	V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	$I_{OH} (Q_0 - Q_3) = -2mA$	2.4	3.7		Volts
			IOH (SDO) = -0.5mA				
V _{OL}	Output LOW Voltage V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	1 .	COM'L I _{OL} (Q ₀ – Q ₃) = 24mA		0.35	0.5	Volts
			MIL I _{OL} (Q ₀ – Q ₃) = 18mA	7			
			IOL (SDO) = 4mA	7			
lιL	Input LOW Current	V _{CC} = Max, V _{IN} = 0.4V			-40	- 250	μA
liн	Input HIGH Current	V _{CC} = Max	V _{IN} = 2.7V			25	- μΆ
			V _{IN} = 5.5V			40	
lsc		V _{CC} = Max V _{OUT} = 0V (Note 3)	Q ₀ -Q ₃	-20	-40	-90	mA
			SDO	-10		-85	
ICEX	Output Leakage V _{CC} = Max Current V _{CC} = Max (Three-State) VE/E _S = 2.4V (Note 4)	$V_{CC} = Max$	$\frac{1}{2} \frac{V_{OUT} = V_{CC}}{V_{OUT} = V_{CC}}$			50	μA
		VE/ES = 2.44 (NOIO 4)	Vout = 0.4V			-0.15	mA
lcc	Power Supply Current	V _{CC} = Max, All Inputs = 2.4V			135	185	mA
CIN	Input Capacitance	V _{IN} = 2.0V @ f = 1MHz (Note 5)			5		pF
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 5)			12		pF

Notes:

1. Typical values are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

- 2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- 3. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 4. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- 5. These parameters are not 100% tested, but are periodically sampled.

SWITCHING TEST CIRCUIT KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE	WILL BE STEADY
T	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
∄-€	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS00001

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			,	'A'' V	ersion	8	Sta	ndard	Versi	ons	
				COM'L		MIL		COM'L		MIL	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	t _S (A)	Address to PCLK (HIGH) Setup Time	25		30		30		35		ns
2	t _H (A)	Address to PCLK (HIGH) Hold Time	0		0		0		0		ns
3	tPHL(PCLK)	Delay from PCLK (HIGH) to Output	4	12	4	17	4	15	4	20	ns
4	tPLH(PCLK)	(HIGH or LOW)							·		
5	twL(PCLK)	Clock Pulse Width for Output Data Registers	15		20		20		20		ns
6	twh(PCLK)	(LOW or HIGH)	1								115
. 7	t _{PZL} (Ē)	Asynchronous Enable - Delay from E (LOW) to Active Output (HIGH or LOW)	T	17		22		20		25	ns
8	t _{PZH} (Ē)	(See Note 4)		·							
9	tpLZ(E)	Asynchronous Disable - Delay from E (HIGH) to Inactive Output (OFF or HIGH Impedance)		17		22		20		25	ns
10	tPHZ(Ē)	(See Notes 3 and 4)						_			
11	ts(Es)	Es to PCLK (HIGH) Set-Up Time (See Note 5)	12		12		15		15		ns
12	t _H (Es)	Es to PCLK (HIGH) Hold Time (See Note 5)	0		0		0		0		ns
13	tPZL(PCLK)	Synchronous Enable - Delay from PCLK (HIGH) to Active Output (HIGH or LOW)		17		22		20		25	ns
14	t _{PZH} (PCLK)	(See Note 5)									
15	tPLZ(PCLK)	Synchronous Disable - Delay from PCLK (HIGH) to Inactive Output (OFF or HIGH Impedance)		17		22		20		25	ns
16	tPHZ(PCLK)	(See Notes 3 and 5)	1								-
17	t _{PHL} (INIT)	Delay from Asynchronous INIT (LOW) to Outputs (LOW or HIGH)		25		30		30		35	ns
- 18	t _{PLH} (INIT)	(See Note 6)									
19	t _R (INIT)	Asynchronous INIT Recovery (INIT 5) to PCLK (HIGH) (See Note 6)	20		25		25		30		ns
20	t _{WL} (INIT)	Asynchronous INIT Pulse Width (LOW) (See Note 6)	20		20		25		25		ns
21	t _S (INIT)	Synchronous INIT (LOW) to PCLK (HIGH) Set-Up Time (See Note 7)	15		20		20		25		ns
22	t _H (INIT)	Synchronous INIT (LOW) to PCLK (HIGH) Hold Time (See Note 7)	5		5		5		5		ns


See also AC test loads and noises 2, 3, 8, 9, 10.

Am27S85

Am27S85

SWITCHING WAVEFORMS

for Typical Registered PROM applications (See Notes on Testing)




DIAGNOSTIC MODE SWITCHING CHARACTERISTICS

OVER OPERATING RANGE(Unless otherwise noted)

· · · ·	1		CO	M'L	M	IL	
No.	Symbol	Description	Min	Max	Min	Max	Units
1	t _S (SDI)	Serial Data In to DCLK (HIGH) Set-Up Time	25		30		
2	t _H (SDI)	Serial Data In to DCLK (HIGH) Hold Time	0		0		
3	ts(MODE)	MODE to PCLK (HIGH) or DLCK(HIGH) Set-Up Time	25		30		
4	t _H (MODE)	MODE to PCLK (HIGH) or DCLK (HIGH) Hold Time	0		0		
5	t _s (Q)	Output to DCLK (HIGH) Setup Time	25		30		
6	t _H (Q)	Output to DCLK (HIGH) Hold Time	10		15		ńs
7	tPHL(DCLK)	Delay from DCLK (HIGH) to Serial Data Output	·	30		40	
8	tPLH(DCLK)	(HIGH or LOW)					
9	t _{PHL} (SDI)	Delay from Serial Data Input (LOW or HIGH) to Serial Data Output		25		30	
10	t _{PLH} (SDI)	(LOW or HIGH)-MODE Input HIGH		20		30	
11	twL(DCLK)	Clearly Dulas Width for Disgnastic Resistor(LOW) or HICH	25		25		
12	tWH(DCLK)	Clock Pulse Width for Diagnostic Register(LOW or HIGH)	25		25		

Notes:

- 1. Typical values are taken at V_{CC} = 5.0V and T_A = 25°C.
- Tests are performed with input 10% to 90% rise and fall times of 5ns or less.
- 3. tpHz and tpLz are measured to the V_{OH} 0.5V and V_{OL} + 0.5V output levels respectively. All other switching parameters are tested from and to the 1.5V threshold levels.
- Applies only if the architecture is configured for Asynchronous Enable.
- 5. Applies only if the architecture word has been programmed for a Synchronous Enable input.
- 6. Applies only if the architecture is configured for Asynchronous Initialize.
- Applies only if the architecture word has been programmed for a Synchronous Initialize input.
- 8. Component values for AC TEST LOAD are: $R_1 = 300$, $R_2 = 600$, and $C_L = 50pF$ for $Q_0 Q_3$ outputs, $R_1 = 1100$, $R_2 = 2400$, and $C_L = 15pF$ for SDO output.
- 9. All device test loads should be located within 2" of device outputs.
- 10. S1 is open for tpHz and tpZH tests. S1 is closed for all other AC tests.



NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1.Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1μ Farad or larger capacitor and a 0.01μ Farad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power

supply voltage, creating erroneous function or transient performance failures.

- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S181/281 Family

1024 x 8 Bit Generic Series Bipolar IMOX™ PROM


DISTINCTIVE CHARACTERISTICS

- · Fast access time allows high system speed
- 50% power savings on deselected parts enhances reliability through total system heat reduction
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- Rapid recovery from power-down state provides minimum delay

GENERAL DESCRIPTION

BLOCK DIAGRAM


These 8K PROMs are high speed electrically programmable Schottky read only memories. Organized in the industry standard 1024 x 8 configuration, they are available in both the standard 600-mil package and the space-saving THIN-DIP, 300-mil package versions. After programming, stored information is read on outputs $O_0 - O_7$ by applying unique binary addresses to $A_0 - A_9$ and holding \overline{CS}_1 and \overline{CS}_2 LOW and CS_3 and CS_4 HIGH. All other input combinations on \overline{CS}_1 , \overline{CS}_2 , \overline{CS}_3 cos and CS_4 place $O_0 - O_7$ into the OFF or high impedance state and reduce I_{CC} by more than 50%.



PRODUCT SELECTOR GUIDE

Access Time	35ns	50	50ns 60ns 6		ōns	75ns	80ns	
Temperature Range	с	с	М	С	с	м	М	м
Open Collector	27S180A 27S280A		27S180A 27S280A	27S180 27S280				27S180 27S181
Three-State	27S181A 27S281A	27PS181A 27PS281A	27S181A 27S281A	27S181 27S281	27PS181 27PS281	27PS181A 27PS281A	27PS181 27PS281	27S280 27S281

IMOX is a trademark of Advanced Micro Devices, Inc.



NOTES ON POWER SWITCHING

The Am27PS181A/181 and Am27PS281A/281 are power switched devices. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, I_{CC} is reduced to less than half its full operating, amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format.

- 1. When the Am27PS181A/181 and Am27PS281A/281 are selected, a current surge is placed on the V_{CC} supply due to the power-up feature. In order to minimize the effects of this current transient, it is recommended that a 0.1 μ f ceramic capacitor be connected from pin 24 to pin 12 at each device. (See Figure 1.)
- 2. Address access time (t_{AA}) can be optimized if a chip enable setup time (t_{EAS}) of greater than 25ns is observed. Negative setup times on chip enable (t_{EAS} < 0) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B.)

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error and higher cost.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)250mA
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices


Supply Voltage + 4.75V to + 5.25V Military (M) Devices Temperature-55°C to +125°C Supply Voltage + 4.5V to + 5.5V Operating ranges define those limits over which the functionality of the device is guaranteed.


DC	CHARACTERISTICS	over	operating	range	unless	otherwise specified	t
----	-----------------	------	-----------	-------	--------	---------------------	---


Symbol	Parameter	Test Conditions		Min	Typ (Note 1)	Max	Unite
VOH	Output HIGH Voltage	$V_{CC} = MIN, I_{OH} = -2.0mA$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4			Volts
VOL	Output LOW Voltage	$V_{CC} = MIN, I_{OL} = 16mA$ $V_{IN} = V_{IH} \text{ or } V_{IL}$				0.50	Volts
VIH	Input HIGH Level	Guaranteed input logical HI inputs (Note 4)	GH voltage for all	2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 4)				0.8	Volts
IIL.	Input LOW Current	$V_{CC} = MAX, V_{IN} = 0.45V$			-0.010	-0.250	mA
lн	Input HIGH Current	V _{CC} = MAX, V _{IN} = V _{CC}				40	μA
	Output Short	V _{CC} = MAX, V _{OUT} = 0.0V	COM'L	-20	-40	-90	
Isc	Circuit Current	(Note 2)	MIL	- 15	-40	-90	mA
lcc	Power Supply Current	All Inputs = GND			115	185	
ICCD	Power Down Supply Current	CS ₁ = 2.7V All other in	puts = GND		50	80	mA
VI	Input Clamp Voltage	$V_{CC} = MIN, I_{IN} = -18mA$				-1.2	Volt
	Output Leakage	V _{CC} = MAX	Vo = Vcc			40	
CEX	Current	$V_{\overline{CS}_1} = 2.4V$	V _O = 0.4V			-40	μA
CIN	Input Capacitance	V _{IN} = 2.0V @ f = 1MHz (No	ote 3)		4.0		- 5
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 3)			8.0		pF

Notes:


- 1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.
- 2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 3. These parameters are not 100% tested, but are periodically sampled.
- 4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.














SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
TIIII	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
Ш	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
☽─€€	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS00001

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

- - - - - - -


				27S Commercial		27S Military		27PS Commercial		27PS Military		
No.	Symbol	Description		Min	Max	Min	Max	Min	Max	Min	Max	Units
1	taa	Address Access Time	STD		60		80		65		75	
•			A		35		50		50		65	1
2	^t EA	tea Enable Access Time			40		50		80		90	1
-			Α		25		30		65		75	ns
3	ten (Enable Recovery Time	STD		40		50		35		45	1
Ű	[•] ביי		Α		25		30		25		30	1
4	tAAPS	Power Switched Address	STD						80		90	1
-	AAPS	Access Time (27PS devices only)	A						65		75	1

Notes:

- 1. t_{AA} is tested with switch S₁ closed and C_L = 30pF.
- 2. For open collector outputs, t_{EA} and t_{EB} are tested with S_1 closed to the 1.5V output level. C_L = 30pF.
- 3. For three-state outputs, t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH

tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made to an output voltage to with S₁ open to V_{OH}-0.5V with S₁ open; LOW to high impedance tests are made to the V_{OL}+0.5V level with S₁ closed.





Note: Level on output while chip is disabled is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S181/281 Family

Am27S184/185 Series


2048 x 4 Bit Generic Series Bipolar IMOX™ PROM

DISTINCTIVE CHARACTERISTICS

- Ultra fast access time "A" version (35ns max) Fast access time Standard version (50ns max) — allow tremendous system speed improvements
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Member of generic PROM series utilizing standard programming algorithm

GENERAL DESCRIPTION


The Am27S184/5 series is comprised of high speed electrically programmable Schottky read only memories. Organized in 2048 x 4 configuration, they are available in both open collector and three-state output versions. After programming, stored information is read on outputs $O_0 - O_3$ by applying unique binary addresses to $A_0 - A_{10}$ and holding the chip select input, CS LOW. If the chip select input goes to a logic HIGH, $O_0 - O_3$ go to the OFF or high impedance state.



PRODUCT SELECTOR GUIDE

Access Time	35ns	45ns	50ns	55ns	60ns	65ns
Temperature Range	с	м	C	м	С	м
Open Collector	27S184A	27S184A	27S184	27S184	27LS184	27LS184
Three-State	27S185A	27S185A	27S185 27PS185	27S185 27PS185	27LS185	27LS185

IMOX is a trademark of Advanced Micro Devices, Inc.



POWER SWITCHING

The Am27PS185 is a power switched device. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, I_{CC} is reduced to half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

1. When the Am27PS185 is selected by a low level on CS, a current surge is placed on the V_{CC} supply due to the power-

OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format. up feature. In order to minimize the effects of this current transient, it is recommended that a 0.1μ f ceramic capacitor be connected from pin 18 to pin 9 at each device. (See Figure 1.)

2. Address access time (t_{AA}) can be optimized if a chip enable set-up time (t_{EAS}) of greater than 25ns is observed. Negative set-up times on chip enable (t_{EAS} < 0) should be avoided. (For typical and worse case characteristics see Figures 2A and 2B.)

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

Commercial (C) Devices

Storage Temperature
Power Applied55°C to +125°C
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	


Temperature-55°C to +125°C Operating ranges define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameters	Test Conditions		Min	Typ (Note 1)	Max	Units
V _{OH} (Note 2)	Output HIGH Voltage	$V_{CC} = MIN$, $I_{OH} = -2.0mA$ $V_{IN} = V_{IH}$ or V_{IL}		2.4			Volts
V _{OL}	Output LOW Voltage	$V_{CC} = MIN$, $I_{OL} = 16mA$ $V_{IN} = V_{IH}$ or V_{IL}				0.50	Volts
ViH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 3)					Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 3)				0.8	Volts
liL	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.45V			-0.020	-0.250	mA
ľн	Input HIGH Current	V _{CC} = MAX, V _{IN} = V _{CC}				40	μA
1 (N-1- 0)	Output Short	V _{CC} = MAX	STD, LS devices	-20	- 45	- 90	
ISC (Note 2)	Circuit Current	V _{OUT} = 0.0V (Note 4)	PS devices	- 15	- 40	-90	mA
	Power Supply	All inputs = GND	STD, PS devices		105	150	
lcc	Current	V _{CC} = MAX	LS devices		80	125	mA
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				-1.2	Volts
•	Output Leakage	Vcc = MAX	Vo = Vcc			40	
CEX	Current	$V_{CS} = 2.4V$ $V_0 = 0.4V$				-40	μA
CiN	Input Capacitance	V _{IN} = 2.0V @ f = 1MHz (Note 5)		5.0		
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note		8.0		pF	

Notes:


- 1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.
- 2. This applies to three-state devices only.
- 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. These parameters are not 100% tested, but are periodically sampled.














03192B

Am27S184/185 Series

2-132

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS




WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
``` €{{	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS00001

#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				C	devic	es	М	devic	es	
No.	Symbol	Description		Min	Тур	Max	Min	Тур	Max	Units
			STD		30	50		30	55	
1	taa	Address Access Time	A		28	35		28	45	1
	~~~		PS		28	50		28	55	1
		LS		40	60		40	65	1	
		STD		10	25		10	30	1	
2	tEA	Enable Access Time	A		10	25		10	30	1
-	-24		PS		41	60		41	65	ns
			LS		10	25		10	30	
			STD		10	25		10	30	
3	tER	Enable Recovery Time	A		10	25		10	30	
	•En		PS		41	60		41	65	
			LS		10	25		10	30	
4	tAAPS	Power Switched Address Access Time (27 PS devices only)			10	25		10	30	

#### SWITCHING WAVEFORMS



Note: Level on output while  $\overline{CS}$  is HIGH is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S184/185 Series

2

## Am27S191/291 Family


2048 x 8 Bit Generic Series Bipolar IMOX[™] PROM

#### DISTINCTIVE CHARACTERISTICS

- · Fast access time allows high system speed
- 50% power savings on deselected parts enhances reliability through total system heat reduction (27PS devices)
- Plug in replacement for industry standard product no board changes required
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Rapid recovery from power-down state provides minimum delay (27PS devices)

#### **GENERAL DESCRIPTION**


These 16K PROMs are high speed electrically programmable Schottky read only memories. Organized in the industry standard 2048 x 8 configuration, they are available in both the standard 600-mil package and the space-saving THIN-DIP, 300-mil package versions. After programming, stored information is read on outputs  $O_0 - O_7$  by applying unique binary addresses to  $A_0 - A_{10}$  and holding  $\overline{CS}_1$  LOW and  $CS_2$  and  $CS_3$  HIGH. All other input combinations on  $\overline{CS}_1$ ,  $CS_2$ , and  $CS_3$  place  $O_0 - O_7$  into the OFF or high impedance state and reduce  $I_{CC}$  by more than 50%.



#### **PRODUCT SELECTOR GUIDE**

Access Time	35ns	50	ns	6	75ns	
Temperature Range	С	С	М	С	M	М
Open Collector	27S190A 27S290A	27S190 27S290	27S190A 27S290A		27S190 27S290	
Three-State	27S191A 27S291A	27S191 27S291 27PS191A 27PS291A	27S191A 27S291A	27PS191 27PS291	27S191 27S291 27PS191A 27PS291A	27PS191 27PS291

IMOX is a trademark of Advanced Micro Devices, Inc.



02121B

#### NOTES ON POWER SWITCHING

The Am27PS191A/191 and Am27PS291A/291 are power switched devices. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected,  $I_{CC}$  is reduced to less than half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

#### **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or a time-sharing terminal. ASCII BPNF is our preferred paper tape format.

- 1. When the Am27PS191A/191 and Am27PS291A/291 are selected, a current surge is placed on the V_{CC} supply due to the power-up feature. In order to minimize the effects of this current transient, it is recommended that a 0.1 $\mu$ f ceramic capacitor be connected from pin 24 to pin 12 at each device. (See Figure 1.)
- 2. Address access time (t_{AA}) can be optimized if a chip enable set-up time (t_{EAS}) of greater than 25ns is observed. Negative set-up times on chip enable t_{EAS} < 0) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B)

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error and higher cost.

#### ABSOLUTE MAXIMUM RATINGS

•	0	DE	D	٨	Υı	NI I	2	D	٨	M	c	ES	
	U	20	:п	А		N		n	А	N	LI	EÐ	

Storage Temperature65°C to +150°C Ambient Temperature with
Power Applied
Supply Voltage0.5V to +7.0V
DC Voltage Applied to Outputs
(Except During Programming)0.5V to +V _{CC} max
DC Voltage Applied to Outputs
During Programming21V
Output Current into Outputs During
Programming (Max Duration of 1 sec)
DC Input Voltage0.5V to +5.5V
DC Input Current30mA to +5mA
Strasses above those listed under ABSOLUTE MAXIMUM

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	

Am27S191/291 Family

#### DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Condi	tions		Min	Typ (Note 1)	Max	Units
VOH (27TS Devices only)	Output HIGH Voltage	V _{CC} = MIN, I _C V _{IN} = V _{IH} or			2.4			Volts
VOL	Output LOW Voltage	V _{CC} = MIN, I _C V _{IN} = V _{IH} or		-			0.50	Volts
ViH	Input HIGH Level		nput logical HIGH I inputs (Note 4)		2.0			Volts
V _{IL}	Input LOW Level		Guaranteed input logical LOW voltage for all inputs (Note 4)				0.8	Volts
ΙL	Input LOW Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{IN} = 0.45V			-0.010	-0.250	mA
μ	Input HIGH Current	V _{CC} = MAX, V	V _{CC} = MAX, V _{IN} = V _{CC}				40	μΑ
1	Output Short Circuit	Vcc = MAX, V	V _{CC} = MAX, V _{OUT} = 0.0V COM		-20	-40	-90	mA
lsc ·	Current	(Note 2)		MIL	- 15	-40	-90	mA
lcc	Power Supply Current	All Inputs = G	ND ¹			115	185	
ICCD (27PS Devices only)	Power Down Supply Current	$\overline{CS}_1 = 2.7V$	All other inputs = GND			50	80	mA
VI	Input Clamp Voltage	V _{CC} = MIN, I _{II}	V _{CC} = MIN, I _{IN} = -18mA				- 1.2	Volts
	Output Leakage	V _{CC} = MAX		$V_{O} = V_{CC}$			40	
ICEX	Current			V _O = 0.4V			-40	μA
CIN	Input Capacitance	V _{IN} = 2.0V @	V _{IN} = 2.0V @ f = 1MHz (Note 3)			4.0		
COUT	Output Capacitance	V _{OUT} = 2.0V @ f = 1MHz (Note 3)				8.0		рF

Notes:

1. Typical limits are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .


Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

- 3. These parameters are not 100% tested, but are periodically sampled.
- 4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.










Am27S191/291 Family







Figure 2A. tAA vs tEAS (Am27PS191A/291A)

02121B

#### SWITCHING TEST CIRCUIT

#### **KEY TO SWITCHING WAVEFORMS**




WAVEFORM	INPUTS	OUTPUTS
	MUST BE	WILL BE STEADY
	012401	012/10/
IIIIT	MAY CHANGE	WILL BE CHANGING
uur	FROM H TO L	FROM H TO L
	MAY CHANGE	WILL BE
ШШ	FROMLTOH	FROM L TO H
WW	DON'T CARE;	CHANGING; STATE
	PERMITTED	UNKNOWN
m m	DOES NOT	CENTER LINE IS HIGH
ШШ	APPLY	IMPEDANCE "OFF" STATE
		K000004
		KS000010

#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

					7S vices		7S vices		PS vices	27 Mide	7S víces	
No.	Symbol	Description		Min	Max	Min	Max	Min	Max	Min	Max	Units
1	t _{AA}	Address Access Time	STD		50		65		65		75	
	-74	A	A		35		50		50		65	
2	2 tEA	Enable Access Time	STD		25		30		80		90	
-	-CA		A		25		30		65		75	ns
3	tER	Enable Recovery Time	STD		25		30		35		45	
Ū	u 'En		A		25		30		25		30	
4	TAAPS	S Access Time (07PS devices only)	STD						80		90	
	-7473		A						65		75	

Notes: 5. t_{AA} is tested with switch S₁ closed and C_L = 30pF.
6. t_{EA} is tested with C_L = 30pF to the 1.5V level; S₁ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t_{ER} is tested with C_L = 5pF. HIGH to high impedance tests are made with S₁ open to an output voltage of V_{OH}=0.5V with S₁ open; LOW-to-high impedance tests are made to the VOL+0.5V level with S1 closed. \$ICOL

#### SWITCHING WAVEFORMS



Note: Level on output while  $\overline{CS}_1$  is HIGH or CS₂ or CS₃ are LOW is determined externally.

For programming information, please see "Guide to the Programming of AMD's Generic Bipolar PROMs", page 2-1.

Am27S191/291 Family

## **Replacement Referrals**

Part Number	Replaced by
Am27S20	Am29760A
Am27S21	Am29761A
Am29770	Am27S12
Am29771	Am27S13
Am29775	Am27S27

INDEX SECTION NUMERICAL DEVICE INDEX FUNCTIONAL INDEX AND SELECTION GUIDE APPLICATION NOTE


#### BIPOLAR PROGRAMMABLE READ ONLY MEMORY (PROM)

BIPOLAR RANDOM ACCESS MEMORIES (RAM)

MOS RANDOM ACCESS MEMORIES (RAM)

MOS READ ONLY MEMORIES (ROM)

MOS UV ERASABLE PROGRAMMABLE ROM (EPROM)















6

## **Bipolar Random Access Memories (RAM) Index**

Am29705A/707 Am93415/425 Am27S06/7 Am27S02/3 Am27LS00/01 Series Am93412/422 Family Am10415 Am100415 Am100474 Am100474 Am100470 Am100470 Am3101 Family

16-Word by 4-Bit 2-Port RAM	3-1
1024 x 1 bit TTL Bipolar IMOX RAM	3-11
64-Bit Noninverting Bipolar RAM	
64-Bit Schottky Bipolar RAM	3-23
256-Bit Low-Power Schottky Bipolar RAM	
256 x 4-bit TTL Bipolar IMOX RAM	3-34
1024 x 1 IMOX ECL Bipolar RAM	3-40
1024 x 1 IMOX II ECL Bipolar RAM	3-47
1024 x 4 IMOX ECL Bipolar RAM	3-52
ECL 1024 x 4 IMOX Bipolar RAM	
4096 X 1 IMOX ECL Bipolar RAM	3-56
4096 x 1 IMOX ECL Bipolar RAM	
64-Bit Write Transparent Schottky Bipolar RAM	

## Am29705A/707

16-Word by 4-Bit 2-Port RAM

#### DISTINCTIVE CHARACTERISTICS

- 16-word by 4-bit, 2-port RAM
- Two output ports, each with separate output control
- Separate four-bit latches on each output port (Am29707 has separate output control)
- Data output is noninverting with respect to data input
- Chip select and write enable inputs for ease in cascading
- Am29707 offers 20% improved cycle time over Am29705A when used with Am29203 in three address architecture
- Am29705A is a pin-for-pin replacement for the Am29705 but is significantly faster on critical paths

#### **GENERAL DESCRIPTION**

The Am29705A is a 16-word by 4-bit, two-port RAM. This RAM features two separate output ports such that any two 4-bit words can be read from these outputs simultaneously. Each output port has a four-bit Latch but a common Latch Enable (LE) input is used to control all eight latches. The device has two Write Enable ( $\overline{WE}$ ) inputs and is designed such that the Write Enable 1 ( $\overline{WE}$ ) and Latch Enable (LE) inputs can be wired together to make the operation of the RAM appear edge triggered.

The device has a fully decoded four-bit A-address field to address any of the 16 memory words for the A-output port. Likewise, a four-bit B-address input is used to simultaneously select any of the 16 words for presentation at the B-output port. New incoming data is written into the four-bit RAM word selected by the B-address. The D inputs are used to load new data into the device.


The Am29705A features three-state outputs and several devices can be cascaded to increase the total number of memory words in the system. The A-output port is in the high-impedance state when the  $\overline{\text{OE-A}}$  input is HIGH.

Likewise, the B-output port is in the high-impedance state when the  $\overrightarrow{OE-B}$  input is HIGH. Four devices can be paralleled using only one Am25LS139 decoder for output control.

The Write Enable inputs control the writing of new data into the RAM. When both Write Enable inputs are LOW, new data is written into the word selected by the B-address field. When either Write Enable input is HIGH, no data is written into the RAM.


The Am29707 is an identical circuit to the Am29705A, except each output port has a separate Latch Enable (LE) input. An extra write enable input ( $\overline{WE_2}$ ) may be connected directly to the IEN of the Am29203 for improved cycle times over the Am29705A. The  $\overline{WE}/BLE$  input can then be connected directly to system clock.

The Am29705A is a plug-in replacement for the Am29705, but is significantly faster. The Am29705A and Am29707 feature AMD's advanced ion-implanted micro-oxide (IMOX[™]) processing.



IMOX is a trademark of Advanced Micro Devices, Inc.

3




#### **PIN DESCRIPTION**

D ₀ – D ₃	Data Inputs New data is written into the RAM through these inputs.	LE	Latch Enable The LE input controls the latches for both the RAM A-output port and RAM B-output port.
A ₀ - A ₃	The A-Address Inputs The four-bit field presented at the A inputs selects one of the 16 memory words for presen- tation to the A-Data Latch.		When the LE input is HIGH, the latches are open (transparent) and data from the RAM, as selected by the A and B address fields, is present at the outputs. When LE is LOW, the
8 ₀ - 8 ₃	The B-Address Inputs The four bit field presented at the B inputs selects one of the 16 memory words for presen- tation to the B-Data Latch. The B address field also selects the word into which new data is written.	A-LO	latches are closed and they retain the last data read from the RAM independent of the current A and B address field inputs. (Am29705A only.) Force A Zero This input is used to force the outputs of the A- port latches LOW independent of the Latch
YA0-YA3	The Four A-Data Latch Outputs		Enable input or A-address field select inputs.
YB0 - YB3	The Four B-Data Latch Outputs		Thus, the A-output bus can be forced LOW
WE ₁ , WE ₂	Write Enables When both Write Enables are LOW, new data is written into the word selected by the B-address field. If either Write Enable input is HIGH, no		using this control signal. When the $\overline{A-LO}$ input is HIGH, the A latches operate in their normal fashion. Once the A latches are forced LOW, they remain LOW independent of the $\overline{A-LO}$ input if the latches are closed. (Am29705A only.)
OE-A	new data can be written into the memory. <b>A-Port Output Enable</b> When $\overline{OE}$ -A is LOW, data in the A-Data Latch is present at the YA _i outputs. If $\overline{OE}$ -A is HIGH the YB _i outputs are in the high-impedance (off) state.	ALE	A-Output Port Latch Enable When ALE is HIGH, the A latch is open (trans- parent) and data from the RAM, as selected by the A address field, is present at the A output. When ALE is LOW, the A latch is closed and
OE-B	B-Port Output Enable When OE-B is LOW, data in the B-Data Latch is		retains the last data read from the RAM inde- pendent of the current A address field input. (Am29707 only.)
	present at the YB _i outputs. When OE-B is HIGH the YB _i outputs are in the high-impedance (off) state.	WE/BLE	Write Enable/B-Output Port Latch Enable When WE/BLE is LOW together with WE1 and WE2, new data is written into the word selected by the B address field. When WE/BLE or any Write Enable input is HIGH, no data is written
			into the RAM.

 $\overline{\text{WE}}$ /BLE also controls the B output port. When  $\overline{\text{WE}}$ /BLE is HIGH, the B latch is open (transparent), and when this input is LOW, the B latch is closed (Am29707 only).

#### **INPUT/OUTPUT CURRENT INTERFACE CONDITIONS**



Note: Actual current flow direction shown.

-Am29705A/707

Am29705A/707

#### FUNCTION TABLES Am29705A

#### WDITE OONTDO

	WHITE CONTROL							
			RAM Outputs at Latch Inputs					
WE1	WE ₂	Function	A-Port	B-Port				
L	L	Write D into B	A data (A ≠ B)	Input Data				
L	L	Write D into B	(A = B) Input Data	Input Data				
Х	H	No Write	A Data	B Data				
Н	X	No Write	A Data	B Data				

Inputs OE-B LI

A Data

X = Don't Care

н

н

L

H = HIGH L = LOW X = Don't Care

#### YA READ

Inputs				
OE-A	A-LO	LE	YA Output	Function
н	х	Х	Z	High Impedance
L	L	X	L .	Force YA LOW
L	н	н	A-Port RAM Data	Latches Transparent
L	н	L	NC	Latches Retain Data
H = HI	GH X-	Don'	t Care NC = No C	hange

Its		
LE	YB Output	Function
Х	Z	High Impedance

Latches Transparent

**YB READ** 

L	L	NC		Latches	Retain D	ata
H=F	IIGH X	= Don't Care	NC =	No chan	ge	

**B-Port RAM Data** 

L = LOW Z = High Impedance

L = LOW Z = High Impedance

Am29707 WRITE CONTROL						
				RAM Outputs a	t Latch Inputs	
WE1	WE ₂	WE/BLE	Function	A-Port	B-Port	
L	L	L	Write D into B	A Data (A = B)	Input Data	
X	X	н	No Write	A Data	B Data	
X	н	X	No Write	A Data	B Data	

No Write

H = HIGH L = LOW

YA READ

х

х

Inputs					
OE-A	ALE	YA Output	Function		
н	Х	Ζ.	High Impedance		
L	Н	A-Port RAM Data .	Latches Transparent		
L	L	NC	Latches Retain Data		
H = HIGH D = Don't Care NC = No Change L = LOW Z = High Impedance					

Inputs			
OE-B	WE/BLE	YB Output	Function
н	X	Z	High Impedance
L	н	B-Port RAM Data	Latches Transparent
L	L	NC	Latches Retain Data
		-11 O NO	0

**YB READ** 

B Data

H = HIGH D = Don't Care NC = No Change L = LOW Z = High Impedance

#### LOADING RULES (In Unit Loads)

Input/Output	Pin No.'s	Input Unit Load	Fan- Output HIGH	
D1	1	1	-	-
Do	2	1	-	-
WE1	3	1	-	-
Bo	4	0.55	-	-
B ₁	5	0.55	-	-
B ₂	6	0.55	-	-
B ₃	7	0.55	-	-
A-LO (29705A Only)	8	1	-	-
LE (29705A Only)	9	1	-	-
ALE (29707 Only	8	. 1	-	-
WE/BLE (29707 Only)	9	. 1	-	-
YB ₀	10	-	100/200	33
YA ₀	11	-	100/200	33
		•		

Input/Output	Pin No.'s	Input Unit Load	Fan- Output HIGH	
YB1	12	-	100/200	33
YA ₁	13	-	100/200	33
GND	14	-	-	-
YB2	15	-	100/200	33
YA2	16	-	100/200	33
YB3	17.	-	100/200	33
YA3	18	· -	100/200	33
ÖE-B	19	1	-	
OE-A	20	1	-	-
A ₃	21	0.55	-	-
A ₂	22	0.55	_	- •
A1	23	0.55	_	-
A ₀	24	0.55	-	-
WE ₂	25	1	-	-
D ₃	26	1	-	• -
D ₂	27	1.	-	-
Vcc	28	-	_	_

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C Ambient Temperature with	С
Power Applied55°C to +125°C	С
Supply Voltage to Ground	
Potential Continuous0.5V to +7.0V	<b>v</b>
DC Voltage Applied to OUtput	
for HIGH Output State0.5V to +V _{CC} ma	x
DC Input Voltage0.5V to +5.5V	√ `
DC Output Current, Into	
Output	
DC Input Current30mA to +5.0mA	٩
Other and the second se	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

<b>OPERATING I</b>	RANGES
--------------------	--------

- 70°C 5.25V	Am29705A/
125°C	707

Commercial (C) Devices Temperature	
Military (M) Devices	
Temperature55°C to +125°C	;
Supply Voltage + 4.5V to + 5.5V	1
Operating ranges define those limits over which the functional	

ity of the device is guaranteed.

#### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions (Not	e 1)	Min	Typ (Note 2)	Мах	Units
		Vcc = MIN.	MIL, I _{OH} ≖ – 2.0mA	2.4			
VOH	Output HIGH Voltage	VIN = VIH or VIL	COM'L, $I_{OH} = -4.0$ mA	2.4			Volts
	Output LOW Voltage	V _{CC} = MIN.	I _{OL} ≈ 16mA (MIL)			0.5	Volts
VOL	Ouput LOW Voltage	VIN = VIH or VIL	1 _{OL} = 20mA (COM)			0.5	Volts
VIH	Input HIGH Level	Guaranteed input logical voltage for all inputs	HIGH	2.0			Volts
VIL	Input LOW Level	Guaranteed input logical voltage for all inputs	LOW			0.8	Volts
Vi	Input Clamp Voltage	V _{CC} = MIN., 1 _{IN} = -18mA				-1.5	Volts
μL	Input LOW Current	V _{CC} = MAX., V _{IN} = 0.5V	All			-0.36	mA
μн	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.7V	V _{CC} = MAX., V _{IN} = 2.7V			20	μA
<b>η</b> .	Input HIGH Current	V _{CC} = MAX., V _{IN} = 55V				0.1	mA
ю	Off State (High Impedance)	V _{CC} = MAX.	V _O = 2.4V			20	μA
·0	Output Current	V _{IN} = V _{IH} or V _{IL}	V _O ≈ 0.5V			-20	μ.
ISC	Output Short Circuit Current (Note 3)	V _{CC} = MAX.		-30		-85	mA
			·				
		V _{CC} = MAX.	$T_A = 0^{\circ}C$ to $+70^{\circ}C$			210	
lcc	Power Supply Current	(Worst case I _{CC} is at minimum temperature)	T _A = 70°C			170	mA
		(Note 4)	T _C = -55°C to + 125°C			210	
		1	Tc = 125°C			150	

Notes:

1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

second.

2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

- 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one
- 4. All inputs grounded except  $\overline{OE-A}$  and  $\overline{OE-B} = 2.4V$ .

Am29705A/707

#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

Parameters	From	То	Test Conditions	COM'L	MIL
Access Time	A Address Stable or B Address Stable	YA Stable or YB Stable	LE = HIGH	25	30
Turn-On Time	OE-A or OE-B LOW	YA or YB Stable		20	20
Turn-Off Time	OE-A or OE-B HIGH	YA or YB Off	C _L = 5pF Note 1	20	20
Reset Time	A-LO LOW	YA LOW		20	20
Latch Enable Time	LE HIGH	YA and YB Stable		20	22
Transparency	WE1 and WE2 LOW	YA or YB	LE = HIGH	30	35
	D	YA or YB	LE = HIGH	30	35

Note 1. Measured from 1.5V at the input to 0.5V change in the output level.

#### MINIMUM SETUP AND HOLD TIME (in ns)


Parameters	eters From To Test Cor		Test Conditions	COM'L	MIL	
Data Setup Time	D Stable	Either WE HIGH		12	15	
Data Hold Time	Either WE	D Changing		0	0	
Address Setup Time	B Stable	Both WE LOW		6	8	
Address Hold Time	Either WE HIGH	B Changing		0	0	
Latch Close Before	LE LOW	WE1 LOW	WE ₂ LOW	0	0	
Write Begins	LE LOW	WE ₂ LOW	WE ₁ LOW	0	0	
Address Setup Before Latch Closes	A or B Stable	LE LOW		12	15	

#### MINIMUM PULSE WIDTHS

Parameters	Input	Puise	Test Conditions	COM'L	MIL
Write Pulse Width	WE1	HIGH-LOW-HIGH	WE ₂ LOW	15	15
	WE ₂	HIGH-LOW-HIGH	WE1 LOW	15	. 15 .
A Latch Reset Pulse	A-LO	HIGH-LOW-HIGH		. 15	15
Latch Data Capture	LE	LOW-HIGH-LOW		15	18

Note: The Am29705A meets or exceeds all of the specifications of the Am29705.

#### A. THREE-STATE OUTPUTS



$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + V_{OL}/1K}$$

#### Notes:

- 1. C_L = 50pF includes scope probe, wiring and stray capacitances without device in test fixture.
- 2.  $S_1$ ,  $S_2$ ,  $S_3$  are closed during function tests and all A.C. tests except output enable tests.

3. S1 and S3 are closed while S2 is open to tpZH test. S1 and S2 are closed while S3 is open for tpZL test.

4.  $C_L = 5pF$  for output disable tests.

#### **TEST OUTPUT LOADS FOR Am29705A**

Pin #		Test		
(DIP)	Pin Label	Circuit	R ₁	R ₂
-	YA0 - YA3, YB0 - YB3	A	230	1k

#### Notes on Testing

Incoming test procedures on this device should be carefully planned, taking into account the high complexity and power levels of the part. The following notes may be useful:

- Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400mA in 5–8ns. Inductance in the ground cable may allow the ground pin at the device to rise by 100s of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using V_{IL}  $\leq$  OV and V_{IH}  $\geq$  3V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.

3

# Am29705A/707




#### USING THE Am29705A AND Am29707


The Am2903 and Am29203 each contain only 16 scratchpad registers plus the Q register. For applications which require more than 17 registers, the register set of the Am2903 and Am29203 can be easily expanded. - Use the Am29705A with the Am2903A

- Use the Am29707 with the Am29203

For further applications information on using the Am29705A with the Am2903A, see Chapter III of *Bit Slice Microprocessor Design*, Mick and Brick, McGraw-Hill Publications.




The Am29705A as a two-way interface buffer. Data may be passed between the main data bus and the peripheral data bus under I/O control. The two-port RAM allows data to be written into buffer storage from a peripheral device, using the B address port and the S counter register, while it is being read into main memory, using the A address port and the Q counter register. This simultaneous read/write capability facilitates DMA transfers because the CPU can ignore write requests from the peripheral device. Data output from CPU to the peripheral device is handled by sequential write and read operations. Data is written into buffer storage from the CPU, using the B address port and the R counter register. It is read onto the peripheral device using the B address port and either the R register, for single word transfers, or the S register, for block transfers.




A 16-word by 4-bit two-port RAM with LE and WE₁ connected by to make the device appear edge triggered. WE₁ and WE₂ are logically identical but are electrically slightly different. For

synchronous operation without possibility of race, WE₁ should be connected to LE.



A 64-word by 4-bit three address memory. Data is read from the A address to the YA outputs and from the B address to the YB outputs while the latch enable is HIGH. When the latch enable goes LOW, the YA and YB data is held in the internal latches, and the RAM B address is switched to the Cdestination address lines. A write pulse will then deposit the input data into the location selected by the C address. Am29705A/707

3-9



# Am93415/425

1024 x 1 bit TTL Bipolar IMOX[™] RAM

#### DISTINCTIVE CHARACTERISTICS

- Fully decoded 1024-word x 1-bit RAMs
- Ultra-high speed (SA) version: Address Access time typically 17ns High Speed (A) version: Address Access time typically 22ns Standard version:

Address Action time typically 30ns

- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs (Am93425 series) or with open collector outputs (Am93415 series)
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Plug in replacement for Fairchild 93415A/415 and 93425A/425, and Intel 2115/2125 series
- ICC decreases as temperature increases

#### GENERAL DESCRIPTION


The Am93415 and Am93425 are fully decoded 1024 x 1 RAMs built with Schottky diode clamped transistors in conjunction with internal ECL circuitry. They are ideal for use in high speed control and buffer memory applications. Easy memory expansion is provided by an active LOW chip select input (CS) and either open collector or three-state outputs. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.

An active LOW write line (WE) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the data input (DIN) is

written into the addressed memory word and the output circuitry preconditioned so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (DOUT).

During the writing operation or any time the chip select line is HIGH the output of the memory goes to an inactive high impedance state.



#### MODE SELECT TABLE


	Inputs		Output		
CS	WE	DIN	DOUT	Mode	
н	х	x	*HIGH-Z	Not Selected	
L	L	L	*HIGH-Z	Write "0"	
L	L	н	*HIGH-Z	Write "1"	
L	н	x	Selected Data	Read	

X = Don't Care H = HIGH $L \approx LOW$ *HGH-Z implies outputs are disabled or off. This condition is defined as a high impedance state for the Am93425 series and as an output high level for the Am93415 series.

Access Time	20ns	30ns		40ns	45ns	60ns
Temperature Range	С	С	м	м	С	м
Open Collector	Am93415SA	Am93415A	Am93415SA	Am93415A	Am93415	Am93415
Three-State	Am93425SA	Am93425A	Am93425SA	Am93425A	Am93425	Am93425

3-11

IMOX is a trademark of Advanced Micro Devices, Inc



#### ABSOLUTE MAXIMUM RATINGS

#### **OPERATING RANGES**

Storage Temperature .....-65°C to +150°C Ambient Temperature with

Power Applied	55°C to +125°C
Supply Voltage	0.5V to +7.0V
DC Voltage Applied to Outputs	0.5V to +V _{CC} max
DC Input Voltage	~0.5V to +5.5V
DC Input Current	30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits ov ity of the device is guaranteed.	er which the functional-

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Condition	18			Min	Typ (Note 1)	МАХ	Units
VOH	Output HIGH Voltage	V _{CC} = MIN,	юн = -1	0.3mA	COM'L	2.4	3.4		Volts
(Note 2)		VIN = VIH or VIL	IOH = -5	2mA	MIL				
VOL	Output LOW Voltage	V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL}			IOL = 16mA		0.33	0.45	Volts
VIH	Input HIGH Level (Note 3)	Guaranteed input	logical HIG	H voltage	for all inputs	2.1	1.6		Volts
ViL	Input LOW Level (Note 3)	Guaranteed input	logical LO	V voltage	for all inputs		1.5	0.8	Volts
ηL.	Input LOW Current	V _{CC} = MAX, V _{IN} =	$V_{CC} = MAX, V_{IN} = 0.40V$				-90	-400	μA
Чн	Input HIGH Current	V _{CC} = MAX, V _{IN} =	$V_{CC} = MAX, V_{IN} = 4.5V$				1	40	μA
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V _{OL}	V _{CC} = MAX, V _{OUT} = 0.0V				-50	- 100	mA
	Power Supply Current All inputs = GND $T_A = 70^{\circ}C$	~	STD devices		100 130				
			14-700		L devices		55	75	
laa		All inputs = GND	All inputs = GND	$T_A = 0^{\circ}C$		STD devices			155
lcc		V _{CC} = MAX	14-00		L devices			.80	
	and the second		TA = -55	°C	STD device			170	
			1455	<u> </u>	L devices			90	
VCL	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -	-10mA				-0.850	-1.5	Volts
		VCS = VIH or VWE	= VIL	Am9341	5 Series Only		0	100	
ICEX	Output Leakage Current	V _{OUT} = 2.4V		Am9342	5 Series Only		0	50	μA
		$V_{\overline{CS}} = V_{ H}$ or $V_{WE}$ $V_{OUT} = 0.5V$ , $V_{CC}$		Am9342	5 Series Only	-50	0		
CIN	Input Pin Capacitance	See Note 4					4		pF
COUT	Output Pin Capacitance	See Note 4					7		pF

#### Notes:

- 1. Typical limits are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .
- 2. This applies only to devices with three-state outputs. (Am93425 series)
- 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system

and/or tester noise. Do not attempt to test these values without suitable equipment.

4. Input and output capacitance measured on a sample basis using pulse technique.

Am93415/425


#### ••••


Am93415/425


#### SWITCHING TEST CIRCUIT

#### SWITCHING TEST WAVEFORM

### KEY TO SWITCHING WAVEFORMS







KS000010

۰.

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				Am9341	5A/25A	1					
			C de	vices	Mde	vices	C de	vices	M de	vices	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	t _{PLH} (A)	Delay from Address to Output		30		40		45		60	ns
2	t _{PHL} (A)										
3	t _{PZH} CS	Delay from Chip Select to Active		20		30		35		45	ns
4	tPZLCS	Output and Correct Data									
5	t _{PZH} (WE)	Delay from Write Enable to		05		35		40		50	
6	t _{PZL} (WE)	Active Output and Correct Data (Write Recovery)		25		35		40		50	ns
7	t _s (A)	Setup Time Address (Prior to Initiation of Write)	5		5		10		15		ns
8	t _h (A)	Hold Time Address (After Termination of Write)	5		5		5		5		ns
9	t _s (DI)	Setup Time Data Input (Prior to Initiation of Write)	5		5		5		5		ns
10	t _h (DI)	Hold Time Data Input (After Termination of Write)	5		5		5		5		ns
11	t _s ( <del>CS</del> )	Setup Time Chip Select (Prior to Initiation of Write)	5		5		5		5		ns
12	t _h (CS)	Hold Time Chip Select (After Termination of Write)	.5		5		5		5		ns
13	t _{pw} (WE)	Min Write Enable Pulse Width to Insure Write	20		30	,	30		40		ns
14	tPHZ(CS)	Delay from Chip Select to Inactive		20		30		35		50	ns
15	tPLZ(CS)	Output (HIGH-Z)		1							
16	tPHZ(WE)	Delay from Write Enable to Inactive		20		30		35		35	ns
17	tpLZ(WE)	Output (HIGH-Z)		1	{		1			1	

#### SWITCHING CHARACTERISTICS (Cont.)


				Am93415	SA/25SA			
			C de	vices	M de	vices	1	
No.	Symbol	Description	Min	Max	Min	Max	Units	
1	t _{PLH} (A)	Delay from Address to Output		20		30	ns	
2	t _{PHL} (A)	(Address Access Time)		20		30	115	
3	t _{PZH} (CS)	Delay from Chip Select to Active		15		25	ns	
4	t _{PZL} (CS)	Output and Correct Data		15		25	115	
5	t _{PZH} (WE)	Delay from Write Enable to Active Output and Correct Data		15		25	ns	
6	t _{PZL} (WE)	(Write Recovery)						
7	t _s (A)	Setup Time Address (Prior to Initiation of Write)	5		5		ns	
8	t _h (A)	Hold Time Address (After Termination of Write)	0		5		ns	
9	t _s (DI)	Setup Time Data Input (Prior to Initiation of Write)	0		5		ns	
10	t _h (Di)	Hold Time Data Input (After Termination of Write)	0		5		ns	
11	t _s (CS)	Setup Time Chip Select (Prior to Initiation of Write)	5		5		ns	
12	t _h (CS)	Hold Time Chip Select (After Termination of Write)	0		5		ns	
13	tpw(WE)	Min Write Enable Pulse Width to Insure Write	15		25		ns	
14	tPHZ(CS)	Delay from Chip Select to Inactive		20		30		
15	tPLZ(CS)	Output (HIGH-Z)		20		30	ns	
16	tPHZ(WE)	Delay from Write Enable to Inactive		15		05		
17	tPLZ(WE)	Output (HIGH-Z)		10		25	ns	

Notes:

- 1. tpLH(A) and tpHL(A) are tested with S₁ closed and  $C_L$  = 30pF with both input and output timing referenced to 1.5V.
- 2. For open collector devices (Am93415 series), all delays from Write Enable (WE) or Chip Select (CE) inputs to the Data Output (D_{OUT}), tp_{LZ}(WE), tp_{LZ}(CS), tp_{ZL}(WE) and tp_{ZL}(CS) are measured with S₁ closed and C_L = 30pF; and with both the input and output timing referenced to 1.5V.
  - 3. For 3-state output devices (Am93425 series),  $t_{PZH}(\overline{WE})$ and  $t_{PZH}(\overline{CS})$  are measured with S₁ open, C_L = 30pF

and with both the input and output timing referenced to 1.5V. tp_2( $\overline{WE}$ ) and tp₂₁( $\overline{CS}$ ) are measured with S₁ closed, C_L = 30pF and with both the input and output timing referenced to 1.5V. tp_{2H}( $\overline{WE}$ ) and tp_{HZ}( $\overline{CS}$ ) are measured with S₁ open and C_L  $\leq$  5pF and are measured between the 1.5V level on the input to the V_{OH} – 500mV level on the output. tp_{LZ}( $\overline{WE}$ ) and tp_{LZ}( $\overline{CS}$ ) are measured with S₁ closed and C_L  $\leq$  5pF and are measured between the 1.5V level on the input to the V_{OH} – 500mV level on the input and the V_{OL} + 500mV level on the output.





Switching delays from address and chip select inputs to the data output. For the Am93425A/425 disabled output is "OFF", represented by a single center line. For the Am93415A/415 a disabled output is HIGH.

## Am27S06/7

64-Bit Noninverting Bipolar RAM

#### DISTINCTIVE CHARACTERISTICS

- Fully decoded 16-word x 4-bit low power Schottky RAMs
- High-speed: Address access time typically 40ns
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs (Am27LS07) or with open collector outputs (Am27LS06)
- Electrically tested and optically inspected die for the assemblers of hybrid products

#### **GENERAL DESCRIPTION**


The Am27LS06 and Am27LS07 are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and open collector OR tieable outputs or three-state outputs. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74LS189.

An active LOW Write line (WE) controls the writing/reading operation of the memory. When the chip select and write

lines are LOW the information on the four data inputs  $D_0$  to  $D_3$  is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four noninverting outputs  $O_0$  to  $O_3$ .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.




#### MODE SELECT TABLE

ln In	put	Data Output	
CS	WE	Status O ₀₋₃	Mode
L	L	Output Disabled	Write
L	н	Selected Word	Read
н	X	Output Disabled	Deselect

H = HIGH L = LOWX = Don't Care

### PRODUCT SELECTOR GUIDE

Access Time	25ns	30ns	35ns	50ns	55ns	65ns
Temperature Range	С	м	С	м	С	м
Open Collector	27S06A	27S06A	27S06	27S06	27LS06	27LS06
Three-State	27S07A	27S07A	27S07	27S07	27LS07	27LS07



#### **ABSOLUTE MAXIMUM RATINGS**

#### **OPERATING RANGES**

Am27S06/7

Storage Temperature .....-65°C to +150°C Ambient Temperature with

Power Applied	55°C to +125°C
Supply Voltage	0.5V to +7.0V
DC Voltage Applied to Outputs	0.5V to +V _{CC} max
DC Input Voltage	0.5V to +5.5V
DC Input Current	30mA to +5mA
DC Input Current	30mA to + 5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices
Temperature
Supply Voltage+ 4.75V to + 5.25V
Military (M) Devices
Temperature55°C to +125°C
Supply Voltage + 4.5V to + 5.5V
Operating ranges define those limits over which the functional-
ity of the device is guaranteed.

#### DC CHARACTERISTICS over operating range unless otherwise specified

			÷	_	27506/	7		27LS06	/7	
Symbol	Parameters	Test Conditions	i	Min	Тур	Max	Min	Тур	Max	Units
VOH (Note 2)	Output HIGH Voltage	V _{CC} = MIN, V _{IN} ∞ V _{IH} or V _{IL}	$i_{OH} = -5.2 \text{mA}$ $i_{OH} = -2.0 \text{mA}$	2.4	3.2		2.4	3.6		Volts
VOL	Output LOW Voltage	V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL}	I _{OL} = 16mA I _{OL} = 20mA		350 380	450 500		280 310	450 500	۳V
Viн	Input HIGH Level		Guaranteed Input Logical HIGH /oltage for all Inputs (Note 3)				2.0			
VIL	Input LOW Level		luaranteed Input Logical LOW oltage for all Inputs (Note 3)			0.8			0.8	Volts
hÈ	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.40V	WE, D0-D3, A0-A3		- 15 - 30	-250 -250		- 15 - 30	-250 -250	μA
lн	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2	2.4V		0	10		0	10	μΑ
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V _{OUT} = 0.0V (Note	4)	20	-45	-90	-20	- 45	-90	
lcc	Power Supply Current	All Inputs = GND V _{CC} = MAX	COM'L MIL		75 75	100 105		30 30	35 38	mA
V _{CL}	Input Clamp Voltage	$V_{CC} = MIN, I_{IN} = -1$	I8mA		-0.85	-1.2		-0.85	-1.2	Volts
locy	Output Leakage	$V_{\overline{CS}} = V_{IH}$ or $V_{\overline{WE}} = V_{OUT} = 2.4V$	•V _{iL}		0	40		0	40	μA
CEX	Current	VCS = VIH or VEW =		-40	0		-40	0		μ.Α.

Notes:

1. Typical limits are at V_{CC} = 5.0V and T_A = 25°C.


2. This applies to three-state devices only.

3. These are absolute voltages with respect to device ground pin and include all overshoots due to system

and/or tester noise. Do not attempt to test these values without suitable equipment.

 Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.





SWITCHING CHARACTERISTICS over operating range unless otherwise specified

Am27S06/7

				Am27S	06A/7A						
				A evices	Mde	A evices		TD vices		rD vices	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	t _{PLH} (A)	- Delay from Address to Output		25		30		35		50	ns
2	t _{PHL} (A)			2.5							113
3	t _{PZH} (CS)	Delay from Chip Select (LOW) to		15		20		17		25	ns
4	t _{PZL} (CS)	Active Output and Correct Data									
5	t _{PZH} (WE)	Delay from Write Enable (HIGH) to Active Output and Correct Data		20		25		35		40	ns
6	t _{PZL} (WE)	(Write Recovery-See Note 1)									
7	t _s (A)	Setup Time Address (Prior to Initiation of Write)	0		0		0		0		ns
8	t _h (A)	Hold Time Address (After Termination of Write)	· 0		0	·	0		0		ns
9	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)	20		25		25		25		ns
10	t _h (Di)	Hold Time Data Input (After Termination of Write)	o		0		0		0		ns
11	t _{pw} (WE)	MIN Write Enable Width Pulse to Insure Write	20		25		25	·	25		ns
. 12	t _{PHZ} (CS)	Delay from Chip Select (HIGH)		15		20		17		25	ns
13	t _{PLZ} (CS)	to inactive Output (HI-Z)									
14	t _{PLZ} (WE)	Delay from Write Enable (LOW)		20		25		25		35	ns
15	tPHZ(WE)	to Inactive Output (HI-Z)		1 20		25		25		35	1 13

03205C

#### SWITCHING CHARACTERISTICS (Cont.)


				Am27LS06A/7A		LS06/7		
			Cde	vices	M de	evices		
No.	Symbol	Description	Min	Max	Min	Max	Units	
1	t _{PLH} (A)	Delay from Address to Output		55		65	ns	
2	tPHL .			55		65	ns	
3	t _{PZH} (CS)	Delay from Chip Select to Active		30		35		
4	tpzL(CS)	Output and Correct Data		30		35	ns	
5	t _{PZH} (WE)	Delay from Write Enable (HIGH) to Active Output and Correct Data		30		35		
6	tpzL(WE)	(Write Recovery-See Note 2)		30			ns	
7	t _s (A)	Setup Time Address (Prior to Initiation of Write)	0		0		ns	
8	t _h (A)	Hold Time Address (After Termination of Write)	0		0		ns	
9	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)	45		55		ns	
10	t _h (DI)	Hold Time Data Input (After Termination of Write)	0		0		ns	
11	tpw(WE)	Min Write Enable Pulse Width to Insure Write	45		55		ns	
12	tPHZ(CS)	Delay from Chip Select to		30		35		
13	tPLZ(CS)	Inactive Output (HI-Z)		30		35	ns	
14	tPLZ(WE)	Delay from Write Enable (LOW)		30		95		
15	t _{PHZ} (WE)	to Inactive Output (HI-Z)		30		35	ns	

Notes:


- Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
- 2. tpLH(A) and tpHL(A) are tested with S₁ closed and  $C_L = 30pF$  with both input and output timing referenced to 1.5V.
- For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (D_{OUT}), tpLz(WE), tpLz(CS), tpzL(WE) and tpzL(CS) are measured with S₁ closed and C_L = 30pF; and with both the input and output timing referenced to 1.5V.

4. For 3-state output, tp_ZH(WE) and tp_ZH(CS) are measured with S₁ open, C_L = 30pF and with both the input and output timing referenced to 1.5V. tp_ZL(WE) and tp_ZL(CS) are measured with S₁ closed, C_L = 30pF and with both the input and output timing referenced to 1.5V. tp_{HZ}(WE) and tp_{HZ}(CS) are measured with S₁ open and C_L  $\leq$  5pF and are measured between the 1.5V level on the input to the V_{OH} - 500mV level on the output. tp_{LZ}(WE) and tp_{LZ}(CS) are measured with S₁ closed and C_L  $\leq$  5pF and are measured between the 1.5V level on the input to the V_{OH} - 500mV level on the output. tp_{LZ}(WE) and tp_{LZ}(CS) are measured with S₁ closed and C_L  $\leq$  5pF and are measured between the 1.5V level on the input and the V_{OL} + 500mV level on the output.

#### SWITCHING WAVEFORMS



Write Cycle Timing. The cycle in initiated by an address change. After  $t_s(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$ min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27S07A/07) while the write enable is LOW.



Am27S06/7

Switching delays from address and chip select inputs to the data output. For the Am27S06A/06 disabled output is "OFF", represented by a single center line. For the Am27S06A/06 disabled output is HIGH.

## Am27S02/3

64-Bit Schottky Bipolar RAM

DISTINCTIVE CHARACTERISTICS

- Ultra-Fast "A" Version: Address access time 25ns
  Low Power
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with open collector outputs (Am27S02/02A) or with three-state outputs (Am27S03/03A)
- Pin compatible replacements for 3101A, 74S289, 93403, 6560 (use Am27S02A/02); for 74S189, 6561, DM8599 (use Am27S03A/03)

#### **GENERAL DESCRIPTION**


The Am27S02/02A and Am27S03/03A are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and open collector OR tieable outputs (Am27S02/02A) or three-state outputs (Am27S03/03A). Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.

An active LOW Write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write

lines are LOW the information on the four data inputs  $D_0$  to  $D_3$  is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs  $\overline{O}_0$  to  $\overline{O}_3$ .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.



#### MODE SELECT TABLE


In	put	Data Output			
CS	WE	Status $\overline{O}_0 - \overline{O}_3$	Mode		
L	L	Output Disabled	Write		
. L .	H	Selected Word (Inverted)	Read		
H	Х	Output Disabled	Deselect		

H = HIGH L = LOW

#### **PRODUCT SELECTOR GUIDE**

Access Time	25ns	30ns	35ns	50ns	55ns	65ns
Temperature Range	С	м	С	м	с	м
Open Collector	Am27S02A	Am27S02A	Am27S02	Am27S02	Am27LS02	Am27LS02
Three-State	Am27S03A	Am27S03A	Am27S03	Am27S03	Am27LS03	Am27LS03

X = Don't Care



#### **ABSOLUTE MAXIMUM RATINGS**

#### **OPERATING RANGES**

Storage Temperature .....-65°C to +150°C Co Ambient Temperature with

Power Applied	-55°C to +125°C
Supply Voltage	0.5V to +7.0V
DC Voltage Applied to Outputs(	0.5V to +V _{CC} max
DC Input Voltage	0.5V to +5.5V
DC Input Current	30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature0°	C to +70°C
Supply Voltage + 4.75	/ to +5.25V

#### DC CHARACTERISTICS over operating range unless otherwise specified

		•				27\$02/3		2	7LS02/	3		
Symbol	Parameters	Test Conditions	Test Conditions			Min	Тур	Max	Min	Тур	Max	Units
- Vон	Output HIGH	V _{CC} = MIN,	1 _{OH} = -5.	.2mA	COM'L	2.4	3.2		2.4	3.6		Volts
(Note 2)	Voltage	VIN = VIH or VIL	IOH = -2.	.0mA	MIL	2.4	3.2		2.4	3.0		voits
Vol	Output LOW	V _{CC} = MIN,	IOL = 16n	nA			350	450		280	450	mV
VOL	Voltage	VIN = VIH or VIL	I _{OL} = 20n	I _{OL} = 20mA			380	500		310	500	
VIH	Input HIGH Level	Guaranteed Input I Voitage for All Inpu				2.0			2.0			Volts
ViL	Input LOW Level	Guaranteed Input I Voltage for All Input						0.8			0.8	Voits
	Input LOW	V _{CC} = MAX,         WE, D ₀ -D ₃ , A ₀ -A ₃ V _{IN} = 0.40V         CS			-15	-250		-15	-250			
liL .	Current			VIN = 0.40V CS		-30	-250		-30	-250	μA	
Ін	Input HIGH Current	V _{CC} = MAX, V _{IN} =	V _{CC} = MAX, V _{IN} = 2.4V			0	10		0	10	μΑ	
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V _{OUT} = 0.0V (Note	4)			-20	-45	-90	-20	-45	-90	
1	Power Supply	All Inputs = GND	COM'L				75	100		30	35	mA
lcc	Current	V _{CC} = MAX	MIL				75	105		30	38	
VCL	Input Clamp Voltage	V _{CC} = MIN, 1 _{IN} = -	18mA			-0.85	-1.2		-0.85	-1.2	Volts	
	Output Leakage	VCS = VIH or VWE VOUT = 2.4V		Am27S02A Am27S02/0			0	40		0	40	
CEX	Current	VCS = VIH or VWE VOUT = 0.4V, VCC		(Not	9 2)	-40	0,		-40	0		μA

Notes:

1. Typical limits are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .

2. This applies to three-state devices only.


3. These are absolute voltages with respect to device ground pin and include all overshoots due to system

and/or tester noise. Do not attempt to test these values without suitable equipment.

 Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

3
Ś
0
Ñ
~
ω

A



#### SWITCHING CHARACTERISTICS (Cont.)


			Am27	LS02/3	Am27			
			C devices		M devices			
No.	Symbol	Description	Min	Max	Min	Max	Units	
1	t _{PLH} (A)	Delay from Address to Output		55		65	ns	
2	t _{PHL} (A)			55		. 05	115	
3	t _{PZH} (CS)	Delay from Chip Select to Active		30		35	ns	
4	t _{PZL} (CS)	Output and Correct Data						
5	t _{PZH} (WE)	Delay from Write Enable (HIGH)				35		
6	t _{PZL} (WE)	to Active Output and Correct Data (Write Recovery - See Note 2)	ļ	30		35	ns	
7	t _s (A)	Setup Time Address (Prior to Initiation of Write)	0		. 0		ns	
8	t _h (A)	Hold Time Address (After Termination of Write)	0		0		ns	
9	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)	45		55		ns	
10	t _h (DI)	Hold Time Data Input (After Termination of Write)	. 0		. 0		ns	
11	tpw(WE)	Min Write Enable Pulse Width to Insure Write	.45		55		ns	
12	t _{PHZ} (CS)	Delay from Chip Select to	-	30		35	ns	
13	tPLZ(CS)	Inactive Output (HI-Z)					113	
14	tPLZ(WE)	Delay from Write Enable (LOW)		30		35	ns	
15	tPHZ(WE)	to Inactive Output (HI-Z)					113	

Notes:

- Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
- tpLH(A) and tpHL(A) are tested with S1 closed and CL = 30pF with both input and output timing referenced to 1.5V.
- For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (D_{OUT}), tpLz(WE), tpLz(CS), tpZL(WE) and tpZL(CS) are measured with S₁ closed and C_L = 30pF; and with both the input and output timing referenced to 1.5V.

4. For 3-state output,  $t_{PZH}(\overline{WE})$  and  $t_{PZH}(\overline{CS})$  are measured with  $S_1$  open,  $C_L = 30pF$  and with both the input and output timing referenced to 1.5V.  $t_{PZL}(\overline{WE})$  and  $t_{PZL}(\overline{CS})$ are measured with  $S_1$  closed,  $C_L = 30pF$  and with both the input and output timing referenced to 1.5V.  $t_{PHZ}(\overline{WE})$ and  $t_{PHZ}(\overline{CS})$  are measured with  $S_1$  open and  $C_L \leq 5pF$ and are measured between the 1.5V level on the input to the  $V_{OH}$ =mNg500mV level on the output.  $t_{PLZ}(\overline{WE})$  and  $t_{PLZ}(\overline{CS})$  are measured with  $S_1$  closed and  $C_L \leq 5pF$  and are measured between the 1.5V level on the input and the  $V_{OL}$ +500mV level on the output.

#### SWITCHING WAVEFORMS




Write Cycle Timing. The cycle is initiated by an address change. After  $t_s(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$ min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27S03A/03) while the write enable is (WE) LOW.

02191C

#### SWITCHING WAVEFORMS (Cont.)



Am27S02/3



Switching delays from address and chip select inputs to the data output. For the Am27S03A/03 disabled output is "OFF", represented by a single center line. For the Am27S02A/02, a disabled output is HIGH.

## Am27LS00/01 Series

256-Bit Low-Power Schottky Bipolar RAM

#### DISTINCTIVE CHARACTERISTICS


- High-Speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs or with open collector outputs
- Both inverting and non-inverting versions available.

#### GENERAL DESCRIPTION

The Am27LS00/01 family is comprised of fully decoded bipolar random access memories for use in high-speed buffer memories. The memories are organized 256-words by 1-bit with an 8-bit binary address field and separate data in and data output lines. The memories have three active LOW chip select inputs and a three-state output (Am27LS00 devices) or open collector output (Am27LS01 devices). All inputs are buffered to present an input load of only 0.5 TTL unit loads. Read/write operation is controlled by an active LOW write enable input. When the write enable is LOW and the chip is selected the data on the data input is written into the location specified by the address inputs. During this operation the output of the -1 device is active and inverts the value of DI (White Transparent Operation). The other devices disable the output during the period  $\overline{WE}$  is low. Reading is accomplished by having the chip selected and the write enable input HIGH. Data stored in the location specified by the address inputs is read out and appears on the data output inverted.


MODE SELECT TABLE

#### BLOCK DIAGRAM



#### **PRODUCT SELECTOR GUIDE**

Access Time Temperature Range		35ns		45ns	55ns
		С	С	м	M
0	STD	Am27LS01A	Am27LS01	Am27LS01A	Am27LS01
Open Collector	Write Transparent	Am27LS01-1A	Am27LS01-1	Am27LS01-1A	Am27LS01-1A
Three-State	STD	Am27LS00A	Am27LS00	Am27LS00A	Am27LS00
	Write Transparent	Am27LS00-1A	Am27LS00-1	Am27LS00-1A	Am27LS00-1



Chip-Pak is a trademark of Advanced Micro Devices, Inc.

03233C

#### ABSOLUTE MAXIMUM RATINGS

OPERATING	RANGES
-----------	--------

Storage Temperature65°C to +150°C Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage to ground potential
(Pin16 to Pin8) continuous0.5V to +7.0V
DC Voltage Applied to Outputs
for High Output State0.5V to+V _{CC} max
DC Input Voltage0.5V to +V _{CC}
Output Current, into Outputs 30mA
DC Input Current30mA to +5mA
Stresses above those listed under ABSOLUTE MAXIMUM

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature0°C to +70°C	
Supply Voltage + 4.75V to + 5.25V	

Military (M) Devices

#### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Condition	15		Min	Typ (Note 1)	Max	Units
VoH		V _{CC} = MIN,	I _{OH} = -5.2mA	COM'L	2.4	3.2		Valla
(Note 2)	Output HIGH Voltage	VIN = VIH or VIL	I _{OH} = -2.0mA	MIL	2.4	3.2		Volts
VOL	Output LOW Voltage	V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL}				0.3	0.45	Volts
VIH	Input HIGH Level	Guaranteed input (Note 3)	Guaranteed input logical HIGH voltage for all inputs (Note 3)					Volts
VIL	Input LOW Level	Guaranteed input (Note 3)	Guaranteed input logical LOW voltage for all inputs (Note 3)				0.8	Volts
hL I	Input LOW Current	V _{CC} = MAX, V _{IN} =	$V_{CC} = MAX, V_{IN} = 0.40V$			0.030	0.25	mA
ЧΗ	Input HIGH Current	V _{CC} = MAX, V _{IN} =	$V_{CC} = MAX, V_{IN} = 2.7V$			<1	20	μA
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V _{OUT}	v0.0 = 7		- 20	-30	-60	mA
100	Power Supply Current	All inputs = GND		"A" version		80	115	mA
Icc	Power Supply Current	V _{CC} = MAX		Standard		55	70	mA.
V _{CL}	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -	V _{CC} = MIN, I _{IN} = -18mA			-0.850	-1.2	Volts
ICEX	Output Leakage Current	$V_{\overline{CS}} = V_{IH} \text{ or } V_{\overline{WE}}$ $V_{OUT} = 2.4V$	VCS = VIH or VWE = VIL			0	30	μA
		$V_{\overline{CS}} = V_{IH}$ or $V_{\overline{WE}}$ $V_{OUT} = 0.4V$ , $V_{CC}$	E = V _{IL}	(Note 2)	-30	0		μA

#### Notes:

1. Typical limits are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .

2. This applies to three-state devices only.


3. These are absolute voltages with respect to device ground pin and incllude all overshoots due to system

and/or tester noise. Do not attempt to test these values without suitable equipment.

# Am27LS00/01 Series

3

Am27LS00/01 Series



#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified


			Am2	7LS00A	/01A f	amily	Ar	n27S00,	/01 fam	ily	
			Cde	vices	M devices		C devices		M de	vices	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	t _{PLH} (A)	Delay from Address to Output		35		45		45		55	ns
2	t _{PHL} (A)										
3	t _{PZH} (CS)	Delay from Chip Select (LOW) to		25		25		25		30	ns
4	t _{PZL} (CS)	to Active Output and Correct Data			1						
5	t _{PZH} (WE)	Delay from Write Enable (HIGH)	5		5		5		5		ns
6	t _{PZL} (WE)	to Active Output and Correct Data									
7	t _{rec} (WE)	Delay from Write Enable (HIGH) to Correct Output Data		35		45		45		55	ns
8	t _s (A)	Setup Time Address (Prior to Initiation of Write)		0		5		0		5	ns
9	t _h (A)	Hold Time Address (After Termination of Write)		0		5		0		5	ns
10	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)		25		30		30		55	ns
11	t _h (DI)	Hold Time Data Input (After Termination of Write)		5		5		0		. 5	ns
12	t _{pw} (WE)	Min Write Enable Pulse Width to Insure Write	25		30		30		35		ns
13	tPHZ(CS)	Delay from Chip Select (HIGH)		25		25		25		30	ns
14	tPLZ(CS)	to Inactive Output (HI-Z)						<b>-</b> ```			
15	tPLZ(WE)	Delay from Write Enable (LOW)		30		40		30		40	ns
16	tPHZ(WE)	to Inactive Output (HI-Z) (Note 6)								1	1

Notes:

- 1. Typical limits are at  $V_{CC} \approx 5.0V$  and  $T_A = 25^{\circ}C$ .
- Output is preconditioned to data in during write to insure correct data is present on all outputs when write is termilneted. (No write recovery glitch.)
- 3. tp_{LH}(A) and tp_{HL}(A) are tested with S closed and  $C_L = 50 \text{ pF}$  with both input and output timing referenced to 1.5V.
- For open collector, all delays from write Enable(WE) or Chip Select(CS) inputs to the Data Output(D_{OUT}), tpLz(WE), tpZL(CS), tpZL(WE) and tpZL(CS) are mea-

sured with S closed and  $C_{\text{L}}$  = 50pF and with both the input and output timimg referenced to 1.5V.

- 5. For 3-state output, tp_{ZH}( $\overline{WE}$ ) and tp_{ZH}( $\overline{CS}$ ) are measured with S open, C_L = 50pF and with both the input and output timing referenced to 1.5V. tp_{ZL}( $\overline{WE}$ ) and tp_{ZL}( $\overline{CS}$ ) are measured with S closed, C_L = 50 pF and with both the input and output timing referenced to 1.5V. tp_{HZ}( $\overline{WE}$ ) and tp_{HZ}( $\overline{CS}$ ) are measured with S open and C_L  $\leq$  5pF and are measured between the 1.5V level on the input and the V_{OL}+500mV level on the output.
- 6. Does not apply to -1 devices.



## Am93412/422 Family

256 x 4-bit TTL Bipolar IMOX[™] RAM

#### DISTINCTIVE CHARACTERISTICS

- High-speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with 3-state outputs or with open collector outputs
- Power dissipation decreases with increasing temperature

#### **GENERAL DESCRIPTION**


The Am93412/22 family is comprised of 1024-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in high-speed control and buffer memory applications. Each memory is organized as a fully decoded 256-word memory of four bits per word. Easy memory expansion is provided by an active LOW chip select one  $(\overline{CS}_1)$  and active HIGH chip select two  $(CS_2)$  as well as open collector QR tieable outputs (Am93412) or 3-state outputs (Am93422).

An active LOW write line (WE) controls the writing/reading operation of the memory. When the chip select one ( $\overline{CS}_1$ ) and write line (WE) are LOW and chip select two ( $CS_2$ ) is HIGH, the information on data inputs ( $D_0$  through  $D_3$ ) is written into the addressed memory word and preconditions

the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one  $(\overline{CS}_1)$  LOW and the chip select two (CS₂) HIGH and the write line ( $\overline{WE}$ ) HIGH and with the output enable ( $\overline{OE}$ ) LOW. The information stored in the addressed word is read out on the noninverting outputs (O₀ through O₃).

The outputs of the memory go to an inactive high-impedance state whenever chip select one ( $\overline{CS}_1$ ) is HIGH, chip select two ( $CS_2$ ) is LOW, output enable ( $\overline{OE}$ ) is HIGH, or during the writing operation when write enable ( $\overline{WE}$ ) is LOW.



#### MODE SELECT TABLE

		Input			Output	
CS ₂	CS1	WE	ŌĒ	Dn	O _n	Mode
L	Х	X	Х	Х	*HIGH Z	Not Select
Х	н	Х	Х	X	*HIGH Z	Not Select
Н	L	н	н	X	*HIGH Z	Output Disable
н	L	н	L	x	Selected Data	Read Data
н	L	L	Х	L	*HIGH Z	Write ''0''
н	Ĺ	L	х	н	*HIGH Z	Write ''1''
H = HIGH L = LOW					x	= Don't Care


*High Z implies outputs are disabled or off. This condition is defined as a high impedance state for the Am93422A/422 and as output high level for the Am93412A/412.

BD000600

#### **PRODUCT SELECTOR GUIDE**

Access Time	35ns	· 45ns		55ns	60	75ns	
Temperature Range	С	С	м	м	С	М	м
Open Collector	Am93412A	Am93412 Am93L412A	Am93412A	Am93L412A	Am93L412	Am93412	Am93L412
Three-State	Am93422A	Am93422 Am93L422A	Am93422A	Am93L422A	Am93L422	Am93422	Am93L422

IMOX is a trademark of Advanced Micro Devices, Inc.



03080B

# Am93412/422 Family

#### **ABSOLUTE MAXIMUM RATINGS**

#### **OPERATING RANGES**

Storage Temperature	65°C to +150°C
Ambient Temperature with	
Power Applied	55°C to +125°C
Supply Voltage	0.5V to +7.0V
DC Voltage Applied to Outputs	0.5V to +Vccmax

DC Input Voltage .....-0.5V to +5.5V DC Input Current .....-30mA to +5mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature0	°C to +70°C
Supply Voltage + 4.75	5V to +5.25V

Military (M) Devices

Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits over ity of the device is guaranteed.	r which the functional-

#### DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Conditions			Min	Typ (Note 1)	Max	Units
VOH (Note 2)	Output HIGH Voltage	V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL}	1 _{OH} = -5.2mA	2.4	3.6		Volts	
VOL	Output LOW Voltage	V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL}	l _{OL} = 8.0mA		0.350	0.45	Volts	
VIH	Input HIGH Level (Note 3)	Guaranteed input log	ical HIGH voltag	e for all inputs	2.1	1.6		Volts
VIL	Input LOW Level (Note 3)	Guaranteed input log	ical LOW voltage	e for all inputs		1.5	0.8	Volts
հլ	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4		-100	-300	μA		
liH .	Input HIGH Current	V _{CC} = MAX, V _{IN} = 4.		1	40	μA		
ISC (Note 2)	Output Short Circuit Current	VCC - MAX, VOUT -			-90	mA		
		· · ·	T _A = 70°C	STD devices		100	130	
	×			L devices		55	75	
laa	Power Supply Current	ALL inputs = GND		STD devices			155	- mA
lcc	Fower Supply Current	V _{CC} = MAX		L devices			80	
			TA = - 55°C STD devices				170	
				L devices			90	
VCL	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -10	mA			-0.850	-1.5	Volts
		V _{OUT} = 2.4V	Am 93422A/4	122	·	0	50	
ICEX	Output Leakage Current	V _{OUT} = 0.5V, V _{CC} = MAX	Am93422A/42	22	-50	Ö		μA
		V _{OUT} = 4.5V Am 93412A/412				0	100	7
CIN	Input Pin Capacitance	See Note 5				4		pF
COUT	Output Pin Capacitance	See Note 5				7		pF

Notes:

- -1. Typical limits are at V_{CC} = 5.0V and T_A = 25°C.
- 2. Applies only to devices with three-state outputs (Am93422 family)

 These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. Input and output capacitance measured on a sample basis @ f = 1.0MHz.



#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				Am9341	2A/422	A	Am93412/422				
	· ·		Cde	vices	Mde	vices	C de	vices	Mde	vices	1
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	t _{PLH} (A)(Note 1)	Delay from Address to Output		35		45		45		. 60	ns
2	tpHL(A)(Note 1)	(Address Access Time)									
3	tpZH(CS1,CS2)	Delay from Chip Select to Active		25		35		30		45	ns
4	tPZL(CS1,CS2)	Output and Correct Data	_		•						
5	t _{PZH} (WE)	Delay from Write Enable to Active Output and Correct Data		25		40		40		50	ns
6	t _{PZL} (WE)	(Write Recovery)									
7	tPZH(OE)	Delay from Output Enable to Active		25		35		30		45	ns
8	t _{PZL} (OE)	Output and Correct Data	_			· · ·					
9	t _s (A)	Setup Time Address (Prior to Initiation of Write)	5		5		10		10	ł	ns
10	t _h (A)	Hold Time Address (After Termination of Write)	5		5		5		5		ns
11	t _s (DI)	Setup Time Data Input (Prior to Initiation of Write)	5		5		5		5		ns
12	t _h (DI)	Hold Time Data Input (After Termination of Write)	5		5		5		5		ns
13	$t_s(\overline{CS}_1, CS_2)$	Setup Time Chip Select (Prior to Initiation of Write)	₋ 5		5		5		5		ns
14	th(CS1,CS2)	Hold Time Chip Select (After Termination of Write)	√ 5		5		5		5		ns
15	t _{pw} (WE)	Min Write Enable Pulse Width to Insure Write	20		35		30		40		ns
16	tPHZ(CS1,CS2)	Delay from Chip Select to Inactive		30		35		30		45	ns
17	tPLZ(CS1,CS2)	Output (HIGH-Z)									
18	t _{PHZ} (WE)	Delay from Write Enable to Inactive		30		40		35		45	ns
19	tPLZ(WE)	Output (HIGH-Z)							·		
20	t _{PHZ} (OE)	Delay from Output Enable to		30		35		30		45	ns
21	tpLZ(OE)	Inactive Output (HIGH-Z)								í	

03080B

#### SWITCHING CHARACTERISTICS (Cont.)


Am93412/422 Famil

			A	Am93L412A/422A			Am93L412/422				
			C devices		M de	vices	C de	vices	vices M de		1
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	tPLH(A)(Note 1)	Delay from Address to Output		45		55		60		75	пѕ
2	t _{PHL} (A)(Note 1)	(Address Access Time)									
3	tPZH(CS1,CS2)	Delay from Chip Select to Active		30		40		35		45	ns
4	tPZL(CS1,CS2)	Output and Correct Data	· ·								
5	t _{PZH} (WE)	Delay from Write Enable to Active Output and Correct Data		40		45		45		50	ns
6	tpzL(WE)	(Write Recovery)		40		45		45		50	
7	t _{pzh} (OE)	Delay from Output Enable to Active		30		40		35		45	ns
8	t _{PZL} (OE)	Output and Correct Data									
9	t _s (A)	Setup Time Address (Prior to Initiation of Write)	5		10		10		· 10		ns
10	t _h (A)	Hold Time Address (After Termination of Write)	5		5		5		10		ns
11	t _s (DI)	Setup Time Data Input (Prior to Initiation of Write)	5		5		5		5		ns
12	t _h (DI)	Hold Time Data Input (After Termination of Write)	5		5		5		5		ns
13	ts(CS1,CS2)	Setup Time Chip Select (Prior to Initiation of Write)	5		5		. 5		5		ns
14	th(CS1,CS2)	Hold Time Chip Select (After Termination of Write)	5		5		5		10		ns
15	t _{pw} (WE)	Min Write Enable Pulse Width to insure Write	35		40		45		55		ns
16	tPHZ(CS1,CS2)	Delay from Chip Select to Inactive	1	30		40		35		45	ns
17	tpLZ(CS1,CS2)	Output (HIGH-Z)		30				, 33		75	
18	tPHZ(WE)	Delay from Write Enable to Inactive		35		40		40		45	ns
19	tpLZ(WE)	Output (HIGH-Z)									
20	tPHZ(OE)	Delay from Output Enable to		30		40		35		45	ns
21	tPLZ(OE)	Inactive Output (HIGH-Z)				1		1 20			

Notes:

- 1. tpLH(A) and tpHL(A) are tested with S₁ closed and  $C_L = 15pF$  with both input and output timing referenced to 1.5V.
- 2. For open collector devices, all delays from Write Enable  $(\overline{WE})$  or selects  $(\overline{CS}_1, CS_2, \overline{OE})$  inputs to the Data Output  $(O_0 O_3)$   $(t_{PLZ}(WE), t_{PLZ}(\overline{CS}_1, CS_2), t_{PLZ}(\overline{OE})$   $t_{PZL}(\overline{WE}), t_{PZL}(\overline{CS}_1, CS_2)$  and  $t_{PZL}(\overline{OE})$  are measured with S1 closed and C_L = 15pF; and with both the input and output timing referenced to 1.5V.
- 3. For 3-state output devices,  $t_{PZH}(\overline{VE})$ ,  $t_{PZH}(\overline{CS}_1, CS_2)$  and  $t_{PZH}(\overline{OE})$  are measured with S₁ open, C_L = 15pF and with

both the input and output timing referenced to 1.5V. tpZL(WE), tpZL(CS1 CS2) and tpZL(OE) are measured with S1 closed, CL = 15pF and with both the input and output timing referenced to 1.5V. tpHZ(WE), tpHZ(CS1, CS2) and tpHZ(OE) are measured with S1 open and CL  $\leq$  5pF and are measured between the 1.5V level on the input to the VOH - 500mV level on the output. tpLZ(WE), tpLZ(CS1, CS2) and tpLZ(OE) are measured between the 1.5V level on the input and the VOH - 500mV level on the output.



Switching delays form address input, output enable input and the chip select inputs to the data output. For the Am93422A/422 disabled output is "OFF", represented by a single center line. For the Am93412A/412, a disabled output is HIGH.

DISABLE

ENABLE

READ A HIGH

READ A LOW

OUTPUT READ A HIGH DISABLED IN ADDRESS I DISABLE

WF001130

## Am10415

1024 x 1 IMOX[™] ECL Bipolar RAM

#### DISTINCTIVE CHARACTERISTICS

- Fast access time (10ns typ.) improves system cycle speeds
- Fully compatible with standard voltage compensated 10K series ECL — no board changes required
- Internally voltage compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs easy wire-ORing
- Power dissipation decreases with increasing temperature

#### **GENERAL DESCRIPTION**


The Am10415SA, Am10415A and Am10415 are fully decoded 1024-bit ECL RAMs organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉. Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and an unterminated OR tieable emitter follower output.

An active LOW write line ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input ( $D_{IN}$ ) is written into the addressed memory word simultaneously preconditioning

the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (D_{OUT}).

During the writing operation or when the chip select line is HIGH the output of the memory goes to a LOW state.



#### MODE SELECT TABLE


	Input			
ĊS	WE	DIN	DOUT	Mode
н	X	Х	L	Not Selected
L	L	L	L	Write ''0''
L	L	н	L	Write ''1''
L	н	Х	DOUT	Read

H = HIGH L = LOW X = Don't Care

#### PRODUCT SELECTOR GUIDE

Access Time	15ns	20ns	20ns	25ns	35ns	40ns
Temperature Range	с	м	с	M	С	м
Part Number	Am10415SA	Am10415SA	Am10415A	Am10415A	Am10415	Am10415

IMOX is a trademark of Advanced Micro Devices, Inc.



#### ABSOLUTE MAXIMUM RATINGS

#### Storage Temperature .....-65°C to +150°C Ambient Temperature with

Power Applied ......-55°C to +125°C V_{EE} Pin Potential to GND Pin .....-7.0V to +0.5V Input Voltage (DC) ......V_{EE} to +0.5V Output Current (DC Output HIGH) .....-30mA to +0.1mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **DC CHARACTERISTICS (Commercial)**

#### **OPERATING RANGES**

Commercial (C) Devices		
Temperature0°C	to	+70°C
Supply Voltage5.46V	to	-4.94V

Military (M) Devices

Temperature	55°C to +125°C
Supply Voltage	5.72V to -4.68V
Operating ranges define those limits over	which the function-
ality of the device is guaranteed.	

Symbol	Parameter	Test Conditions		B (Note 3)	Typ (Note 1)	A (Note 3)	Unit		
		-		T _A = 0°C	- 1000		-840		
VOH .	Output Voltage HIGH			$T_A = +25^{\circ}C$	-960		-810	m۷	
		VIN = VIHA OF VILB		T _A = + 75°C	-900		-720		
				T _A = 0°C	- 1870		- 1665		
VOL	Output Voltage LOW		) · ·	T _A = + 25°C	- 1850		- 1650	mV	
			Loading is	T _A = +75°C	- 1830	•	- 1625	) mh ) mh 5 0 mh 5 0 mh 5 0 mh 5 0 mh 6 0 mh 6 0 mh 6 0 mh	
			50Ω to -2.0V	T _A = 0°C	- 1020				
VOHC	Output Voltage HIGH		· · · ·	T _A = + 25°C	- 980			m۷	
		VIN = VIHB OF VILA		T _A = +75°C	-920				
				T _A = 0°C			- 1645		
VOLC	Output Voltage LOW	*		T _A = + 25°C			- 1630	m\	
				T _A = +75°C			- 1605		
				T _A = 0°C	-1145		-840		
ViH	C       Output Voltage LOW $T_A = 0^{\circ}C$ $T_A = +25^{\circ}C$ Input Voltage HIGH       Guaranteed Input Voltage HIGH $T_A = +75^{\circ}C$ $T_A = +75^{\circ}C$ Input Voltage HIGH       Guaranteed Input Voltage HIGH $T_A = -0^{\circ}C$ $-1145$ $T_A = +75^{\circ}C$ $T_A = +75^{\circ}C$ $-1105$ $T_A = +75^{\circ}C$ $-1045$				-1105		(Note 3)         Ui           -840         -810           -810         r           -1665         r           -1650         r           -1655         r           -1655         r           -1655         r           -1655         r           -1655         r           -1645         r           -1605         r           -1605         r           -840         r           -840         r           -1490         r           -1450         r           170         r	m٧	
			-720						
				T _A = 0°C	-1870		-1490		
VIL	Input Voltage LOW	for All Inputs (Note 4	Guaranteed Input Voltage LOW $T_A = +$				-1475	mV	
			T _A = + 75°C	- 1830		-1450			
hн	Input Current HIGH	VIN = VIHA		$T_A = 0$ to $+75^{\circ}C$			220	μA	
۱ _{۱۲} ۰	Input Current LOW Chip Select (CS) All Other Inputs	VIN = VILB		T _A = +25°C	0.5 -50		170	mA	
	Power Supply Current	All Inputs and Output	. 0202	T _A = 0°C	- 150	- 105			
IEE	(Pin 8)	An inputs and Output	T _A = + 75°C		-90		TOP-		

#### Notes:


- 1. Typical values are at V_{EE} = –5.2V,  $T_A$  = 25°C and maximum loading.
- Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Typical thermal resistance values of the package are:
  - $\theta_{JA}$  (Junction to Ambient) = 90°C/Watt (still air)  $\theta_{JA}$  (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)
  - $\theta_{\rm JC}$  (Junction to Case) = 25°C/Watt

- 3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Symbol	Parameter	Test Conditions	B (Note 3)	Typ (Note 1)	A (Note 3)	Units			
VOH	Output Voltage HIGH			T _A = -55°C	-1070		-860		
			Į	T _A = + 125°C	-860		-650	mV	
VOL	Output Voltage LOW		ĺ	T _A = −55°C	- 1900		- 1690		
			Loading is 50Ω to -2.0V	T _A = + 125°C	-1800		-1570		
VOHC	Output Voltage HIGH	Voltage HIGH		T _A = -55°C	- 1090			mV	
		VIN ≈ VIHB or VILA		T _A = + 125°C	-880				
VOLC	Output Voltage LOW			T _A = −55°C			-1670	mV	
				T _A = + 125°C			- 1550		
VIH	Input Voltage HIGH	Guaranteed Input Volta	Guaranteed Input Voltage HIGH TA = -55°C					mV	
• " "		for All Inputs (Note 4)	-	- 1005		-650			
VIL	Input Voltage LOW	Guaranteed Input Volta	T _A = -55°C	-1900		-1515	mV		
•12		for All Inputs (Note 4)	for All Inputs (Note 4) T _A = + 125°C						
tiH	Input Current HIGH	VIN = VIHA		T _A = - 55°C			250	μA	
liL	Input Current LOW Chip Select (CS) All Other Inputs	V _{IN} ≈ V _{ILB}		T _A <del>=</del> −55°C	0.5 -50		170	μA	
IEE	Power Supply Current	All Inputs and Outputs	Open	T _A = -55°C	- 165	- 115		mA	
'EE	(Pin 8)		Air inputs and Outputs Open T _A = + 125°C					1074	

Note: See DC CHARACTERISTICS table (Commercial).

3



 $R_T = 50\Omega$  temination of measurement system  $C_L = 30pF(including stray jig capacitance)$ 


Am10415

#### SWITCHING CHARACTERISTICS (Commercial)

				A	m10515	6A	Am10415A				Am1041	5	
No.	Symbol	Parameters	Test Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
READ	MODE												
1	tACS	Chip Select Access Time	Measured at 50% of input to		6	8		6	8		7	10	ns
2	^t RCS	Chip Select Recovery Time	valid output (VILA for VOL or		5	8		5	8		7	10	ns
3	tAA	Address Access Time	VIHB for VOH)	_	10	15		13	20		20	35	ns
WRITE	MODE												
4	tw	Write Pulse Width (to Guarantee Writing)	twsa = twsa(Min)	10	6		12	9		25	. 15		ns
5	twsD	Data Setup Time Prior to Write		2	0		4	0		5	0		ns
6	twhD	Data Hold Time After Write		2	0		4	0		5	0		ns
7	twsa	Address Setup Time Prior to Write	t _W = t _W (Min)	3	0		5	3		8	5		ns
8	twha	Address Hold Time After Write		2	0		3	0		4	1		กร
9	twscs	Chip Select Setup Time Prior to Write	Measured at	2	0		4	0		5	0		'ns
10	twhcs	Chip Select Hold Time After Write	50% of input to valid output	2	0		4	0		5	0		ns
11	tws	Write Disable Time	(V _{ILA} for V _{OL} or V _{IHB} for V _{OH} )		5	10		5	10		7	10	ns
12	twn	Write Recovery Time			6	12		10	15		14	20	ns
RISE '	TIME AND	FALL TIME											
13	tr	Output Rise Time	Measured between 20%		5			5			5		ns
14	tŗ	Output Fall Time	and 80% points		5			5			5		113
CAPA													
15	CIN	Input Pin Capacitance	Measure with a		4	5	<u> </u>	4	5		4	5	_
16	COUT	Output Pin Capacitance	Pulse Technique		7	8		7	8		7	. 8	pF

				Am10415SA			Am10415A			Am10415			
No.	Symbol	Parameters	Test Conditions	Min	Typ (Note 1)	Max	Miņ	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
READ	MODE				<u> </u>	<u></u>							
<u>1</u>	tacs	Chip Select Access Time	Measured at 50% of input to		6	10		6	12		7	15	ns
2	tRCS	Chip Select Recovery Time	valid output (VILA for VOL or VIHB for VOH)		5	10		5	12		7	15	ns
3	t _{AA}	Address Access Time			10	20		13	25		20	40	ns
/RIT	E MODE					·					·		
4	tw	Write Pulse Width (to Guarantee Writing)	twsa = twsa(Min)	13	6		16	9		25	15		ns
5	twsp	Data Setup Time Prior to Write		3	0		4	0		7	· 0		ns
6	twhd	Data Hold Time After Write		3	. 0		4	0		7	0		ns
7	twsa	Address Setup Time	t _W = t _W (Min)	4	0		5	з		8	5		ns
8	twha	Address Hold Time After Write		3	0		4	0		7	1		ns
9	twscs	Chip Select Setup Time Prior to Write	Measured at	3	0		4	0		7	0		ns
10	twncs	Chip Select Hold Time After Write	50% of input to valid output	3	0		4	0		7	0		ns
11	tws	Write Disable Time	(VILA for VOL or VIHB for VOH)		5	10		5	10		7	10	ns
12	1WR	Write Recovery Time			6	12		10	15	<u> </u>	14	20	ns
SE	TIME AND	FALL TIME											
13	tr	Output Rise Time	Measured between 20%		5			5			5		ns
14	tr	Output Fall Time	and 80% points		5			5			5		ns
APA	CITANCE					·							
15	C _{IN}	Input Pin Capacitance	Measure with a		4	5		4	5		. 4	5	pF
16	COUT	Output Pin Capacitance	Pulse Technique		7	8		7	8		7	8	pr
			SWITCH		WAVE		VIS				1		
1		¥								Ł			
	Ag-Ag DORESS							¥	***	+			
									***				
	D _{IN} DATA INPUT		₩¥			_*			***				
	WE WRITE	, ,	V5A	'W	_{		^t wha -						
		twscs-											

01419B



## Am100415

1024 x 1 IMOX[™] II ECL Bipolar RAM

#### DISTINCTIVE CHARACTERISTICS

- Fast access time (10ns typ.) improves system cycle speeds
- Enhanced output voltage level compensation providing 6X (improvement in) V_{OL} and V_{OH} stability over supply and temperature ranges
- Internally voltage and temperature compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs easy wire-ORing
- Power dissipation decreases with increasing temperature

#### GENERAL DESCRIPTION


The Am100415A and Am100415 are fully decoded 1024-bit ECL RAMs organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉. Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and an unterminated OR tieable emitter follower output.

An active LOW write line ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input (D_{IN}) is written into the addressed memory word simultaneously preconditioning

the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery alitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (D_{OUT}).


During the writing operation or when the chip select line is HIGH the output of the memory goes to a LOW state.



**ఎ** 

Am100415

#### -----



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
VEE Pin Potential to
GND Pin7.0V to +0.5V
Input Voltage (DC) VEE to +0.5V
Output Current (DC Output HIGH)30mA to +0.1mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		B (Note 3)	Typ (Note 1)	A (Note 3)	Units
VOH	Output Voltage HIGH	VIN = VIHA OF VILB		-1025	-955	-880	mV
VOL	Output Voltage LOW		Loading is	-1810	-1715	- 1620	m٧
VOHC	Output Voltage HIGH	VIN = VIHB OF VILA	50Ω to -2.0V	-1035			mV
VOLC	Output Voltage LOW					- 1610	mV
VIH	Input Voltage HIGH	Guaranteed Input Voltage HIGH	for all inputs (Note 4)	-1165		- 880	mV
VIL	Input Voltage LOW	Guaranteed Input Voltage LOW	or all inputs (Note 4)	-1810		- 1475	mV
ηн	Input Current HIGH	VIN = VIHA				220	• mA
IIL	Input Current LOW Chip Select (CS) All Other Inputs	V _{IN} = V _{ILB}		0.5 - 50		170	mA
1EE	Power Supply Current (Pin 8)	All Inputs and Outputs Open		- 150	- 105		mA

Notes:


- Typical values are at VEE = -4.5V, T_A = 25°C and maximum loading.
- Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Typical resistance values of the package are:
  - $\theta_{JA}$  (Junction to Ambient) = 90°C/Watt (still air)
  - $\theta_{JA}$  (Junction to Ambient) = 50°C/Watt (at 400 F.P.M.

air flow)

 $\theta_{JC}$  (Junction to Case) = 25°C/Watt


- 3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.
- 4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Am100415



#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				ļ ļ	m100415	A		Am100415	5	
No.	Symbol	Parameters	Test Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
REAL	D MODE		· · · · ·				-	,		
1	tACS	Chip Select Access Time	Measured at 50% of		5	8		5	8	
2	tRCS	Chip Select Recovery Time	input to valid output (VILA for VOL or VIHB		5	8		5	8	ns
3	tAA	Address Access Time	for V _{OH} )		10	15		12	20	
WRIT	TE MODE									
4	tw	Write Pulse Width (to Guarantee Writing)	t _{WSA} = t _{WSA} (Min)	10	6		12	9		ns
5	twsp	Data Setup Time Prior to Write		2	0		4	0		ns
6	twhD	Data Hold Time After Write		2	0		4	0		ns
7	twsa	Address Setup Time Prior to Write	t _W = t _W (Min)	3	0		5	3		ns
8	twha	Address Hold Time After Write		2	0		3	o		ns
9	twscs	Chip Select Setup Time Prior to Write		2	0		4	0		ns
10	twncs	Chip Select Hold Time After Write	Measured at 50% of input to valid output (VILA for VOL or VIHB	2	0		4	0		ns
11	tws	Write Disable Time	for V _{OH} )		5	10		5	10	ns
12	twn	Write Recovery Time			6	12		7	15	ns
RISE	TIME AND	FALL TIME								
13	t _r	Output Rise Time	Measured between		5			5		
14	t _f	Output Fall Time	20% and 80% points		5			5		ns
CAP	ACITANCE									
15	CIN	Input Pin Capacitance	Measure with a Pulse		4	5		4	5	-
16	Сонт	Output Pin Capacitance	Technique		7	8		7	8	pF



# Am10474

1024 x 4 IMOX[™] ECL Bipolar RAM

#### ADVANCED INFORMATION

#### **DISTINCTIVE CHARACTERISTICS**

- Fast access time (12ns typ) improves system cycle speeds
- Fully compatible with standard voltage compensated 10K series ECL --- no board changes required
- Internally voltage and temperature compensated providing flat AC performance
- Emitter follower outputs easy wire-ORing
- Power dissipation decreases with increasing temperature

#### **GENERAL DESCRIPTION**

**BLOCK DIAGRAM** 


The Am10474SA, Am10474A and Am10474 are fully decoded 4096-bit ECL RAMs organized 1024 words by 4 bits. Word selection is achieved by means of a 10-bit address,  $A_0$  through  $A_9$ . Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and an unterminated OR tieable emitter follower output.


An active LOW write line ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write

lines are LOW, the data input  $(D_1 - D_4)$  are written into the addressed memory words.

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting outputs  $D_1 - D_4$ .

During the writing operation or when the chip select line is HIGH the output of the memory goes to a LOW state.





# Am100474

ECL 1024 x 4 IMOX[™] Bipolar RAM

#### ADVANCED INFORMATION

#### **DISTINCTIVE CHARACTERISTICS**

- Fast access time (12ns typ) improves system cycle speeds
- Fully compatible with 100K series ECL logic no board changes required
- Enhanced output voltage level compensation providing 6X (improvement in) V_{OL} and V_{OH} stability over supply and temperature ranges
- Internally voltage and temperature compensated providing flat AC performance
- Emitter follower outputs easy wire-ORing
- Power dissipation decreases with increasing temperature

#### **GENERAL DESCRIPTION**

**BLOCK DIAGRAM** 


The Am100474SA, Am100474A and Am100474 are fully decoded 4096-bit ECL RAMs organized 1024 words by 4 bits. Word selection is achieved by means of a 10-bit address, A₀ through A₉. Easy memory expansion is provided by an active LOW chip select ( $\overline{\rm CS}$ ) input and unterminated OR tieable emitter follower outputs.


An active LOW write line ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write


lines are LOW, the data inputs  $(D_1 - D_4)$  are written into the addressed memory words.

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed words is read out on the noninverting outputs  $O_1 - O_4$ .

During the writing operation or when the chip select line is HIGH the output of the memory goes to a LOW state.







1024 x 4 ECL RAM

٥.

LS000260

As

٨ A7

A₈ À,

15 17

11

21

# Am10470

4096 X 1 IMOX[™] ECL Bipolar RAM

#### DISTINCTIVE CHARACTERISTICS

- Fast access time (12ns typ) improves system cycle speeds
- Fully compatible with standard voltage compensated 10K series ECL — no board changes required
- Internally voltage compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs easy wire-ORing
- Power dissipation decreases with increasing temperature

#### **GENERAL DESCRIPTION**


The Am10470SA, Am10470A and Am10470 are fully decoded 4096-bit ECL RAMs organized 4096 words by one bit. Bit selection is achieved by means of a 12-bit address, A₀ through A₁₁. Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and an unterminated OR tieable emitter follower output.

An active LOW write line ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input ( $D_{IN}$ ) is written into the addressed memory word simultaneously preconditioning

the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the 'write recovery glitch.'

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (D_{OUT}).


During the writing operation or when the chip select line is HIGH the output of the memory goes to a LOW state.



#### PRODUCT SELECTOR GUIDE

Access Time	15ns	20ns	25ns	30ns	35ns	40ns
Temperature Range	, c	м	C	м	С	м
Part Number	Am10470SA	Am10470SA	Am10470A	Am10470A	Am10470	Am10470

IMOX is a trademark of Advanced Micro Devices, Inc.



Chip-pak is a trademark of Advanced Micro Devices, Inc.

# Am 10470

#### **ABSOLUTE MAXIMUM RATINGS**

#### Storage Temperature .....-65°C to +150°C Ambient Temperature with

 Power Applied
 -55°C to + 125°C

 VEE Pin Potential to GND Pin
 -7.0V to +0.5V

 Input Voltage (DC)
 VEE to +0.5V

 Output Current (DC Output HIGH)
 -30mA to +0.1mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **DC CHARACTERISTICS (Commercial)**

#### **OPERATING RANGES**

Commercial (C) Devices

Temperature0°C	to +70°C
Supply Voltage5.46V	to -4.94V

Military (M) Devices

Temperature	-55°C to +125°C
Supply Voltage	-5.72V to -4.68V
Operating ranges define those limits over	which the function-
ality of the device is guaranteed.	

Symbol	Parameter	Test Conditions			B (Note 3)	Typ (Note 1)	A (Note 3)	Units	
				T _A = 0°C	-1000		-840		
VOH	Output Voltage HIGH		1 .	T _A = + 25°C	-960		-810	mV	
				T _A = +75°C	-900		-720		
				T _A = 0°C	- 1870		- 1665		
VOL	Output Voltage LOW			T _A = + 25°C	- 1850		- 1650	mV	
			Loading is	T _A = + 75°C	- 1830		- 1625		
			50Ω to - 2.0V	T _A = 0°C	-1020				
Vонс	Output Voltage HIGH		1	T _A = + 25°C	-980			mV	
*UHC	Culput Voltage Them			T _A = + 75°C	-920				
			1. A.	T _A = 0°C			-1645		
VOLC	Output Voltage LOW			T _A = + 25°C			- 1630	mV	
				T _A = + 75°C			- 1605		
		Guaranteed Input Voltage	HIGH	T _A = 0°C	-1145		-840		
VIH	Input Voltage HIGH	for All Input (Note 4)		$T_A = +25^{\circ}C$	-1105		-810	mV	
				T _A = + 75°C	-1045		-720		
		Guaranteed Input Voltage	Low	T _A = 0°C	- 1870		-1490	mV	
VIL	Input Voltage LOW	for All Inputs (Note 4)		T _A = + 25°C	- 1850		-1475		
				T _A = + 75°C	- 1830		- 1450		
Чн	Input Current HIGH	VIN = VIHA		T _A = 0°C to + 75°C			220	μA	
łμ	Input Current LOW Chip Select (CS) All Other Inputs	V _{IN} = V _{ILB}	• • •	T _A = + 25°C	0.5 -50		170	μA	
	Power Supply Current	All Inputs and	Am10470A	T _A = 0°C	-200	- 160		-	
IEE	(Pin 9)	Outputs Open	and Am10470	T _A = + 75°C		- 145		mA	
			Am10470SA	T _A = 0°C	-230	- 180			

Notes:

Typical values are at V_{EE} = -5.2V, T_A = 25°C and maximum loading.

2. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Typical thermal resistance values of the package are:  $\theta_{JA}$  (Junction to Ambient) = 90°C/Watt (still air)  $\theta_{JA}$  (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)


 $\theta_{\rm JC}$  (Junction to Case) = 25°C/Watt

- 3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Symbol	Parameter	Test Conditions			B (Note 3)	Typ (Note 1)	A (Note 3)	Units	
VOH	Output Voltage HIGH			T _A = −55°C	- 1070		-860	mV	
		VIN = VIHA or VILB	1	T _A = + 125°C	- 860		-650		
VOL	Output Voltage LOW		1	T _A = -55°C	- 1900		- 1690	mV	
			Loading is	T _A = + 125°C	- 1800		-1570		
VOHC	Output Voltage HIGH		50Ω to -2.0V	T _A = -55°C	- 1090			mV	
-0110		VIN = VIHB or VILA		T _A = + 125°C	-880				
VOLC	Output Voltage LOW			T _H <del>=</del> −55°C	1. S. S. S.		- 1670	mV	
				T _A = + 125°C			- 1550		
VIH	Input Voltage HIGH			T _A = -55°C	-1215		-860	mV	
· IN		for All Inputs (Note	T _A = + 125°C		-1005		-650		
VIL	Input Voltage LOW	Guaranteed Input Vo	Itage LOW	T _A = -55°C	-1900		-1515	mV	
-12	input tonage zott	for All Inputs (Note	4)	T _A = + 125°C	- 1800		- 1395		
μн	Input Current HIGH	Vin = VIHA		T _A = −55°C			250	μA	
liL	Input Current LOW Chip Select(CS) All Other Inputs	V _{IN} = V _{ILB}		T _A <del>=</del> −55°C	0.5 - 50		170	μA	
			Am10470A	T _A = -55°C	-220	-175			
ÍEE	Power Supply Current (Pin 9)	All Inputs and Outputs Open	and Am10470	T _A = + 125°C	1	-160		mA	
·	(		Am 10470SA	T _A = -55°C	-255	-200		1	

Note: See DC CHARACTERISTICS table (Commercial)

# Am10470




C_L = 30pF (including stray jig capacitance)

or - sob- (including stray jig capacitance)

Am10470

#### SWITCHING CHARACTERISTICS (Commercial)

				Ar	n 100470	SA	A	m100470	A	A	m10047	0	
No.	Symbol	Parameters	Test Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Unite
READ	MODE												
1	tacs	Chip Select Access Time	Measured at 50% of input to		6	8		8	10		10	15	ns
2	tRCS	Chip Select Recovery Time	Valid output (VILA for VOL or VIHB for VOH)		6	8		8	10		10	15	ns
3	tAA	Address Access Time	VIHB for VOH)		12	15		18	25		25	35	ns
WRITE	E MODE												
4	tw	Write Pulse Width (to Guarantee Writing)	twsa = twsa(Min)	15	8		20	10		25	15	•	ns
5	twsp	Data Setup Time Prior to Write		2	0		2	0		5	1		ns
6	twhd	Data Hold Time After Write		2	ò		2	0		5	1		ns
7	twsa	Address Setup Time Prior to Write	t _W = t _W (Min)	2	0		2	0		5	1		ns
8	twha	Address Hold Time After Write		2	0		2	0		5	1		ns
9	twscs	Chip Select Setup Time Prior to Write	Measured at	2			2	0		5	1		ns
10	twncs	Chip Select Hold Time After Write	50% of input to valid output	2	0		2	0		5	1		ns
11	tws	Write Disable Time	(VILA for VOL or VIHB for VOH)		6	8		8	10		7	15	ns
12	twn	Write Recovery Time			6	8		8	10		10	20	ns
RISE .	TIME AND	FALL TIME											
13	ţ	Output Rise Time	Measured		3			3			3		ns
14	ty .	Output Fall Time	between 20% and 80% points		3			3			3		ns
CAPA	CITANCE												
15	C _{IN}	Input Pin Capacitance	Measure with a Pulse Technique		4	5		4	5		4	5	pF
16	COUT	Output Pin Capacitance	on a Sample Basis.		7	8		7	8		7	8	1




---

#### 1

#### SWITCHING WAVEFORMS (Cont.)

·---





Am10470

# Am100470

4096 x 1 IMOX[™] ECL Bipolar RAM

#### PRELIMINARY

#### **DISTINCTIVE CHARACTERISTICS**

- Fast access time (12ns typ) improves system cycle speeds
- Enhanced output voltage level compensation providing 6X (improvement in) V_{OL} and V_{OH} stability over supply and temperature ranges
- Internally voltage and temperature compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs easy wire-ORing
- Power dissipation decreases with increasing temperature

#### **GENERAL DESCRIPTION**


The Am100470SA, Am100470A and Am100470 are fully decoded 4096-bit ECL RAMs organized 4096 words by one bit. Bit selection is achieved by means of a 12-bit address, A₀ through A₁₁. Easy memory expansion is provided by an active LOW chip select  $(\overline{CS})$  input and an unterminated OR tieable emitter follower output.

An active LOW write line ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input (D_{IN}) is written into the addressed memory word simultaneously preconditioning


the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the 'write recovery glitch.'

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (D_{OUT}).

During the writing operation or when the chip select line is HIGH the output of the memory goes to a LOW state.







CHIP-Pak is a trademark of Advanced Micro Devices, Inc.

#### ABSOLUTE MAXIMUM RATINGS

#### OPERATING RANGES

Supply Voltage ..... -5.7V to -4.2V

Operating ranges define those limits over which the function-

Commercial (C) Devices Temperature ......0°C to +70°C Am100470

Storage Temperature .....-65°C to +150°C Ambient Temperature with

Power Applied ......-55°C to +125°C V_{EE} Pin Potential to GND Pin .....-7.0V to +0.5V Input Voltage (DC) ......V_{EE} to +0.5V Output Current (DC Output HIGH) .....-30mA to +0.1mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### EE to +0.5V ality of the device is guaranteed. to +0.1mA

#### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		B (Note 3)	Typ (Note 1)	A (Note 3)	Units
VOH	Output Voltage HIGH	VIN = VIHA or VILB		-1025	-955	-880	mV
VOL	Output Voltage LOW		Loading is	-1810	-1715	- 1620	mV
VOHC	Output Voltage HIGH	VIN = VIHB or VILA	Via Via $50\Omega$ to $-2.0V$				mV
VOLC	Output Voltage LOW					-1610	mV
VIH	Input Voltage HIGH	Guaranteed Input Volta	Guaranteed Input Voltage HIGH for all inputs (Note 4)				mV
VIL	Input Voltage LOW	Guaranteed Input Volta	ge LOW for all inputs (Note 4)	-1810		-1475	mV
lн	Input Current HIGH	VIN = VIHA				220	μA
liL	Input Current LOW Chip Select(CS) All Other Inputs	V _{IN} = V _{ILB}		0.5 -50		170	μA
	Power Supply Current	All Inputs and	Am100470A/Am100470	- 195	- 160		mA
IEE	(Pin 9)	Outputs Open	Am100470SA	-230	- 180		mA


Notes:

- Typical values are at V_{EE} = ~4.5V, T_A = 25°C and maximum loading.
- 2. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Typical resistance values of the package are:
  - $\theta_{JA}$  (Junction to Ambient) = 90°C/Watt (still air)  $\theta_{JA}$  (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)
  - $\theta_{\rm JC}$  (Junction to Case) = 25°C/Watt

- 3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.
- 4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

3

-----




C_L = 30pF (including stray jig capacitance)

Am100470

#### SWITCHING CHARACTERISTICS (Commercial)

		Į	ļ	An	n 100470	SA	A	m100470	A	4	m10047	0	
No.	Symbol	Parameters	Test Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
READ	MODE											·	
1	tACS	Chip Select Access Time	Measured at 50% of input to		6	8		8	10		10	15	ns
2	^t RCS	Chip Select Recovery Time	valid output (VII A for VOI or		6	8		8	10		10	15	ns
3	tAA	Address Access Time	VIHB for VOH)		12	15		18	25		25	35	ns
WRITE	E MODE												
4	tw	Write Pulse Width (to Guarantee Writing)	twsa ≕ twsa(Min)	15			20			25	18		ns
5	twsp	Data Setup Time Prior to Write		2			2			5	1		ns
6	twhD	Data Hold Time After Write		2			2			5	1		ns
7	twsa	Address Setup Time Prior to Write	t _W = t _W (Min)	3			3			10	5		ns
8	twha	Address Hold Time After Write		2			2			5	1		ns
9	twscs	Chip Select Setup Time Prior to Write	Measured at	2			2			5	1		ns
10	twncs	Chip Select Hold Time After Write	50% of input to valid output	2			2			5	1		ns
11	tws	Write Disable Time	(VILA for VOL or VIHB for VOH)		6	8		8	10		7	15	ns
12	twn	Write Recovery Time			6	8		8	10		10	20	ns
RISE	TIME AND	FALL TIME											
13	ţ	Output Rise Time	Measured between 20%		2			2			2		ns
14	t _f	Output Fall Time	and 80% points		2			2			2		
CAPA	CITANCE												-
15	CIN	Input Pin Capacitance	Measure with a Pulse Technique		4	5		4	5		4	5	pF
16	Соит	Output Pin Capacitance	on a Sample Basis.		7	8	1	7	8		7	8	1



# Am3101 Family

64-Bit Write Transparent Schottky Bipolar RAM

#### **DISTINCTIVE CHARACTERISTICS**

- Standard Version: Address access time 50ns
- Low Power: I_{CC} typically 75mA
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Available with open collector outputs or with three-state outputs (Am74S189 and Am54S189)
- High Speed
- Fully decoded 16-word x 4 bit Schottky RAMs

#### **GENERAL DESCRIPTION**

The Am3101 family is comprised of 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and open collector OR tieable outputs. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.

An active LOW Write line (WE) controls the writing/reading operation of the memory. Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs  $O_0$  to  $O_3$ .

When the chip select line is HIGH, the four outputs of the memory go to an inactive high impedance state.

#### BLOCK DIAGRAM

#### 1 OF 4 COLUMN DECODER 1 OF 4 ROW DECODER OUTPUT BITE/ ō ۍ م D1 ENSEARITE INTERFACE δ, ^ D2 ō ō, 0, ٥ δ. BD000760

MODE SELECT TABLE

in In	out	Data Output	
CS	WE	Status $\overline{O}_0 - \overline{O}_3$	Mode
L	L	Output Disabled	Write
L	н	Selected Word (Inverted)	Read
H	X	Output Disabled	Deselect

#### MODE SELECT TABLE*


Input		Data Output		
<u>cs</u>	WE	Data Output Status Ō₀ – Ō₃	Mode	
L	L	Data In (Inverted)	Write	
L	н	Selected Word (Inverted)	Read	
H	X	Output and Write Disabled	Deselect	

*For Write Transparent Parts

H = HIGH L = LOW = Don't Care

#### PRODUCT SELECTOR GUIDE

Access Time	35ns	50	Ons	55ns	60ns	65ns	80ns	90ns
Temperature Range	С	С	M	С	M	M	С	м
Open Collector	Am3101A Am74S289		Am3101A Am54S289					
Three State	Am74S189		Am54S189					
Open Collector (Write Transparent)	Am3101-1 Am7489-1	Am3101 Am7489	Am3101-1 Am5489-1	Am31L01A	Am3101 Am5489	Am31L01A	Am31L01	Am31L01



Chip-Pak is a trademark of Advanced Micro Devices, Inc.

#### ABSOLUTE MAXIMUM RATINGS

#### **OPERATING RANGES**

Storage Temperature65°C to +150°C Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage to Ground Potential
(Pin 18 to Pin 8)0.5V to +7.0V
DC Voltage Applied to Outputs
for High Output State0.5V to V _{CC} max
DC input voltage0.5V to +5.5V
Output Current, into Outputs 20mA
DC input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	.+4.75V to +5.25V

Military (M) Devices

Temperature	-55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits over w	which the functional-
ity of the device is guaranteed.	

#### DC CHARACTERISTICS over operating range unless otherwise specified

						All Other Part No:			31	L01A/31	L01	1
Symbol	Parameters	Test Conditio	Test Conditions Min			Min	Тур	Max	Min	Тур	Max	Units
VOH	Output HIGH	V _{CC} = MIN,	I _{OH} =5	.2mA	COM'L	2.4	3.2					Volts
(Note 2)	Voltage	V _{IN} = V _{IH} or VIL	I _{OH} = -2	.0mA	MIL	2.4	3.2					Volts
VOL	Output LOW	V _{CC} = MIN, I _{OL} = 16mA		nA (STD) I _{OL}	= 8mA (L)		350	450		280	450	mV
VOL	Voltage	ViN ≕ ViH or ViL	I _{OL} = 20r	nA (STD) I _{OL}	= mA (L)		380	500		310	500	mv.
VIH	Input HIGH Level	Guaranteed Inpu Voltage for all in							2.0			Volts
VIL	Input LOW Level	Guaranteed Inpu Voltage for all In									0.8	Voits
	Input LOW	$V_{CC} = MAX, V_{IN} = 0.40V$ $\frac{WE, D_0 - D_3, A_0 - A_3}{CS}$			, A ₀ – A ₃		-15	-250		-30	-250	μΑ
կլ_ 	Current						- 30	-250	-   -	-30	- 250	
ін	Input HIGH Current	V _{CC} = MAX, V _{IN}	<b>=</b> 2.4V				0	10		0	10	μA
ISC (Note 2)	Output Short Circuit Current	V _{CC} = MAX, V _{OUT} = 0.0V (No	ote 4)			- 20	-45	-90				
1	Power Supply	All Inputs = GND	)	COM'L			75	100		25	35	mA
lcc	Current			MIL			75	105		25	38	
VCL	Input Clamp Voltage	V _{CC} = MIN, I _{IN} =	- 18mA			-0.85	-1.2		-0.85	-1.2	Volts	
	Output Leakage	VCS = VIH or VV VOUT = 2.4V	VE=VIL				0	40		0	40	
ICEX	Current	$V_{\overline{CS}} = V_{ H}$ or $V_{\overline{V}}$ VOUT = 0.4V, VC				-40	0					μΑ

Notes:


1. Typical limits are at V_{CC} = 5.0V and T_A = 25°C.

2. This applies to three-state devices only.

3. These are absolute voltages with respect to device ground pin and include all overshoots due to system

and/or tester noise. Do not attempt to test these values without suitable equipment.

 Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.



#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

#### Standard Power Deives

			Am3101-1•Am54/7489-1				Am3101•Am54/7489				
			C devices		Mde	M devices		C devices		vices	1
No. Sy	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	t _{PLH} (A)	Delay from Address to Output		35		50		50		60	ns
2	t _{PHL} (A)						1.1				
3	t _{PZL} (CS)	Delay from Chip Select (LOW) to Active Output and Correct Data		17		25		30		40	ns
4	t _{PZL} (WE)	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery – See Note 2)		35		50		50		60	ns
5	t _s (A)	Setup Time Address (Prior to Termination of Write)	0		0		0		0		ns
6	t _h (A)	Hold Time Address (After Termination of Write)	0		0		0		0		ns
7	t _s (DI)	Setup Time Data Input (Prior to Initiation of Write)	25		25		30		30		ns
8	t _h (DI)	Hold Time Data Input (After Termination of Write)	0		0		0		0		ns
9	t _{pw} (WE)	MIN Write Enable Pulse Width to Insure Write	25		25		30		30		ns
10	t _{PLZ} (CS)	Delay from Chip Select (HIGH) to Inactive Output (Hi-Z)		17		25		30		40	ns
11	t _{PLH} (DI)	Delay from Data Input to Correct Data Output (WE = CS =VIL)		35		50		50		60	ns
12	t _{PHL} (DI)	Data Output (WE = CS = VIL)									

Notes:

- Output is conditioned to data in (inverted) during write to insure correct data is present on all outputs during write and after write is terminated.
- 2.  $t_{pLH}(A)$  and  $t_{pHL}(A)$  are tested with S₁ closed and C_L = 30pF with both input and output timing referenced to 1.5V.

^{3.} For open collector, all delays from Write Enable ( $\overline{WE}$ ) or Chip Select ( $\overline{CS}$ ) inputs to the Data Output ( $D_{OUT}$ ), tpLz ( $\overline{WE}$ ), tpLz ( $\overline{CS}$ ), tpZL ( $\overline{WE}$ ) and tpZL( $\overline{CS}$ ) are measured with S₁ closed and C_L = 30pF; and with both the input and output timing referenced to 1.5V.

# Am3101 Family

			Ań	n3101A•Ar	n54S/74S	189	
			Cde	Mde			
No.	Symbol	Description	Min	Max	Min	Max	Units
1	t _{PLH} (A)	Delay from Address to Output		35		50	ns
2	t _{PHL} (A)						
3	tPZH(CS)	Delay from Chip Select (LOW) to Active		17		25	ns
4	t _{PZL} (CS)	Output and Correct Data				25	
5	tpzH(WE)	Delay from Write Enable (HIGH) to Active Output and Correct Data		35	•	40	ns
6	t _{PZL} (WE)	(Write Recovery - See Note 2)		35		40	115
7	t _s (A)	Setup Time Address (Prior to Initiation of Write)	0		0		ns
8	t _h (A)	Hold Time Address (After Termination of Write)	0		0		ns
9	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)	25		25		
10	t _h (D!)	Hold Time Data Input (After Termination of Write)	0		0		· ns
11	t _{pw} (WE)	MIN Write Enable Pulse Width to Insure Write	25		25		ns
12	tPHZ(CS)	Delay from Chip Select (HIGH) to Inactive		17		25	ns
13	tPLZ(CS)	Output (Hi-Z)				25	115
14	tPLZ(WE)	Delay from Write Enable (LOW) to		35		50	
15	tPHZ(WE)	Inactive Output (Hi-Z)					

Notes:

- Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs during write and after write is terminated. (No recovery glitch.)
- t_{pLH}(A) and t_{pHL}(A) are tested with S_I closed and C_L = 30pF with both input and output timing referenced to 1.5V.
- For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (D_{OUT}), tp_{LZ}(WE), tp_{LZ}(CS), tp_{ZL} (WE) and tp_{ZL}(CS) are measured with S₁ closed and C_L = 30pF; and with both the input and output timing referenced to 1.5V.
- 4. For three-state output,tp_{ZH}(WE) and tp_{ZH}(CS) are measured with S₁ open. C_L = 30pF and with both the input and output timeing referenced to 1.5V. tp_{ZL}(WE) and tp_{ZL}(CS) are measured with S₁ closed. C_L=30pF and with both the input and output timing referenced to 1.5V. tp_{HZ}(WE) and tp_{HZ}(CS) are measured with S₁ open and C_L ≤ 5pF and are measured between the 1.5V level on the input to the V_{OH} 500mV level on the output. tp_{LZ}(WE) and tp_{LZ}(CS) are measured with S₁ closed and C_L ≤ 5pF and are measured between the 1.5V level on the input and tp_{LZ}(CS) are measured with S₁ closed and C_L ≤ 5pF and tp_{LZ}(CS) are measured between the 1.5V level on the input and tp_{LZ}(CS) are measured between the 1.5V level on the input and the V_{OL}+500mV level on the output.

#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

#### Low Power Devices


			1	Am31	L01A		31L01				
				C devices M devices		C devices		M devices		1	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	t _{PLH} (A)	Delay from Address to Output		55		65		80		90	ns
2	t _{PHL} (A)	1									
3	t _{PZL} (CS)	Delay from Chip Select to Active Output and Correct Data		30		35		60		70	ns
4	t _{PZL} (WE)	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery) (Note 2)		30		35		80		100	ns
5	t _s (A)	Setup Time Address (Prior to Initiation of Write)	0		0		0		0		ns
6	t _h (A)	Hold Time Address (After Termination of Write)	0		0		0		0		ns
7	t _s (DI)	Setup Time Data Input (Prior to Initiation of Write)	45		55		60		80		ns
8	t _h (DI)	Hold Time Data Input (After Termination of Write)	, 0		0		0		0		ns
9	t _{p₩} (₩Ē)	Min Write Enable Pulse Width to Insure Write	45		55		60		80		ns
10	tPLZ(CS)	Delay from Chip Select to Inactive Output (HIGH-Z)		30		35		50		60	ns
11	t _{PLH} (DI)	Delay from Data Input to Correct		55		65		80		90	ns
12	t _{PHL} (DI)	Data Output (WE = CS=V1L		1 30				1			

#### SWITCHING CHARACTERISTICS (Cont.)

#### Notes:


- Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
- tpLH(A) and tpHL(A) are tested with S1 closed and CL = 30pF with both input and output timing referenced to 1.5V.
- For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (D_{OUT}, tp_{LZ}(WE), tp_{LZ}(CS), tp_{ZL}(WE) and tp_{ZL}(CS) are measured with S₁ closed and C_L = 30pF; and with both the input and output timing referenced to 1.5V.
- 4. For three-state output, tp_{ZH}(WE) and tp_{ZH}(CS) are measured with S₁ open, C_L = 30pF and with both the input and output timing referenced to 1.5V. tp_{ZL}(WE) and tp_{ZL}(CS) are measured with S₁ closed, C_L = 30pF and with both the input and output timing referenced to 1.5V. tp_{HZ}(WE) and tp_{HZ}(CS) are measured with S₁ open and C_L ≤ 5pF and are measured between the 1.5V level on the input to the V_{OH} 500mV level on the output. tp_{LZ}(WE) and tp_{LZ}(CS) are measured with S₁ closed and C_L ≤ 5pF and are measured between the 1.5V level on the input and tp_{LZ}(CS) are measured with S₁ closed and C_L ≤ 5pF and are measured between the 1.5V level on the input and tp_{LZ}(CS) are measured with S₁ closed and C_L ≤ 5pF and are measured between the 1.5V level on the input and the V_{OL} + 500mV level on the output.

#### SWITCHING WAVEFORMS




Write Cycle Timing. The cycle is initiated by an address change. After  $t_s(A)$  min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$  min must be allowed before the address may be changed again. The output will be inactive (floating for the Am54S/74S189) while the write enable is (WE) LOW.

#### Am3101-1/54/7489-1/3101/54/7489



Write Cycle Timing. The cycle is initiated by an address change. After  $t_8(A)$  min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$  min must be allowed before the address may be changed again. The output will be inactive (floating for the Am54S/74S189) while the write enable is (WE) LOW.

#### 3101A/54S/74S289/54S/74S189



### **Replacement Referrals**

Part Number	Replaced by
Am29702	Am27S02
Am29703	Am27S03
Am29700	Am27S06A
Am29701	Am27S07A
Am29720	Am27LS01
Am29721	Am27LS00

r'

INDEX SECTION NUMERICAL DEVICE INDEX FUNCTIONAL INDEX AND SELECTION GUIDE **APPLICATION NOTE** 

**BIPOLAR PROGRAMMABLE READ ONLY MEMORY (PROM)** 

**BIPOLAR RANDOM ACCESS MEMORIES (RAM)** 

MOS RANDOM ACCESS **MEMORIES (RAM)** 

MOS READ ONLY **MEMORIES (ROM)** 

**MOS UV ERASABLE PROGRAMMABLE ROM (EPROM)** 



















## MOS Random Access Memories (RAM) Index

Am21L41 Am2147 4096 x 1 Static RAM......4-7 Am2148/49 Am2167 16,384 x 1 Static RAM ......4-20 Am9016 Am9044/9244 Am9064 65,536 x 1 Dynamic RAM ...... 4-43 Am9101 Family Am9111 Family Am9112 Am9114/24 Am9122 Am9128 

4096 x 1 Static RAM

#### DISTINCTIVE CHARACTERISTICS

- · Fully static storage and interface circuitry
- Automatic power-down when deselected
- Low power dissipation
   Am21L41; 220mW active, 27.5mW power down
- High output drive
- TTL compatible interface levels
- No power-on current surge


#### **GENERAL DESCRIPTION**

The Am21L41 is a high performance, 4096-bit, static, read/ write, random access memory. It is organized as 4096 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to seven standard Schottky TTL loads or up to six standard TTL loads.

Only a single +5 volt power supply is required. When deselected ( $\overline{CS} \ge$  VIH), the Am21L41 automatically enters


a power-down mode which reduces power dissipation by as much as 85%. When selected, the chip powers up again with no access time penalty.

Data In and Data Out use separate pins on the standard 18pin package. Data Out is the same polarity as Data In. Data Out is a 3-state signal allowing wired-or operation of several chips. Data In and Data Out may be connected together for operation in a common data bus environment.



#### **PRODUCT SELECTOR GUIDE**

Part Number	Am21L41-12	Am21L41-15	Am21L41-20	Am21L41-25
Maximum Access Time (ns)	120	150	200	250
Maximum Active Current (mA)	55	40	40	40
Maximum Standby Current (mA)	10	5	5	5



4-2

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ......0°C to +70°C Supply Voltage .....-0.5V to +7.0V All Cignal Valtage with

All Signal Voltage with	
respect to ground1.5V to	+7.0V
Power Description	1.2W
DC Output Current	. 20mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage. handling and use in order to avoid exposure to excessive voltages.

#### **OPERATING RANGES**

Am21L4-

Supply Voltage ...... +4.5V to +5.5V Operating ranges define those limits over which the functionality of the device is guaranteed.


#### DC CHARACTERISTICS over operating range unless otherwise specified

			·	Am21	L41-12	Am21L41-15 Am21L41-20 Am21L41-25		
Symbol	Parameter	Test Conditions	Conditions			Min	Max	Units
ЮН	Output High Current	V _{OH} == 2.4V	$V_{CC} = 4.5V$	-4		-4		mA
lOL	Output Low Current	$V_{OL} = 0.4V$	T _A = 70°C	8		8		mA
VIH	Input High Voltage			2.0	6.0	2.0	6.0	Volts
VIL	Input Low Voltage			-3.0	0.8	-3.0	0.8	Volts
IIX	Input Load Current	$V_{SS} \leq V_I \leq V_{CC}$			10		10	μA
loz	Output Leakage Current	GND ≤ V _O ≤ V _{CC} Output Disabled	T _A = 70°C	– 10 [.]	10	-10	10	μA
los	Output Short Circuit Current	GND ≤ V _O ≤ V _{CC} (Note 2)	0 to+70°C	- 120	120	-120	120	mA
CI	Input Capacitance (Note 1)	Test Frequency = 1.0 MHz			5.0		5.0	DF
Co	Output Capacitance (Note 1)	T _A = 25°C, All pins at 0V			6.0		6.0	1
lcc	V _{CC} Operating Supply Current	Max V _{CC} , <del>CS</del> ≤ V _{IL}	T _A = 0°C		55		40	mA
ISB	Automatic CS Power Down Current	Max V _{CC} , (CS ≤ V _{IH} ) (Note 5)			10		5.0	mA

Notes:

- 1. The operating ambient temperature range is guaranteed with transverse air flow of 400 linear feet per minute.
- 2. Short circuit test duration should not exceed 30 seconds. 3. Test conditions assume signal transition times of 10ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.5V and output loading of the specified IOL/IOH
- and C_L = 30pF load capacitance (reference Figure 1.). 4. The internal write time of the memory is defined by the overlap of  $\overline{CS}$  low and  $\overline{WE}$  low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 5. A pull up resistor to VCC on the  $\overline{CS}$  input is required to keep the device deselected during VCC power up otherwise ISB will exceed values given.
- 6. Chip deselected greater than 55ns prior to selection.
- 7. Chip deselected less than 55ns prior to selection.
- 8. At any given temperature and voltage condition, tHZ is less than tLZ for all devices. Transition is measured at VOH -500mV and VOL +500mV levels on the output from 1.5V level on the input with load shown in Figure 1 using CL = 5pF.
- 9. WE is high for read cycle.
- 10. Device is continuously selected,  $\overline{CS} = VIL$ .
- 11. Address valid prior to or coincident with  $\overline{CS}$  transition low.

#### **DC OPERATING CHARACTERISTICS**




Am21L41




* * *

. .




#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				Am21L41-12 Am21L41-15		Am21L41-20		Am21L41-25				
No.	Symbol	Description		Min	Max	Min	Max	Min	Max	Min	Max	Unite
R	ead Cycle											
1	^t RC	Address Valid to Address Do Not Care Time (Read Cycle Time)		120		150		200		250		ns
2	taa	Address Valid to Data Out Valid Delay (Address Access Time)			120		150		200		250	ns
3	tASC1	Chip Select Low to Data Out	Note 6		120		150		200		, 250	ns
4	tASC2	Valid	Note 7		130		160		200		250	ns
5	t _{LZ}	Chip Select Low to Data Out On (Note 8)		10		10		10		10		ns
6	tHZ	Chip Select High to Data Out Off (Note 8)		0	60	0	60	0	60	0	60	ns
7	tон	Address Unknown to Data Out Unknown Time		10		10		10		10		ns
8	tPD	Chip Select High to Power Low Delay			60		60		60		60	ns
9	tPU	Chip Select Low to Power High Delay		0		0		0		0		ns
W	rite Cycle											
10	twc	Address Valid to Address Do Not Care Time (Write Cycle Time)		120		150		200		250		ns
11	twp	Write Enable Low to Write Enable High Time (Note 4)		60		60		60		75		ns
12	twn	Write Enable High to Address Do Not Care Time		10		15		20		20		ns
13	twz	Write Enable Low to Data Out Off Delay (Note 8)		0	70	0	80	0	80	0	80	ns
14	tow	Data in Valid to Write Enable High Time		50		60		60		75		ns
15	^t DH	Write Enable Low to Data In Do Not Care Time		10		10		10		10		ns
16	tas	Address Valid to Write Enable Low Time		0		0		0		0		ns
17	tcw	Chip Select Low to Write Enable Hig (Note 4)	gh Time	110		135		180		230		ns
18	tow	Write Enable High to Output Turn O (Note 8)	'n	0		0		0		0		ns
19	taw	Address Valid to End of Write		110		135		180		230		ns



Am21L41



4096 x 1 Static RAM

### DISTINCTIVE CHARACTERISTICS

High speed — access times down to 35ns maximum
 Automatic power-down when deselected

Low power dissipation

- High output drive
- TTL compatible interface levels
- No power-on current surge


### GENERAL DESCRIPTION

The Am2147 is a high performance, 4096-bit, static, read/ write, random access memory. It is organized as 4096 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to seven standard TTL loads or up to six Schottky TTL loads.


Only a single +5 volt power supply is required. When deselected ( $\overline{CS} \ge V_{|H}$ ), the Am2147 automatically enters a

power-down mode which reduces power dissipation by more than 85%. When selected, the chip powers up again with no access time penalty.

Data In and Data Out use separate pins on the standard 18pin package. Data Out is the same polarity as Data In. Data Out is a 3-state signal allowing wired-or operation of several chips. Data In and Data Out may be connected together for operation in a common data bus environment.



4



Chip-Pak is a trademark of ADVANCED MICRO DEVICES, INC.

### ABSOLUTE MAXIMUM RATINGS

### **OPERATING RANGES**

manial (C) Devices

Am2147

Storage Temperature65°C to +150°C	2
Ambient Temperature with	
Power Applied55°C to +125°C	2
Supply Voltage0.5V to +7.0V	l
Signal Voltages with	
respect to ground3.5V to +7.0V	1
Power Description 1.2W	l
DC Output Current 20mA	١

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

Commercial (C) Devices	
Temperature0°C to +70°C	
Supply Voltage +4.5V to +5.5V	,
Military (M) Devices	
Temperature55°C to +125°C	
Supply Voltage + 4.5V to + 5.5V	
Operating ranges define those limits over which the functional-	
ity of the device is guaranteed.	

### DC CHARACTERISTICS over operating range unless otherwise specified


				Am2147-35 Am2147-45 Am2147-55		Am21L47-45 Am21L47-55 Am21L47-70		Am2147-70			
Symbol	Parameter	<b>Test Conditions</b>	Min	Max	Min	Max	Min	Max	Units		
ЮН	Output High Current	V _{OH} = 2.4V	V _{CC} = 4.5V	-4		-4		-4		mA	
1	Output Low Current	V _{OL} = 0.4V	T _A = 70°C	12		12		12		mA	
IOL.	Output Low Current	VOL = 0.4V	T _A = 125°C	8		N/A		8			
VIH	Input High Voltage			2.0	6.0	2.0	6.0	2.0	6.0	Volts	
ViL	Input Low Voltage			-3.0	C.8	-3.0	0.8	-3.0	0.8	Volts	
lix.	Input Load Current	$V_{SS} \leq V_I \leq V_{CC}$			10		10		10	μA	
loz	Output Leakage Current	GND ≤ VO ≤ V _{CC} Output Disables	T _A = -55 to+ 125°C	-50	50	- 50	50	- 50	50	μΑ	
CI	Input Capacitance	Test Frequency = 1.0	MHz		5		5	_	5	DF	
Co	Output Capacitance	T _A = 25°C, All pins a	t OV, $V_{CC} = 5V$		6		6		6	1 ^{pr}	
		May Van	T _A = 70°C		155		105		135	ľ	
Icc .	V _{CC} Operating	Max V _{CC} CS ≤ V _{II}	$T_A = 0^{\circ}C$		180		125		160	mA	
	Supply Current	Output Öpen	T _A = ~55°C		180		N/A		180		
ISB	Automatic CS Power	Max V _{CC} , ( <del>CS</del> ≥	$T_A = 0$ to 70°C		30		15		20	mA	
·30	Down Current	VIH) (Note 3)	TA = -55 to+ 125°C		30		N/A		30	1	

### Notes:


- Test conditions assume signal transition times of 10ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified IoL/IOH and 30pF load capacitance. Output timing reference is 1.5V for 2147-35 and 0.8/2.0V for -45, -55 and -70 parts.
- 2. The internal write time of the memory is defined by the overlap of  $\overline{CS}$  low and  $\overline{WE}$  low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 3. A pull up resistor to  $V_{CC}$  on the  $\overline{CS}$  input is required to keep the device deselected during  $V_{CC}$  power up. Otherwise ISB will exceed values given.

- 4. The operating ambient temperature range is guaranteed with transverse air flow of 400 linear feet per minute.
- 5. Chip deselected greater than 55ns prior to selection.
- 6. chip deselected less than 55ns prior to selection.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices. Transition is measured ±500mV from steady state voltage with specified loading in Figure 2.
- 8. WE is high for read cycle.
- 9. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- 10. Address valid prior to or coincident with CS transition low.

### **DC OPERATING CHARACTERISTICS**




Am2147




### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

tracs1 tAA tACS1 tACS2 tLZ tAZ tOH tPD tPU o Cycle	Description Address Valid to Address Do No (Read Cycle Time) Address Valid to Data Out Valid (Address Access Time) Chip Select Low to Data Out Ou Chip Select Low to Data Out O Chip Select High to Data Out O Address Unknown to Data Out C Chip Select High Power Down D Chip Select Low to Power Up D	Delay Note 5 Note 6 n (Note 7) ff (Note 7) Jnknown Time	Min 35 5 0	Max 35 35 35	45	Max 45 45	<b>Min</b> 55	<b>Max</b> 55	<b>Min</b> 70	<b>Max</b> 70 70	Units ns ns
tRC tAA tACS1 tACS2 tLZ tHZ tHZ tOH tPD tPU	(Read Cycle Time) Address Valid to Data Out Valid (Address Access Time) Chip Select Low to Data Out Valid Chip Select Low to Data Out O Chip Select High to Data Out O Address Unknown to Data Out I Chip Select High Power Down D	Delay Note 5 Note 6 n (Note 7) ff (Note 7) Jnknown Time	5	35	45	45	55		70		
tAA tACS1 tACS2 tLZ tHZ tHZ tOH tPD tPU	(Read Cycle Time) Address Valid to Data Out Valid (Address Access Time) Chip Select Low to Data Out Valid Chip Select Low to Data Out O Chip Select High to Data Out O Address Unknown to Data Out I Chip Select High Power Down D	Delay Note 5 Note 6 n (Note 7) ff (Note 7) Jnknown Time	5	35	45	45	55		70		
tACS1 tACS2 tLZ tHZ tHZ tOH tPD tPU	(Address Access Time) Chip Select Low to Data Out Valid Chip Select Low to Data Out Or Chip Select High to Data Out O Address Unknown to Data Out O Chip Select High Power Down D	Note 5 Note 6 n (Note 7) ff (Note 7) Jnknown Time		35		45					ns
tACS2 tLZ tHZ tOH tPD tPU	Out Valid Chip Select Low to Data Out Or Chip Select High to Data Out O Address Unknown to Data Out U Chip Select High Power Down D	Note 6 n (Note 7) ff (Note 7) Jnknown Time						55		70	
tLZ tHZ tOH tPD tPU	Chip Select Low to Data Out Or Chip Select High to Data Out O Address Unknown to Data Out I Chip Select High Power Down D	n (Note 7) ff (Note 7) Jnknown Time		35	1 1					70	<del>ns</del>
tHZ tOH tPD tPU	Chip Select High to Data Out O Address Unknown to Data Out I Chip Select High Power Down D	ff (Note 7) Unknown Time				45		65		80	1.5
toн tpD tpu	Address Unknown to Data Out I Chip Select High Power Down D	Jnknown Time	0		5(10*)		10		10		ns
tPD tPU	Chip Select High Power Down D			30	0	30	0	30	0	40	ns
tpu			5		5		5		5		ńs
	Chip Select Low to Power Up D	Delay		20		20		20		30	ns
a Cycle	tpu Chip Select Low to Power Up Delay		0		0		0		0		ns
twc	Address Valid to Address Do Not Care (Write Cycle Time)		35		45		55		70		、 ns
twp	Write Enable Low to Write Enable High (Note 2)		20		25		25		40		ns
twn	Write Enable High to Address		0		0		10		15		ns
twz	Write Enable Low to Output in H	ligh Z (Note 6)	0	20	0	25	0	25	0	35	ns
tow	Data In Valid to Write Enable Hi	igh	20		25		25		30		ns
tрн	Data Hold Time		10		10		10		10		ns
tas	Address Valid to Write Enable L	ow	0		0		0		0		ns
tcw	Chip Select Low to Write Enable	High (Note 2)	35		45		45		55		ns
tow	Write Enable High to Output in I	Low Z (Note 6)	0		0		0		0		ns
taw	Address Valid to End of Write		35		45		45		55		ns
ary version	n only.										
		SWITCHIN	G WA	VEFC	RMS						
	RE	AD CYCLE	NO.	1 (No	tes 8,	9)					
1	AWZ DW ADH AS CW CW OW	WZ Write Enable Low to Output in H DW Data In Valid to Write Enable H TDH Data Hold Time tas Address Valid to Write Enable L tag Chip Select Low to Write Enable DW Write Enable High to Output in Address Valid to End of Write y version only.	Wz       Write Enable Low to Output in High Z (Note 6)         OW       Data In Valid to Write Enable High         ToH       Data Hold Time         tas       Address Valid to Write Enable Low         taw       Chip Select Low to Write Enable High (Note 2)         OW       Write Enable High to Output in Low Z (Note 6)         taw       Address Valid to End of Write         y version only.       SWITCHIN	Wz       Write Enable Low to Output in High Z (Note 6)       0         OW       Data In Valid to Write Enable High       20         tpH       Data Hold Time       10         tas       Address Valid to Write Enable Low       0         tcw       Chip Select Low to Write Enable High (Note 2)       35         ow       Write Enable High to Output in Low Z (Note 6)       0         taw       Address Valid to End of Write       35         y version only.       SWITCHING WA	Wz       Write Enable Low to Output in High Z (Note 6)       0       20         DW       Data In Valid to Write Enable High       20       20         DH       Data Hold Time       10       10         tas       Address Valid to Write Enable Low       0       0         tag       Chip Select Low to Write Enable High (Note 2)       35       0         OW       Write Enable High to Output in Low Z (Note 6)       0       0         taw       Address Valid to End of Write       35       35         oy version only.       SWITCHING WAVEFO	Wite Enable Low to Output in High Z (Note 6)       0       20       0         WZ       Write Enable Low to Output in High Z (Note 6)       0       20       0         Op       Data In Valid to Write Enable High       20       25       25         DH       Data Hold Time       10       10       10         tAs       Address Valid to Write Enable Low       0       0       0         tcw       Chip Select Low to Write Enable High (Note 2)       35       45         ow       Write Enable High to Output in Low Z (Note 6)       0       0         taw       Address Valid to End of Write       35       45         y version only.       SWITCHING WAVEFORMS	Wz     Write Enable Low to Output in High Z (Note 6)     0     20     0     25       DW     Data In Valid to Write Enable High     20     25     25       DH     Data Hold Time     10     10       tAS     Address Valid to Write Enable Low     0     0       tGW     Chip Select Low to Write Enable High (Note 2)     35     45       OW     Write Enable High to Output in Low Z (Note 6)     0     0       tAW     Address Valid to End of Write     35     45	Wz       Write Enable Low to Output in High Z (Note 6)       0       20       0       25       0         Dow       Data In Valid to Write Enable High       20       25       25       25         DpH       Data Hold Time       10       10       10       10         tAs       Address Valid to Write Enable Low       0       0       0       0         tGw       Chip Select Low to Write Enable High (Note 2)       35       45       45         OW       Write Enable High to Output in Low Z (Note 6)       0       0       0         Address Valid to End of Write       35       45       45         ow version only.       SWITCHING WAVEFORMS	Wite Enable Low to Output in High Z (Note 6)       0       20       0       25       0       25         WZ       Data In Valid to Write Enable High       20       25       25       25         DpH       Data Hold Time       10       10       10       10         tAs       Address Valid to Write Enable Low       0       0       0       0         tGW       Chip Select Low to Write Enable High (Note 2)       35       45       45         OW       Write Enable High to Output in Low Z (Note 6)       0       0       0         tAw       Address Valid to End of Write       35       45       45         y version only.       SWITCHING WAVEFORMS       SWITCHING WAVEFORMS	WZWrite Enable Low to Output in High Z (Note 6)0200250250DWData In Valid to Write Enable High2025252530DpHData Hold Time1010101010tAsAddress Valid to Write Enable Low00000tGWChip Select Low to Write Enable High (Note 2)35454555OWWrite Enable High to Output in Low Z (Note 6)0000Address Valid to End of Write35454555y version only.SWITCHING WAVEFORMSSWITCHING WAVEFORMS	Wite Enable Low to Output in High Z (Note 6)       0       20       0       25       0       25       0       35         Ow       Data In Valid to Write Enable High       20       25       25       30       10         IpH       Data Hold Time       10       10       10       10       10       10         tds       Address Valid to Write Enable Low       0       0       0       0       0         tdw       Chip Select Low to Write Enable High (Note 2)       35       45       45       55         ow       Write Enable High to Output in Low Z (Note 6)       0       0       0       0         tdw       Address Valid to End of Write       35       45       45       55         ow       Write Enable High to Output in Low Z (Note 6)       0       0       0       0         tdw       Address Valid to End of Write       35       45       45       55       55         oy version only.       SWITCHING WAVEFORMS       SWITCHING WAVEFORMS       55       55       55



Am2147

4-11



## Am2148/49

1024 x 4 Static RAM

### DISTINCTIVE CHARACTERISTICS

- High speed access times as fast as 35ns
- Fully static storage and interface circuitry
- Automatic power-down when deselected (Am2148)
- TTL compatible interface levels

- Low power dissipation
   Am2148: 990mW active, 165mW power down
  - Am21L48: 688mW active, 100mW power down
- High output drive

- Up to seven standard TTL loads


### **GENERAL DESCRIPTION**

The Am2148 and Am2149 are high performance, static, N-Channel, read/write, random access memories, organized as 1024 x 4. Operation is from a single 5V supply, and all input/output levels are identical to standard TTL specifications. The Am2148 and Am2149 are the same except that the Am2148 offers an automatic  $\overline{CS}$  power down feature.

The Am2148 remains in a low-power standby mode as long as  $\overline{\text{CS}}$  remains high, thus reducing its power requirements.

The Am2148 power decreases from 990mW to 165mW in the standby mode. The  $\overline{\text{CS}}$  input does not affect the power dissipation of the Am2149.

Data readout is not destructive and has the same polarity as data input.  $\overline{CS}$  provides for easy selection of an individual package when the outputs are OR-tied.



*Am2148 and Am21L48 only.

-55 to +125°C

ICCMax (mA)

ISB* Max (mA)

N/A

N/A

180

30

-

N/A

N/A

N/A

N/A

180


30


N/A

N/A

180

30





### ABSOLUTE MAXIMUM RATINGS

### OPERATING RANGES

Am2148/49

Storage Temperature	65°C to +150°C
Ambient Temperature with	
Power Applied	55°C to +125°C
Supply Voltage	0.5V to +7.0V
Signal Voltages with	
respect to ground	3.5V to +7.0V
Power Description	1.2W
DC Output Current	20mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

Commercial (C) Devices Temperature	
Military (M) Devices Temperature	

### DC CHARACTERISTICS over operating range unless otherwise specified

			Star	dard	Low			
Symbol	Parameter	Test Conditions	Min	Max	Min	Max	Units	
ЮН	Output High Current	V _{OH} = 2.4V	V _{CC} = 4.5V	-4		-4		mA
1	Output Law Current	N	T _A = 70°C	8		8		
IOL .	L Output Low Current	V _{OL} = 0.4V	T _A = 125°C	8		N/A		mA
VIH	Input High Voltage	•		2.0	6.0	2.0	6.0	Volts
VIL	Input Low Voltage			-3.0	0.8	-3.0	0.8	Volts
IIX	Input Load Current	$V_{SS} \leq V_I \leq V_{CC}$			10		10	μA
loz	Output Leakage Current	GND ≤ V _O ≤ V _{CC} Output Disabled	$T_A = -55 \text{ to} + 125^{\circ}\text{C}$	-50	50	-50	50	μA
CI	Input Capacitance	Test Frequency = 1.0 MH	Iz		5		5	ρF
CI/O	Input/Output Capacitance	t/Output Capacitance $T_A = 25^{\circ}C$ , All Pins at 0V, $V_{CC} = 5V$ (Note 12)			7		7	μ.
lcc	V _{CC} Operating	Max V _{CC} , CS ≤ V _{IL}	$\leq V_{IL}$ T _A = 0 to+ 70°C		180		125	mA
.00	Supply Current Output Open	Output Open	T _A = -55 to+125°C		180		N/A	
ISB	Automatic CS Power	Max V _{CC} , (ĈŠ≥V _{IH} )	$T_A = 0$ to+70°C		30		20	mA
.50	Down Current	(03 = VIH)	T _A = -55 to+ 125°C		30		N/A	
IPO	Peak Power-On Current	Max V _{CC} , (CS ≥ V _{IH} )	$T_A = 0$ to+70°C		50		30	mA
.10		(Note 3)	T _A = -55 to+ 125°C		50		N/A	
los	Output Short Circuit	GND ≤ V _O ≤ V _{CC}	$T_{A} = 0 \text{ to} + 70^{\circ}\text{C}$		±275		±275	mA
.03	Current		TA = -55 to+ 125°C		±350		±350	1

Notes:


- Test conditions assume signal transition times of 10ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30pF load capacitance. Output timing reference is 1.5V.
- The internal write time of the memory is defined by the overlap of CS low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- A pull up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power up. Otherwise I_{PO} will exceed values given (Am2148 only).
- 4. The operating ambient temperature range is guaranteed with transverse air flow of 400 linear feet per minute.


- 5. Chip deselected greater than 55ns prior to selection.
- 6. Chip deselected less than 55ns prior to selection.
- 7. At any given temperature and voltage condition,  $t_{HZ}$  is less than  $t_{LZ}$  for all devices. Transition is measured  $\pm$ 500mV from steady state voltage with specified loading in Figure 2. These parameters are sampled and not 100% tested.
- 8. WE is high for read cycle.
- 9. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- 10. Address valid prior to or coincident with CS transition low.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 12. This parameter is sampled and not 100% tested.

4


### DC OPERATING CHARACTERISTICS

### Supply Current Versus Supply Voltage







Output Source Current Versus Output Voltage




Normalized Access Time Versus Supply Voltage




Normalized Access Time Versus Ambient Temperature





Output Sink Current Versus Output Voltage



Typical Power-On Current Versus Power Supply









Access Time Change


Versus Output Loading





### SWITCHING TEST CIRCUITS







· · ·--

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				Am2148/9-35		Am2148/9-45 Am21L48/9-45			18/9-55 48/9-55		18/9-70 48/9-70		
No.	Symbol	Description		Min	Max	Min	Max	Min	Max	Min	Max	Unit	
R	ead Cycle												
1	tRC	Address Valid to Address Do Not ( Time (Read Cycle Time)	Care	35		45		55		70		ns	
2	taa	Address Valid to Data Out Valid Delay (Address Access Time)			35		45		55		70	ns	
3	tACS1	Chip Select Low to Data Out	Note 5		35	1	45		55		70	ns	
4	tACS2	Valid (Am2148 only)	Note 6		45		55		65		80	I IIS	
5	tACS	Chip Select Low to Data Out Valid (Am2149 only)			15		20		25		30	ns	
6	t	Chip Select Low to	Am2148	10		10		10		10		ns	
0	tLZ Data Out	·12	LZ Data Out On (Note 7)	Am2149	5		5		5		5		115
7	tHZ	Chip Select High to Data Out Off (Note 7) Address Unknown to Data Out Unknown Time		0	20	0	20	0	20	0	20	ns	
8	tон			0		5		5		5		ns	
9	tPD	Chip Select High to Power Down Delay	Am2148		30		30		30		30	ns	
10	tPU	Chip Select Low to Power Up Delay	Am2148	0		0		0		0		ns	
W	rite Cycle												
11	twc	Address Valid to Address Do Not Care (Write Cycle Time)		35		45		55		70		ns	
12	twp	Write Enable Low to Write Enable 2)	High (Note	30		35		40		50		ns	
13	twn	Write Enable High to Address		5		5		5		5		ns	
14	twz	Write Enable Low to Output in Hig (Note 7)	h Z	0	10	0	15	0	20	0	25	ns	
15	tDW	Data In Valid to Write Enable High		20		20		20		25		ns	
16	t _{DH}	Data Hold Time		0		0		0		0		ns	
17	tAS	Address Valid to Write Enable Low		0		0		0		0		ns	
18	tcw	Chip Select Low to Write Enable H (Note 2)	ligh	30		40		50		65		ns	
19	tow	Write Enable High to Output in Lov (Note 7)	v Z	0		0		0		0		ns	
20	taw	Address Valid to End of Write		30		40		50		65		ns	

Am2148/49





Note: If CS goes high simultaneously with WE high, the output remains in a high impedance state.

## Am2167

16,384 x 1 Static RAM

### DISTINCTIVE CHARACTERISTICS

- High speed access times as fast as 35ns maximum
- Automatic power down when deselected
- Low power dissipation
  - Am2167: 660mW active, 110mW power down

High output drive


- Up to seven standard TTL loads or six Schottky TTL loads
- TTL compatible interface levels
- No power-on current surge

### GENERAL DESCRIPTION

The Am2167 is a high performance, 16,384-bit, static, read/write, random access memory. It is organized as 16,384 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to six standard Schottky TTL loads or up to seven standard TTL loads.


Only a single +5 volt power supply is required. When deselected ( $\overline{CE} \ge V_{IH}$ ), the Am2167 automatically enters a power-down mode which reduces power dissipation by 80%.

Data In and Data Out use separate pins and are the same polarity allowing them to be connected together for operation in a common data bus environment. Data Out is a three-state output allowing similar devices to be wire-OR'd together.



### PRODUCT SELECTOR GUIDE


Part Number	Am2167-35	Am2167-45	Am2167-55	Am2167-70
Maximum Access Time (ns)	35	45	55	70
Maximum Active Current (mA)	120	120 (160 mil)	120 (160 mil)	120 (160 mil)
Maximum Standby Current (mA)	20	20 (30 mil)	20 (30 mil)	20 (30 mil)
Full Military Operating Range Version	No	Yes	Yes	Yes







Address Designators								
External	Internal							
Ao	A ₁							
A1	A ₆							
A2	A ₂							
A ₃	A5							
A4	A ₃							
A5	Ao							
A ₆	A4							
A7	A ₁₃							
A ₈	A10							
Ag	A ₆							
A10	A11							
A ₁₁	Ag							
A12	A ₁₂							
A ₁₃	A7							



. ...

DIE SIZE: 0.121 x 0.249

PC, DC

PC, DC


PC, DC,

DM, DMB

DM, DMB

PC, DC DM, DMB

### Figure 3. Bit Mapping Information



ORDERING INFOR	MATION
	Valid Combinations
n-in Option	Am2167-35 PC, DC

03211D

Δ

Am2167

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C	
Ambient Temperature with	
Power Applied55°C to +125°C	
Supply Voltage0.5V to +7.0V	
Signal Voltages with	
respect to ground3.0V to +7.0V	
Power Description 1.0W	
DC Output Current 10mA	
•	

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

### **OPERATING RANGES**

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.5V to + 5.5V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits	over which the functional-
ity of the device is guaranteed.	


### DC CHARACTERISTICS over operating range unless otherwise specified

				Am2167-35		Am21 Am21 Am21		
Symbol	Parameter	Test Conditions	Test Conditions				Max	Units
ЮН	Output High Current	V _{OH} = 2.4V	V _{CC} = 4.5V	-4		-4	[	mA
1-	Output Low Current	V	COM'L	16		16		
IOL	Output Low Current	$V_{OL} = 0.4V$	VOL - 0.4V MIL					mA
VIH	Input High Voltage						6.0	Volts
VIL	Input Low Voltage		· · · · · · · · · · · · · · · · · · ·				0.8	Volts
1IX	Input Load Current	V _{SS} < V _I < V _{CC}			10		10	μA
loz	Output Leakage Current	GND ≤ V _O ≤ V _{CC} Output Disabled		- 50	50	-50	50	μΑ
C ₁	Input Capacitance	Test Frequency = 1.0 MHz			5		5	pF
Co	Output Capacitance	T _A = 25°C, All pins at 0V, V	V _{CC} = 5V		6		6	
lcc	V _{CC} Operating	Max V _{CC} , CE ≤ V _{IL}	COM'L		120		120	mA
·~~	Supply Current Output Open		MIL		N/A		160	1
ISB	Automatic CE Power	MAX V _{CC} , (CE $\geq$ V _{IH} )	COM'L		20		20	mA
.20	Down Current	(Note 3)	MIL		N/A		30	1 "^

Notes:

- Test conditions assume signal transition times of 5ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30pF load capacitance. Output timing reference is 1.5V.
- 2. The internal write time of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 3. A pull-up resistor to V_{CC} on the  $\overline{CE}$  input is required to keep the device deselected during V_{CC} power up. Otherwise I_{SB} will exceed values given.


- 4. The operating ambient temperature range is guaranteed with transverse air flow of 400 linear feet per minute.
- 5. The device must be selected during the previous cycle. Otherwise  $t_{AA}$  and  $t_{RC}$  are equivalent to  $t_{ACS}$ .
- 6. At any given temperature and voltage condition,  $t_{HZ}$  is less than  $t_{LZ}$  for all devices. Transition is measured  $\pm$ 500mV from steady state voltage with load specified in Figure 2 for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{OW}$  and  $t_{WZ}$ .
- 7. WE is high for read cycle.
- 8. Address valid prior to or coincident with CE transition low.



03211D

Am2167


### SWITCHING TEST CIRCUITS



### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				67-35	Am21	67-45	Am21	67-55	5 Am2167-70		
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
Re	ead Cycle										
1	^t RC	Address Valid to Address Do Not Care Time (Read Cycle Time) (Note 5)	30		40		50		70		ns
2	taa	Address Valid to Data Out Valid Delay (Address Access Time) (Note 5)		30		40		50		70	ns
3	tACS	Chip Enable Low to Data Out Valid (Chip Enable Access Time)		35		45		55		70	ns
4	tLZ	Chip Enable Low to Data Out On (Note 6)	5		5		5		5		ns
5	tHZ	Chip Enable High to Data Out Off (Note 6)	0	20	0	25	0	30	0	40	ns
6	tон	Address Unknown to Data Out Unknown Time	5		5		5 -		5	[	ns
7	tPD	Chip Enable High to Power Down Delay		25		30		30		55	ns
8	tpu	Chip Enable Low to Power Up Delay	0		0		0		0		ns
W	rite Cycle										
9	twc	Address Valid to Address Do Not Care (Write Cycle Time)	30	[ • .	40		50	l	70		ns
10	twp	Write Enable Low to Write Enable High (Note 2)	20		20		25 ·		40		ns
11	twn	Write Enable High to Address	0		0		0		0		ns
12	twz	Write Enable Low to Output in High Z (Note 6)	0	20	0	20	0	25	0	35	ns
13	tow	Data In Valid to Write Enable High	15		15		20		30		ns
14	t _{DH}	Data Hold Time	5		5		5		5		ns
15	tas	Address Valid to Write Enable Low	5		5		5		5	1	ns
16	tcw	Chip Enable Low to Write Enable High (Note 2)	30		40		50		55		ns
17	tow	Write Enable High to Output in Low Z (Note 6)	0		0		0		0		ns
18	taw	Address Valid to End of Write	30		40		50		70		ns
		SWITCHIN READ CYCLE				, 7)					
	ADDRESS	,	IRC	· 				<u></u>			
			1				^	·		······································	
	DATA OUT										

WF000460



### Am9016

16,384 x 1 Dynamic RAM

### **DISTINCTIVE CHARACTERISTICS**

- Replacement for MK4116
- High-speed operation 150ns access, 320ns cycle (COM'L); 200ns access, 375ns cycle (MIL)
- Three-state output


- RAS only, RMW and Page mode clocking options .
- 128 cycle refreshing
- Unlatched data output


### **GENERAL DESCRIPTION**

The Am9016 is a high-speed, 16K-bit, dynamic, read/write random access memory. It is organized as 16,384 words by 1 bit per word and is packaged in a standard 16-pin DIP or 18-pin leadless chip carrier. The basic memory element is a single transistor cell that stores charge on a small capacitor. This mechanism requires periodic refreshing of the memory cells to maintain stored information.

All input signals, including the two clocks, are TTL compatible. The Row Address Strobe (RAS) loads the row address and the Column Address Strobe (CAS) loads the column address. The row and column address signals share seven input lines. Active cycles are initiated when  $\overrightarrow{\text{RAS}}$  goes low, and standby mode is entered when  $\overrightarrow{\text{RAS}}$  goes high. In addition to normal read and write cycles, other types of operations are available to improve versatility, performance and power dissipation.

The 3-state output buffer turns on when the column access time has elapsed and turns off after  $\overline{CAS}$  goes high. Input and output data are the same polarity.





# Am9016

### APPLICATION INFORMATION

The Am9016 electrical connections are such that if power is applied with the device installed upside down it will be permanently damaged. Precautions should be taken to avoid this mishap.

### OPERATING CYCLES

Random read operations from any location hold the  $\overline{\text{WE}}$  line high and follow this sequence of events:

- 1. The row address is applied to the address inputs and  $\overline{\text{RAS}}$  is switched low.
- 2. After the row address hold time has elapsed, the column address is applied to the address inputs and  $\overline{\text{CAS}}$  is switched low.
- 3. Following the access time, the output will turn on and valid read data will be present. The data will remain valid as long as  $\overline{CAS}$  is low.
- CAS and RAS are then switched high to end the operation. A new cycle cannot begin until the precharge period has elapsed.

Random write operations follow the same sequence of events, except that the  $\overline{WE}$  line is low for some portion of the cycle. If the data to be written is available early in the cycle, it will usually be convenient to simply have  $\overline{WE}$  low for the whole write operation.

Sequential Read and Write operations at the same location can be designed to save time because re-addressing is not necessary. A read/write cycle holds  $\overline{WE}$  high until a valid read is established and then strobes new data in with the falling edge of  $\overline{WE}$ .

After the power is first applied to the device, the internal circuit requires execution of at least eight initialization cycles which exercise RAS before valid memory accesses are begun.

### ADDRESSING

14 address bits are required to select one location out of the 16,384 cells in the memory. Two groups of 7 bits each are multiplexed onto the 7 address lines and latched into the internal address registers. Two negative-going external clocks are used to control the multiplexing. The Row Address Strobe (RAS) enters the row address bits and the Column Address Strobe (CAS) enters the column address bits.

When RAS is inactive, the memory enters its low power standby mode. Once the row address has been latched, it need not be changed for successive operations within the same row, allowing high-speed page-mode operations.

Page-mode operations first establish the row address and then maintain  $\overline{\text{RAS}}$  low while  $\overline{\text{CAS}}$  is repetitively cycled and designated operations are performed. Any column address within the selected row may be accessed in any sequence. The maximum time that  $\overline{\text{RAS}}$  can remain low is the factor limiting the number of page-mode operations that can be performed.

Multiplexed addressing does not introduce extra delays in the access path. By inserting the row address first and the column

address second, the memory takes advantage of the fact that the delay path through the memory is shorter for column addresses. The column address does not propagate through the cell matrix as the row address does and it can therefore arrive somewhat later than the row address without impacting the access time.

#### REFRESH

The Am9016 is a dynamic memory and each cell must be refreshed at least once every refresh interval in order to maintain the cell contents. Any operation that accesses a row serves to refresh all 128 cells in the row. Thus the refresh requirement is met by accessing all 128 rows at least once every refresh interval. This may be accomplished, in some applications, in the course of performing normal operations. Alternatively, special refresh operations may be initiated. These special operations could be simply additional conventional accesses or they could be "FAS-only" cycles. Since only the rows need to be addressed, CAS may be held high while RAS is cycled and the appropriate row addresses are input. Power required for refreshing is minimized and simplified control circuitry will often be possible.

### DATA INPUT/OUTPUT

Data is written into a selected cell by the combination of  $\overline{WE}$ and  $\overline{CAS}$  while  $\overline{RAS}$  is low. The later negative transition of  $\overline{WE}$ or  $\overline{CAS}$  strobes the data into the internal register. In a write cycle, if the  $\overline{WE}$  input is brought low prior to  $\overline{CAS}$ , the data is strobed by  $\overline{CAS}$ , and the set-up and hold times are referenced to  $\overline{CAS}$ . If the cycle is a read/write cycle then the data set-up and hold times are referenced to the negative edge of  $\overline{WE}$ .

In the read cycle the data is read by maintaining  $\overline{WE}$  in the high state throughout the portion of the memory cycle in which  $\overline{CAS}$  is low. The selected valid data will appear at the output within the specified access time.

### DATA OUTPUT CONTROL


Any time  $\overline{CAS}$  is high the data output will be off (after tOFF). The output contains either one or zero during read cycle after the access time has elapsed. Data remains valid from the access time until  $\overline{CAS}$  is returned to the high state. The output data is the same polarity as the input data.

The user can control the output state during write operations by controlling the placement of the  $\overline{WE}$  signal. In the "early write" cycle (see note 9) the output is at a high impedance state throughout the entire cycle.

### POWER CONSIDERATIONS

 $\overline{\text{RAS}}$  and/or  $\overline{\text{CAS}}$  can be decoded and used as a chip select signal for the Am9016 but overall system power is minimized if  $\overline{\text{RAS}}$  is used for this purpose. The devices which do not receive  $\overline{\text{RAS}}$  will be in low power standby mode regardless of the state of  $\overline{\text{CAS}}$ .

At all times the Absolute Maximum Rating Conditions must be observed. During power supply sequencing VBB should never be more positive than VSS when power is applied to VDD.



### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature( Ambient Temperature with	65°C to +150°C
Power Applied	-55°C to +85°C
Voltage on any pin with	
respect to VBB	0.5V to +20V
Positive Supply Voltages with	
respect to ground	1.0V to +15.0V
DC Layout Voltage	
V _{BB} - V _{SS} Differentials given	
V _{DD} - V _{SS} >0V	0W
Power Dissipation	
Short Circuit Output Current	
	· · · ·


The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.


### **OPERATING RANGES**

Commercial (C) Devices Temperature
V _{CC} +4.5V to +5.5V
Negative Supply Voltage VBB4.5V to -5.5V
Extended (L) Devices
Temperature55°C to +85°C
Positive Supply Voltage VDD + 10.8V to + 13.2V
V _{CC} + 4.5V to + 5.5V
Negative Supply Voltage VBB4.5V to -5.5V
Operating ranges define those limits over which the functional- ity of the device is guaranteed.


### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
VOH	Output HIGH Voltage	I _{OH} = -5.0mA		2.4	1 - 1 - E	Vcc	Volts
Vol	Output LOW Voltage	I _{OL} = 4.2mA		VSS		0.40	Volts
VIH	Input HIGH Voltage for Address, Data In		2.4	1. A. A.	7.0	Volts	
VIHC	Input HIGH Voltage for CAS, RAS, WE	•		2.7		7.0	Volts
VIL	Input LOW Voltage			-1.0		0.80	Volts
IIX	Input Load Current	V _{SS} ≤ V ₁ ≤ 7V		-10		10	μA
loz	Output Leakage Current	V _{SS} ≤ V _O ≤ V _{CC} , Output OFF		-10		10	μA
lcc	V _{CC} Supply Current	Output OFF (Note 4)		-10		10	μA
	Supply Current, Average	Standby, RAS ≥ VIHC	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$			100	
laa		Stanuby, HAS = VIHC	$-55^{\circ}C \leq T_A \leq +85^{\circ}C$			200	
IBB		Operating, Minimum	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$			200	μΑ
	·	Cycle Time	$-55^{\circ}C \leq T_A \leq +85^{\circ}C$			400	
		RAS Cycling, CAS Cycling, I Cycle Times, Operating IDD			35		
	VDD Supply Current	RAS ≤ VIL, CAS Cycling, Mi Cycle Times, Page Mode ID			27		
IDD	Average	RAS Cycling, CAS ≥ VIHC, M Cycle Times, RAS Only Ref	Minimum resh I _{DD3}			27	mA
	1	RAS ≤ VIHC	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$			1.5	
		Standby IDD2	-55°C ≤ T _A ≤ +85°C			2.25	· · ·
C ₁	Input Capacitance	Inputs at 0V, f = 1MHz,	RAS, CAS, WE			10	
		Nominal Supply Voltages	Address, Data In			5.0	pF
Co	Output Capacitance	Output OFF		1		7.0	





4-32



Am9016

# Am9016

				Am9	016C	Am9	016D	Am9	016E	Am9	016F	
No.	Symbol	Description		Min	Max	Min	Max	Min	Max	Min	Max	Units
1	tan	RAS LOW to Column	Address Hold Time	200		160		120		95	1	ns
2	tASC	Column Address	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$	-10		- 10		-10		-10		ns
-	430	Setup Time	-55°C ≤ T _A ≤ +85°C	0		0		0		NA		ns
3	tASR	Row Address Setup	lime	0		0		0		0		ns
4	tCAC	Access Time from C	AS (Note 6)		185		165		135		100	ns
5	tCAH	CAS LOW to Column	Address Hold Time	85		75		55		45		ns
6	tCAS	CAS Pulse Width	$0^{\circ}C \leq T_A \leq +70^{\circ}C$	185	10,000	165	10,000	135	10,000	100	10,000	ns
Ŭ	-CAS	CAO T dise Width	-55°C ≤ T _A ≤ +85°C	185	5000	165	5000	135	5000	NA	NA	ns
7	tCP	Page Mode CAS Pre	charge Time	100		100		80		60		ns
8	tCRP	CAS to RAS	0°C ≤ T _A ≤ + 70°C	-20		-20		-20		-20		ns
	-011	Precharge Time	-55°C ≤ T _A ≤ +85°C	0		0		0		NA		ns
9	tCSH	CAS Hold Time		300		250		200		150		ns
10	tCWD	CAS LOW to WE LOW Delay (Note 9)		145		125		95		70		ns
11	tCWL	WE LOW to CAS HIC	GH Setup Time	100		85		70		50		пs
12	tон	CAS LOW or WE LOW to Data In Valid Hold Time (Note 7)		85		75		55		45		ns
13	t _{DHR}	RAS LOW to Data In	Valid Hold Time	200		160		120		95		ns
14	t _{DS}	Data in Stable to CAS LOW or WE LOW Setup Time (Note 7)		0		0		0		0		ns
15	tOFF	CAS HIGH to Output OFF Delay		0	60	0	· 60	0	50	0	40	ns
16	tPC	Page Mode Cycle Time		295		275		225		170		ns
17	tRAC	Access Time from RAS (Note 6)		1	300		250		200		150	ns
18	tRAH	RAS LOW to Row Address Hold Time		45		35		25		20		ns
10		RAS Pulse Width	$0^{\circ}C \leq T_A \leq +70^{\circ}C$	300	10,000	250	10,000	200	10,000	150	10,000	ns
19	^t RAS	HAS PUISE WILLIN	-55°C ≤ T _A ≤ + 85°C	300	5000	250	5000	200	5000	NA	NA	ns
20	tRC	Random Read or Wri	te Cycle Time	460		410		375		320		ns
21	tRCD	RAS LOW to CAS LO	OW Delay (Note 6)	35	115	35	85	25	65	20	50	ns
22	t _{RCH}	Read Hold Time		0		0		0		0		ns
23	tRCS	Read Setup Time		0		0		0		0		ns
24	tREF	Refresh Interval			2		2		2	_	2	ms
25	tRMW	Read Modify Write C	ycle Time	600		500		405		320		ns
				Am9	016C	Am9	016D	Am9	016E	Am9	016F	
No.	Symbol	Description		Min	Max	Min	Max	Min	Max	Min	Max	Unit
26	t _{RP}	RAS Precharge Time		150		150		120		100		ns
27	tRSH	CAS LOW to RAS H	IGH Delay	185		165		135		100		ns
28	tRWC	Read/Write Cycle Tin		525		425		375		320		пs
29	tRWD	RAS LOW to WE LO	W Delay (Note 9)	260		210		160		120		ns
30	^t RWL	WE LOW to RAS HIG	GH Setup Time	100		85		70		50		ns
31	tŢ	Transition Time		3	50	3	50	3	50	3	35	ns
32	twch	Write Hold Time		85		75		55		45		ns
33	twcR	RAS LOW to Write H	lold Time	200		160		120		95		ns
		WE LOW to CAS LOW	0°C ≤ T _A ≤ + 70°C	-20		-20		-20		-20		
34	twcs	Setup Time (Note 9)	-55°C ≤ T _A ≤ +85°C	0		0		0		NA		ns
	(Note 9)											

Notes:

- 1. All voltages referenced to VSS.
- 2. Signal transition times are assumed to be 5ns. Transition times are measured between specified high and low logic levels.
- 3. Timing reference levels for both input and output signals are the specified worst-case logic levels.
- 4. V_{CC} is used in the output buffer only. I_{CC} will therefore depend only on leakage current and output loading. When the output is ON and at a logic high level, V_{CC} is connected to the Data Out pin through an equivalent resistance of approximately 135Ω. In standby mode V_{CC}


may be reduced to zero without affecting stored data or refresh operations.

- 5. Output loading is two standard TTL loads plus 100pF capacitance.
- 6. Both RAS and CAS must be low read data. Access timing will depend on the relative positions of their falling edges. When t_{RCD} is less than the maximum value shown, access time depends on RAS and tRAC governs. When t_{RCD} is more than the maximum value shown access time depends on  $\overline{CAS}$  and  $t_{CAC}$  governs. The maximum value listed for t_{RCD} is shown for reference purposes only and does not restrict operation of the part.


### SWITCHING CHARACTERISTICS (Cont.)


- Timing reference points for data input setup and hold times will depend on what type of write cycle is being performed and will be the later falling edge of CAS or WE.
- At least eight initialization cycles that exercise RAS should be performed after power-up and before valid operations are begun.
- 9. The t_{WCS}, t_{RWD} and t_{CWD} parameters are shown for reference purposes only and do not restrict the operating


flexibility of the part. When the falling edge of  $\overline{WE}$  follows the falling edge of  $\overline{CAS}$  by at most  $t_{WCS}$ , the data output buffer will remain off for the whole cycle and an "early write" cycle is defined. When the falling edge of  $\overline{WE}$ follows the falling edges of RAS and CAS by at least tRWD and tCWD respectively, the Data Out from the addressed cell will be valid at the access time and a "read/write" cycle is defined. The falling edge of  $\overline{WE}$ may also occur at intermediate positions, but the condition and validity of the Data Out signal will not be known.



WRITE CYCLE (EARLY WRITE)







* * * *

4

# Am9044/9244

### Am9044/9244

4096 x 1 Static RAM

### DISTINCTIVE CHARACTERISTICS

- LOW OPERATING AND STANDBY POWER
- Access times down to 200ns
- Am9044 is a direct plug-in replacement for 4044
- Am9244 pin and function compatible with Am9044 and 4044 plus CS power down feature
- High output drive 4.0mA sink current @ 0.4V
- TTL identical interface logic levels


### **GENERAL DESCRIPTION**

The Am9044 and Am9244 are high performance, static, N-Channel, read/write, random access memories organized as 4096 x 1. Operation is from a single 5V supply, and all input/output levels are identical to standard TTL specifications. Low power versions of both devices are available with power savings of about 30%. The Am9044 and Am9244 are the same except that the Am9244 offers an automatic CS power down feature.

The Am9244 remains in a low power standby mode as long as  $\overline{\text{CS}}$  remains high, thus reducing its power requirements.

The Am9244 power decreases from 385mW to 165mW in the standby mode, and the Am92L44 from 275mW to 110mW. The  $\overline{CS}$  input does not affect the power dissipation of the Am9044.


Data readout is not destructive and the same polarity as data input.  $\overline{CS}$  provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 4.0mA for Am9244 and Am9044 provide increased short circuit current for improved drive.



### BLOCK DIAGRAM

### PRODUCT SELECTOR GUIDE

Access Times	450ns	300ns	250ns	200ns
Standard Device	Am9044B Am9244B	Am9044C Am9244C	Am9044D Am9244D	Am9044E Am9244E
Low Power	Am90L44B Am92L44B	Am90L44C Am92L44C	Am90L44D	



### **ABSOLUTE MAXIMUM RATINGS**

Am9044/9244

# Storage Temperature -65°C to + 150°C Ambient Temperature with -55°C to + 125°C Power Applied -55°C to + 125°C Supply Voltage -0.5V to + 7.0V All Signal Voltage with -0.5V to + 7.0V Power Description 1.0W DC Output Current 10mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

### **OPERATING RANGES**


Commercial (C) Devices	,
Temperature	0°C to +70°C
Supply Voltage	+ 4.5V to + 5.5V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	$\pm 45V$ to $\pm 55V$


### DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Conditions			Min	Тур	Max	Units	
1.	Output Llink Ourport	VOH = 2.4V	$V_{OH} = 2.4V$ $T_A = 70^{\circ}C$		-1.0			0	
юн	Output High Current	V _{OH} = 2.4V V _{CC} = 4.5V	T _A = 125°C		-0.4			mA	
1	Output Law Current	N== = 0.4V	T _A = 70°C		4.0				
IOL	Output Low Current	V _{OL} = 0.4V	T _A = 125°C		3.2			mA	
ViH	Input HIGH Voltage				2.0	2	Vcc	V	
ViL	Input LOW Voltage			0.5		0.8	v		
lix	Input Load Current	GND ≤ V _{IN} ≤ V _{CC}	,			10	μA		
loz	Output Leakage Current	$0.4V \leq V_O \leq V_{CC_1}$	T _A = + 70°C	-50		50	μA		
		Output Disabled	T _A = + 125°C	-10		10	μΑ		
			T _A = 0°C	Standard devices			70		
1	Operating Supply Current	V _{CC} = Max	14-00	L devices			50		
lcc	Operating Supply Current	CS ≤ V _{IL} (9244 only)	T _A = -55°C	Standard devices			80	80 mA	
		(3244 Only)	1435 0	L devices		·	60		
			T _A = 0°C	9244			30		
IPD .	Automatic CS Power	V _{CC} = Max	1A=00	92L44			20	mA	
טאי	Down Current	CS ≥ V _{IH}	T _A = -55°C	9244			33	1004	
	]		14 - 55 0	92L44			22	· ·	

### DC OPERATING CHARACTERISTICS


**Typical tacc** 








Typical C Load Versus Normalized tacc Characteristics






-

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified


				Bde	vices	Cde	vices	Dde	vices	E de	vices	
ło.	Symbol	Description		Min	Max	Min	Max	Min	Max	Min	Max	Unit
R	ead Cycle											
1	tRC	Address Valid to Address Do Not C (Read Cycle Time)	are Time	450		300		250		200		
2	tA	Address Valid to Data Out Valid Del Access Time)	ay (Address		450		300		250		200	
3	tco	Chip Select Low to Data	Am9044		100		100		70		70	
0	400	Out Valid (Note 5)	Am9244		450		300		250		200	ns
4	tcx	Chip Select Low to Data Out On		20		20		20		20		
5	totd	Chip Select High to Data Out Off			100		80		60		60	
6	^t OHA	Address Unknown to Data Out Unknown Time		20		20		20		20		
W	rite Cycle											
7	twc	Address Valid to Address Do Not Care Time (Write Cycle Time)		450		300		250		200		
8	<b>N</b> 11	Write Enable Low to Write	Am9044	200		150		100		100		
0	t₩	Enable High Time (Note 4)	Am9244	250		200		150		150		
9	twR	Write Enable High to Address Do N Time	ot Care	0		0		0		0		
10	totw	Write Enable Low to Data Out Off	Delay		100		80		60		60	
11	tow	Data In Valid to Write Enable High	Time	200		150		100		100		
12	t _{DH}	Write Enable Low to Data In Do No Time	t Care	0		0		0		0		ns
13	taw	Address Valid to Write Enable Low	Time	0	-	0		0		0		
14	tPD	Chip Select High to Power Low Dela only)	ay (Am9244		200		150		100		100	
15	tPU	Chip Select Low to Power High Delay (Am9244 only)		0		0		0		0		
16	tow	Chip Select Low to Write	Am9044	200		150		100		100		
10	tcw	Enable High Time (Note 4)	Am9244	250		200		150		150		
17	two	Write Enable High To Output Turn C	Dn `		100		100		70		70	

### SWITCHING WAVEFORMS



WF000190





Am9044/9244

65,536 x 1 Dynamic RAM


## **DISTINCTIVE CHARACTERISTICS**

- High speed RAS access of 100 and 120ns
- Single +5V ±10% power supply
- Low power 22mW standby
   330mW active 220ns cycle time
   385mW active 190ns cycle time
  - 365mw acuve 190ns cycle ume

- Read, Write, Read-Modify-Write, Page-Mode and RAS-Only refresh capability
- CAS controlled three-state output
- Fast cycle times of 190 and 220ns

# **GENERAL DESCRIPTION**


The Am9064 is a high speed, high-performance dynamic RAM, organized 65,536 x 1 and manufactured using advanced NMOS silicon-gate technology. The design is optimized for both high speed and low power dissipation, and only a single +5V supply is needed because the onchip substrate-bias generator (compensated for temperature and supply variations) provides the necessary back bias. The Am9064 features multiplexed addressing, and all input signals, including clocks, are TTL-compatible; input and output signals are the same polarity, and the three-state output buffer is  $\overline{CAS}$  controlled. The Hi-C single-transistor memory cell is used to enhance signal margin and reduce the a-particle-induced soft-error rate.



#### **PRODUCT SELECTOR GUIDE**

Part Number	Am9064-10	Am9064-12	Am9064-15
RAS Access Time	100	120	150
CAS Access Time	55	65	75

4



----

03759B

#### PIN DESCRIPTION

- $A_0$  −  $A_7$  Eight multiplexed inputs, first provide eight row address inputs and then eight column address inputs, all within one normal memory cycle. The eight row address inputs (meeting the setup and hold times t_{ASR} and t_{RAH}) are latched in by RAS1. The eight column address inputs, (meeting the setup and hold times t_{ASR}, t_{CAH} and t_{AR} are latched in by CAS1. The combined row and column address inputs (16 total) will select one of 65,536 memory bits for Read, Write, or Read-Modify-Write operation. In addition, the memory refresh function is also performed in any memory cycle (including RAS only refresh cycle), on two of 256 rows specified by A₀ − A₆, while A₇ is not used. Page-mode cycles excluded.)
- D_{IN} The Data Input. The data input, (meeting setup and hold times t_{DS}, t_{DH} and t_{DHR}) is latched in by either WE↓ or CAS↓ whichever comes later, while RAS is LOW.
- **RAS** The Row-Address-Strobe control clock. RAS1 latches the row address on A₀ A₇ and activates a memory cycle. RAS1 ends the active memory cycle and precharges the memory's dynamic circuits. Memory cycle time, as defined by the RAS clock, has a very large operating range; however RAS LOW pulse width (t_{RAS}) and RAS HIGH pulse width (t_{RP} must satisfy the specified minimum and maximum values in order to maintain continuous memory operation and data retention. RAS alone controls memory refresh function.

## APPLICATION INFORMATION

#### **DEVICE DESCRIPTION**

The Am9064 is a state-of-the-art high performance 64K DRAM combining the fastest DRAM speed available (100ns access time) with low power (standby current < 4mA). It is designed to operate with a single + 5V power supply, and all inputs/output voltage levels are TTL compatible, making the Am9064 easy to integrate into a wide range of systems. The Am9064 is offered in two grades of operating ambient temperature range, the commercial grade (Am9064-12DC) covers from 0 to +70°C and the extended grade (Am9064-12CDC) covers from -55 to +110°C military applications. Where the memory system reliability is of primary importance, the Am9064 design provides the solution with the following safety features:

#### The Am9064:

 Allows V_{CC} power-up with floating input levels without causing excess I_{CC} current surges (see Initialization).

Can tolerate real time  $V_{CC}$  fluctuation between 4.5 and 5.5V while memory chip is in operation.

- Accepts input voltage transition overshoot (V_{CC} + 1V) and undershoot (-2V).
- Is fabricated with an NMOS technology that is optimized to provide very high 64K DRAM device latch-up voltage, typically in excess of 10V; (however, it is not recommended to operate Am9064 with V_{CC} over +7V; see Maximum Ratings).

The fast switching characteristics of the Am9064 are designed to fit into memory system constraints. For a fast Read Cycle, Am9064 offers fast  $t_{CAC}$  (about 50 to 55% of  $t_{RAC}$ ), thus

**CAS** The Column-Address-Strobe control clock. With RAS LOW, CAS1 latches the column address and activates the memory input and output operations. With WE LOW, CAS controls the input timing; with WE HIGH, CAS controls the timing of valid output. CAS HIGH turns off D_{OUT} (D_{OUT} = high impedance). In page-mode, CAS cycle time defines the page-mode cycle time.

WE The Write Enable Control Clock. WE timing relative to CAS and RAS will define one of three memory cycles. 1) RAS and CAS both LOW, and WE HIGH will define a read cycle; 2) WE LOW (meeting the setup and hold times twCS, twCH and twCR) will define an Early Write Cycle; 3) WE first HIGH and then LOW (meeting t_{CWD} and t_{RWD} delay times) will define a Read-Write/Read-Modify-Write Cycle.

providing 45 to 50% of  $t_{RAC}$  access time for address multiplexing on a memory board. For a Write operation, fast  $t_{RWL}$  and  $t_{CWL}$  allow fast Read-Write or Read-Modify-Write cycles, useful for memory systems which include Error Detection/Correction (EDC) schemes to boost memory reliability. (For a detailed reference on EDC, see "Am2960 Series Dynamic Memory Support Handbook," AMD Application.)

The Am9064 includes all standard 64K DRAM memory cycles: Read, Early Write (for the case of common I/O), Read-Write or Read-Modify-Write, FAS-Only Refresh, and Page-Mode cycles. Two clock inputs (RAS and CAS) are needed to latch the multiplexed row and column addresses on the eight address inputs, A0 - A7, and a third clock input (WE) distinguishes between Read and Write cycles. Proper input or output operation on each memory bit requires all three timing control clocks (RAS, CAS, and WE). Memory refresh operation is most efficient through the RAS-Only Refresh Cycle when using a dynamic RAM controller like Am2964B. The Am9064 accomplishes 128 refresh cycles (A₀ - A₆) in 2ms and 256 refresh cycles (A0 - A7) in 4ms. Multiplexed address inputs allow the Am9064 to be packaged in a standard 16-pin DIP with pin 1 not connected. With pin 1 uncommitted, the Am9064 is compatible with the JEDEC standards for the 64K DRAM and allows for future expansion to 256K DRAM.

#### DEVICE INITIALIZATION

An initial pause of  $100\mu$ s is required after V_{CC} power-up. This time delay is needed for the on-chip substrate-bias generator to pump enough negative charge into the substrate to establish the operating back bias voltage. This is followed by a wake-up sequence of eight (8) RAS cycles to initialize the internal dynamic circuits. If the device remains in standby mode for more than 2ms while  $V_{CC}$  is on, the wake-up sequence of any eight FIAS cycles will be necessary prior to normal operation. A power-up safety feature has been designed into the Am9064; special circuits within the chip prevent current surges during initial system power-up. These circuits allow the Am9064 to be powered up to a standby mode (where current is low and output is in high impedance) independent of the initial FIAS input logic level. (See Figures 1 and 2). The power-up circuit is completely transparent to normal circuit operation.

Figure I. V_{CC} Supply Current Waveform during V_{CC} Power up,  $\overline{RAS} = \overline{CAS} = V_{CC}$ 





Figure 2. V_{CC} Supply Current Waveform during V_{CC} Power Up,  $\overline{RAS} = \overline{CAS} = V_{SS}$ 




#### ADDRESSING

Eight address inputs are multiplexed to provide 16 address bits. The first set of eight address inputs (Row address) is latched by RAS, and the second set (Column address) is latched by CAS. Together, the 16 address bits will decode one of 65,536 cell locations.

Proper address multiplexing requires that  $\overline{CAS}$  follow  $\overline{RAS}$  by a specified delay time (t_{RCD}). Minimum t_{RCD} is determined by the following equation:

 $t_{RCD}$  (min) =  $t_{RAH}$  +  $2t_T$  +  $t_{ASC}$  where  $t_{RAH}$  and  $t_{ASC}$  are specified DRAM characteristics, and  $2t_T$  are the address and CAS transition times, dependent on the memory board design. The maximum  $t_{RCD}$  is derived from the access time limits.

 $t_{RCD}$  (max) =  $t_{RAC}$  -t_CAC. If  $t_{RCD}$  (max) is exceeded, the access time will be determined by t_CAC. The multiplex timing window of interest for system design is  $t_{RCD}$  (max) —  $t_{RAH}$  (see Figure 3).



2 t_T + skew (address input A₀-A₇ relative to RAS)

③ tASC

(1) t_T + skew (CAS relative to RAS)

#### **OPERATING CYCLES**

#### **READ CYCLE**

The Memory Read cycle begins with the row addresses valid and the RAS clock transitioning from HIGH to LOW. The CAS clock must also make a transition from HIGH to LOW at the specified t_{RCD} timing limits when the column addresses are latched. These clocks are linked in such a manner that the access time of the device is independent of the address multiplex window, however the CAS clock must be active before or at the t_{RCD} maximum for an access (data valid) from the RAS clock edge to be valid (tRAC). If the tRCD maximum condition is not met, the access (t_{CAC}) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available, as shown in the functional block diagram. This gating feature on the CAS clock allows the external CAS signal to become active as soon as the row address hold time (tRAH) specification has been met and thus defines the tRCD minimum specification. The time difference between t_{RCD} minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from row to column addresses to generate the CAS clock.

Once the clocks have become active, they must stay active for certain minimums ( $t_{RAS}$  for the RAS clock;  $t_{CAS}$  for the CAS clock) and the RAS clock must stay inactive for a minimum time ( $t_{RP}$ ). The former is for the completion of the cycle in progress and the latter allows the device internal circuitry to be precharged for the next active cycle.

 $D_{OUT}$  is not latched and is valid as long as the  $\overline{CAS}$  clock is active; the output will switch to the high impedance mode when the  $\overline{CAS}$  clock goes inactive. The  $\overline{CAS}$  clock can remain active for a maximum of 10ns (t_{CRP}) into the next cycle. To perform a Read Cycle, the Write Enable (WE) input must be held HIGH from the time the  $\overline{CAS}$  clock makes its active transition (t_{RCS}) to the time when it transitions into the inactive mode (t_{RCH}).

#### WRITE CYCLE

A Write Cycle is similar to a Read Cycle except that the Write Enable (WE) clock must go active LOW at or before the time that the CAS clock goes active. In this case the cycle in progress is referred to as an early Write Cycle. In an early Write Cycle, the Write Clock and D_{IN} are referenced to the active transition of the CAS clock edge. There are two important parameters with respect to the Write Cycle: the

column-strobe-to-write lead time ( $t_{CWL}$ ) and the row-strobe-towrite lead time ( $t_{RWL}$ ). These are the minimum times that the RAS and CAS clocks need to be active after the write operation has started (WE clock LOW).

It is also possible to perform a late Write Cycle. For this cycle, the Write Clock is activated after CAS goes LOW, which is beyond twCS minimum time so the parameters t_{CWL} and t_{RWL} must be satisfied before terminating this cycle. The difference between an early Write Cycle and a late Write Cycle is that in a late Write Cycle the Write Enable clock can occur much later in time with respect to the active transition of the CAS clock. This time could be as long as 10 microseconds — (t_{RWL} + t_{RP} + 2t_T).

At the start of a Write Cycle.  $D_{OUT}$  is in a Hi-Z condition and remains so throughout the cycle. It remains Hi-Z because the active transition of the Write Enable clock prevents the CAS clock from enabling the output buffers, as shown in the Functional Block Diagram. This characteristic can be effectively utilized in a system that has a common input/output bus, with the only stipulation being the system must use only the early write mode.

#### READ-MODIFY-WRITE AND READ-WRITE CYCLES

As the name implies, both a Read and a Write Cycle are accomplished at the same cell location during a single access. The Read-Modify-Write Cycle is similar to the late Write Cycle discussed above.

For the Read-Modify-Write Cycle, a normal Read Cycle is initiated with the  $\overline{WE}$  clock HIGH. After the data is read,  $\overline{WE}$  is transitioned to LOW and D_{IN} is setup and held with respect to the active edge of  $\overline{WE}$ . This cycle assumes a zero modify time between read and write.

Another variation of the Read-Modify-Write Cycle is the Read-Write Cycle, in which the two parameters,  $t_{RWD}$  and  $t_{CWD}$  play an important role. A Read-Write Cycle starts as a normal Read Cycle with the WE clock being transitioned at minimum  $t_{RWD}$  or minimum  $t_{CWD}$  time, depending upon the application. This results in starting a write operation to the selected cell even before D_{OUT} occurs. In this case, D_{IN} is set up with respect to the WE clock active edge.

#### PAGE-MODE CYCLES

Page-mode operation allows faster successive data operations at the 256 column locations. Page access (t_{CAC}) on the Am9064 is typically half the regular RAS clock access (tRAC). Page-mode operation consists of holding the RAS clock active while cycling the CAS clock to access the column locations determined by the 8-bit address field. There are two controlling factors which serve to limit the access to all 256 column locations in one RAS clock active operation. These are the refresh interval of the device (2ms/128 = 15.6 microseconds) and the maximum active time specification for the RAS clock (10 microseconds). Since 10 microseconds is the smaller value, the maximum specification of the RAS clock on-time limits the number of sequential page accesses possible. Ten microseconds will provide approximately 50 successive page accesses for every row address selected before the RAS clock is reset.

The page cycle is always initiated with a row address being provided and latched by the RAS clock, followed by the column address and CAS clock. From the timing illustrated, the initial cycle is a normal Read or Write cycle, followed by the shorter CAS cycles (tpc). The CAS cycle time (tpc) consists of the CAS clock active time, (t_{CAS}) the CAS clock precharge time (t_{CP}) and two transitions. In addition to Read and Write cycles, a Read-Modify-Write Cycle can also be performed in a page-mode operation. For a Read-Modify-Write or Read-Write type cycle, the conditions normal to that mode

of operation will apply in the page-mode also. Any combination of Read, Write and Read-Modify-Write cycles can be performed to suit any particular application.

#### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature; therefore, to retain the correct information, the bits need to be refreshed at least once every 2ms. This is accomplished by sequentially cycling through the 128 row address locations every 2ms, or at least one row every 15.6 microseconds. A normal read or write operation to the RAM will serve to refresh all the bits (256) associated with the particular row decoded.

#### **RAS-Only Refresh**

When the memory component is in standby, the RAS-Only Refresh scheme is employed. This refresh method performs a RAS-Only cycle on all 128 row addresses every 2ms; the row addresses are latched with the RAS clock, and the associated internal row locations are refreshed. The CAS clock is not required and should be inactive, or HIGH, to conserve power.

#### DATA OUTPUT OPERATION

The Am9064 has a  $\overrightarrow{CAS}$  controlled three-state data output (D_{OUT}) which remains valid from the access time as long as  $\overrightarrow{CAS}$  is LOW. d_{OUT} can be turned off to the high impedance state only when  $\overrightarrow{CAS}$  is HIGH, and remains in Hi-Z as long as  $\overrightarrow{CAS}$  stays HIGH. The output data is the same polarity as the input data. The following table summarizes the D_{OUT} state for various cycles.

Туре о	of Cycle	DOUT				
Read Cycle		Data from Addressed Memory Cell				
Early Write	Cycle	Hi-Z				
Delayed Wr	ite Cycle	Indeterminate, until after tRAC and tCAC				
RAS Befresh	CAS HIGH	Hi-Z				
Cycles	CAS LOW	Data from Last Read Cycle				
CAS-Only C RAS HIGH	ycle	Hi-Z				
Read-Modify	y-Write Cycle	Data from Addressed Memory Cell				

#### **ON-CHIP SUBSTRATE-BIAS GENERATOR**

The Am9064 has an on-chip substrate-bias (V_{BB}) generator integrated into the DRAM peripheral circuitry. This accomplishes three purposes:

- 1. It allows the use of single +5V supply (V_{CC}), so it does away with the need for an external V_{BB} supply. This has become the standard for all NMOS DRAMs 64K and higher.
- It maintains the high performance of the N-channel MOSFET by providing a stable negative voltage bias (-3V) on the p-type substrate, reducing the parasitic PN junction capacitance and the body effect of the MOSFET threshold voltage.
- 3. It avoids minority charge injection from a node voltage undershoot to -2V on all inputs.

In addition to the above design features, the fact that the bias generator* is incorporated on-chip makes it possible to shield the V_{BB} bias level from any fluctuations of the external V_{CC} power supply. This on-chip generator has the following characteristics:

1. V_{BB} level is independent of V_{CC}, for V_{CC}  $\ge$  3V.

2.  $V_{\mbox{\scriptsize BB}}$  level is compensated for temperature variation.

3. Upper and lower levels of  $V_{\mbox{\scriptsize BB}}$  are regulated.

In summary, the V_{BB} bias-generator can tolerate a V_{CC} range of 3 to 8V, temperature range of -55 to  $+110^{\circ}$ C, and cycle dependent capacitive coupling.


#### ALPHA-PARTICLE-INDUCED SOFT ERRORS

One of the primary causes of soft errors in DRAMs is due to the presence of alpha-particles emitted from the decay of uranium and thorium in the IC packaging materials. When an alpha-particle enters the silicon chip substrate, approximately one million electron-hole pairs are created in the bulk silicon. These generated carriers diffuse and the electrons are collected by depletion layers resulting in the partial or total filling of initially empty potential wells. If the "collection efficiency" times the number of generated carriers exceeds the critical charge in the memory cell a "soft error" will result. A recently published study ("Drift Collection of Alpha Generated Carriers and Design Implications," C. Hu, ISSCC 82) shows that the "collection efficiency" is directly proportional to the width of the depletion layers. Solutions to the alpha problem are implemented in the Am9064 in the following ways:

- Incorporation of new process technology for the Hi-C* capacitor memory cell.
- 2. Using low-alpha-source packaging materials.


The Hi-C^{*} capacitor memory cell helps solve the alpha problem in two significant ways. First, it increases the memory charge storage by  $\sim$  30%, thus boosting up the "critical charge." Second, it reduces the memory cell junction depletion width by a factor of  $\sim$  5 to 10, thus reducing the collection efficiency significantly.

*Patent pending.






4-49



COLUMN TOPOLOGICAL DESCRAMBLE



AF000070

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to	+150°C
Ambient Temperature with	
Power Applied 10°C t	o +80°C
Voltage on any pin with	
respect to ground2V t	o +7.5V
Supply Voltage1V t	o +7.5V
Power Dissipation	1.0W
Short Circuit Output Current	

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

# **OPERATING RANGES**

Temperature ...... 0°C to +70°C

Supply Voltage .......+4.5V to +5.5V Operating ranges define those limits over which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Conditions		Min	Max	Units
	1		Am9064-10		70	
ICC1	Operating Current (Note 1) Average Power Supply Current	RAS, CAS Cycling; tRC = Min	AM9064-12	-	60	mA
	Average Power Supply Current		Am9064-15	-	55	
ICC2	Standby Current Power Supply Current	RAS = CAS = V _{IH}		-	4.0	mA
			Am9064-10	-	55	
ICC3	Refresh Current (Note 1)	RAS Cycling, CAS = VIH; tRC = Min	Am9064-12	-	50	mA
	Average Power Supply Current	•	Am9064-15	-	45 50	
			Am9064-10	-	50	
ICC4	Page Mode Current (Note 1)	RAS = VIL, CAS Cycling; tPC = Min	Am9064-12	- 1	45	mA
ICC4	Average Power Supply Current		Am9064-15	- 1	40	
<b>I</b> ILK	Input Leakage Current	Any Input; V _{SS} < V _{IN} < V _{CC}		-10	+ 10	μA
IOLK	Output Leakage Current	Data Out Disabled, VSS < VOUT < VCC		-10	+10	μA
VOH	Output High Voltage	I _{OH} = -5.0mA		2.4		-
VOL	Output Low Voltage	1 _{OL} = +4.2mA		-	0.4	v
CIN1	Input Capacitance A0 - A7,DIN				5 '	pF
CIN2	Input Capacitance RAS, CAS, WE				7	рF
COUT	Output Capacitance DOUT				6	pF

Note: 11_{CC} is depedent on output loading and cycle time. Specified values are measured with output open.

# DC OPERATING CHARACTERISTICS

**Typical Operating Current** 

ICC1 versus VCC



25 50 70

TEMPERATURE - "C

90


OP000560

110


0


0.9


0.8




## Typical Standby Current ICC2 versus VCC











03759B

4-52

# DC OPERATING CHARACTERISTICS (Cont.)





4

Am9064

# Am906¹

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			Am90	064-10	Am90	64-12	Am90	)64-15		
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Unite	
1	tRAC	Access Time from RAS (Notes 6 and 7)		100		120		150	ns	
2	tCAC	Access Time from CAS (Notes 6 and 7)		55		65		75	ns	
3	tREF	Time Between Refresh	1	2		2		2	ms	
4	t _{BP}	RAS Precharge Time	80		90		100		ns	
5	tCPN	CAS Precharge Time (Non-Page Cycles)	30	<u> </u>	30		30		ns	
6	^t CRP	CAS to RAS Precharge Time	-10		-10		-10		ns	
7	tRCD	RAS to CAS Delay Time (Notes 6 and 8)	25	45	30	55	30	75	ns	
8	tRSH	RAS Hold Time	55		65		75		ns	
9	tCSH	CAS Hold Time	100		120		150	<u> </u>	ns	
10	tASR	Row Address Setup Time	0	<u> </u>	0		0		ns	
11	tRAH	Row Address Hold Time	15	t	20		20		ns	
12	tASC	Column Address Setup Time	0		0		0		ns	
13	tCAH	Column Address Hold Time	25	<u> </u>	25		30		ns	
14	tar	Column Address Hold Time to RAS	70		80		105		ns	
15	<u>т</u>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	
16	tOFF	Output Buffer Turn Off Delay (Note 9)		35	0	40	0	40	ns	
_	and Refresh				<u> </u>	40		40		
17		Random Read Cycle Time	190	<u> </u>	220	· · · · ·	260	<u> </u>	ns	
18	tRAS	RAS Pulse Width	100	10,000	120	10,000	150	10,000	ns	
19	tCAS	CAS Pulse Width	55	10,000	· 65	10,000	75	10,000	ns	
20	tRCS	Read Command Setup Time	1 0	10,000	0	10,000	0	10,000	ns	
21	tRCH	Read Command Hold Time to CAS (Note 10)	1	<u> </u>	0		0		ns	
22	teen	Read Command Hold Time to RAS (Note 10)			0		0		ns	
	Cycle			L			L	المسمسية		
23		Random Write Cycle Time	190		220		260	I	ns	
24	tRAS	BAS Pulse Width	100	10,000	120	10.000	150	10.000		
25		CAS Pulse Width	55	10,000	65	10,000	75	10,000		
26	tCAS	Write Command Setup Time (Note 11)	0	10,000	-10	10,000	-10	10,000		
20	twcs	Write Command Hold Time	20		25		35			
28	twch	Write Command Hold Time to RAS	65		80		110		ns	
20	twcR	Write Command Pulse Width	20		25		35			
30	twp	Write Command to RAS Lead Time	30	<u> </u>	40		45		ns	
		Write Command to CAS Lead Time	30	<u> </u>	40		45		ns	
31	tCWL			<u> </u>					ns	
32	tDS	Data in Setup Time (Note 12)	0		0		0		ns	
33	tDH	Data In Hold Time (Note 12)	20		25		35		ns	
34		Data In Hold Time to RAS	65	I	80		110	L	ns	
	I-Modify-Write		<u> </u>					·		
35	tRWC	Read-Modify-Write Cycle Time	205		240		280	<u> </u>	ns	
36	tRWD	RAS to WE Delay (Note 11)	80		95	<u> </u>	120		ns	
37	tcwD	CAS to WE Delay (Note 11)	35	L	40		45		ns	
	-Mode Cycle									
38	tPC	Page-Mode Read or Write Cycle	105	l	120		145		ns	
39	t _{CP}	CAS Precharge Time, Page-Mode	40	L	45		60		ns	
40	tCAS	CAS Pulse Width	55	10,000	65	10,000	75	10,000	ns	

Notes:

- I_{CC} is dependent on output loading and cycle time. Specified values are measured with output open.
- 2. Capacitance measured with a Boonton Meter or calculated from the equation:  $C = 1 \Delta t / \Delta V$ .
- An initial pause of 100µsec is required after power-up, followed by any eight RAS cycles before proper device operation is guaranteed.
- 4. AC characteristics assume t_T = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between these two levels.
- 6. Maximum t_{RCD} is specified as a reference point only. If t_{RCD}  $\leq$  maximum allowed, access time is t_{RAC}. If

 $t_{RCD}$  >  $t_{RCD}$  (max), either access time is controlled exclusively by  $t_{CAC},$  or  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the specified maximum.

- 7. Output load is equivalent to two standard TTL loads and 100pF.
- 8.  $t_{RCD}$  (min) =  $t_{RAH} + t_{ASC} + 2t_T$ .
- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a Read Cycle.
- 11. twCS, tCWD and tRWD are specified as reference points and are not restrictive operating parameters. If twCS  $\geq$  twCS (min) the cycle is an early Write Cycle and the

# SWITCHING CHARACTERISTICS (Cont.) the selected tions is satis


 $D_{OUT}$  pin will remain Hi-Z throughout the entire cycle; if  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{RWD} \ge t_{RWD}$  (min) the cycle is Read-Write Cycle and  $D_{OUT}$  will contain data read from

the selected cell; if neither of the above sets of conditions is satisfied, the condition of  $\mathsf{D}_{OUT}$  (at access time) is indeterminate.


 These parameters are referenced to CAS leading edge in early Write cycles and to WE leading edge in delayed Write or Read-Modify-Write cycles.

# SWITCHING WAVEFORMS


**READ CYCLE** 




WRITE CYCLE



Am9064



03759B



4

# AM9101 Family

256 x 4 Static RAM

# **DISTINCTIVE CHARACTERISTICS**

- Low operating power 125mW typ; 290mW maximum — standard power 100mW typ; 175mW maximum — low power
- Logic voltage levels identical to TTL
- High output drive two full TTL loads
- High noise immunity full 400mV
- Two chip enable inputs
- Output disable control


# GENERAL DESCRIPTION

The Am9101/AM91L01 series of devices are high-performance, low-power, 1024-bit, static, read/write random access memories. They offer a wide range of access times including versions as fast as 200ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth.

These memories may be operated in a DC standby mode for reductions of as much as 84% of the normal power dissipation. Data can be retained with a power supply as low as 1.5 volts. The low power Am91L01 series offer reduced power dissipation during normal operating conditions and even lower dissipation in the standby mode.

The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers. The Output Disable signal provides independent control over the output state of enabled chips.


These devices are fully static and no refresh operations, sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL loads for increased fan-out and better bus interfacing capability.



BLOCK DIAGRAM

# PRODUCT SELECTOR GUIDE

Part Number	Am2101	Am2101-2	Am9101A Am91L01A Am2101-1	n91L01A Am91U1B A		Am9101D
Access Time	1000ns	650ns	500ns	400ns	300ns	250ns
						-



# AM9101 Family

# FUNCTIONAL TERMS

CE1, CE2 Chip Enable Signals. Read and Write cycles can be executed only when both CE1 is low and CE2 is high.

 $\overrightarrow{WE}$  Active LOW Write Enable. Data is written into the memory if  $\overrightarrow{WE}$  is LOW and read from the memory if  $\overrightarrow{WE}$  is HIGH.

Static RAM A random access memory in which data is stored in bistable latch circuits. A static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.

N-Channel An insulated gate field effect transistor technology in which the transistor source and drain are made of N-type material, and electrons serve as the carriers between the two regions. N-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

# SWITCHING TERMS

 $\textbf{t_{OD}}$  Output enable time. Delay time from falling edge of OD to output on.

 $t_{RC}$  Read Cycle Time. The minimum time required between successive address changes while reading.

 $t_A$  Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.

t_{CO} Access Time from Chip Enable. The minimum time during which the chip enable must be LOW prior to reading data on the output.

 $t_{\mbox{OH}}$  Minimum time which will elapse between change of address and any change of the data output.

 $t_{\text{DF1}}$  Time delay between output disable HIGH and output data float.

 $\ensuremath{\textbf{t}_{\text{DF2}}}$  Time delay between chip enable OFF and output data float.

twc Write Cycle Time. The minimum time required between successive address changes while writing.

 $t_{AW}$  Address Set-up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.


 $t_{WP}$  The minimum duration of a LOW level on the write enable guaranteed to write data.

twn Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady.

 $t_{DW}$  Data Set-up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable.

tDH Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.

 $t_{CW}$  Chip Enable Time during Write. The minimum duration of a LOW level on the Chip Select prior to the rising edge of  $\overline{WE}$  to guarantee writing.



#### EMORY SYSTEM 768 WORDS BY 12 BITS PER WORD

# ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ......-55°C to +125°C

Supply Voltage0.5	
DC Voltage Applied to Outputs0.5	V to +7.0V
DC Layout Voltage0.5	V to +7.0V
Power Description	1.0W
DC Output Current	20mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

Commercial (C) Devices Temperature	0°C to +70°C
Supply Voltage	
Military (M) Devices	•
Temperature	55°C to +125°C
Supply Voltage	
Operating ranges define those limits	over which the functional-

ity of the device is guaranteed.

# DC CHARACTERISTICS over operating range unless otherwise specified

	· · ·					101/ 1L01	Am2101		
Symbol	Parameter	Test Condition	Test Conditions				Min	Max	Unita
VOH	Output HIGH Voltage	V _{CC} = Min	I _{OH} = -200μA		2.4				v
VOH	Calpar man voltage		l _{OH} = – 150μA				2.2		
Vol	Output LOW Voltage	V _{CC} = Min	I _{OL} = 3.2mA			0.4			v
VOL	Cuput Com Vohage		IOL = 2.QmA					0.45	
VIH	Input HIGH Voltage				2.0	Vcc	2.0	Vcc	V
VIL	Input LOW Voltage				-0.5	0.8	-0.5	0.65	V
1 L	Input Load Current	V _{CC} = Max, 0 ≤ V _I	N ≤ 5.25V			10		10	μA
			Vo = Vcc	C devices		5.0		15	
ILO	Output Leakage Current	eakage Current VCE = VIH		M devices		10			μA
			V _O = 0.4V			-10		-50	
				Am9101A/B		50			
				Am9101/C/D/E		55			
			T _A = 25°C	Am91L01A/B		31			1
					Am91L01C/D/E		34		
				Am2101				60	]
				Am9101A/B		55			
		Data Out Open	TA = 0°C	Am9101C/D/E		60			
ICC1	Power Supply Center	V _{CC} = Max	T _A = 0°C (C devices	Am91L01A/B		33			mA
		VIN = VCC	only)	Am91L01C/D/E		36			1
				Am2101				70	J
	1			Am9101A/B		60			ļ
			TA = ~55°C	Am9101C/D/E		65			
			(M devices	Am91L01A/B		37			
			only)	Am91L01C/D/E		40			
			Am210						
CIN	Input Capacitance	T _A = 25°C, f = 1M	Hz, VIN = OV			6		8	pF
C ₀	Output Capacitance	T _A = 25°C, f = 1MI	$Hz_1 V_0 = 0V$			9		12	

# DC CHARACTERISTICS (Cont.)

# STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE


Symbol	Parameter	Test Conditions			Min	Тур	Max	Units
VPD	V _{CC} in Standby Mode				1.5			
			V 1 EV	Am91L01		11	25	
1.0		TA = 0°C	V _{PD} = 1.5V	Am9101		13	31	mA
		All Inputs = VPD	ts = V _{PD} V _{PD} = 2.0V V _{PD} = 1.5V	Am91L01		13	31	
	Les a Standby Made		VPD = 2.0V	Am9101		17	41	
IPD	I _{CC} in Standby Mode		1/	Am91L01		11	28	- mA
1		T _A = -55°C	VPD - 1.5V	Am9101		13	34	
		All Inputs = VPD			Am91L01		13	34
			V _{PD} = 2.0V	Am9101		17	46	]
dv/dt	Rate of Change of V _{CC}						1.0	V/µs
t _R	Standby Recovery Time				tRC			ns
1CP	Chip Deselect Time				0			ns
VCES	CE Bias in Standby				VPD			Volts

# POWER DOWN STANDBY OPERATION

The Am9101/AM91L01 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering V_{CC} to around 1.5 – 2.0 volts (see table and graph). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.


To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be held at  $V_{\rm IH}$  or  $V_{\rm CES}$  during the entire standby cycle.

# DC OPERATING CHARACTERISTICS



4

AM9101 Family



# SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			Am	2101	Am2101-2		Am2101-1		
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Units
1	tRC	Read Cycle Time	1000	1	650		500		ns
2	tA.	Access Time		1000		650		500	ns
3	tco	Chip Enable to Output ON Delay (Note 1)		800		400		350	ns
4	top	Output Disable to Output ON Delay		700		350		300	ns
5	tон	Previous Read Data Valid with Respect to Address Change	0		0		0		ns
6	tDF1	Output Disable to Output OFF Delay	0	200	0	150	0	150	ns
7	tDF2	Chip Enable to Output OFF Delay	0	200	0	150	0	150	ns
8	twc	Write Cycle Time	1000		650		500		ns
9	taw	Address Set-up Time	150		150		100		ns
10	twp	Write Pulse Width	750		400		300		ns
11	tcw	Chip Enable Set-up Time (Note 1)	900		550		400		ns
12	twR	Address Hold Time	50		50		50		ns
13	, tow	Input Data Set-up Time	700		400		280		ns
14	t _{DH}	Input Data Hold Time	100		100		100		ns


Note: 1. Both CE1 and CE2 must be true to enable the chip.

				101A		101B IL01B		101C	Am9	101D	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	tRC	Read Cycle Time	500		400		300		250		ns
2	tA	Access Time		500		400		300		250	ns
3	tco	Chip Enable to Output ON Delay (Note 1)		200		175		150		125	ns
4	top	Output Disable to Output ON Delay		175		150		125		100	ns
5	tон	Previous Read Data Valid with Respect to Address Change	40		40		40		30		ns
6	tDF1	Output Disable to Output OFF Delay	5.0	125	5.0	100	5.0	100	5.0	75	ns
7	tDF2	Chip Enable to Output OFF Delay	10	125	10	125	10	100	10	100	ns
8	twc	Write Cycle Time	500		400	_	300		250		ns
9	tAW	Address Set-up Time	0		0		0		0		ns
10	twp	Write Pulse Width	175		150		125		100		ns
11	tcw	Chip Enable Set-up Time (Note 1)	175		150		125		100		ns
12	twa	Address Hold Time	0		0		0		0		ns
13	tow	Input Data Set-up Time	150		125		100		85		ns
14	t _{DH}	Input Data Hold Time	0		0		0		0		ns

Note: 1. Both CE1 and CE2 must be true to enable the chip.

4

AM9101 Family



# Am9111 Family

256 x 4 Static RAM

# DISTINCTIVE CHARACTERISTICS

- Low operating power dissipation 125mW typ; 290mW maximum — standard power 100mW typ; 175mW maximum — low power
- DC standby mode reduces power up to 84%
- High noise immunity full 400mV

- Uniform switching characteristics access times insensitive to supply variations, addressing patterns and data patterns
- Output disable control
- Zero address setup and hold times for simplified timing


# GENERAL DESCRIPTION

The Am9111/Am91L11 series of devices are high-performance, low-power, 1024-bit, static, read/write random access memories. They offer a wide range of access times including versions as fast as 200ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth. The input data and output data signals are bussed together to share common I/O pins. This feature not only decreases the package size, but also helps eliminate external logic in bus-oriented memory systems

These memories may be operated in a DC standby mode for reductions of as much as 84% of the normal power dissipation. Data can be retained with a power supply as low as 1.5 volts. The low power Am91L11 series offer reduced power dissipation during normal operating conditions and even lower dissipation in the standby mode.

The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers. The Output Disable signal provides independent control over the output state of enabled chips.


These devices are fully static and no refresh operations, sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL loads for increased fan-out and better bus interfacing capability.



BLOCK DIAGRAM

## **PRODUCT SELECTOR GUIDE**

Part Number	Am2111	Am2111-2	Am9111A Am91L11A Am2111-1	Am9111B Am91L11B	Am9111C Am91L11C	Am9111D
Access Time	1000ns	650ns	500ns	400ns	300ns	250ns



# **DEFINITION OF TERMS**

# FUNCTIONAL TERMS

**CE1**, **CE2** Chip Enable Signals. Read and Write cycles can be executed only when both  $\overline{CE1}$  and  $\overline{CE2}$  are LOW.

WE Active LOW Write Enable. Data is written into the memory if WE is LOW and read from the memory if WE is HIGH.

Static RAM A random access memory in which data is stored in bistable latch circuits. A static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.

N-Channel An insulated gate field effect transistor technology in which the transistor source and drain are made of N-type material, and electrons serve as the carriers between the two regions. N-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

#### SWITCHING TERMS

 $t_{OD}$  Output enable time. Delay time from falling edge of OD to output on.

tRC Read Cycle Time. The minimum time required between successive address changes while reading.

 ${\bf t}_{{\bf A}}$  Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.

 $t_{\mbox{CO}}$  Access Time from Chip Enable. The minimum time during which the chip enable must be LOW prior to reading data on the output.

# **APPLICATION INFORMATION**

These memory products provide all of the advantages of AMD's other static N-channel memory circuits: + 5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low power versions available, high speed, high output drive, etc. In addition, the Am9111 series features a 256 x 4 organization with common pins used for both Data In and Data Out signals.

This bussed I/O approach cuts down the package pin count allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirectional data bus. The Am9111 memories can connect directly to  $t_{OH}$  Minimum time which will elapse between change of address and any change of the data output.

 $\ensuremath{\textbf{t}_{\text{DF1}}}\xspace$  Time delay between output disable HIGH and output data float.

 $t_{\mbox{DF2}}$  Time delay between chip enable OFF and output data float.

twc Write Cycle Time. The minimum time required between successive address changes while writing.

 $t_{AW}$  Address Set-up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.

twp The minimum duration of a LOW level on the write enable guaranteed to write data.

 $\mathbf{t_{WR}}$  Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady.

 $t_{DW}$  Data Set-up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable.

 $t_{DH}$  Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.

tcw Chip Enable Time during Write. The minimum duration of a LOW level on the Chip Select prior to the rising edge of WE to guarantee writing.

such a processor since the common I/O pins act as a bidirectional data bus.

The Output Disable control signal is provided to prevent signal contention for the bus lines, and to simplify tri-state bus control in the external circuitry. If the chip is enabled and the output is enabled and the memory is in the Read state, then the output buffers will be impressing data on the bus lines. At that point, if the external system tries to drive the bus with data, in preparation for a write operation, there will be conflict for domination of the bus lines. The Output Disable signal allows the user direct control over the output buffers, independent of the state of the memory. Although there are alternative ways to resolve the conflict, normally Output Disable will be held high during a write operation.

# ABSOLUTE MAXIMUM RATINGS

 Storage Temperature
 -65°C to +150°C

 Ambient Temperature with
 Power Applied

 Power Applied
 -55°C to +125°C

 Supply Voltage
 -0.5V to +7.0V

 DC Voltage Applied to Outputs
 -0.5V to +7.0V

 DC Layout Voltage
 -0.5V to +7.0V

 Power Description
 1.0W

 DC Output Current
 20mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Allan AA Deview	

Military (M) Devices

Temperatu	re55°C to +125°	С
Supply Vo	tage + 4.5V to + 5.5	٧
Operating ran	ges define those limits over which the functiona	<i>l</i> -
ity of the dev	rice is guaranteed.	

# DC CHARACTERISTICS over operating range unless otherwise specified

						111/ 1L11	Am2111		
Symbol	Parameter	Test Condition	8		Min	Max	Min	Max	Units
VOH	Output HIGH Voltage	V _{CC} = Min	I _{OH} = -200μA		2.4				v
∙он			I _{OH} = -150μA				2.2		v
VOL	Output LOW Voltage	V _{CC} = Min	l _{OL} = 3.2mA			0.4			v
VOL		ACC - MILL	I _{OL} = 2.0mA					0.45	l v
VIH	Input HIGH Voltage				2.0	Vcc	2.0	Vcc	V
VIL	Input LOW Voltage		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		-0.5	0.8	-0.5	0.65	V
ι _u	Input Load Current	V _{CC} = Max, 0 ≤ V _I	N≤5.25V			10		10	μA
ILO Output Leakage Current		VV	C devices		5.0		15		
	VCE = VIH	Vo = Vcc	M devices		10			μA	
			V _O = 0.4V			-10			-50
				Am9111A/B		50			
· .				Am9101C/D/E		55			· ·
			T _A = 25°C	Am91L01A/B		31			
			Am	Am91L11C/D/E	``	34			1
				Am2111				60	
				Am9101A/B		55			
		Data Out Open		Am9101C/D/E		60			1
ICC1	Power Supply Center	Vcc = Max	T _A = 0°C (C devices	Am91L11A/B		33			mA
		VIN - VCC	only)	Am91L11C/D/E		36			
				Am2111		· ·		70	
		, ,		Am9111A/B		60			· ·
			TA = -55°C	Am9111C/D/E		65		1	1
			(M devices	Am91L01A/B		37			
			only)	Am91L01C/D/E		40			
			4	Am2111				-	1
CIN .	Input Capacitance	T _A = 25°C, f = 1M	Hz, V _{IN} = 0V	· · · · · · · · · · · · · · · · · · ·		6		8	-
C ₀	Output Capacitance	T _A = 25°C, f = 1M				11		15	, pF

# DC CHARACTERISTICS (Cont.)

# STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE

Symbol	Parameter	Test Conditions			Min	Тур	Max	Units
V _{PD}	V _{CC} in Standby Mode				1.5			
			V	Am91L11		11	25	
		T _A = 0°C	V _{PD} = 1.5V	Am9111		13	31	mA
		V 0.0V	Am91L11		13	31	mA	
<b>I</b>			V _{PD} = 2.0V	Am9111		17	41	I
IPD	I _{CC} in Standby Mode		T _A = -55°C	Am91L11		11	28	mA
		T _A = -55°C		Am9111		13	34	
	All Inputs = V _{PD}		Am91L11		13	34	110	
		V _{PD} = 2.0V		Am9111		17		46
dv/dt	Rate of Change of V _{CC}						1.0	V/µs
t _R	Standby Recovery Time				tRC			ns
t _{CP}	Chip Deselect Time				0			ns
VCES	CE Bias in Standby				VPD			Volts


# POWER DOWN STANDBY OPERATION

The Am9111/Am91L11 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering V_{CC} to around 1.5-2.0 volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup power supply system, or, in a large system, memory


pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be held at VIH or VCES during the entire standby cycle.

# DC OPERATING CHARACTERISTICS



#### **Typical Output Current** Versus Voltage




Am9111 Family

4

OP000460

# DC OPERATING CHARACTERISTICS (Cont.)

Am9111 Family



				Am	2111	An	n2111-2		Am211	1-1	1 -	
No.	Symt	ol Description		Min	Max	· Min	Ma	IX I	Ain	Max	Units	
1	tRC	Read Cycle Time		1000		650			500	ns		
2	tA	Access Time			1000		65	0		500	ns	
3	tco	Chip Enable to Output ON Delay (Note	9 1)		800		40	0		350	ns	
4	top	Output Disable to Output ON Delay	1		700		35	0.		300	ns	
5	tон	Previous Read Data Valid with Respect Address Change	t to	0		0			0		ns	
6	tDF	Output Disable to Output OFF Delay		0	200	0	15	0	0	150	ns	
7	tDF	Chip Enable to Output OFF Delay		· 0	200	0	15	0	0	150	ns	
8	two	Write Cycle Time		1000		650		5	500		ns	
9	taw	Address Set-up Time		150		150		1	00		ns	
10	twr	Write Pulse Width		750		400			00		ns	
11	tcw	Chip Enable Set-up Time (Note 1)		900		550		4	100		ns	
12	twn	Address Hold Time		50		50			50		ns	
13	tow	Input Data Set-up Time		700		400		2	80		ns	
14	ton	Input Data Hold Time		100	-	100		1	00		ns	
No	ote: 1. Both	CE1 and CE2 must be LOW to enable the ct										
				0111A 1L11A	Am9 Am91			111C L11C	Ams	9111D		
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
1	tRC	Read Cycle Time	500		400		300		250		ns	
2	tA	Access Time		500		400		300	_	250	ns	
3	tco	Chip Enable to Output ON Delay (Note 1)		200		175		150		125	ns	
. т	top	Output Disable to Output ON Delay		175		150		125		100	ns	
4		Previous Read Data Valid with Respect to	40		40		40		30		ns	
4 5	tон	Address Change										
	tOH tDF1	Address Change Output Disable to Output OFF Delay	5.0	125	5.0	100	5.0	100	5.0	75	ns	
5		Address Change	5.0 10	125 150	5.0 10	100 125	5.0 10	100 125	5.0 10	75 100	ns ns	

- -

Write Cycle Time 500 400 300 twc Address Set-up Time 0 0 taw 0 twp Write Pulse Width 175 150 125 Chip Enable Set-up Time (Note 1) 175 150 125 tcw 12 Address Hold Time 0 0 0 twn Input Data Set-up Time 150 125 100 tow 14 Input Data Hold Time 0 0 0 t_{DH}

Note: 1. Both CE1 and CE2 must be LOW to enable the chip.

9

10

11

13

Am9111 Family

ns

ns

ns

ns

ns

ns

0


100

100

0

85

0



4-74

256 x 4 Static RAM

# DISTINCTIVE CHARACTERISTICS

- Low operating power dissipation 125mW typ; 290mW maximum — standard power 100mW typ; 175mW maximum — low power
- High noise immunity full 400mV
- Uniform switching characteristics access times insensitive to supply variations, address patterns and data patterns
- Bus-oriented I/O data
- Zero address, setup and hold times guaranteed for simpler timing
- Direct plug-in replacement for 2112 type devices

#### **GENERAL DESCRIPTION**

The Am9112/Am91L12 series of products are high performance, low power, 1024-bit, static read/write random access memories. They offer a range of speeds and power dissipations including versions as fast as 200ns and as low as 100mW typical.


Each memory is implemented as 256 words by 4-bits per word. This organization allows efficient design of small memory systems and permits finer resolution of incremental memory word size relative to 1024 by 1 devices. The output and input data signals are internally bussed together and share 4 common I/O pins. This feature keeps the package size small and provides a simplified interface to bus-oriented systems.

The Am9112/Am91L12 memories may be operated in a DC standby mode for reductions of as much as 84% of the normal operating power dissipation. Thought the memory cannot be operated, data can be retained in the storage cells with a power supply as low as 1.5 volts. The Am91L12

versions offer reduced power during normal operating conditions as well as even lower dissipation in standby mode.

The eight Address inputs are decoded to select 1-of-256 locations within the memory. The Chip Enable input acts as a high-order address in multiple chip systems. It also controls the write amplifier and the output buffers in conjunction with the Write Enable input. When  $\overline{CE}$  is low and  $\overline{WE}$  is high, the write amplifiers are disabled, the output buffers are enabled and the memory will execute a read cycle. When  $\overline{CE}$  is low and  $\overline{WE}$  is low, the write amplifiers are disabled and the memory will execute a read cycle. When  $\overline{CE}$  is low and  $\overline{WE}$  is low, the write amplifiers are enabled and the memory will execute a read the memory will execute a write cycle. When  $\overline{CE}$  is high both the write amplifiers and the output buffers are disabled and the memory will execute a write cycle. When  $\overline{CE}$  is high both the write amplifiers and the output buffers are disabled.


These memories are fully static.and require no refresh operations or sense amplifiers or clocks. All input and output voltage levels are identical to standard TTL specifications, including the power supply.



**BLOCK DIAGRAM** 

# **PRODUCT SELECTOR GUIDE**

Part Number	Am2112	Am2112-2	Am9112A Am91L12A	Am9112B Am91L12B	Am9112C Am91L12C	Am9112D
Access Time	1000ns	650ns	500ns	400ns	300ns	250ns



# FUNCTIONAL TERMS

**CE** Active LOW Chip Enable. Data can be read from or written into the memory only if **CE** is LOW.

WE Active LOW Write Enable. Data is written into the memory if WE is LOW and read from the memory if WE is HIGH.

Static RAM A random access memory in which data is stored in bistable latch circuits. A static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.

N-Channel An insulated gate field effect transistor technology in which the transistor source and drain are made of N-type material, and electrons serve as the carriers between the two regions. N-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

#### SWITCHING TERMS

tRC Read Cycle Time. The minimum time required between successive address changes while reading.

 ${\bf t}_{{\bf A}}$  Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.

tco Output Enable Time. The time during which  $\overline{CE}$  must be LOW and  $\overline{WE}$  must be HIGH prior to data on the output.

# **APPLICATION INFORMATION**

These memory products provide all of the advantages of AMD's other static N-channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low power versions available, high speed, high output drive, etc. In addition, the Am9112 series features a 256 x 4 organization with common pins used for both Data In and Data Out signals.

This bussed I/O approach keeps the package pin count low allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirectional data bus. The Am9112 memories can connect directly to such a processor since the common I/O pins act as a bidirectional data bus.

If the chip is enabled (CE low) and the memory is in the Read state (WE high), the output buffers will be turned on and will be driving data on the I/O bus lines. If the external system tries to drive the bus with data, there may be contention for control of the data lines and large current surges can result. Since the condition can occur at the beginning of a write cycle, it is important that incoming data to be written not be entered until the output buffers have been turned off.

These operational suggestions for write cycles may be of some help for memory system designs:

 $t_{OH}$  Minimum time which will elapse between change of address and any change of the data output.

 $t_{DF}$  Time which will elapse between a change on the chip enable or the right enable and on data outputs being driven to a floating status.

twc Write Cycle Time. The minimum time required between successive address changes while writing.

 $t_{AW}$  Address Set-up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.

 $t_{WP}$  The minimum duration of a LOW level on the write enable guaranteed to write data.

 $\mathbf{t_{WR}}$  Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady.

 $t_{DW}$  Data Set-up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable.

 $t_{\text{DH}}$  Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.

 $t_{CW}$  Chip Enable Time During Write. The minimum duration of a LOW level on the Chip Select while the write enable is LOW to guarantee writing.

- For systems where CE is always low or is derived directly from addresses and so is low for the whole cycle, make sure twp is at least t_{DW} + t_{DF} and delay the input data until t_{DF} following the falling edge of WE. With zero address set-up and hold times it will often be convenient to make WE a cycle-width level (t_{WP} = t_{WC}) so that the only subcycle timing required is the delay of the input data.
- 2. For systems where  $\overline{CE}$  is high for at least t_{DF} preceeding the falling edge of  $\overline{WE}$ , t_{WP} may assume the minimum specified value. When  $\overline{CE}$  is high for t_{DF} before the start of the cycle, then no other subcycle timing is required and  $\overline{WE}$  and data-in may be cycle-width levels.
- 3. Notice that because both CE and WE must be low to cause a write to take place, either signal can be used to determine the effective write pulse. Thus, WE could be a level with CE becoming the write timing signal. In such a case, the data set-up and hold times are specified with respect to the rising edge of CE. The value of the data set-up time remains the same and the value of the data hold time should change to a minimum of 25ns.

# ABSOLUTE MAXIMUM RATINGS

DC Output Current	20mA
Power Description	1.0W
DC Layout Voltage0.5V to +	- 7.0V
DC Voltage Applied to Outputs0.5V to +	- 7.0V
Supply voltage 0.5v to +	- 7.0V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

Commercial (C) Devices	•
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V

Military (M) Devices

Temperature	55°C to +125°C
Supply Voltage	
Operating ranges define those limits o	ver which the functional-
ity of the device is guaranteed.	

# DC CHARACTERISTICS over operating range unless otherwise specified

					Cde	vices	M de	vices	
Symbol	Parameter	Test Condition	8		Min	Max	Min	Max	Units
Vон	Output HIGH Voltage	V _{CC} = Min, I _{OH} = -	-200 µA		2.4		2.4		V
VOL	Output LOW Voltage	V _{CC} = Min, I _{OL} = 3	I.2mA			0.4		0.4	v
VIH	Input HIGH Voltage				2.0	Vcc	2.0	Vcc	v
VIL	Input LOW Voltage				-0.5	0.8	-0.5	0.8	V
lu l	Input Load Current	V _{CC} = Max, 0V < V	V _{IN} ≤ V _{CC} Max			10		10	μA
	I/O Leakage Current		Vo = Vcc			5		10	
10	I/O Leakage Curent	VCE - VIH	Vo = 0.4V			-10		-10	μΑ.
				9112A/B		50		50	mA
		Data Out Open	T _A = 25°C	9112C/D/E		55		55	
				91L12A/B		31		31	
				91L12C/D/E		34		34	
			T _A = 0°C	9112A/B		55			
1				9112C/D/E		60			
lcc	Power Supply Current	V _{CC} = Max VIN = V _{CC}		91L12A/B		33			
		· · · · · · ·		91L12C/D/E		36			
				9112A/B	1			60	
			T 55%	9112C/D/E				65	
			T _A = -55°C	91L12A/B				37	1
				91L12C/D/E				40	
CIN	Input Capacitance	VIN = 0V, TA = 25°	C, f = 1MHz			6		6	
Co	Output Capacitance	Vo = 0V, TA = 25°	C, f = 1MHz			11		11	pF

# STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units			
VPD	V _{CC} in Standby Mode								
			V 1 5V	Am91L12		11	25		
lan loo in Stand		TA = 0°C	V _{PD} = 1.5V	Am9112		13	31	mA	
		All Inputs = VPD		Am91L12		13	31		
	L in Otra thus Manda		V _{PD} = 2.0V	Am9112		17	41		
PD	ICC in Standby Mode		V 4 5V	Am91L12		11	28		
		TA = -55°C	V _{PD} = 1.5V	Am9112		13	34	mA	
		All Inputs = VPD		Am91L12		13	34		
			V _{PD} = 2.0V	Am9112		17	46		
dv/dt	Rate of Change of V _{CC}						1.0	V/µs	
tR	Standby Recovery Time				t _{RC}			ns	
t _{CP}	Chip Deselect Time				0			ns	
VCES	CE Bias in Standby				VPD			Volts	

#### DC CHARACTERISTICS (Cont.)

#### POWER DOWN STANDBY OPERATION

The Am9112/Am91L12 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering V_{CC} to around 1.5 - 2.0 volts (see table and graph). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be held at  $V_{IH}$  or  $V_{CES}$  during the entire standby cycle.



# Am9112


#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				9112A Am9112B Am9112C 91L12A Am91L12B Am91L12C						Am9112D		
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units	
1	tRC	Read Cycle Time	500		400		300		250		ns	
2	tA	Access Time		500		400		300	· .	250	ns	
3	tco	Output Enabled to Output ON Delay (Note 1)	5.0	175	5.0	150	5.0	125	5.0	100	ns	
4	tон	Previous Read Data Valid with Respect to Address Change	40		40		40		30		ns	
5	tDF	Output Disabled to Output OFF Delay (Note 2)	5.0	125	5.0	100	5.0	100	5.0	75	ns	
6	twc	Write Cycle Time	500		400		300		250		ns	
7	taw	Address Set-up Time	0		0		0		0		ns	
8	twn	Address Hold Time	0		0		0		0		ns	
9	twp	Write Pulse Width (Note 3)	175		150		125		100		ns	
10	tcw	Chip Enable Set-up Time	175		150		125		100		ns	
11	tDW	Input Data Set-up Time	150		125		100		85		ns	
12	t _{DH}	Input Data Hold Time (Note 4)	0		0		0		0		ns	

Notes:

- Output is enabled and t_{CO} commences only with both CE LOW and WE HIGH.
- 2. Output is disabled and  $t_{DF}$  defined from either the rising edge of  $\overline{CE}$  or the falling edge of  $\overline{WE}$ .
- Minimum twp is valid when CE has been HIGH at least tpp before WE goes LOW. Otherwise twp(min). = tDW(min.) + tpF(max.).
- 4. When WE goes HIGH at the end of the write cycle, it will be possible to turn on the output buffers if CE is still LOW. The data out will be the same as the data just written and so will not conflict with input data that may still be on the I/O bus.

#### SWITCHING WAVEFORMS (Note 5)



5. See "Application Information" section of this specification.

## Am9114/24

1024 x 4 Static RAM

#### DISTINCTIVE CHARACTERISTICS

- Low operating and standby power
- Access times down to 200ns
- Am9114 is a direct plug-in replacement for 2114
   Am9124 pin and function compatible with Am9114 and 2114, plus CS power down feature
- High output drive 4.0mA sink current @ 0.4V 9124
   3.2mA sink current @ 0.4V 9114
   TTL identical institution to be a sink output of the single single
- TTL identical input/output levels

#### **GENERAL DESCRIPTION**


**BLOCK DIAGRAM** 

The Am9114 and Am9124 are high performance, static, N-Channel, read/write, random access memories organized as 1024 x 4. Operation is from a single 5V supply, and all input/output levels are identical to standard TTL specifications. Low power versions of both devices are available with power savings of over 30%. The Am9114 and Am9124 are the same except that the Am9124 offers an automatic CS power down feature.

The Am9124 remains in a low power standby mode as long as  $\overline{\text{CS}}$  remains high, thus reducing its power requirements.

The Am9124 power decreases from 368mW to 158mW in the standby mode, and the Am91L24 from 262mW to 105mW. The  $\overline{CS}$  input does not affect the power dissipation of the Am9114. (See Figure 1, page 4).


Data readout is not destructive and the same polarity as data input. CS provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 4.0mA for Am9124 and 3.2mA for Am9114 provides increased short circuit current for improved capacitive drive.



#### **PRODUCT SELECTOR GUIDE**

Access Times	Access Times 450ns 3		200ns
Standard Device	Am9114B Am9124B	Am9114C Am9124C	Am9114E
Low Power	Am91L14B Am91L24B	Am91L14C Am91L24C	Am91L14E

4



01454D

### **Application Table**

		Worst Case Current (mA at 0°C)			
Configuration	Part	100%	50%		
	Number	Duty Cycle	Duty Cycle		
01/0	9114	280	280		
	91L14	200	200		
2K x 8	9124	200	160		
	91L24	140	110		
	9114	840	840		
	91L14	600	600		
4K x 12	9124	480	420		
	91L24	330	285		
014 10	9114	2240	2240		
	91L14	1600	1600		
8K x 16	9124	1120	1040		
	91L24	760	700		

Figure 1. Supply Current Advantage of Am9124.

Am9114/24

#### **ABSOLUTE MAXIMUM RATINGS**

Signal Voltages with	
respect to ground3.0V to	+7.0V
Power Description	1.0W
DC Output Current	

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

#### **OPERATING RANGES**

commercial (C)	Devices		
Temperature	0°C	to	+70°C

		•••		
Supply Voltage	+ 4.5V	to	+ 5.5V	

Military (M) Devices

С

Temperature	55°C to +125°C				
Supply Voltage	+ 4.5V to + 5.5V				
Operating ranges define those limits over which the functional-					
ity of the device is guaranteed.					

#### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units			
		$V_{CC} = +4.5V$	91(L)14	- 1.0	1				
юн	Output HIGH Current	V _{OH} = 2.4V	91(L)24		-1.4				
			T _ 70%0	91(L)14	3.2				
1	Output LOW Current	N 0 4V	T _A = 70°C	91(L)24	4.0			mA	
IOL	Output LOW Current	V _{OL} = 0.4V	T _A = + 125°C	91(L)14	2.4				
			IA = + 125°C	91(L)24	3.2			•	
VIH	Input HIGH Voltage			2.0		Vcc	v		
ViL	Input LOW Voltage			- 3.0		0.8	v		
l _{IX}	Input Load Current	GND ≤ V _{IN} ≤ V _{CC}				10			
		GND ≤ Vo ≤ Vcc.			- 10		10	μA	
loz ,	Output Leakage Current	Output Disabled	T _A = + 125°C	50		50			
	Output Short Circuit Current	Note 2	91(L)14C				75		
			91(L)24C			95	mA		
los			91(L)14M					75	
			91(L)24M			115			
CIN	Input Capacitance		f = 1.0  MHz, $T_A = 25^{\circ}\text{C},$ All pins at OV				3	5	_
C1/0	I/O Capacitance	- Note 1				5	6	pF	
				Standard devices		60			
			T _A = 25°C	L devices		40			
		V _{CC} = Max	T _A = 0°C	Standard devices		70		1	
ICC	Operating Supply Current	CS ≤ V _{IL} for 9124		L devices		50			
		for 9124		Standard devices		80		1	
			T _A = -55°C	L devices		60			
				9124		24		mA	
			T _A = 25°C	91L24		. 15		-	
	Automatic CS Power	V _{CC} = Max		9124			30		
IPD ·	Down Current (9124/L24 only)	$\overline{CS} \ge V_{\text{IH}}$	T _A = 0°C	91L24			20		
	(9124/L24 OfHy)			9124			33		
		l	$T_A = -55^{\circ}C$ 91L24				22	{	


#### Notes:

- Typical values are for T_A = 25°C, nominal supply voltage and nominal processing parameters.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- Test conditions assume signal transition times of 10ns or less, timing reference levels of 1.5V and output loading of one standard TTL gate plus 100pF.
- The internal write time of the memory is defined by the overlap of CS low and WE low. Both signals must be low

to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

5. Chip Select access time ( $t_{CO}$ ) is longer for the Am9124 than for the Am9114. The specified address access time will be valid only when Chip Select is low soon enough for  $t_{CO}$  to elapse.

01454D




#### -----

-	ſ
ດ	ł
~	ŝ
4	Ì
-	-
٣	
σ	2
۶	
5	2
-	Ľ


SWITCHING CHARACTERISTICS over operating range unless otherwise specified	
---------------------------------------------------------------------------	--

					B devices		C devices		E devices	
No.	Symbol	Description		Min	Max	Min	Max	Min	Max	Units
R	ead Cycle	······································								•
1	tRC	Address Valid to Address Do Not Care Time (Read Cycle Time)		450		300		200		ns
2	ta .	Address Valid to Data Out Valid Delay (Address Access Time)			450		300		200	ns
3		Chip Select Low to Data	Am9114		120		100		70	ns
3	tco	Out Valid (Note 5)	Am9124		420		280		NA	ns
4	tcx	Chip Select Low to Data Out On		10		10		10		ns
5	totd	Chip Select High to Data Out Off			100		80		60	ns
6	toha	Address Unknown to Data Out Unknown Time		50		50		50		ns
W	rite Cycle									
7	twc	Address Valid to Address Do Not Care Time (Write Cycle Time)		450		300		200		ns
		Write Enable Low to Write	Am9114	200		150		120		ns
8	tw	Enable High Time (Note 4)	Am9124	250		200		NA		ns
9	twn	Write Enable High to Address Do Not Care Tim	18	0		0		) O		ns
10	torw	Write Enable Low to Data Out Off Delay			100		80		60	ns
11	tow	Data in Valid to Write Enable High Time	· · ·	200		150		120		. ns
12	tDH	Write Enable Low to Data In Do Not Care Time	Э	0		0	0	0		ns
13	taw	Address Valid to Write Enable Low Time		0		0		0		ns
14	tPD ·	Chip Select High to Power Low Delay (Am9124 only)			200		150		100	ns
15	tpu	Chip Select Low to Power High Delay (Am9124 only)		0		0		0		ns
4.0		Chip Select Low to Write	Am9114	200		150		120		90
16	tcw	Enable High Time (Note 4)	Am9124	250		200		NA		ns

#### SWITCHING WAVEFORMS



POWER DOWN WAVEFORM (Am9124 ONLY)





256 x 4 Static RAM

#### DISTINCTIVE CHARACTERISTICS


- High performance replacement for 93422/93L422
- Fast access times as low as 25ns .
- Single 5 volt power supply ±10% tolerance both commercial and military

- Low power dissipation
- Low power: 248/440mW (Commercial) 495mW (Military)

#### GENERAL DESCRIPTION

The Am9122/Am91L22 series is a MOS pin-for-pin and functional replacement for the 93422/93L422 bipolar memories. These devices are high-performance, low-power, 1024-bit, static, read/write random access memories. They offer a wide range of access times including versions as fast as 25ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth.

The Am9122/91L22 employs an output enable and two chip enable inputs to give the user better data control. High noise immunity, high output drive (4 TTL loads) and TTL logic voltage levels allow easy conversion from bipolar to MOS. 10% power supply tolerances give better margins in the memory system. As with all AMD MOS RAMs, the Am9122/91L22 is guaranteed to 0.1% AQL.



#### MODE SELECT TABLE

Part Number	Am9122-25	Am9122-35	Am91L22-35	Am9122-45	Am91L22-60	
Maximum Access Time	25	35	35	45	60	
Maximum Operating	0° to 70°C	120	120	80	80	45
Current (mA)	-55° to 125°C	N/A	135	N/A	90	N/A

Am9122 CONNECTION DIAGRAM **Top View** ADDRESS 3 22 Vcc (+5V) ADDRESS 2 21 ADDRESS 4 2 ADDRESS 1 WRITE ENABLE 20 ADDRESS 0 CHIP SELECT 1 19 OUTPUT ENABLE ADDRESS 5 5 5 18 CHIP SELECT 2 ADDRESS 6 6 Am9122 17 ADDRESS 7 7 7 16 DATA OUT 3 (GND) VSS 15 DATA IN 3 8 DATA IN 0 DATA OUT 2 14 DATA OUT 0 10 13 DATA IN 2 DATA IN 1 12 DATA OUT 1 11 CD000110 Note: Pin 1 is marked for orientation BIT MAP vcc **Address Designators** External Internal A₀ Ao A₁ A₁ INTERNAL A₂ A₂ ROWO A₃ A₃ . I/O2 AND I/O3 I/O0 AND A4 A4 1/01 A₅ Α5 A₆ A₆ A7 A7 ROW 31 **ORDERING INFORMATION** Valid Combinations Am9122-25 С Am9122-25 PC, DC Temperature (9122 only) C - Commercial (0°C to +70°C) PC, DC DM (9122 only) Am9122-35 M-Military (-55°C to +125°C) Package Am9122-45 PC, DC, DM P - 22-pin plastic DIP (91L22 only) D - 22-pin CERDIP Am9122-60 PC, DC Speed Select (91L22 only) 25 - 25ns 35 - 35ns 45 - 45ns 60 - 60ns Device Type

AM9122 – 256 x 4 SRAM AM91L22 – Same, Low Power

#### ABSOLUTE MAXIMUM RATINGS

#### **OPERATING RANGES**

Am9122

Storage	Temperature	-65°C	to	+ 150°C
Ambient	Temperature with			

Power Applied	55°C to +125°C
Supply Voltage	0.5V to +7.0V
DC Voltage Applied to Outputs	0.5V to +7.0V
DC Input Voltage	0.5V to +7.0V
Power Description	1.0W
DC Output Current	20mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices	
Temperature0°C to +70°C	
Supply Voltage + 4.5V to + 5.5V	

#### DC CHARACTERISTICS over operating range unless otherwise specified

				Am91L22-60		Am91L22-35 Am91L22-45			Am9122-25 Am9122-35				
Symbol	Parameter	Test Conditions		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
VOH	Output HIGH Voltage	V _{CC} = Min	1 _{OH} = ~5.2mA	2.4			2.4			2.4			Volts
VOL	Output LOW Voltage	V _{CC} = Min	I _{OL} = 8.0mA			0.4			0.4			0.4	Volts
VIH	Input HIGH Voltage			2.1		Vcc	2.1		Vcc	2.1		Vcc	Volts
VIL	Input LOW Voltage			-3.0		0.8	-3.0		0.8	-3.0		0.8	Volts
Ι _{ΙL}	Input LOW Current	V _{CC} = Max, V _{IN} = Gnd	V _{CC} = Max, V _{IN} = Gnd			10			10			10	μA
ĥн	Input HIGH Current	V _{CC} = Max, V _{IN} = V _{CC}				10			10			10	μA
VCD	Input Diode Clamp Voltage					Note 4			Note 4			Note 4	Volts
OFF	Output Current (High-Z)	VOL SVOUT VOH	T _A = Max	- 50		50	-50		50	~50		50	μA
1	Output Short Circuit	V _{CC} = Max	Commercial			-70			-70			-70	mA
los	Current (Note 3)	VOUT = GND	Military			-80			-80			-80	mA
			T _A = 70°C			40			70		_	110	
lcc	Power Supply Current	V _{CC} = Max, I _{OUT} = 0mA	T _A = 0°C			45			80			120	mĄ
	Guildin		T _A = -55°C			N/A			90			135	
CIN	Input Capacitance VIN = OV	T _A = 25°C, f=1MHz			3	5		3	5		3	5	
COUT	Output Capacitance VOUT = 0V	$V_{\rm CC} = 4.5v$			5	8		5	8		5	8	pF


Notes:


- The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. A two minute warm up period is required for -55°C operation.
- 2. Tw measured at  $t_{wsa} = min$ ;  $t_{wsa}$  measured at  $t_w = min$ .
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- The NMOS process does not provide a clamp diode. However, the Am9122/91L22 is insensitive to -3V DC

input levels and -5V undershoot pulses of less than 10ns (measured at 50% point).


- Test conditions assume signal transition times of 10ns or less, timing reference levels of 1.5V and output loading of the specified I_{OL}/I_{OH} and 30pF load capacitance as in Figure 1a.
- 6. Transition is measured at  $V_{OH}$  –500mV or  $V_{OL}$  +500mV levels on the output from 1.5V level on the input with load shown in Figure 1b.

#### DC OPERATING CHARACTERISTICS






Am9122







4.0



Access Time Change versus input Voltage




Access Time Change versus Output Loading



01547C

4-90




#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

		- <u>,</u>	Am9	Am9122-25		Am91L22-35 Am9122-35		L22-45	Am91	Am91L22-60	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	tACS	Chip Select Time		15		25		30		35	ns
2	tzRCS	Chip Select to High-Z (Note 6)		20		30		30		35	ns
3	tAOS	Output Enable Time		15		25		30		35	ns
4	tzROS	Output Enable to High-Z (Note 6)		20		30		30		35	ns
5	tAA	Address Access Time		25		35		45		60	ns
6	tzws	Write Disable to High-Z (Note 6)		20		30		35		40	ns
7	twn	Write Recovery Time		20		25		40		45	ns
8	tw	Write Pulse Width (Note 2)	15		25		30		40		ns
9	twsp	Data Setup Time Prior to Write	5		5	1	5		5		ns
10	twhD	Data Hold Time After Write	5		5		5		5		ns
11	twsA	Address Setup Time (Note 2)	5	·	5		10		10		ns
12	twha	Address Hold Time	5		5		5		· 5		ns
13	twscs	Chip Select Setup Time	5		5		5		5	[	ns
14	twhcs	Chip Select Hold Time	5		5	1	5		5		ns

#### SWITCHING WAVEFORMS






#### SWITCHING WAVEFORMS (Cont.)

Am9122





(All above measurements implemented to 1.5V unless otherwise stated.)

Note: Timing diagram represents one solution which results in an optimum cycle time. Timing may be changed to in various applications as long as the worst case limits are not violated.

### Am9128

2048 x 8 Static RAM


#### DISTINCTIVE CHARACTERISTICS

- Logic voltage levels compatible with TTL
- Three-state output buffers-common I/O
- T_{AA}/T_{ACS} as low as to 70ns
- Power down mode (ISB as low as 15mA)

I_{CC} max as low as 100mA


#### GENERAL DESCRIPTION

The Am9128 is a 16,384-bit static Random Access Readwrite Memory organized as 2048 words of 8 bits. It uses fully static circuitry, requiring no clocks or refresh to operate. Directly TTL-compatible inputs and outputs and operation from a single +5V supply simplify system designs. Common data I/O pins using three-state outputs are provided. The Am9128 is available in an industry-standard 24-pin DIP package with 0.6-inch pin row spacing. The Am9128 uses the JEDEC standard pinout for byte-wide memories (compatible to 16K EPROM's).



02050C

Am9128



4-94

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....-65°C to +150°C Ambient Temperature with

Power Applied	55°C to +125°C
Supply Voltage	0.5V to +7.0V
Signal Voltages with	
respect to ground	3.0V to +7.0V
Power Description	1.0W
DC Output Current	10mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

C	)P	EF	RAT	'ING	RANGES	

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V
Military (M) Devices	
Tomporatura	55°C to 1 105°C


#### DC CHARACTERISTICS over operating range unless otherwise specified

			Am9128-90 Am9128-10		Am91	28-15	Am91 Am91 Am91			
Symbol	Parameter	Test Conditions		Min	Max	Min	Max	Min	Max	Units
юн	Output HIGH Current	V _{OH} = 2.4V	No AFV	-2		-2		-2		mA
lol	Output LOW Current	V _{OL} = 0.4V	V _{CC} = 4.5V	4		4		4		mA
VIH	Input HIGH Voltage			2.0	V _{CC} +1.0	2.0	V _{CC} + 1.0	2.0	V _{CC} +1.0	Volts
VIL	Input LOW Voltage			-0.5	0.8	-0.5	0.8	-0.5	0.8	Volts
^I IX	Input Load Current	V _{SS} ≤VI≤V _{CC}			10		10		10	μA
loz	Output Leakage Current	GND < VO < VCC Output Disabled			10		10	···	10	μA
CIN	Input Capacitance	Test Frequency =			6		6		6	
C1/0	Input/Output Capacitaance	1.0 MHz, T _A = 25°C, All pins at 0V	$V_{CC} = 5.0V$		7		7		7	pF
	V _{CC} Operating	Max V _{CC} , CE≤V _{IL}	COM'L		120		100		140	
lcc	Supply Current	Outputs Open	MIL		180		150		150	mA
las	Automatic CE Power	Max V _{CC} , CE≥VIH	COM'L		15		15		30	-
ISB	B Down Current Max	Max VCC, CE = VIH	MIL		30		30		30	mA
1	Peak Power On	V _{CC} = GND to V _{CC} Max	COM'L		15		15		30	mA
IPO	Current	CE ≥ V _{IH} (Note 2)	MIL		30		30		30	1


#### Notes:

- The internal write time of the memory is defined by the overlap of CE Low and WE Low. Both signals must be Low to initiate a write and either signal can terminate a write by going High. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- A pull up resistor to V_{CC} on the CE input is required during power up to keep the device deselected, otherwise I_{PO} will exceed values given.
- 3. The operating ambient temperature range is guaranteed with transverse air flow of 400 linear feet per minute.
- 4. At any given temperature and voltage condition,  $t_{HZ}$  is less than  $t_{LZ}$  for all devices.

- 5. WE is High for read cycle.
- 6. Device is continuously selected,  $\overline{CE} = V_{1L}$ .
- 7. Address valid prior to or coincident with CE transition Low.
- 8. OE = VIL.
- C_L = 100pF for Am9128-10/-12/-15/-20. C_L = 30pF for Am9128-70/90.
- 10. Transition is measured at 1.5V on the input to  $V_{OH}$  500mV and  $V_{OL}$  + 500mV on the outputs using the load shown in Figure 1.  $C_L$  = 5pF.
- 11. Am9128-20 only.



02050C



4-97




### SWITCHING CHARACTERISTICS (Cont.)


				Am9128-12		Am91	28-15	Am9128-20		
No. Symbol		Description		Min	Max	Min	Max	Min	Max	Units
Rea	ud Cycle									
1	tac	Read Cycle Time		120		150		200		ns
2	tACC	Address Access Time (No	ite 9)		120		150		200	ns
3	tACS	Chip Select Access Time	(Note 9)		120		150		200	ns
4	*	Output Enable Time	COM'L		N/A		60		70	
*	^t OE	(Note 9)	MIL		70		70		80	ns
5	tон	Output Hold Time from A	ddress Change	5		5		5		ns
6	t _{CLZ}	Output in LOW-Z from CE	(Notes 4, 10)	5		5		5		ns
7	tCHZ	Output in HIGH-Z from CE (Notes 4, 10)			50		55		55	ns
8	toLZ	Output in LOW-Z from Of	(Notes 4, 10)	5		5		5		ns
9	tohz	Output in HIGH-Z from OE (Notes 4, 10)			45		50		50	ns
10	tpu	Chip Selection to Power Up Time		0		0		0		ns
11	tPD	Chip Deselection to Power Down Time			55		60		60	ns
Wri	te Cycle									
12	twc	Write Cycle Time		120		150		200		ns
40		Chip Selection to End of Write	COM'L	N/A		120		150		
13	tcw	(Note 1)	MIL	105		130		160		ns
14	tas	Address Setup Time	· · · · · · · · · · · · · · · · · · ·	10		20		20		ns
15	twp	Write Pulse Width (Note	)	70		85		100		ns
16	twR	Write Recovery Time		5		5		5		ns
17	tos	Data Setup Time		45		50		60		ns
18	tон	Data Hold Time		. 5		5		. 5		ns .
19	twiz	Output in LOW-Z from W	E (Notes 4, 10)	5		5		5		ns
20	twnz	Output in HIGH-Z from W	E (Notes 4, 10)		50		50		50	ns
21	taw			105		120		120		ns


#### SWITCHING WAVEFORMS





READ CYCLE 2 (Notes 5, 7, 8)





. . . . . . . 

INDEX SECTION NUMERICAL DEVICE INDEX FUNCTIONAL INDEX AND SELECTION GUIDE APPLICATION NOTE

BIPOLAR PROGRAMMABLE READ ONLY MEMORY (PROM)

BIPOLAR RANDOM ACCESS MEMORIES (RAM)

MOS RANDOM ACCESS MEMORIES (RAM)

MOS READ ONLY MEMORIES (ROM)

MOS UV ERASABLE PROGRAMMABLE ROM (EPROM)

GENERAL INFORMATION PACKAGE OUTLINES SALES OFFICES













6

### MOS Read Only Memories (ROM) Index

Am9218 Am9232/33 Am9264 Am9265 Am92128 Am92256 . . . . . .

2048 x 8 ROM	5-1
4096 x 8 ROM	
64K (8192 x 8) ROM	5-11
64K (8192 x 8) ROM	
128K (16,384 x 8) ROM	
256K (32,768 x 8) ROM	

### Am9218

#### **DISTINCTIVE CHARACTERISTICS**


- Plug-in replacement for 8316E; 2716 compatible
- Access times as fast as 350 ns
- 3 fully programmable Chip Selects increased flexibility
- Logic voltage levels compatible with TTL
- Three-state output buffers simplified expansion
- Low power dissipation


#### **GENERAL DESCRIPTION**

The Am9218 devices are high performance, 16384-bit, static, mask programmed, read only memories. Each memory is implemented as 2048 words by 8 bits per word. This organization simplifies the design of small memory systems and permits incremental memory sizes as small as 2048 words. The fast access times provided allow the ROM to service high performance microcomputer applications without stalling the processor.

Three programmable Chip Select input signals are provided to control the output buffers. Each Chip Select polarity may be specified by the customer thus allowing the addressing of 8 memory chips without external gating. The outputs of unselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional Am9218 devices and other three-state components.

These memories are fully static and require no clock signals of any kind. A selected chip will output data from a location specified by whatever address is present on the address input lines. Input and output voltage levels are compatible with TTL specifications.





#### **PROGRAMMING INSTRUCTIONS**

#### CUSTOM PATTERN ORDERING INFORMATION

The Am9218 is programmed from punched cards, card coding forms or paper tape in card image format as shown below.

Logic "1" = a more positive voltage (normally +5.0V) Logic "0" = a more negative voltage (normally 0V)

#### **FIRST CARD**

Column Number	Description
10 thru 29	Customer Name
32 thru 37	Total number of "1's" contained in the data.
	This is optional and should be left blank if not used.
50 thru 62	9218
65 thru 72	Optional Information

#### SECOND CARD

Column Number	Description
29	CS3 input required to select chip
	(0 or 1)
31	CS2 input required to select chip
1	(0 or 1)
33	CS1 input required to select chip
	(0 or 1)


Two options are provided for entering the data pattern with the remaining cards.

**OPTION 1** is the Binary Option where the address and data are presented in binary form on the basis of one word per card. With this option 2048 data cards are required.

#### Column Number

10, 12, 14, 16, 18 20, 22, 24, 26, 28, 30	Address input pattern with the most significant bit (A10) in col- umn 10 and the least significant bit (A0) in column 30.
40, 42, 44, 46, 48 50, 52, 54	Output pattern with the most sig- nificant bit (O8) in column 40 and the least significant bit (O1) in column 54.
73 thru 80	Coding these columns is not es- sential and may be used for card identification purposes.

**OPTION 2** is the Hexadecimal Option and is a much more compact way of presenting the data. This format requires only 128 data cards. Each data card contains the 8-bit output information for 16 storage locations in the memory. The address indicated in columns 21, 22 and 23 is the address of the data presented in columns 30 and 31. Addresses for successive data are assumed to be in incremental ascending order from the initial address. Since the address in columns 21, 22 and 23 always points only to the first data on the card, column 23 is always zero. Columns 21 and 22 take all hex values from 00 through 7F: 128 cards in all. Data is entered in hex values and may be any combination of 8 bits, that is, hex values from 00 through FF.



03243 C

#### ABSOLUTE MAXIMUM RATINGS

#### **OPERATING RANGES**

Storage Temperature .....-65°C to +150°C Ambient Temperature with

Power Applied 55°C to +	- 125°C
Supply Voltage	+7.0V
DC Signal Voltage applied to outputs0.5V to	+7.0V
DC Input Voltage0.5V to	+7.0V
Power Dissipation	1.0W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.


Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Million (AA) Devices	

Military (M) Devices

Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits ove	r which the functional-
ity of the device is guaranteed.	

#### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
Mari	Output High Voltage	1	C devices	2.4			
Vон	Output High Voltage	I _{OH} = -200μA	M devices	2.2			
Ve	Output Low Voltage	I _{OL} = 3.2 mA	C devices			0.4	v
VOL Output Low Voltage		IOL = 3.2 IIIA	M devices			0.45	.•
ViH	Input High Voltage		•	2.0		V _{CC} + 1.0V	
VIL	Input Low Voltage			-0.5		+ 0.8	
ILO	Output Leakage Current	Chip Disabled				10	
lu -	Input Leakage Current					10	μA
lee	Power Supply Current		C devices			70	mA
	Power Supply Current		M devices			80	ma
CIN	Input Capacitance	T _A = 25°C, f = 1MHz				7	pF
COUT	Output Capacitance	All pins at OV				7	pr



WF000030

5

Am9218

### Am9232/33

4096 x 8 ROM

#### DISTINCTIVE CHARACTERISTICS


- Access time selected to 300ns
- Fully capacitive inputs simplified driving
- Two mask programmable chip selects --- increased flexibility
- Three-state output buffers simplified expansion
- Two different pinouts for universal application
- Non-connect option on chip selects


#### **GENERAL DESCRIPTION**

The Am9232/33 devices are high performance, 32,768-bit, static, mask programmed, read only memories. Each memory is implemented as 4096 words by 8 bits per word. This organization simplifies the design of small memory systems and permits incremental memory sizes of 4096 words. The fast access times provided allow the ROM to service high performance microcomputer applications without stalling the processor.

Two programmable Chip Select input signals are provided to control the output buffers. Each Chip Select polarity may be specified by the customer thus allowing the addressing of 4 memory chips without external gating. The outputs of unselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional AM9232/33 devices and other three-state components.

These memories are fully static and require no clock signals of any kind. A selected chip will output data from a location specified by the address present on the address input lines. Input and output voltage levels are compatible with TTL specifications.





FIRST CARD

10 thru 29

32 thru 37

50 thru 62

65 thru 72

SECOND CARD

31

33

**Column Number** 

#### **PROGRAMMING INSTRUCTIONS**

#### CUSTOM PATTERN ORDERING INFORMATION

The Am9232 is programmed from punched cards, card coding forms or paper tape in card image format as shown below. Logic ''1'' = a more positive voltage (normally +5.0V) Logic ''0'' = a more negative voltage (normally 0V)

> Description Customer Name

> > in the data.

9232 or 9233

Description

31 = 2.

. 33 = 2.

Two options are provided for entering the data pattern with the

**Optional Information** 

Total number of "1's" contained

CS2 input required to select chip

(0 or 1); If CS2 = NC, column

CS1 input required to select chip

(0 or 1); If CS1 = NC, column

This is optional and should be left blank if not used.

**OPTION 1** is the Binary Option where the address and data are presented in binary form on the basis of one word per card. With this option 4096 data cards are required.

#### Column Number

8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30	Address input pattern with the most significant bit (A11) in col- umn 8 and the least significant bit (A0) in column 30.
40, 42, 44, 46, 48 50, 52, 54	Output pattern with the most sig- nificant bit (O8) in column 40 and the least significant bit (O1) in column 54.
73 thru 80	Coding these columns is not es- sential and may be used for card identification purposes.

**OPTION 2** is the Hexadecimal Option and is a much more compact way of presenting the data. This format requires only 256 data cards. Each data card contains the 8-bit output information for 16 storage locations in the memory. The address indicated in columns 21, 22 and 23 is the address of the data presented in columns 30 and 31. Addresses for successive data are assumed to be in incremental ascending order from the initial address. Since the address in columns 21, 22 and 23 always points only to the first data on the card, column 23 is always zero. Columns 21 and 22 take all hex values from 00 through FF:256 cards in all. Data is entered in hex values from 00 through FF.

remaining	card	s.															valu	Jes	fr	on	n 00	th	rougi	h F	F.									
A D D R	Γ												_	OUTP	יטי		LUE	S F	OR	AI	DDR	+		• 1						_				
R	0		1	Γ	2	Γ	3		4	-		5		6		7	Τ	Į –	3		9		A	Γ	в	Γ	С	Τ	-1	ם'	Τ	E	Γ	F
21 22 23	30]31	32	33 34	35	36 3	7 38	39 40	41	42	43 4	44	45 46	47	48 49	50	515	2 53	54	55	56	57 58	59	60 61	62	63 64	65	66 6	7 6	B 69	9 70	71	72 73	174	75 76
0 0 0									L	_		i					1_			_	1		L											
0110												L									÷											L		
0 2 0			1	Τ			<u> </u>					1																				1	Т	
					•t						_		•			•							<b>.</b>	-		•	<u> </u>							
																•																		
1   F   0												1											Li						Ι				Γ	
200			1									1																						
												,				•																		
8 40	<u> </u>	Π		T		Τ	<b>,</b>	T	Γ,	T	T			<u> </u>	Γ	<u> </u>	T					Γ	<b>—</b>	Γ	1	T	Γ,	Τ	T	1			Τ	
	<b></b>			1	L	1	<u></u>		<u>.                                    </u>				L	<u> </u>	1		-L			_		1	<u>i _i _</u>		<u> </u>	1	11	l	-	1			-	<u></u>
																•																		
FFO	<b></b>			Γ		Τ		Τ	Γ.	Ţ	Τ	i	Γ	1	Ι		T	Γ			i	Ι.		T	Γ.	Γ		T	T	1		-	Т	1
لسلسلب				<b>-</b>	<b></b>			<u> </u>	┺╼┻				<b>-</b>	<u> </u>	4	<u> </u>	<u> </u>					<u> </u>	<u>.                                    </u>	-	4 <u>1</u>			_					DFO	00001

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature ......-65°C to +150°C Ambient Temperature with

Power Applied55°C to +125°C
Supply Voltage +7.0V
DC Signal Voltage applied to outputs0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
Power Dissipation1.0W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPER	ATING	RANGES
------	-------	--------

Commercial (C) Devices Temperature	
Military (M) Devices Temperature55°C to + 125°C	
Supply Voltage	ļ

ity of the device is guaranteed.

#### DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Conditions	Test Conditions						
VOH	Output HIGH Voltage	l _{OH} = -200μA	2.4			Volts			
•01	ouput man tonago		V _{CC} = 4.50	2.2			Volto		
VOL	Output LOW Voltage	I _{OL} = 3.2mA				0.4	Volts		
VIH	Input HIGH Voltage			2.0		V _{CC} + 1.0V	Volts		
ViL	Input LOW Voltage			-0.5		0.8	Volts		
lu -	Input Load Current	$GND \leq V_I \leq V_{CC}$				10	·μA		
1	Output Leakage Current	$GND \leq V_0 \leq V_{CC}$	+70°C			10	μA		
ILO		Chip Disabled	+ 125°C (DM)			50	μΑ		
lcc	V _{CC} Supply Current		0°C			80	mA		
.00		5	-55°C (DM)			100			
CI	Input Capacitance	$T_A = 25^{\circ}C, f = 1.0MHz$	· · · · · · · · · · · · · · · · · · ·			7.0	p۶		
Co	Output Capacitance	All pins at OV				7.0	pF		

# Am9232/33

#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified Am9232/33B Am9232/33C No. Symbol Description **Test Conditions** Units Min Max Min Max 1 Address to Output Access Time 450 300 tA ns tr = tf = 20ns Output load: One Standard TTL Gate plus 100pF (Note 1) 2 Chip Select to Output ON Delay 150 120 tco ns Previous Read Data Valid with Respect to Address Change 20 з 20 tон ns 4 tDF Chip Select to Output OFF Delay 150 120 ns

Note: 1. Timing reference levels: High = 2.0V, Low = 0.8V.

#### SWITCHING WAVEFORMS



64K (8192 x 8) ROM

#### PRELIMINARY

- Enhanced manufacturability with post-metal programming
- Access time 250ns (max)
- Single +5V ±10% power supply

- Fully static operation
- Completely TTL compatible
- Pin compatible with 16K/32K/64K EPROMs/ROMs


#### **GENERAL DESCRIPTION**

The Am9264 high performance read only memory is organized 8192 words by 8 bits with access time of less than 250ns. This organization simplifies the design of small memory systems and permits incremental memory sizes of 8192 words. The fast access times provided allow the ROM to service high performance microcomputer applications without stalling the processor.

The programmable chip select input signal is provided to control the output buffers. Chip Select Polarity may be provided by the customer thus allowing the addressing of 2 memory chips without external gating. The outputs of the unselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional Am9264 devices and other three state components.


This memory is fully static and requires no clock signals of any kind. A selected chip will output data from a location specified by the address present on the address input lines. Input and output levels are compatible with TTL specifications.

The ability to program customer code at the last step of fabrication (Post Metal Programming Technique) will result in faster turn around time for new or old patterns. This technique will allow us to test wafers before committing customer patterns to categorize speed and power dissipation requirements.



Access Times	450ns	300ns	250ns
Part Number	Am9264B	Am9264C	Am9264D

Am9264



### ROM CODE DATA

### EPROM

AMD's preferred method of receiving ROM CODE DATA is in EPROM. Two EPROMs programmed with identical data should be submitted. AMD will read the programmed EPROM and generate an Intel Hex paper tape. The second EPROM is compared with Intel Hex paper tape to insure that both EPROMs have identical data. Then AMD generates a PG tape (Pattern Generation) which is used to make masks after customer gives a code approval. One of the EPROMs is

erased and then it is programmed from AMD's data base. The AMD programmed EPROM is returned to the customer for code verification of the ROM program. Unless otherwise requested, AMD will not proceed until the customer verifies the program in the returned EPROM. AMD requests a written verification form (supplied by AMD with programmed EPROM) signed by customer before proceeding to any further work.

The following EPROMs should be used for submitting ROM CODE DATA:

RO	M	EPROM			
	Preferred		Optional		
Am9218	2K x 8	2716	2516/2-2708		
Am9232/33	4K x 8	2732	2532/2-2716		
Am9264	8K x 8	2764	4-2716/2-2732		
Am9265	8k x 8	2764	4-2176/2-2732		

If more than one EPROM is used to specify one ROM pattern, (i.e., 4 16K EPROMs or 2 32K EPROMs for one 64K ROM) two complete sets of programmed EPROMs should be submitted. In this instance, the programmed EPROMs must clearly state which of the two or four EPROMs is for lower and upper address locations in the ROM.

### CARD FORMAT

If customer prefers to submit punch cards, be sure to provide the industry standard formats, such as:

AMD HEXADECIMAL (PREFERRED) INTEL HEXADECIMAL INTEL BPNF MOTOROLA HEXADECIMAL EA OCTAL G.I. BINARY

### CHIP SELECT INFORMATION

Regardless of the method of submitting ROM CODE DATA (EPROM or CARDs), the chip select information must be specified at the time of customer input data. EPROMs do not have programmable chip selects and, therefore, cannot provide the required chip select information.

### **KEY POINTS**

- Obtain AMD's 5 digit code number from product marketing
- Supply chip select information
- Supply customer part number and appropriate AMD part number
- Supply marking information
- Instruction on whether prototype approval is required prior to production or AMD is allowed to go straight to production (in case of code change or error, customer is liable for all products in line) after customer code approval.

# Am9264

**ABSOLUTE MAXIMUM RATINGS** 

Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied -55°C to +125°C

Supply Voltage +7.0V
DC Signal Voltage applied to outputs0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
Power Dissipation1.0W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

### **OPERATING RANGES**


Commercial (C) Devices	
Temperature0°C to +70°C	
Supply Voltage + 4.5V to + 5.5V	

Military (M) Devices

Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those lim	its over which the functional-
ity of the device is guaranteed.	

### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
VOH	Output HIGH Voltage	I _{OH} = -200μA		2.4	•		Volts
VOL	Output LOW Voltage	I _{OL} = 3.2mA				0.4	Volts
VIH	Input HIGH Voltage		· · · · ·	2.0		V _{CC} + 1.0V	Volts
VIL	Input LOW Voltage			- 0.5		0.8	Volts
1 _{LI}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$				10	μA
ILO	Output Leakage Current	GND ≤ V _O ≤ V _{CC}	+ 70°C			10	μA
		Chip Disabled	+ 125°C (DM)			50	<i>.</i>
lcc	VCC Supply Current	0°C	0°C			80	mA
			-55°C (DM)			100	
CI	Input Capacitance	T _A = 25°C, f = 1.0MHz				7.0	pF
Co .	Output Capacitance	All pins at 0V				7.0	pF



- -

5

# Am9265

64K (8192 x 8) ROM

### PRELIMINARY

### DISTINCTIVE CHARACTERISTICS

- Access time 250ns (max)
- Automatic power down feature controlled by separate CE pin.
- Separate OE pin for tri-state output control
- Two programmable chip selects with no-connect option
- Pin compatible with 28 pin 64K and higher density ROMs/EPROMs
- Completely TTL compatible

### **GENERAL DESCRIPTION**


The Am9265 high performance read only memory is organized 8192 words by 8 bits with access times of less than 250ns. This organization simplifies the design of small memory systems and permits incremental memory sizes of 8192 words. The fast access times provided allow the ROM to service high performance microcomputer applications without stalling the processor.


Two programmable chip select inputs are provided to control the output buffers. Chip select polarity may be specified by the customer thus allowing the addressing of 4 memory chips without external gating. The outputs of the unselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional Am9265 devices and other three state components. No-connect option on chip selects can be provided if desired by the customer.

This memory is fully static and requires no clock signals of any kind. A selected chip will output data from a location specified by the address present on the address input lines. Input and output levels are compatible with TTL specifications. A separate  $\overline{OE}$ , output enable pin, controls outputs providing greater system flexibility and eliminating bus contention.

The Am9265 features an automatic stand-by mode. When deselected by  $\overline{CE}$ , the maximum supply current is reduced from 80mA to 20mA, a 75% reduction.

The ability to program customer code at the last step of fabrication (Post Metal Programming Technique) results in faster turn around time for new or old patterns. This technique also allows testing of wafers to categorize speed and power dissipation before committing customer patterns.





### ROM CODE DATA

AMD's preferred method of receiving ROM code data is in EPROM. Two identically programmed EPROMs should be submitted for code verification purposes. AMD will read one of the EPROMs and store contents in a floppy disk. The contents of the second EPROM are compared with the stored data for consistency. The second EPROM is erased and then reprogrammed and submitted to the customer for verification of the

ROM code, along with code listing. Unless otherwise requested, AMD will not proceed until production is authorized by means of a signed MOS ROM verification form (submitted with code verification data).

The following EPROMs should be used for submitting ROM code data:

RO	M	EPROM			
		Preferred	Optional		
Am9218	2K x 8	2716	2716		
Am9232/33	4K x 8	2732	2532/2-2716		
Am9264	8K x 8	2764	4-2716/2-2732		
Am9265	8k x 8	2764	4-2176/2-2732		

If more than one EPROM is used to specify a ROM pattern, the upper and lower address locations must be clearly specified.

### CARD FORMAT

If card decks are preferred as code inputs, the following industry standard formats are acceptable:

AMD HEXADECIMAL (PREFERRED) INTEL HEXADECIMAL INTEL BPNF MOTOROLA HEXADECIMAL EA OCTAL G.I. BINARY

### PAPER TAPE FORMAT

If punched paper tape is preferred as code input, most industry standard formats are acceptable. Verify with factory before submittal. Regardless of the method of submitting ROM code data, the chip select information must be specified at the time of customer input data. EPROMs do not have programmable chip selects and, therefore, cannot provide the required chip select information.

### **KEY POINTS**

- Supply 2 sets of identically programmed EPROMs.
- Specify customer part number and appropriate AMD part number.
- Supply marking information.

CHIP SELECT INFORMATION

- Identify upper and lower address location when more than one EPROM is used.
- Cover EPROM window with opaque material to prevent bit loss.

### ABSOLUTE MAXIMUM RATINGS

### OPERATING RANGES

Commercial (C) Devices

Am9265

Storage Temperature .....-65°C to +150°C Ambient Temperature with

Power Applied55°C to	+ 125°C
Supply Voltage	. +7.0V
DC Signal Voltage applied to outputs0.5V to	+7.0V
DC Input Voltage0.5V to	+7.0V
Power Dissipation	1.0W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

Temperature	0°C to +70°C
Supply Voltage	
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those limit	ts over which the functional-
ity of the device is guaranteed.	

### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions	•	Min	Тур	Max	Units
VOH	Output HIGH Voltage	l _{OH} = -400μA		2.4			Volts
VOL	Output LOW Voltage	l _{OL} = 3.2mA				0.4	Volts
VIH	Input HIGH Voltage			2.0		V _{CC} + 1.0V	Volts
VIL	Input LOW Voltage		· · · · · · · · · · · · · · · · · · ·	-0.5		0.8	Volts
14	Input Leakage Current	GND ≤ VI ≤ V _{CC}	•			10	μA
ILO Outp	Output Leakage Current	$GND \leq V_O \leq V_{CC}$	+ 70°C			10	
10	Culput Lounage Culton	Chip Disabled	+ 125°C (DM)		<u> </u>	50	μA
ICC1	V _{CC} Standby Current		0°C			20	mA
1001			-55°C (DM)			25	mA
1002	V _{CC} Operating Current		0°C			80	mA
-0.02	, too openang canon		-55°C (DM)			100	mA
· CI	Input Capacitance	T _A = 25°C, f = 1.0MHz	,			7.0	pF
Co	Output Capacitance	All pins at OV				7.0	pF

5

# Am9265


0	
No.	Sym
1	tA
2	tco

		·		Am9	265B	Am9	265C	Am9	265D	
No.	Symbol	Description	Test Conditions	Min	Max	Min	Max	Min	Max	Units
1	tA	Address to Output Access Time			450		300		250	ns
2	tco	Chip Select to Output ON Delay			150		120		100	ns
з	tOE	Output Enable to Output ON Delay	tr = tf = 10ns Output Load		150		120		100	ns
4	^t CE	CE to Output ON Delay	One Standard TTL Gate Plus		450		300		250	ns
5	tон	Previous Read Data Valid with Respect to Address Change	100pF (Note 1)	20		20		20		ns
6	tos	Chip Select to Output OFF Delay			120		100		80	ns

Notes:

Timing reference levels:High = 2.0V, Low = 0.8V.
 tpr is the worst case OFF delay. If OE occurs before CE and CS/CS are disabled, then tpr is referenced to OE only. If OE, CS/CS and CE are disabled simultaneously, then tpr is referenced to all three.





Am92128

### DISTINCTIVE CHARACTERISTICS

- Access time 250ns (max)
- Single +5V ±10% power supply
   Automatic power down feature controlled by separate CE pin
- Separate OE pin for three-state output control
- Programmable chip select with no-connect option
- Pin compatible with 28-pin and high density ROMs/ EPROMs

### GENERAL DESCRIPTION

The Am92128 high performance read only memory is organized 16,384 words by 8 bits and has access times of less than 250ns. This organization simplifies the design of memory systems and permits incremental memory sizes of 16,384 bytes. The fast access times provided allow the ROM to service high performance microcomputer applications without inserting wait states.


One programmable chip select input is provided to control the output buffers. Chip select polarity may be specified by the customer thus allowing the addressing of 2 memory chips without external gating. The outputs of the unselected chips are turned off and assume a high impedance state.

BLOCK DIAGRAM

This permits wire-ORing with additional Am92128 devices and other three-state components.


This memory is fully static and requires no clock signals of any kind. A selected chip will output data from a location specified by the address present on the address input lines. Input and output levels are compatible with TTL specifications.

The ability to program customer code at the last step of fabrication (Post Metal Programming Technique) results in faster turn around time for new or old patterns. This technique also allows testing of wafers to categorize speed and power dissipation before committing customer patterns.



### MODE SELECT TABLE





### ROM CODE DATA

AMD's preferred method of receiving ROM code data is in EPROM. Two identically programmed EPROMs should be submitted for code verification purposes. AMD will read one of the EPROMs and store contents in a floppy disk. The contents of the second EPROM are compared with the stored data for consistency. The second EPROM is erased and then reprogrammed and submitted to the customer for verification of the

ROM code, along with code listing. Unless otherwise requested, AMD will not proceed until production is authorized by means of a signed MOS ROM verification form (submitted with code verification data).

The following EPROMs should be used for submitting ROM code data:

RO	М	EPROM			
		Preferred	Optional		
Am9217/18	2K x 8	2716	2516/2-2708		
Am9232/33	4K x 8	2732	2532/2-2716		
Am9264	8K x 8	2764	4-2716/2-2732		
Am9264	8K x 8	2764	4-2716/2-2732		
Am9128	16k x 8	2128	2-2764		

If more than one EPROM is used to specify a ROM pattern, the upper and lower address locations must be clearly specified.

### CARD FORMAT

If card decks are preferred as code inputs, the following industry standard formats are acceptable:

AMD HEXADECIMAL (PREFERRED) INTEL HEXADECIMAL INTEL BPNF MOTOROLA HEXADECIMAL EA OCTAL G.I. BINARY

### PAPER TAPE FORMAT

If punched paper tape is preferred as code input, most industry standard formats are acceptable. Verify with factory before submittal.

### CHIP SELECT INFORMATION

Regardless of the method of submitting ROM code data, the chip select information must be specified at the time of customer input data. EPROMs do not have programmable chip selects and, therefore, cannot provide the required chip select information.

### **KEY POINTS**

- Supply 2 sets of identically programmed EPROMs.
- Specify customer part number and appropriate AMD part number.
- Supply marking information.
- Identify upper and lower address location when more than one EPROM is used.
- Cover EPROM window with opaque material to prevent bit loss.

### **ABSOLUTE MAXIMUM RATINGS**

Fower Applied
Supply Voltage +7.0V
DC Signal Voltage applied to outputs0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
Power Dissipation 1.0W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

### **OPERATING RANGES**

Commercial (C) Devices	
Temperature0°C to +70	°C
Supply Voltage + 4.5V to + 5.	5V

### Military (M) Devices

Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits over	which the functional-
ity of the device is guaranteed.	

### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units	
Voн	Output HIGH Voltage	I _{OH} = -400μA	$I_{OH} = -400 \mu A$				Volts	
VOL	Output LOW Voltage	i _{OL} = 3.2mA				0.4	Volts	
ViH	Input HIGH Voltage			2.0		V _{CC} +1.0V	Volts	
VIL	Input LOW Voltage					0.8	Volts	
ILI	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	$GND \leq V_1 \leq V_{CC}$			10	μA	
ILO	0 Output Leakage Current	Output Leakage Current GND ≤ VO ≤ VCC	$GND \leq V_O \leq V_{CC}$	+ 70°C			10	
-LO		Chip Disabled	+ 125°C (DM)			50	μA	
ICC1	V _{CC} Standby Current		0°C			25	mA	
1001	Vice changes carroin	-55°C (DM)			30	mA		
ICC2	V _{CC} Operating Current		0°C			80	mA	
1002	VCC operating current		-55°C (DM)		_	100	104	
CI	Input Capacitance	T _A = 25°C, 1 = 1.0MHz				7.0	pF	
Co	Output Capacitance	All pins at OV				7.0	pF	


### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

No.				Am92128B		Am92128C		Am92128D		
	Symbol	Description	Test Conditions	Min	Max	Min	Max	Min	Max	Units
1	tA	Address to Output Access Time			450		300		250	ns
2	tco	Chip Select to Output ON Delay	1		150		120		100	ns
3	tOE	Output Enable to Output ON Delay	tr = tf = 10ns Output Load:		150		120		100	ns ·
4	^t CE	CE to Output ON Delay	One Standard		450		300		250	ns
5	tон	Previous Read Data Valid with Respect to Address Change	100pF (Note 1)	20		20		20		ns
6	tDF	Chip Select to Output OFF Delay			120		100		80	ns

Notes:

Timing reference levels:High = 2.0V, Low = 0.8V.
 tpp is the worst case OFF delay. If OE occurs before CE and CS/CS are disabled, then tpp is referenced to OE only. If OE, CS/CS and CE are disabled simultaneously, then tpp is referenced to all three.

SWITCHING WAVEFORMS



Am92128

### Am92256

256K (32,768 x 8) ROM

### PRELIMINARY


### DISTINCTIVE CHARACTERISTICS

- Access time 250ns (max)
- Single +5V ±10% power supply
- Automatic power down feature controlled by separate CE pin
- Separate OE pin for three-state output control
- Pin compatible with 28-pin high density ROMs/EPROMs
- TTL compatible

### GENERAL DESCRIPTION

The Am92256 high performance read only memory is organized 32,768 words by 8 bits and has access times of less than 250ns. This organization simplifies the design of memory systems and permits incremental memory sizes of 32,768 bytes. The fast access times provided allow the ROM to service high performance microcomputer applications without inserting wait states.

The Am92256 features an automatic stand-by mode. When deselected by  $\overline{CE}$ , the maximum supply current is reduced from 120mA to 30mA, a 75% reduction. The outputs of the deselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional Am92256 devices and other three-state components.



This memory is fully static and requires no clock signals of any kind. A selected chip will output data from a location specified by the address present on the address input lines. Input and output levels are compatible with TTL specifications. A separate  $\overrightarrow{OE}$ , output enable pin, controls outputs providing greater system flexibility and eliminating bus contention.

The ability to program customer code at the last step of fabrication (Post Metal Programming Technique) results in faster turn around time for new or old patterns. This technique also allows testing of wafers to categorize speed and power dissipation before committing customer patterns.

### MODE SELECT TABLE

ĈĒ	ŌĒ	Mode	Outputs	Power
н	х	Deselect	High-Z	Standby
L	н	Inhibit	High-Z	Active
L.	L	Read	DOUT	Active


H = HIGH

L = LOW X = Don't Care

### **PRODUCT SELECTOR GUIDE**

Access Times	450ns	300ns	250ns
Part Number	Am92256B	Am92256C	Am92256D

03180B



03180B

### ROM CODE DATA

AMD's preferred method of receiving ROM code data is in EPROM. Two identically programmed EPROMs should be submitted for code verification purposes. AMD will read one of the EPROMs and store contents in a floppy disk. The contents of the second EPROM are compared with the stored data for consistency. The second EPROM is erased and then reprogrammed and submitted to the customer for verification of the

ROM code, along with code listing. Unless otherwise requested, AMD will not proceed until production is authorized by means of a signed MOS ROM verification form (submitted with code verification data).

The following EPROMs should be used for submitting ROM code data:

RO	м	EPROM			
		Preferred	Optional		
Am9218	2K x 8	2716	2716		
Am9232/33	4K x 8	2732	2532/2-2716		
Am9264	8K x 8	2764	4-2716/2-2732		
Am9265	8k x 8	2764	4-2176/2-2732		
Am9128	16K x 8	27128	2-2764		
Am92256	32K x B	2-27128	42764		

If more than one EPROM is used to specify a ROM pattern, the upper and lower address locations must be clearly specified.

### CARD FORMAT

If card decks are preferred as code inputs, the following industry standard formats are acceptable:

AMD HEXADECIMAL (PREFERRED) INTEL HEXADECIMAL INTEL BPNF OTOROLA HEXADECIMAL EA OCTAL GI BINARY

### PAPER TAPE FORMAT

If punched paper tape is preferred as code input, most industry standard formats are acceptable. Verify with factory before submittal.

### CHIP SELECT INFORMATION

Regardless of the method of submitting ROM code data, the chip select information must be specified at the time of customer input data. EPROMs do not have programmable chip selects and, therefore, cannot provide the required chip select information.

### **KEY POINTS**

- Supply 2 sets of identically programmed EPROMs.
- Specify customer part number and appropriate AMD part number.
- Supply marking information.
- Identify upper and lower address location when more than one EPROM is used.
- Cover EPROM window with opaque material to prevent bit loss.

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....-65°C to +150°C Ambient Temperature with

Power Applied55°C to	+ 125°C
Supply Voltage	. +7.0V
DC Signal Voltage applied to outputs0.5V to	+ 7.0V
DC Input Voltage0.5V to	+7.0V
Power Dissipation	

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

### **OPERATING RANGES**

- - -

Am92256

ity of the device is guaranteed.

### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
VOH	Output HIGH Voltage	I _{OH} = -400μA		2.4			Volts
VOL	Output LOW Voltage	I _{OL} = 3.2mA				0.4	Volts
ViH	Input HIGH Voltage			2.0		V _{CC} + 1.0V	Volts
VIL	Input LOW Voltage	· ·				0.8	Volts
-lu	Input Leakage Current	$GND \leq V_I \leq V_{CC}$				10	μA
ILO	LO Output Leakage Current	GND ≤ V _O ≤ V _{CC}	+ 70°C			10	μA
		Chip Disabled					μη
ICC1	V _{CC} Standby Current		0°C			30	mA
							11-7
ICC2	V _{CC} Operating Current		0°C			120	mA
1002	The spectrum of the second				_		1110
CI	Input Capacitance	T _A = 25°C, f = 1.0MHz				7.0	pF
Co	Output Capacitance	All pins at OV				7.0	pF




### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

No. Symbol				Am92256B		Am92256C		Am92256D			
	Description	Test Conditions	Min	Max	Min	Max	Min	Max	Units		
1	tA	Address to Output Access Time			450		300		250	ns	
2	tOE	Output Enable to Output ON Delay	tr = tf = 10ns		150		120		· 100	ns	
3	^t CE	CE to Output ON Delay	Output Load: One Standard		450		300		250	ns	
4	tон	Previous Read Data Valid with Respect to Address Change	TTL Gate Plus 100pF (Note 1)	20		20		20		ns	
5	tOF	Chip Select to Output OFF Delay.			120		100		80	ns	

Notes:

Timing reference levels: High = 2.0V Low = 0.8V.
 Top is the worst case OFF delay. If OE occurs before CE is disabled, then top is referenced to OE only. If OE, and CE are disabled simultaneously, then top is referenced to both.





INDEX SECTION NUMERICAL DEVICE INDEX FUNCTIONAL INDEX AND SELECTION GUIDE APPLICATION NOTE

BIPOLAR PROGRAMMABLE READ ONLY MEMORY (PROM)

### BIPOLAR RANDOM ACCESS MEMORIES (RAM)

MOS RANDOM ACCESS MEMORIES (RAM)

MOS READ ONLY MEMORIES (ROM)

MOS UV ERASABLE PROGRAMMABLE ROM (EPROM)

GENERAL INFORMATION PACKAGE OUTLINES SALES OFFICES













# MOS UV Erasable Programmable ROM (EPROM) Index

Am1702A	256 x 8-Bit Programmable ROM	6-1
Am2716/Am9716	2048 x 8-Bit UV Erasable PROM	
Am2732	4096 x 8-Bit UV Erasable PROM	6-14
Am2732A	4096 x 8-Bit UV Erasable and one-time	
	programmable EPROMs	6-20
Am2764	8192 x 8-Bit UV Erasable and one-time	
	programmable PROMs	6-27
Am9864	EEPROM 8192 x 8-Bit Electrically Erasable PROM	6-36
Am27128	16,384 x 8-Bit UV Erasable PROM	6-42
Am27256	32,768 x 8-Bit UV Erasable PROM	6-51
Am27512	65,536 x 8-Bit UV Erasable PROM	6-59

### Am1702A 256 x 8-Bit Programmable ROM

### DISTINCTIVE CHARACTERISTICS

- Access times down to 550 nanoseconds
- 100% tested for programmability
- Inputs and outputs TTL compatible

- Three-state output wired-OR capability
- Typical programming time of less than 2 minutes/device
- Clocked VGG mode for lower power dissipation

### GENERAL DESCRIPTION


**BLOCK DIAGRAM** 

The Am1702A is a 2048-bit electrically programmable ultraviolet light erasable Read Only Memory. It is organized as 256 by 8 bits. It is packaged in a 24 pin dual in-line hermetic cerdip package with a foggy lid.

The transparent lid allows the user to erase any previously stored bit pattern by exposing the die to an ultraviolet (UV)

light source. Initially, and after each erasure, all 2048 bits are in the zero state (output low). The data is selectively written into specified address locations by writing in ones.


A low power version, the Am1702AL, is available which permits the VGG input to be clocked for lower average power dissipation.



**PRODUCT SELECTOR GUIDE** 

	Access Time (ns)				
1000	650	550	VGG		
Am1702A	Am1702A-2	Am1702A-1	No		
Am1702AL	Am1702AL-2	Am1702AL-1	Yes		
Am9702AHDL	Am9702A-2HDL	Am9702A-1HDL	No		
Am90702ALHDL	Am9702AL-2HDL	Am9702AL-1HDL	Yes		

### 6



6-2

# Am1702A

### **PROGRAMMING THE Am1702A**

PROGRAMMING

Each storage node in the Am1702A consists of an MOS transistor whose gate is not connected to any circuit element. The transistors are all normally off, making all outputs LOW in an unprogrammed device. A bit is programmed to a HIGH by applying a large negative voltage to the MOS transistor; electrons tunnel through the gate insulation onto the gate itself. When the programming voltage is removed, a charge is left on the gate which holds the transistor on. Since the gate is completely isolated, there is no path by which the charge can escape, except for random high energy electrons which might retunnel through the gate insulation. Under ordinary conditions retunneling is not significant. The application of high energy to the chip through X-rays or UV light (via the quartz window) raises energy levels so that the charge can escape from the gate region, erasing the program and restoring the device to all LOW.

In order to program a specified byte, all 8 address lines must be In the binary complement of the address desired when pulsed VDD and VGG move to their negative level. The complemented address must be stable for at least tACW. before VDD and VGG make their negative transitions. The voltage swing of the address lines during programming is between  $-47V \pm 1V$  and 0V. The addresses must then make a transition to the true state at least tATW before the program pulse is applied. For good data retention, the addresses should be programmed in sequence from 0 to 255, a minimum of 32 times. DO1 through DO8 are used as the data inputs to program the desired pattern. A low level at the data input

# $(-47V \pm 1V)$ will program the selected bit to 1 and a high level (0V) will program it to a 0. All 8 bits addressed are programmed simultaneously.

Programming Boards are available for the Data I/O automatic programmer (part number 1010/1011), for the Spectrum Dynamics programmer (part number 434-549), and for the Pro-Log programmer (part number PM9001).

### ERASING THE Am1702A

The Am1702A may be erased (restored to all LOW's) by exposing the die to ultraviolet light from a high intensity source. The recommended dosage is 6 W-sec/cm² at a wavelength of 2537 Å. The Ultraviolet Products, Inc., models UVS-54 or S-52 can erase the Am1702A in about 15 minutes, with the devices held one inch from the lamp. (Caution should be used when Am1702A's are inspected under fluorescent lamps after being programmed, as some fluorescent lamps may emit sufficient UV to erase or "soften" the PROM.)

#### CAUTION


Ultraviolet radiation is invisible and can damage human eyes. Precautions should be taken to avoid exposure to direct or reflected ultraviolet radiation. It will often be convenient to fully enclose the ultraviolet source and the EROMs being erased to prevent accidental exposure.

Ultraviolet lamps can also ionize oxygen and create ozone which is harmful to humans. Erasing should be carried out in a well ventilated area in order to minimize the concentration of ozone.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
I _{LI1P}	Input Current, Address and Data	V _I = -48V			10	mA
I _{LI2P}	Input Current, Program and VGG Inputs	V ₁ = -48V			10	mΑ
IBB	V _{BB} Current			0.05		mA
IDDP	IDD Current During Programming Pulse	$V_{DD} = V_{Prog} = -48V, V_{GG} = -35V$		200	Note 8	mA
VIHP	Input HIGH Voltage				0.3	Volts
V _{IL1P}	Voltage Applied to Output to Program a HIGH		-46		-48	Volts
VIL2P	Input LOW Level on Address Inputs		-40		-48	Volts
VIL3P	Voltage Applied to V _{DD} and Program Inputs		-46		-48	Volts
V _{IL4P}	Voltage Applied to VGG Input		-35		-40	Volts
t _ø pw	Programming Pulse Width	$V_{GG} = -35V$ , $V_{DD} = V_{Prog} = -48V$			3.0	ms
tow	Data Set-up Time		25			μs
^t DH	Data Hold Time		10			μs
tvw	V _{GG} and V _{DD} Set-up Time		100			μs
tvp	V _{GG} and V _{DD} Hold Time		10		100	μs
tACW	Address Set-up Time (Complement)		25			μs
tACH	Address Hold Time (Complement)		25			μs
tatw	Address Set-up Time (True)	· · · · · · · · · · · · · · · · · · ·	10			μs
tath .	Address Hold Time (True)	· · · · · · · · · · · · · · · · · · ·	10			μs
	Duty Cycle				20	%

6

### **PROGRAMMING WAVEFORMS**



Am1702A

### ABSOLUTE MAXIMUM RATINGS

### OPERATING RANGES

Storage Temperature	65°C to +150°C
Ambient Temperature with	
Power Applied	-55°C to +85°C

Input and Supply Voltages	
Operating	V to Vcc+0.5V
Programming	
Power Dissipation	

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

1702 Devices	0°C to +70°C	
9702 Devices	55°C to +85°C	
Supply Voltages		
VCC. VBB	+ 4.75V to + 5.25V	

V_{DD}, V_{GG} ......-8.55V to +9.45V Operating ranges define those limits over which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over operating range unless otherwise specified

			,		m1702			m1702/ m9702/		
Symbol	Parameter	Test C	conditions	Min	Тур	Max	Min	Тур	Max	Units
ICF1	Output Clamp Current	T _A = 0°0	T _A = 0°C, V _O = -1.0V		8	14		5.5	8	mA
ICF2	Output Clamp Current	T _A = 25	°C, V _O = -1.0V			13		5	7	mA
IDD0		V _{GG} = V V <del>CS</del> = V	$V_{GG} = V_{CC}, I_{OL} = 0mA$ $V_{CS} = V_{CC} - 2.0, T_A = 25^{\circ}C$					7	10	mA
IDD1	VDD Current (Note 4)	$I_{OL} = 0 \text{mA}, V_{CS} = V_{CC} - 2.0, T_A = 25^{\circ}\text{C}$		35	50		35	50	mA	
IDD2		1 _{OL} = 0r	$I_{OL} = 0mA, V_{CS} = 0, T_A = 25^{\circ}C$ $I_{OL} = 0mA, V_{CS} = V_{CC} - 2.0, T_A = 0^{\circ}C$		32	46		32	46	mA
IDD3		I _{OL} = 0r			38	60		38	60	mA
lgg	VGG Current					1.0			1.0	μA
ILI .	Input Leakage Current	Vi = 0V	VI = OV			1.0			1.0	μA
ILO	Output Leakage Current	CS = VC	$\overline{CS} = V_{CC} - 2.0, V_O = 0V$			1.0			1.0	μA
ЮН	Output Source Current	Vo = 0V	V _O = 0V				-2.0			mA
IOL	Output Sink Current	Vo = 0.4	45V	1.6	4		2.0			mA
ViH	Input HIGH Level			V _{CC} -2.0		V _{CC} + 0.3	V _{CC} -2.0		V _{CC} + 0.3	Volts
VIL	Input LOW Level			-1.0		0.65	- 1.0		0.65	Volts
VOH	Output HIGH Level	Юн = -:	200µA	3.5	4.5		3.5	4.5		Volts
			1.6mA		-3.0	0.45				[
VOL	Output LOW Level	IOL	2.0mA						0.4	Volts
CI	Input Capacitance							8	15	pF
Со	Output Capacitance		°C sed pins are at V _{CC}					10	15	pF
CVGG	VGG Capacitance								30	pF

Temperature

### Notes:

 During read operations VGG may be clocked high to reduce power consumption. This involves swinging VGG up to VCC. See "Clocked VGG Operation". This mode is possible only with the Am1702AL.

2. During Read operations: Pins 12, 13, 15, 22, 23 = +5.0V ±5% Pins 16, 24 = -9.0V ±5%

During Program operations:


t_A = 25°C

Pins 12, 22, 23 = 0V

- Pins 13, 24 are pulsed low from 0V to  $-47V \pm 1V$
- Pin 15 = + 12.0V ±10%
- Pin 16 is pulsed low from 0V to -37.5V ±2.5V

- 3. Typical values are for  $T_A = 25^{\circ}$ C, nominal supply voltages and nominal processing parameters.
- IDD may be reduced by pulsing the VGG supply between VCC and –9V. VDD current will be directly proportional to the VGG duty cycle. The data outputs will be unaffected by address or chip select changes while VGG is at VCC. For this option specify AM1702AL.
- 5. VIL = 0V, VIH = 4.0V, tr = tf  $\leq$  50ns, Load = 1 TTL gate.
- The output will remain valid for tOHC after the VGG pin is raised to VCC, even if address change occurs.
- These parameters are guaranteed by design and are not 100% tested.
- 8. Do not allow IDD to exceed 300mA for more than  $100\mu$ sec.

### **DC OPERATING CHARACTERISTICS**



**Output Current** 

Versus Temperature

60 80 100 120

AMBIENT TEMPERATURE - *C

OP000310

0 20 40

C

Am1702A


IOL OUTPUT SINK CURRENT - mA VCC = +5V VDD = -9V VGG = -9V VOL = +0.45 1 cs = 0.0 V 3 IOH OUTPUT SOURCE CURRENT - mA VCC = +5V VDD = -9V VGG = -9V 101 - 0 0 ČS = 0.0 V 10 20 30 40 50 60 0 70 80 90 AMBIENT TEMPERATURE - °C OP000330

**Output Sink Current** Versus Output Voltage

VDD VOLTAGE - VOLTS


OP000320

-5 -6 -7 -8 -9 -10



04989A

6-6



### Note 1: CLOCKED VGG OPERATION

The VGG input may be clocked between + 5V (VCC) and -9V to save power. To read the data, the chip select ( $\overline{CS}$ ) must be low ( $\leq$  VIL) and the VGG level must be lowered to -9V at least tDVGG prior to the address selection. Once the data has appeared at the output and the access time has elapsed, VGG

may be raised to +5V. The data output will remain stable for tOHC. To deselect the chip,  $\overline{CS}$  is raised to  $\geq$  VIH, and the output will go the high impedance state after tOD. The chip will be deselected when  $\overline{CS}$  is raised to VIH whether the VGG is at +5V or at -9V.

Am1702A

# Am2716/Am9716

2048 x 8-Bit UV Erasable PROM


### DISTINCTIVE CHARACTERISTICS

- Direct replacement for Intel 2716
- Interchangeable with Am9218 16K ROM
- Single + 5V power supply
- Low power dissipation
  - ~ 525mW active

- 132mW standby
- Fully static operation no clocks
- Three-state outputs

### **GENERAL DESCRIPTION**

The Am2716/Am9716 is a 16384-bit ultraviolet erasable and programmable read-only memory. It is organized as 2048 words by 8 bits per word, operates from a single  $\pm 5V$ supply, has a static standby mode and features fast single address location programming. Because the Am2716/Am9716 operates from a single + 5V supply, it is ideal for use in microprocessor systems. All programming signals are TTL levels, requiring a single pulse. For programming outside of the system, existing EPROM programmers may be used. Locations may be programmed singly, in blocks, or at random. Total programming time for all bits is 100 seconds.



### MODE SELECT TABLE


CE/PGM (18)	OE (20)	V _{PP} (21)	Outputs (9–11, 13–17)	Mode
L	L	Vcc	DOUT	Read
н	Х	Vcc	High Z	Standby
Pulsed L to H	н	VPP	D _{IN}	Program
, L	L	VPP	DOUT	Program Verify
L	н	VPP	High Z	Program Inhibit

H = HIGH L = LOW

X = Don't Care

### **PRODUCT SELECTOR GUIDE**

Access Time	300ns	350ns	390ns	450ns
Part Numbers	Am9716	Am2716-1	Am2716-2	Am2716



00913B

### ERASING THE Am2716/Am9716

In order to clear all locations of their programmed contents, it is necessary to expose the Am2716/Am9716 to an ultraviolet light source. A dosage of 15 Wseconds/cm² is required to completely erase an Am2716/Am9716. This dosage can be obtained by exposure to an ultraviolet lamp [wavelength of 2537 Angstroms (Å)] with intensity of 12000 uW/cm² for 15 to 20 minutes. The Am2716/Am9716 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am2716/Am9716, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to florescent light and sunlight will eventually erase the Am2716/Am9716, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

### PROGRAMMING THE Am2716/Am9716

Upon delivery, or after each erasure the Am2716/Am9716 has all 16384 bits in the "1," or high state. "0s" are loaded into the Am2716/Am4716 through the procedure of programming.

The programming mode is entered when +25V is applied to the Vpp pin and when  $\overline{OE}$  is at V_{IH}. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50msec, TTL high level pulse is applied to the  $\overline{CE}/PGM$  input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55msec. Therefore, applying a DC level to the CE/PGM input is prohibited when programming.

### READ MODE

The Am2716/Am9716 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be

used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from  $\overline{CE}$  to output (t_{CE}) for all devices. Data is available at the outputs 120ns or 150ns (t_{OE}) after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least t_{ACC} - t_{OE}.

### STANDBY MODE

The Am2716/Am9716 has a standby mode which reduces the active power dissipation by 75%, from 525mW to 132mW (values for 0 to + 70°C). The Am2716/Am9716 is placed in the standby mode by applying a TTL high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

### OUTPUT OR-TIEING

To accommodate multiple memory connections, a 2-line control function is provided to allow for:

- 1. Low memory power dissipation
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **PROGRAM INHIBIT**

Programming of multiple Am2716/Am9716s in parallel with different data is also easily accomplished. Except for  $\overline{CE}/PGM$ , all like inputs (including  $\overline{OE}$ ) of the parallel Am2716/Am9716s may be common. A TTL level program pulse applied to an Am2716/Am9716's  $\overline{CE}/PGM$  input with  $V_{PP}$  at 25V will program that Am2716/Am9716. A low level  $\overline{CE}/PGM$  input inhibits the other Am2716/Am9716 from being programmed.


### **PROGRAM VERIFY**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with  $V_{PP}$  at 25V. Except during programming and program verify,  $V_{PP}$  must be at  $V_{CC}$ .

Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Current	V _{IN} ≈ 5.25/0.45V		10	μA
IPP1	Vpp Supply Current	ČE/PGM = VIL		5	mA
IPP2	Vpp Supply Current During Programming Pulse	CE/PGM = VIH		30	mA
lcc	V _{CC} Supply Current			100	mA
VIL	Input Low Level		-0.1	0.8	Volts
VIH	Input High Level		2.0	V _{CC} +1	Volts
tas	Address Set-up time		2		μs
tOES	Output Enable Set-up Time		2		μs
t _{DS}	Data Set-up Time		2		μs
t _{AH}	Address Hold Time		2		μs
toeh	Output Enable Hold Time		2		μs
tDH	Data Hold Time	Input t _R and t _F (10% to 90%) = 20ns Input Signal Levels = 0.8 to 2.2V	2		μs
tDF	Output Disable to Output Float Delay( $\overline{CE}$ / PGM = VIL)	Input Timing Reference Level = 1V and 2V Output Timing Reference Level = 0.8V and 2V	0	120	ns
^t OE	Output Enable to Output Delay (CE/PGM = VIL)			120	ns
tpw	Program Pulse Width		45	55	ms
tPRT	Program Pulse Rise Time		5		ns
tPFT	Program Pulse Fall Time		5		ns

- 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and
  - removed simultaneously or after Vpp. 2. Vpp must not be greater than 26 volts including overshoot. Permanent device damage may occur if the device

is taken out of or put into the socket when V_{PP} = 25 volts is applied. Also, during  $\overline{OE} = \overline{CE}/PGM = V_{IH}$ , V_{PP} must not be switched from 5 volts to 25 volts or vice versa.



Am2716/Am9716

# Am2716/Am9716

### **ABSOLUTE MAXIMUM RATINGS**

### **OPERATING RANGES**

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied65°C to +135°C
Voltage on All Inputs/
Outputs (except Vpp+6V to -0.3V
Voltage on VPP during
programming + 26.5V to -0.3V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices Temperature
Industrial (I) Devices Temperature40°C to +85°C Supply Voltage+4.75V to +5.25V
Military (M) Devices Temperature

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units	
14	Input Load Current	VIN = VCC Max				10		
121		V _{IN} = 0V				10	μA	
ILO.	Output Leakage Current	VOUT = VCC Max	V _{OUT} = V _{CC} Max			10	μ.,	
	Cuput Loundgo Curront	V _{OUT} ≖ 0V		10				
lpp	Programming Current	Vpp = V _{CC} Max		· ·	5			
ICCSB	Standby Supply Current	$\overline{CE} = V_{1H}, \overline{OE} = V_{1I}$	C devices		· .	25		
0038	Chandey Copply Content	All others	All others			30		
			C devices			100	mA	
ICCOP	Operating Supply Current		rating Supply Current $\overline{OE} = \overline{CE} = V_{IL}$ I devices	I devices			110	
		·	L, M devices		·	115		
VIL	Input Low Voltage			-0.1		0.8		
VIH	Input High Voltage			2.0		V _{CC} +1.0V	V	
VOL	Output Low Voltage	I _{OL} = 2.1 mA, V _{CC} = Min				0.45	•	
VOH	Output High Voltage	$I_{OH} = -400 \mu A$ , $V_{CC} = Min$		2.4				
CIN	Input Capacitance	V _{IN} = 0V			4	6	pF	
COUT	Output Capacitance	$V_{\Omega} = 0V$			8	12	μ.	


### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

No.	Symbol	Description	Test Conditions (Note 3)	Min Values All Types	Maximum Values						
					9716 DC	2716-1 DC	2716-2 DC	2716 DC	2716-1 DI/DL	2716 DI/DL/DM	Units
1	tACC	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		300	350	390	450	350	450	ns
2	tCE	CE to Output Delay	OE = VIL		300	350	390	450	350	450	ns
3	tOE	Output Enable to Output Delay	$\overline{CE} = V_{IL}$		120	120	120	120	150	150	ns
4	tDF	Output Enable High to Output Float	CE = VIL	0	100	100	100	100	130	130	ns
5	tон	Output Hold from Addresses, CE or OE, Whichever Occurred First	$\overline{CE} = \overline{OE} = V_{IL}$	0							ns

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- Vpp may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and Ipp1.
- Other Test Conditions:
   a) Output Load: 1 TTL gate and C_L = 100pF

- b) Input Rise and Fall Times: ≤20ns
- c) Input Pulse Levels: 0.8 to 2.2V
- d) Timing Measurement Reference Level: Inputs: 1V and 2V
  - Outputs: 0.8V and 2V
- 4. This parameter is only sampled and is not 100% tested.



SWITCHING WAVEFORMS

WF000530

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. 2.  $\overline{OE}$  may be delayed up to t_{ACC}-t_{OE} after the falling edge of  $\overline{CE}$  without impact on t_{ACC}. 3. t_{DF} is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.

6

Am2716/Am9716

# Am2732

4096 x 8-Bit UV Erasable PROM

Military, Industrial and Commercial


### DISTINCTIVE CHARACTERISTICS


- Direct replacement for Intel 2732 ٠
- Pin compatible with Am9233 32K ROM .
- Low power dissipation
- Three-state outputs .
- Fast access time 350ns and 450ns •
- TTL compatible inputs/outputs .

### GENERAL DESCRIPTION

The Am2732 is a 32768-bit ultraviolet erasable and programmable read-only memory. It is organized as 4096 words by 8 bits per word, operates from a single +5V supply, has a static standby mode, and features fast single address location programming.

Because the Am2732 operates from a single + 5V supply, it is ideal for use in microprocessor systems. All programming signals are TTL levels, requiring a single pulse. For programming outside of the system, existing EPROM programmers may be used. Locations may be programmed singly, in blocks, or at random. Total programming time for all bits is 200 seconds.





6

### ERASING THE Am2732

In order to clear all locations of their programmed contents, it is necessary to expose the Am2732 to an ultraviolet light source. A dosage of 15 Wseconds/cm² is required to completely erase an Am2732. This dosage can be obtained by exposure to an ultraviolet lamp [(wavelength of 2537 Angstroms (Å)] with intensity of 12000 $\mu$ W/cm² for 15 to 20 minutes. The Am2732 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am2732, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am2732, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

### **PROGRAMMING THE Am2732**

Upon delivery, or after each erasure the Am2732 has all 32768 bits in the "1", or high state. "0"s are loaded into the Am2732 through the procedure of programming.

The programming mode is entered when +25V is applied to the  $\overline{\text{DE}}/\text{VPP}$  pin. A 0.1µF capacitor must be placed across  $\overline{\text{DE}}/\text{VPP}$  and ground to suppress spurious voltage transients which may damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50msec, TTL high level pulse is applied to the  $\overline{\text{DE}}/\text{PGM}$  input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55msec. Therefore, applying a DC low level to the  $\overline{CE}/PGM$  input is prohibited when programming.

### READ MODE

The Am2732 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip

Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}/VPP$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs 120ns ( $t_{OE}$ ) after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC} - t_{OF}$ .

### STANDBY MODE

The Am2732 has a standby mode which reduces the active power dissipation by 80%, from 787mW to 157mW (values for 0°C to + 70°C). The Am2732 is placed in the standby mode by applying a TTL high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

### OUTPUT OR-TIEING

To accommodate multiple memory connections, a 2 line control function is provided to allow for:

- 1. Low memory power dissipation
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### PROGRAM INHIBIT

Programming of multiple Am2732s in parallel with different data is also easily accomplished. Except for  $\overline{CE}/PGM$ , all like inputs (including  $\overline{OE}$ ) of the parallel Am2732s may be common. A TTL level program pulse applied to an Am2732's  $\overline{CE}/PGM$  input with VPP at 25V will program that Am2732. A high level  $\overline{CE}/PGM$  input inhibits the other Am2732 from being programmed.

### PROGRAM VERIFY


A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify must be performed with  $\overline{OE}/VPP$  and  $\overline{CE}$  at VIL. Data should be verified toy after the falling edge of  $\overline{CE}$ .

Am2732

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
IL1	Input Current (All Inputs)	V _{IN} = V _{IL} or V _{IH}			10	μA
VOL	Output Low Voltage During Verify	I _{OL} = 2.1mA			0.45	Volts
VOH	Output High Voltage During Verify	I _{OH} = -400μA	2.4			Voits
ICC	V _{CC} Supply Current				150	mA
VIL	Input Low Level (All Inputs)		~0.1		0.8	Volts
VIH	Input High Level (All Inputs Except OE/Vpp)		2.0		Vcc+1	Volts
Ipp	Vpp Supply Current	$\overline{CE} = V_{IL}, \ \overline{OE} = V_{PP}$			30	mA
tAS	Address Set-up Time		2			μs
tOES	Output Enable Set-up Time	]	2			μs
tDS	Data Set-up Time		2			μs
t _{AH}	Address Hold Time	and the second	- 2			μs
toeh	Output Enable Hold Time	Input t _R and t _F (10% to 90%) = 20ns	2		 	μs
t _{DH}	Data Hold Time	Input Signal Levels = 0.8 to 2.2V Timing Measurement Reference Level:	2			μs
tDF	Chip Enable to Output Float Delay	Inputs: 1V and 2V Outputs: 0.8V and 2V	0	-	120	ns
t _{DV}	Data Valid from $\overline{CE}$ ( $\overline{CE} = V_{1L}$ , $\overline{OE} = V_{1L}$ )		-		1	'ns
tpw	Program Pulse Width		45		55	ms
^t PRT	Program Pulse Rise Time	]	50		-	ns
tvn	Vpp Recovery Time	7	2		-	ns

transients which may damage the device.





00912C

6

Am2732

# **ABSOLUTE MAXIMUM RATINGS**

# **OPERATING RANGES**

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied65°C to +135°C
Voltage on All inputs/
Outputs (except Vpp)+6V to -0.3V
Voltage on Vpp during
programming + 26.5V to -0.3V


Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices Temperature
Industrial (I) Devices Temperature40°C to +85°C Supply Voltage+4.75V to +5.25V
Military (M) Devices Temperature55°C to +125°C Supply Voltage55°C to +125°C Operating ranges define those limits over which the function- ality of the device is guaranteed.

# DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
111	Input Load Current	VIN = VCC Max				10	· · ·
		V _{IN} = 0				10	μA
ILO	Output Leakage Current	VOUT = VCC Max				10	<b>~</b> ··
		VOUT = 0V				10	
			C devices			30	
ICCSB	Standby Supply Current	CE - VIH, OE - VIL	I devices			40	
			L, M devices			45	
			C devices			150	mA
ICCOP		ent $\overline{OE} = \overline{CE} = V_{IL}$	I devices			165	
• •			L, M devices			175	
VIL	Input Low Voltage			-0.1		0.8	
VIH	Input High Voltage			2.0		V _{CC} + 1.0V	v
VOL	Output Low Voltage	I _{OL} = 2.1 mA				0.45	·
VOH	Output High Voltage	1 _{OH} = -400μA		2.4			
CIN1	Input Capacitance	V _{IN} = OV (Note 1)			4	6	
CIN2	OE/Vpp Input capacitance	VIN = OV (Note 1)		н. С		20	pF
COUT	Output Capacitance	VOUT = 0V (Note 1)				12	

Note 1. This parameter is only sampled and is not 100% tested.



Notes: 1. OE may be delayed up to 330ns after the falling edge of CE without impact on t_{ACC} 2. t_{DF} is specified from OE or CE, whichever occurs first.

6

# Am2732A

4096 x 8-Bit UV Erasable and one-time programmable EPROMs

# **DISTINCTIVE CHARACTERISTICS**

- Fast access times 200ns, 250ns, 300ns, 450ns
  New low-cost plastic package for applications not re-
- New low-cost plastic package for applications not re quiring reprogramming
- Low power dissipation
   525mW active, 130mW standby

- Three-state outputs
- Pin compatible with Am9233 32K-bit ROM
- Separate chip enable and output enable


# **GENERAL DESCRIPTION**

The Am2732A is a 32768-bit UV-light erasable and electrically programmable read-only memory, organized as 4096 words by 8-bits. The standard Am2732A offers an access time of 250ns, allowing operation with high-speed microprocessors without any WAIT state.

To eliminate bus contention in a multiple-bus microprocessor system, Am2732A offers separate Output Enable ( $\overline{OE}$ ) and Chip Enable ( $\overline{CE}$ ) controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks or at random.

The part is available in an economical plastic package for applications which do not require reprogramming.



# MODE SELECT TABLE


OE/V _{PP} (20)	Outputs (9–11, 13–17)	Mode
L	DOUT	Read
Х	High Z	Standby
VPP	DIN	Program
L	DOUT	Program Verify
Vpp	High Z	Program Inhibit
	L X Vpp L	L D _{OUT} X High Z VPP D _{IN} L D _{OUT}

H = HIGH


L = LOW X = Don't Care

# **PRODUCT SELECTOR GUIDE**

Access Times	200ns		25	250ns		300ns		450ns	
Power Supply Tolerance	±5%	±10%	±5%	±10%	±5%	±10%	±5%	±10%	
Part Number	Am2732A-2	Am2732A-20	Am2732A-2	Am2732A-25	Am2732A-3	Am2732A-30	Am2732A-4	Am2732A-45	
















# ERASING THE Am2732A (Does Not Apply to Am2732APC)

In order to erase the Am2732A, it is necessary to expose it to an ultraviolet light source. A dosage of 15 Wseconds/cm² is required for complete erasing. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537Å) with intensity of 12000 $\mu$ W/cm² for 15 to 20 minutes. The Am2732A should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am2732A, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer the exposure to fluorescent light and sunlight will eventually erase the Am2732A, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

#### **PROGRAMMING THE Am2732A**

Upon delivery, or after each erasure the Am2732A has all 32768 bits in the "1", or high state. "0"s are loaded into the Am2732A through the procedure of programming.

The programming mode is entered when +21V is applied to the  $\overline{OE}/VPP$  pin. A 0.1 $\mu$ F capacitor must be placed across  $\overline{OE}/VPP$  and ground to suppress spurious voltage transients which may damage the device. The address to be programmed is applied to the proper address pins; 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50msec, TTL low level pulse is applied to the  $\overline{CE}/PGM$  input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. The only requirement is that one 50msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55msec. Therefore, applying a DC low level to the  $\overrightarrow{\text{CE}}/\text{PGM}$  input is prohibited when programming.

#### READ MODE

The Am2732A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}/VPP$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs 100ns ( $t_{OE}$ ) after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

#### STANDBY MODE

The Am2732A has a standby mode which reduces the active power dissipation by 75%, from 525 to 130mW (values for 0 to +70°C). The Am2732A is placed in the standby mode by applying a TTL high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

#### OUTPUT OR-TIEING

To accommodate multiple memory connections, a 2 line control function is provided to allow for:

- 1. Low memory power dissipation
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **PROGRAM INHIBIT**

Programming of multiple Am2732As in parallel with different data is also easily accomplished. Except for  $\overline{CE}/PGM$ , all like inputs (including  $\overline{OE}$ ) of the parallel Am2732A's may be common. A TTL level program pulse applied to an Am2732A's  $\overline{CE}/PGM$  input with VPP at 21V will program that Am2732A. A high-level  $\overline{CE}/PGM$  input inhibits the other Am2732A's from being programmed.

#### **PROGRAM VERIFY**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify must be performed with  $\overrightarrow{OE}/VPP$  and  $\overrightarrow{CE}$  at V_{IL}. Data should be verified t_{DV} after the falling edge of  $\overrightarrow{CE}$ .

#### SYSTEM APPLICATION FOR Am2732A

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A  $0.1\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on Am2732A arrays, a  $4.7\mu$ F bulk electrolytic capacitor should be used on the capacitor should be close to where the power supply is connected to the array.

Symbol	Parameter	Test Conditions	Min	Max	Units
<u>ц</u>	Input Current (All Inputs)	$V_{IN} = V_{IL}$ or $V_{IH}$		10	μA
/OL	Input Low Voltage During Verify	I _{OL} = 2.1mA		0.45	Volts
/он	Output High Voltage During Verify	l _{OH} = -400μA	2.4		Volts
cc	V _{CC} Supply Current			100	mA
/IL	Input Low Level (All Inputs)		-0.1	0.8	Volts
/н	Input High Level (All Inputs Except OE/VPP)		2.0	V _{CC} +1	Volts
PP	VPP Supply Current	$\overline{CE} \approx V_{IL}, \ \overline{OE} \approx V_{PP}$		30	mA
AS	Address Set-up time	_	2		μs
OES	Output Enable Set-up Time		2		μs
DS	Data Set-up Time		2		μs
AH	Address Hold Time				
DEH	Output Enable Hold Time	Input t _R and t _F (10% to 90%) = 20ns	2		μs
 DH	Data Hold Time	Input Signal Levels = 0.8 to 2.2V Input Timing Reference Level = 1V and 2V	2		μs
DF	Chip Enable to Output Float Delay	Output Timing Reference Level = 0.8V and 2V	0	130	ns
	Data Valid From $\overline{CE}$ ( $\overline{CE} = V_{1L}$ , $\overline{OE} \approx V_{1L}$ )			1	μs
PW	Program Pulse Width		45	55	ms
PRT	Program Pulse Rise Time		50		ns
VR	Vpp Recovery Time		2		ns
	urious voltage transients which may dama				
		AMMING WAVEFORMS		· .	
	PROGR	AMMING WAVEFORMS		· .	
	PROGR			<u> </u>	· · ·
	PROGR	AMMING WAVEFORMS			
ADDRES	PROGR			X	
	PROGR	AMMING WAVEFORMS		X	
				X	
ADDRES				X	
ADDRES	PROGR	AMMING WAVEFORMS		X	
ADDRES		AMMING WAVEFORMS		X	_
ADDRES	PROGR	AMMING WAVEFORMS			
ADDRES	PROGR	AMMING WAVEFORMS			
ADDRES	PROGR	AMMING WAVEFORMS			

6

## **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied65°C to +135°C
Voltage on All Inputs/
Outputs (except Vpp)+6V to -0.3V
Voltage on Vpp during
programming + 22 to -0.3V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.


# **OPERATING RANGES**

Temperature Commercial Industrial Extended Military	40°C to +85°C 55°C to +100°C
Supply Voltages Am2732A, -2, -3, -4 Am2732A-20, -25, -30, -40	+ 4.75V to + 5.25V

Operating ranges define those limits over which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
ι _{Ll}	Input Load Current	V _{IN} = 0 to 5.5V		· ·	10	μA
1LO	Output Leakage Current	V _{OUT} = 0 to 5.5V			10	μA
IPP1	Vpp Current Read (Note 2)	Vpp = 5.5V			1	mA
ICC1	V _{CC} Standby Current (Notes 2, 7)	$\overline{CE} = V_{1H}, \overline{OE} = V_{1L}$			25	mA
ICC2	V _{CC} Active Current (Note 2)	OE = CE = VIL			100	mA
VIL	Input Low Voltage	0 to 70°C	-0.1		+ 0.8	Volts
VIL	Input Low Voltage	(-40 to +85°C, -55 to +100°C, -55 to +125°C)	-0.1		+ 0.6	Volts
VIH	Input High Voltage		2.0		Vcc+1	Volts
VOL	Output Low Voltage	IOL = 2.1mA			0.45	Volts
VOH	Output High Voltage	$1_{OH} = -400 \mu A$	2.4			Volts
CIN .	Input Capacitance	V _{IN} = 0V		4	6	pF
CIN2	OE/Vpp Input Capacitance	V _{IN} = 0V			20	pF
COUT	Output Capacitance	V _{OUT} = 0V			12	pF




- 2. VPP may be connected directly to VCC except during programming. The supply would then be the sum of ICC and Ipp1.
- 3. Typical values are for nominal supply voltages.
- 4. This parameter is only sampled and not 100% tested.
- inserted into a socket or board when VPP or VCC is applied.
- 6. Unless otherwise specified under Test Conditions, all values apply to the appropriate temperature ranges as defined in Ordering Information of this specification.
- 7. ICC1 limit is 35mA for Am2732APC.

Am2732A

# SWITCHING WAVEFORMS

Am2732A



Notes: 1.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$ - $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{ACC}}$ . 2.  $t_{\text{DF}}$  is specified from  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ , whichever occurs first.

8192 x 8-Bit UV Erasable and one-time programmable PROMs

Am2764

# DISTINCTIVE CHARACTERISTICS

- Fast access time 200ns, 250ns, and 300ns
- New low-cost plastic package for applications not requiring reprogramming
- Low power dissipation
   525mW active, 105mW standby

- ±10% power supply tolerance available
- Pin compatible with Am9265 64K ROM
- Fast programming time

# GENERAL DESCRIPTION

The Am2764 is a 65536-bit ultraviolet erasable and programmable read-only memory. It is organized as 8192 words by 8 bits per word, operates from a single +5Vsupply, has a static standby mode, and features fast single address location programming.

Because the Am2764 operates from a single +5V supply, it is ideal for use in microprocessor systems. All programming

signals are TTL levels, requiring a single pulse. For programming outside of the system, existing EPROM programmers may be used. Locations may be programmed singly, in blocks, or at random.

The part is available in an economical plastic package for applications which do not require reprogramming.

# BLOCK DIAGRAM

DATA OUTPUTS 00-07 lee GND ٥٩٧ ÕĒ OUTPUT ENABLE PCH AND PROG LOGIC OUTPUT BUFFERS 26 Y-GATING DECODER ADORESS 65.536-BIT CELL MATRIX DECODER BD000160

CE (20)	<u>ÖE</u> (22)	PGM (22)	V _{РР} (1)	Outputs (11–13, 15–19)	Mode
L	L	Н	Vcc	DOUT	Read
н	Х	X	Vcc	High Z	Standby
L	х	L	Vpp	DIN	Program
L	L	н	Vpp	DOUT	Program Verify
н	X	X	Vpp	High Z	Program Inhibit
H = H		<u> </u>	••••		- rogram min

MODE SELECT TABLE

L = LOW


X = Don't Care

# PRODUCT SELECTOR GUIDE


Access Times	2006 1		2!	250ns		300ns		450ns		
Power Supply Tolerance	±5%	±10%	±5%	±10%	±5%	±10%	±5%	±10%		
Part Number	Am2764-2	Am2764-20	Am2764	Am2764-25	Am2764-3	Am2764-30	Am2764-4	Am2764-45		



# CONNECTION DIAGRAM Top View



**ORDERING INFORMATION** 



8k x 8 EPROM

#### ERASING THE Am2764 (Does Not Apply to Am2764PC)

In order to clear all locations of their programmed contents, it is necessary to expose the Am2764 to an ultraviolet light source. A dosage of 15 Wseconds/cm² is required to completely erase an Am2764. This dosage can be obtained by exposure to an ultraviolet lamp [(wavelength of 2537 Angstroms (Å)] with intensity of  $12000\mu$ W/cm² for 15 to 20 minutes. The Am2764 should be about one inch from the source prior to erasure.

It is important to note that the Am2764, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer than with UV sources at 2537A, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am2764, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### **PROGRAMMING THE Am2764**

Upon delivery, or after each erasure the Am2764 has all 65536 bits in the "1", or high state. "0"s are loaded into the Am2764 through the procedure of programming.

The programming mode is entered when +21V is applied to the VPP pin. A 0.1 $\mu$ F capacitor must be placed across VPP and ground to suppress spurious voltage transients which may damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50msec, TTL low level pulse is applied to the PGM input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55msec. Therefore, applying a DC low level to the  $\overrightarrow{PGM}$  input is prohibited when programming.

#### **REDUCING PROGRAMMING TIME OF Am2764**

Since the introduction of the 5V 16K-bit EPROM (Am2716), the program pulse width ( $T_{PW}$ ) of EPROMs has been specified at 50ms per address. Thus the total programming time for the Am2764' would be almost seven minutes

(50ms x 8192 = 410sec). It is clearly desirable to reduce this programming time. By using interactive programming techniques, it is possible to reduce programming time for the Am2764 to a minimum of about 45sec and typically in the range of 90sec. The flow chart on Page 6-32 shows the Interactive Programming Algorithm. When using the standard programming technique, each address is given a 50ms program pulse sequentially and then the entire EPROM memory is verified. Interactive algorithms reduce programming time by using shorter (1ms) program pulse and giving each address only as many pulses as necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 15 pulses. When the data is correctly verified, the address is given an additional 4X ms "overprogram" pulse; where X is a count of the number of 1ms pulse interactions that are required (thus the "overprogram" pulse can vary from a minimum of 4ms to a maximum of 60ms). This whole process is repeated while sequencing through each áddress of the Am2764. The algorithm is done at  $V_{CC} = V_{PP} = 6V$  to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at  $V_{CC} = V_{PP} = 5V \pm 5\%$ .

#### READ MODE

The Am2764 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs ( $t_{OE}$ ) after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

#### STANDBY MODE

The Am2764 has a standby mode which reduces the active power dissipation by 80%, from 525mW to 105mW (values for 0°C to + 70°C). The Am2764 is placed in the standby mode by applying a TTL high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

#### OUTPUT OR-TIEING

To accommodate multiple memory connections, a 2 line control function is provided to allow for:

- 1. Low memory power dissipation
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be mado a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **PROGRAM INHIBIT**

Programming of multiple Am2764s in parallel with different data is also easily accomplished. Except for  $\overline{CE}$  or  $\overline{PGM}$ , all like inputs (including  $\overline{OE}$ ) of the parallel Am2764s may be common. A TTL low-level program pulse applied to an Am2764's  $\overline{PGM}$  input with VPP at 21V and  $\overline{CE}$  low will program that Am2764. A high-level  $\overline{CE}$  or  $\overline{PGM}$  input inhibits the other Am2764s from being programmed.

#### **PROGRAM VERIFY**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify must be performed with  $\overline{OE}$  and  $\overline{CE}$  at V_{IL}. Data should be verified t_{OE} after the falling edge of  $\overline{OE}$ .  $\overline{PGM}$  must be at V_{IH}.

#### SYSTEM APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A  $0.1\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage droop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a  $4.7\mu$ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.


{

Symbol	Parameter	Test Conditions	Min	Max	Units
۱ _{LI}	Input Current (All Inputs)	V _{IN} = V _{IL} or V _{IH}		10	μA
VOL	Output Low Voltage During Verify	I _{OL} = 2.1mA		0.45	Volts
VOH	Output High Voltage During Verify	l _{OH} = -400μA	2.4		Volts
ICC2	V _{CC} Supply Current (Active)			100	mA
VIL	Input Low Level (All Inputs)		-0.1	0.8	Volts
VIH	Input High Level		2.0	V _{CC} +1	Volts
lpp	Vpp Supply Current	$\overline{CE} = V_{IL} = \overline{PGM}$		30	mA
tas	Address Set-up time		2		μs
tOES	Output Enable Set-up Time		2		μs
tos	Data Set-up Time		2		μs
t _{AH}	Address Hold Time	· · · · ·	0		μs
tOEH_	Output Enable Hold Time	Input $t_R$ and $t_F$ (10% to 90%) = 20ns	2		μs
toн	Data Hold Time	Input Pulse Levels = 0.45 to 2.4V Input Timing Reference Level = 1V and 2V	2		μs
tDF	Chip Enable to Output Float Delay	Output Timing Reference Level = 0.8V and 2V	0	130	ns
tvs	Vpp Setup Time		2		μs
tpw	PGM Pulse Width		45	55	ms
tCES	CE Set-up Time		2		μs
tOE	Data Valid From OE			150	ns

Notes:

- 1. Caution: If V_{CC} is not applied simultaneously or before Vpp and removed simultaneously or after Vpp, the 2764 could be damaged.
- 2. When programming the Am2764, a  $0.1\mu F$  capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.





Notes:


- 1. All times shown in ( ) are minimum and in µsec unless otherwise specified.
- 2. The input timing reference level is 1V for a V_{IL} and 2V for a V_{IH}.
- 3. tOE and tDF are characteristics of the device but must be accommodated by the programmer.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
ILI	Input Current (All Inputs)	VIN = VIL or VIH			10	μA
VIL	Input Low Level (All Inputs)		-0.1		0.8	Volts
VIH	Input High Level		2.0		V _{CC} +1	Volts
VOL	Output Low Voltage During Verify	I _{OL} = 2.1mA			0.45	Volts
VOH	Output High Voltage During Verify	I _{OH} = -400μA	2.4			Volts
ICC2	V _{CC} Supply Current (Program and Verify)				100	mA
IPP2	VPP Supply Current (Program)	CE = VIL = PGM	-		30	mA
tAS	Address Setup Time		2			μs
tOES	OE Setup Time		2			μs
tDS	Data Setup Time		2			μs
t _{AH}	Address Hold Time		0			μs
^t DH	Data Hold Time		2			μs
t _{DF}	Chip Enable to Output Float Delay		0		130	ns
tvps	VPP Setup Time		2			μs
tvcs	V _{CC} Setup Time	· · · · · · · · · · · · · · · · · · ·	2			μs
tPW	PGM Initial Program Pulse Width		0.95	1.0	1.05	ms
tOPW	PGM Overprogram Pulse Width	(see Note 2)	3.8		63	ms
tCES	CE Setup Time		2			μs
tOE	Data Valid from OE				150	ns

Notes:

1. Caution: If V_{CC} is not applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}, the 2764 could be damaged.


2. When programming the Am2764, a  $0.1\mu$ F capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.



Notes:

- 1. All times shown in [ ] are minimum and in  $\mu sec$  unless otherwise specified.
- 2. The input timing reference level is .8V for a V_{IL} and 2V for a V_{IH}.
- 3. T_{OE} and t_{DF} are characteristics of the device but must be accommodated by the programmer.

0



# ABSOLUTE MAXIMUM RATINGS

 Storage Temperature
 -65°C to +150°C

 Ambient Temperature with
 -55°C to +125°C

 Power Applied
 -55°C to +125°C

 Supply Voltage
 +22V to -0.6V

 DC Voltage Applied to All Inputs/
 -0.6V to -0.6V

 DC Layout Voltage
 -0.5V to +7.0V

 Power Dissipation
 1.0W

maximum ratings for extended periods may affect device

reliability.

# **OPERATING RANGES**

 Hildstriat
 -40 C to +85 C

 Extended
 -55°C to +100°C

 Military
 -55°C to +125°C

 SupplyVoltages
 +4.75V to +5.25V

 Am2764,-2,-3,-4
 +4.75V to +5.5V


 Operating ranges define those limits over which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
10	Input Load Current	$V_{IN} = 0V$ to 5.5V			10	μA
ILO	Output Leakage Current	V _{OUT} = 0V to 5.5V			10	μA
IPP1	VPP Current Read (Note 2)	Vpp = 5.5V			5	mA
ICC1	V _{CC} Standby Current (Notes 2, 7)	$\overline{CE} = V_{IH}, \ \overline{OE} = V_{IL} \ (0^{\circ}C \ to \ +70^{\circ}C)$			20	mA
ICC1	V _{CC} Standby Current (Note 2)	$\overline{CE} = V_{IH}, \ \overline{OE} = V_{IL} (-40^{\circ}C \text{ to } + 85^{\circ}C, -55^{\circ}C \text{ to } + 100^{\circ}C, -55^{\circ}C \text{ to } + 125^{\circ}C)$			25	mA
ICC2	V _{CC} Active Current (Note 2)	ŌĒ = ĒĒ ≖ V _{IL}			100	mA
VIL	Input Low Voltage	0°C to 70°C	-0.1		+ 0.8	Volts
VIL	Input Low Voltage	(-40°C to +85°C, -55°C to +100°C, -55°C to +125°C)	-0.1		+ 0.6	Volts
ViH	Input High Voltage		2.0		Vcc+1	Volta
VOL	Output Low Voltage	I _{OL} = 2.1mA			0.45	Volta
VOH	Output High Voltage	I _{OH} = -400μA	2.4			Volts
CIN	Input Capacitance	V _{IN} = 0V		4	6	pF
COUT	Output Capacitance	V _{OUT} = 0V		8	12	pF

# 6

# SWITCHING TEST CIRCUIT



CL = 100pF including jig capacitance

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified

					Min Values		Maximur	n Values		
No.	Symbol	Description	Test Conditions		All Types	2764-20 2764-2	2764-25 2764 2764PC	2764-30 2764-3	2764-45 2764-4	Units
1	TACC	Address to Output Delay	Output load: I TTL	CE = OE = VIL		200	250	300	450	ns
2	tCE	CE to Output Delay	gate and C _L = 100pF Input Rise and Fall	ÕE = V _{IL}		200	250	300	450	ns
3	tOE	Output Enable to Output Delay	Times ≤ 20ns Input Pulse levels: 0.45V to 2.4V	CE = VIL		75	100	120	150	ns
4	t _{DF} (Note 4)	Output Enable High to Output float	Timing measurement reference level:	ĈĒ = VIL	0	60	85	105	130	ns
5	tOH (Note 4)	Output Hold from Addresses, CE or OE whichever Occured First	Inputs: 1V and 2V Outputs: 0.8V and 2V	CE = OE = VIL	0		-			ns

Notes:


Am2764

- 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- Vpp may be connected directly to V_{CC} except during programming. The supply would then be the sum of I_{CC} and Ipp1.
- 3. Typical values are for nominal supply voltages.
- 4. This parameter is only sampled and not 100% tested.

 Caution: The 2764 must not be removed from or inserted into a socket or board when Vpp or V_{CC} is applied.

 Unless otherwise specified under Test Conditions, all values apply to the appropriate temperature ranges as defined in Ordering Information of this specification.

 I_{CC1} = 25mA for Am2764-4 and Am2764-45, and the Am2764PC.



Notes: 1. OE may be delayed up to t_{ACC}-t_{OE} after the falling edge of  $\overline{CE}$  without impact on t_{ACC}. 2. t_{DF} is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.

6

8192 x 8-Bit Electrically Erasable PROM

#### DISTINCTIVE CHARACTERISTICS


- 5V only operation
- Ready/Busy Pin for end of write indication
- Fast Read Access Time
- Am9864-2 200ns
- Am9864 250ns
- Am9864-3 350ns

- Data Protection Features to prevent writes from occurring during V_{CC} power up/down
- Minimum endurance of 10,000 write cycles per byte with a 10 year data retention

# **GENERAL DESCRIPTION**

The Am9864 is a 65,536 bit Electrically Erasable Programmable Read Only Memory (EEPROM), organized as 8192 words by 8 bits per word. It operates from a single 5 volt supply and has a fully self timed write cycle with address, data and control lines latched during the write operation. The Am9864 is fabricated on AMD's highly manufacturable N-Channel Silicon gate process, and uses AMD's proprietary EEPROM technology to achieve the Electrically Alterable Nonvolatile Storage. This technology employs the industry accepted Fowler-Nordheim tunneling across a thin oxide.

The Am9864 provides on chip the logic necessary to interface with most microprocessors. The latched inputs and self timed write cycle free the microprocessor to perform other tasks during a write. A transparent automatic erase before write enhances system performance.



# MODE SELECT TABLE

CE (20)	<u>OE</u> (22)	WE (27)	R/B (1)	I/O (11 – 13, 15 – 19)	Mode
L	L	н	н	Data Out	Read
Г	н	J	L	Data In	Write
н	·X	X	Н	Hi Z	Standby
L	н	н	н	Hi Z	Read Inhibit
L	Ĺ	T	Н	Hi Z	Write Inhibit


H = HIGH L = LOW

X = Don't Care

# PRODUCT SELECTOR GUIDE

Part Number	Am9864-2	Am9864-20	Am9864	Am9864-25	Am9864-3
Supply Voltage	5V ±5%	5V ±10%	5V ±5%	5V ±10%	5V ±5%
Temperature Range	0 to	70°C	0 to	70°C	0 to 70°C
Access Time	20	0ns	25	50ns	350ns
Chip Select	20	0ns	25	50ns	350ns
Output Enable	75	ins	10	)0ns	120ns

. . . . .



#### Read Mode

The Am9864 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs to_E after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

#### Standby Mode

The Am9864 has a standby mode which reduces the active power dissipation by 60%, from 525mW to 210mW (values for 0 to 70°C). The Am9864 is placed in the standby mode by applying a TTL high signal to the  $\overline{CE}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{DE}$  input.

#### **Data Protection**

The Am9864 incorporates several features that prevent unwanted write cycles during  $V_{CC}$  power up and power down. These features protect the integrity of the stored data.

To avoid the initiation of a write cycle during V_{CC} power up and power down, a write cycle is locked out for V_{CC} less than 3.8 volts. It is the user's responsibility to insure that the control levels are logically correct when V_{CC} is above 3.8 volts.

There is a  $\overline{WE}$  lockout circuit that prevents WE pulses of less than 20ns duration from initiating a write cycle.

When the  $\overrightarrow{OE}$  control is in logic zero condition, a write cycle cannot be initiated.

#### Write Mode

The Am9864 has a write cycle that is similar to that of a Static RAM. The write cycle is completely self timed, and initiated by a low going pulse on the  $\overline{WE}$  pin. On the falling edge of  $\overline{WE}$  the address information is latched. On the rising edge, the data and the control pins (CE and  $\overline{OE}$ ) are latched. The Ready/ Busy pin (pin 1) goes to a logic low level indicating that the

Am9864 is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high the Am9864 has completed writing, and is ready to accept another cycle.

#### **Output Or-Tieing**

To accommodate multiple memory connections, a 2 line control function is provided to allow for:

- 1. Low memory power dissipation
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **Ready/Busy Pin**

The Ready/Busy output (pin 1) when tied to a system interrupt allows a writing operation to be defined by one microprocessor cycle time. The state of this output is determined by the Am9864 and must not be externally forced. When not used this pin must be kept floating.

#### SYSTEM APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1  $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage droop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a 4.7 $\mu$ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

# ABSOLUTE MAXIMUM RATINGS

Storage	Temperature	-65°C 1	o -	⊦125°C
Ambient	Temperature with			
Power	Applied	10°C	to	+80°C

Voltage on All Inputs/with Respect to GND.....+6.25V to -0.6V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **OPERATING RANGES**

Temperature ......0°C to +70°C


Am9864

# DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ ¹	Max	Units
۱ _U	Input Leakage Current	V _{IN} = 0 to 5.5V			10	μA
ILO	Output Leakage Current	V _{OUT} = 0 to 5.5V	·		10	μA
ICC1	V _{CC} Current (Standby)	$\overline{CE} = V_{IH}, \ \overline{OE} = V_{IL}$			40	mA
ICC2	V _{CC} Current (Active)	OE = CE = VIL			100	mA
lcc	V _{CC} Current (Write)				120	mA
VIL	Input Low Voltage		-0.1	-	.8	v
VIH	Input High Voltage	, , , , , , , , , , , , , , , , , , , ,	2.0		V _{CC} + 1	V
VOL	Output Low Voltage	I _{OL} = 2.1mA			.45	v
VOH	Output High Voltage	I _{OH} = -400μA	2.4			v
CIN	Input Capacitance	V _{IN} = 0V		4	10	pF
Солт	Output Capacitance	OE = CE = VIH		8	12	pF

Note 1. This parameter is only sampled and not 100% tested.

# SWITCHING TEST CIRCUIT



# C_L = 100pF, including jig capacitance.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified


					Am986	4-2, 20	Am986	64, -25	Am9	864-3	
No.	Symbol	Parameter	Test Conditions		Min	Max	Min	Max	Min	Max	Units
READ	)			1. A. A.					4.5		
1	tACC	Address to Output Delay	WE = VIH	CE = OE = VIL		200		250 [·]		350	
2	tCE	CE to Output Delay	Output Load: 1 TTLgate and	OE - VIL		200		250		350	
Э	tOE	Output Enable to Output Delay	C _L = 100pF Input Rise and Fall Times: ≤ 20ns	CE = VIL		75		100		120	
4	t _{DF} (Note 1)	Output Enable High to Output Float	Input Pulse Levels: 0.45 to 2.4V Timing Measurement	CE = VIL	0	60	0	60	0	80	ns
5	tOH (Note 1)	Output Hold from Addresses,CE or OE WhicheverOccurred First	Reference Level:	CE = OE = VIL	0		0		0		
WRIT	E						•				
1	tas	Address to Write Setup Time			20		20		60		
2	tcs	CE to Write Setup Time			20		20		20		
3	twp	Write Pulse Width			100		100		150		]
4	tAH	Address Hold Time			80		80		100		
5	t _{DS}	Data Setup Time			50		50		70		
6	t _{DH}	Data Hold Time			20		20		20		ns
7	tсн	CE Hold Time			50		50		50		
8	tOES	OE Setup Time			20		20		20		
9	tOEH	OE Hold Time			35		35		35		
10	t _{DB}	Time to Device Busy	,			100		100		100	1
11	twR	Bytes Write Cycle				10		10		20	ms
12	tRE	Write Recovery Time			0		0		0		
13	t _{RBO} (Note 2)	R/B to Output Time				50		50		50	ns
14		Number of Writes per Byte			10		10		10		×1000

Notes:

Am9864

1. This parameter is sampled and is not 100% tested.

2. If  $\overline{CE}$  and  $\overline{OE}$  = V_{IL} when RB is going to V_{OH}, then D_{OUT} becomes valid after t_{RBO} ns.



6-41

16,384 x 8-Bit UV Erasable PROM

#### DISTINCTIVE CHARACTERISTICS

- Fast access time as low as 150ns
- Low power consumption
- Separate chip enable and output enable controls
- TTL compatible inputs/outputs


- Pin compatible to Am2764 EPROM and Am92128-128K ROM
- Fast programming time (3 min typical)


# GENERAL DESCRIPTION

The Am27128 is a 131,072-bit UV-light erasable and electrically programmable read-only memory. It is organized as 16384 words by 8-bits per word. The standard Am27128 offers access time of 250ns, allowing operation with high-speed microprocessors without any WAIT state.

To eliminate bus contention in a multiple-bus microprocessor system, the Am27128 offers separate output enable  $(\overline{OE})$  and chip enable  $(\overline{CE})$  controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks or at random. To reduce programming time, the Am27128 may be programmed using 1ms pulses. Typically, Am27128 can be programmed in three minutes. See Flow Chart on page 6-41 for details.





6

6-43

#### ERASING THE Am27128

In order to clear all locations of their programmed contents, it is necessary to expose the Am27128 to an ultraviolet light source. A dosage of 15 Wseconds/cm² is required to completely erase an Am27128. This dosage can be obtained by exposure to an ultraviolet lamp [(wavelength of 2537 Angstroms (Å)] with intensity of  $12000\mu$ W/cm² for 15 to 20 minutes. The Am27128 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27128, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer than with UV sources at 2537A, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27128, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### **PROGRAMMING THE Am27128**

Upon delivery, or after each erasure the Am27128 has all 131,072 bits in the "1", or high state. "0"s are loaded into the Am27128 through the procedure of programming.

The programming mode is entered when +21V is applied to the Vpp pin. A 0.1 $\mu$ F capacitor must be placed across Vpp and ground to suppress spurious voltage transients which may damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50msec, TTL low level pulse is applied to the PGM input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55msec. Therefore, applying a DC low level to the  $\overrightarrow{PGM}$  input is prohibited when programming.

#### **REDUCING PROGRAMMING TIME OF THE Am27128**

Since the introduction of the 5V 16K-bit EPROM (Am2716), the program pulse width (T_{PW}) of EPROMs has been specified at 50ms per address. Thus the total programming time for the Am27128 would be almost fourteen minutes

(50ms x 16,384 = 820sec). It is clearly desirable to reduce this programming time. By using interactive programming techniques, it is possible to reduce programming time for the Am27128 to a minimum of about 90sec and typically in the range of 180sec. The flow chart on Page 6-47 shows the Interactive Programming Algorithm. When using the standard programming technique, each address is given a 50ms program pulse sequentially and then the entire EPROM memory is verified. Interactive algorithms reduce programming time by using a shorter (1ms) program pulse and giving each address only as many pulses as necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 15 pulses. When the data is correctly verified, the address is given an additional 4X ms "overprogram" pulse; where X is a count of the number of 1ms pulse interactions that are required (thus the "overprogram" pulse can vary from a minimum of 4ms to a maximum of 60ms). This whole process is repeated while sequencing through each address of the Am27128. The algorithm is done

at V_{CC} = V_{PP} = 6V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at V_{CC} = V_{PP} = 5V  $\pm$  5%.

#### READ MODE

The Am27128 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $I_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs ( $t_{OE}$ ) after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

#### STANDBY MODE

The Am27128 has a standby mode which reduces the active power dissipation by 80%, from 525mW to 130mW (values for 0°C to +70°C). The Am27128 is placed in the standby mode by applying a TTL high signal to the  $\overrightarrow{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overrightarrow{OE}$  input.

#### OUTPUT OR-TIEING

To accommodate multiple memory connections, a 2 line control function is provided to allow for:

- 1. Low memory power dissipation
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **PROGRAM INHIBIT**

Programming of multiple Am27128s in parallel with different data is also easily accomplished. Except for  $\overline{CE}$  or  $\overline{PGM}$ , all like inputs (including  $\overline{OE}$ ) of the parallel Am27128s may be common. A TTL low-level program pulse applied to an Am27128's  $\overline{PGM}$  input with Vpp at 21V and  $\overline{CE}$  low will program that Am27128. A high-level  $\overline{CE}$  or  $\overline{PGM}$  input inhibits the other Am27128s from being programmed.

#### **PROGRAM VERIFY**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify must be performed with  $\overline{OE}$  and  $\overline{CE}$  at V_{IL}. Data should be verified t_{OE} after the falling edge of  $\overline{OE}$ . PGM must be at V_{IH}.


#### SYSTEM APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1  $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage droop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Symbol	Parameter	Test Conditions	Min	Max	Units
lu -	Input Current (All Inputs)	V _{IN} = V _{IL} or V _{IH}		10	μA
VOL	Output Low Voltage During Verify	I _{OL} ≈ 2.1mA		0.45	Volts
VOH	Output High Voltage During Verify	$I_{OH} = -400 \mu A$	2.4		Volts
ICC2	V _{CC} Supply Current (Active)			100	mA
VIL	Input Low Level (All Inputs)		-0.1	0.8	Volts
VIH	Input High Level		2.0	V _{CC} +1	Volts
IPP	VPP Supply Current	CE ≈ V _{IL} = PGM		30	mA
tas	Address Setup time		2		μs
toes	Output Enable Setup Time		2		μs
t _{DS}	Data Setup Time		2		μs
tAH	Address Hold Time	Input t _B and t _F (10% to 90%) = 20ns	0		μs
t _{DH}	Data Hold Time	Input Pulse Levels = 0.45V to 2.4V	2		μs
^t DF	Chip Enable to Output Float Delay	Input Timing Reference Level = 1V and 2V Output Timing Reference Level = 0.8V and	0	130	ns
tvs	VPP Setup Time	2V	2		μs
tpw	PGM Pulse Width		45	55	ms
tCES	CE Setup Time		2		μs
tOE	Data Valid From OE			150	ns

Notes:

 Caution: If V_{CC} is not applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}, the 27128 could be damaged. 2. When programming the Am27128, a 0.1 $\mu$ F capacitor is required across V_{PP} and ground to suppress spurious voltage transients which may damage the device.



# Notes:

- All times shown in ( ) are minimum and in μsec unless otherwise specified.
   The input timing reference level is 1V for a V_{IL} and 2V for
- t_{OE} and t_{DF} are characteristics of the device but must be accommodated by the programmer.
- The input timing reference level is 1V for a V_{IL} and 2V for a V_{IH}.

03138D

Am27128


# INTERACTIVE PROGRAMMING ALGORITHM

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
ILI	Input Current (All Inputs)	VIN = VIL or VIH		1	10	μA
VIL	Input Low Level (All Inputs)		-0.1		0.8	Volts
VIH	Input High Level		2.0		V _{CC} +1	Volts
VOL	Input Low Voltage During Verify	I _{OL} = 2.1mA			0.45	Volts
VOH	Output High Voltage During Verify	l _{OH} = -400μA	2.4			Volts
ICC2	V _{CC} Supply Current (Program and Verify)			,	100	mA
IPP2	VPP Supply Current (Program)	CE = VIL = PGM			30	mA
tAS	Address Setup Time		2			μs
tOES	OE Setup Time		2			μs
t _{DS}	Data Setup Time	, , , , , , , , , , , , , , , , , , , ,	2			μs
t _{AH}	Address Hold Time		0			μs
t _{DH}	Data Hold Time		2			μs
t _{DF}	Chip Enable to Output Float Delay		0		130	ns
typs	Vpp Setup Time		-2			μs
tycs	V _{CC} Setup Time		2			μs
tpw	PGM Initial Program Pulse Width		0.95	1.0	1.05	ms
topw	PGM Overprogram Pulse Width	(see Note 2)	3.8	1	63	ms
tCES .	CE Setup Time		2			μs
tOE	Data Valid from OE				150	ns

Notes:


- Caution: If V_{CC} is not applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}, the Am27128 could be damaged.
- When programming the Am27128, a 0.1μF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.

# INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS (Notes 1, 2 and 3)



Notes:

- 1. All times shown in [ ] are minimum and in  $\mu sec$  unless otherwise specified.
- 2. The input timing reference level is .8V for a  $V_{IL}$  and 2V for a  $V_{IH}.$
- 3. tOE and tDF are characteristics of the device but must be accommodated by the programmer.



6-47

#### ABSOLUTE MAXIMUM RATINGS

#### **OPERATING RANGES**

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied 10°C to +80°C
Voltage on All inputs/Outputs
(except Vpp)+7V to -0.6V
Voltage on VPP during
programming + 22v to -0.6v

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### Temperature

1.

Commercial	0°C to +70°C
Industrial	40°C to +85°C
Extended	
Military	55°C to +125°C


Supply Voltages


## DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
lu	Input Load Current	$V_{IN} = 0V$ to 5.5V			10	μA
1LO	Output Leakage Current	V _{OUT} = 0V to 5.5V			10	μA
IPP1	Vpp Current Read (Note 2)	Vpp = 5.5V			5	mA
ICC1	V _{CC} Standby Current (Notes 2, 6)	CE = VIH, OE = VIL			25	mA
ICC2	V _{CC} Active Current (Note 2)	$\overline{OE} = \overline{CE} = V_{IL}$			100	mA
VIL	Input Low Voltage		-0.1		+0.8	Volts
VIL	Input Low Voltage (Am27128- 20DM, Am27128-25DM and Am27128-45DM Only)		-0.1		+0.6	Volts
VIH	Input High Voltage		2.0		Vcc+1	Volts
VOL.	Output Low Voltage	I _{OL} = 2.1mA			0.45	Volts
VOH	Output High Voltage	I _{OH} = -400μA	2.4			Volts
CIN	Input Capacitance	V _{IN} = 0V		4	6	pF
COUT	Output Capacitance	V _{OUT} = 0V		8	12	pF

03138D

# SWITCHING TEST CIRCUIT





## SWITCHING CHARACTERISTICS over operating range unless otherwise specified

					Min Values	Maximum Values			
No.	Symbol	Description	Test Conditions		All Types	27128-15 27128-1	27128-20 27128-2	27128-25 27128	Units
1	tACC	Address to Output Delay	Output load: 1TTL gate and C _L = 100pF Input Rise and Fall Times $\leq$ 20ns Input Puise levels: 0.45 to 2.4V Timing Measurement Reference Level: Inputs: 1V and 2V Outputs: 0.8V and 2V	CE = OE = VIL		150	200	250	ns
2	tCE	CE Output Delay		OE = VIL		150	200	250	ns
3	t _{OE}	Output Enable to Output Delay		CE = VIL		75	75	100	ns
4	tDF (Note 4)	Output Enable High to Output float		CE = VIL	0	60	60	85	ns
5	tOH (Note 4)	Output Hold from Addresses, CE or OE Whichever Occured First		CE = OE = VIL	0				กร

		Test Conditions		Min Values	Maximum Values			
No. Symbol				Description	All Types		27128-45 27128-4	Units
1	tACC	Address to Output Delay	Output load: 1TTL gate and Ci = 100pF	CE = OE = V _{IL}		300	450	ns
2	^t CE	CE Output Delay	Input Rise and Fall Times ≤ 20ns Input Pulse levels: 0.45 to 2.4V Timing Measurement Reference Level: Inputs: 1V and 2V Outputs: 0.8V and 2V	OE - VIL		300	450	ns
3	tOE	Output Enable to Output Delay		CE = VIL		120	150	ns
4	t _{DF} (Note 4)	Output Enable High to Output float		CE = VIL	0	105	130	ns
5	^t OH (Note 4)	Output Hold from Addresses, CE or OE whichever Occured First		CE = OE = VIL	0			ns

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- Vpp may be connected directly to V_{CC} except during programming. The supply would then be the sum of I_{CC} and Ipp₁.
- 3. Typical values are for nominal supply voltages.
- 4. This parameter is only sampled and not 100% tested. 5. Caution: The 27128 must not be removed from or


inserted into a socket or board when Vpp or V_{CC} is applied.


6. ICC1, Max for Am27128-4 and Am27128-45 is 40mA.



# SWITCHING WAVEFORMS

Am27128





32,768 x 8-Bit UV Erasable PROM

# DISTINCTIVE CHARACTERISTICS


- Fast access time as low as 170ns
- Low power consumption
- Separate chip enable and output enable controls
- Pin compatible to Am2764 EPROM, Am27128 EPROM and and Am92256 – 256K ROM
- · Fast programming time (5 min typical)
- Auto select mode for automated programming


# **GENERAL DESCRIPTION**

The Am27256 is a 262,144 bit UV-light erasable and electrically programmable read-only memory. It is organized as 32,768 words by 8-bits per word. The standard Am27256 offers access time of 250ns, allowing operation with high-speed microprocessors without any WAIT state.

To eliminate bus contention on a multiple-bus microprocessor system, the Am27256 offers separate output enable (OE) and chip enable (CE) controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks or at random. To reduce programming time, the Am27256 may be programmed using 1ms pulses. Typically, the Am27256 can be programmed in five minutes.





### ERASING THE Am27256

In order to clear all locations of their programmed contents, it is necessary to expose the Am27256 to an ultraviolet light source. A dosage of 15 Wseconds/cm² is required to completely erase an Am27256. This dosage can be obtained by exposure to an ultraviolet lamp [(wavelength of 2537 Angstroms (Å)] with intensity of 12000 $\mu$ W/cm² for 15 to 20 minutes. The Am27256 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27256, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27256, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### **PROGRAMMING THE Am27256**

Upon delivery, or after each erasure the Am27256 has all 262,144 bits in the "1", or high state. "0"s are loaded into the Am27256 through the procedure of programming.

The programming mode is entered when 13.0V is applied to the Vpp pin,  $\overrightarrow{OE}$  is at TTL-high and CE is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins.

The flow chart of Page 4 shows the Interactive Programming Algorithm. Interactive algorithms reduce programming time by using short (1ms) program pulses and giving each address only as many pulses as necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. When the data is correctly verified, the address is given an additional 3X ms "overprogram" pulse; where X is a count of the number of 1ms pulse interactions that are required (thus the "over program" pulse can vary from a minimum of 3ms to a maximum of 75ms). This whole process is repeated while sequencing through each address of the Am27256. The algorithm is done at  $V_{CC} = V_{PP} = 6V$  to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at  $V_{CC} = V_{PP} = 5V \pm 5\%$ .

## AUTO SELECT MODE

The Auto Select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient temperature range that is required when programming the Am27256.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 24) of the Am27256. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during Auto Select Mode.

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer code and byte 1 ( $A_0 = V_{IH}$ ) the device identifier code. For the Am27256 these two identifier bytes are given in the table on the next page. All identifiers for manufacturer and device codes will possess odd parity, with the MSB  $(0_7)$  defined as the parity bit.

#### READ MODE

The Am27256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output (tcE). Data is available at the outputs ( $t_{OE}$ ) after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

#### STANDBY MODE

The Am27256 has a standby mode which reduces the active power dissipation by 80%, from 525mW to 130mW (values for 0 to +70°C). The Am27256 is placed in the standby mode by applying a TTL high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

#### OUTPUT OR-TIEING

To accommodate multiple memory connections, a 2 line control function is provided to allow for:

- 1. Low memory power dissipation
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **PROGRAM INHIBIT**

Programming of multiple Am27256s in parallel with different data is also easily accomplished. Except for  $\overline{CE}$  or  $\overline{OE}$ , all like inputs of the parallel Am27256s may be common. A TTL low-level program pulse applied to an Am27256's  $\overline{CE}$  input with Vpp at 12.5V and  $\overline{OE}$  high will program that Am27256. A high-level  $\overline{CE}$  input inhibits the other Am27256s from being programmed.

#### PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify must be performed with  $\overline{OE}$  at V_{IL},  $\overline{CE}$  at V_{IH} and V_{PP} at 12.5V to 13.3V.

## SYSTEM APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1 $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage droop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 $\mu$ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Am27256

					IDEN	TIFIER	BYTES						
	Identifier		A ₀ (10)	O7 (19)	O ₆ (18)	05 (17)	O4 (16)	O ₃ (15)	O ₂ (13)	0 ₁ (12)	O ₀ (11)	Hex Data	] ;
		urer Code	VIL	0	0	0	0	0	0	0	1	01	1
	Device C		VIH	0	0	0	0	0	1	.0	0	04	
	Notes: 1. A 2. A	ng = 12.0V ±0 1 - A ₆ , A ₁₀ -	0.5V - A ₁₄ , CE	, ōe = \	/IL.	,							
· .			INTER	ACTIV	E PRO	GRAM	MING	FLOW	CHAR	T			
		· .											
						·		<b>n</b>	· · · ·	•			
					•	s1	ART						
					·		Γ					N.	
				÷.,	L	ADDR = FIR	ST LOCATIO	IN .					
		· .			۰Г	Vcc	= 6.0V ≈ 13.0V	٦					
					L	трр	= 13.04	<u> </u>					
				<u> </u>	[	x	= 0						
							NE 1MS PUL			1.011			
					<b></b>	HOGHAMO	NE INS PUL	<u>»</u>				ж. н. К. 1	
						INCR	MENT X		. •				
		· ·				X	= 25?	YES					
							/					,	•
				• •			INO		• •				
				•	FAIL	VEDI	TY BYTE			10			
		1		~		VERM			1 - A 2				
		1					PASS						
					NO F	/	$\overline{\ }$	۰.	5 N.				
			EMENT ADD	RESS	]		DDRESS?	<b>&gt;</b>					
					÷.,		VES					i a	
					<b>^</b>	DDRESS =	FIRSTLOCA	TION		- L.			
							- 5 0V	<b>л</b> .				. • .	-
	•					VPP	= 5.0V = 13.0V	·		ļ			
						PROCRAM	DNE 2MS PUI	SF					
		1				r nounam				1 1 1			
	,	·			NO NO	/					•		
•			EMENT ADD	RESS	]		DDRESS?	>					·
							YES		•				1
					: T	V _{CC} = V _P	p = 5.0V ± 5%	•	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 19		1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		
					· · · · ·							: 	
					· . ·			. <u> </u>					÷.
					Ъ. –	VERIFY	ALL BYTES		- <u>1</u>	EVICE FAILE	<u> </u>		•

04069B

PF000030

DEVICE PASSED


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
	Input Current (All Inputs)	V _{IN} = V _{IL} or V _{IH}			10	μA
VIL	Input Low Level (All Inputs)		-0.1		0.8	Volts
VIH	Input High Level		2.0		V _{CC} + 1	Volts
VOL	Output Low Voltage During Verify	I _{OL} = 2.1mA			0.45	Volts
VOH	Output High Voltage During Verify	$I_{OH} = -400 \mu A$	2.4			Volts
ICC2	V _{CC} Supply Current (Program and Verify)				100	mA
IPP2	Vpp Supply Current (Program)	CE = VIL			30	mA
VID	. Ag Auto Select Voltage		11.5		12.5	Volts
tAS	Address Setup Time		2			μs
tOES	OE Setup Time		2			μs
tDS	Data Setup Time		2			μs
t _{AH}	Address Hold Time		0			μs
t _{DH}	Data Hold Time		2			μs
tDFP (Note 3)	Output Enable to Output Float Delay		0		130	ns
typs	Vpp Setup Time		2			μs
tvcs	V _{CC} Setup Time		2			μs
tpw	CE/PGM Initial Program Pulse Width		0.95	1.0	1.05	ms
tOPW	CE/PGM Overprogram Pulse Width	(see Note 2)	1.95		78.85	ms
tOE	Data Valid from OE				150	ns

Notes: 1. Caution: If V_{CC} is not applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}, the Am27256 could be damaged.

 When programming the Am27256, a 0.1μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients which may damage the device.

3. This parameter is only sampled and not 100% tested.

INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS (Notes 1, 2 and 3)



WF000580

Am27256

Notes: 1. All times shown in [ ] are minimum and in  $\mu$ sec unless otherwise specified.

2. The input timing reference level is .8V for a  $V_{\text{IL}}$  and 2V for a  $V_{\text{IH}}.$ 

3. toE and tDFP are characteristics of the device but must be accommodated by the programmer.

## **ABSOLUTE MAXIMUM RATINGS**

## **OPERATING RANGES**

Storage Temperature ......-65°C to +125°C Ambient Temperature with

Power Applied .....-10°C to +80°C Voltage on all inputs .....+6.25V to -0.6V Vpp Supply Voltage with Respect to

Ground During Programming...... + 13.5V to -0.6V Voltage on pin 24...... + 13.5V to -0.6V


Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.


Temperature0°C	to +70°C
Supply Voltage	to + 5.5V

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
lμ	Input Load Current	V _{IN} = 0v to 5.5V			10	μA
ILO.	Output Leakage Current	V _{OUT} = 0V to 5.5V			10	μA
IPP1	Vpp Current Read (Note 2)	V _{PP} = 5.5V			5	mA
ICC1	V _{CC} Standby Current (Notes 2, 6)	CE = VIH, OE = VIL			25	mA
ICC2	V _{CC} Active Current (Note 2)	OE = CE = VIL			100	mA
ViL	Input Low Voltage		-0.1		+0.8	Volts
VIH	Input High Voltage		2.0		V _{CC} +1	Volts
VOL	Output Low Voltage	I _{OL} = 2.1mA			0.45	Volts
Voн	Output High Voltage	I _{OH} = -400μA	2.4			Volts
CIN	Input Capacitance	V _{IN} = 0V		4	6	рF
COUT	Output Capacitance	V _{OUT} = 0V		8	12	pF

# SWITCHING TEST CIRCUIT





# SWITCHING CHARACTERISTICS over operating range unless otherwise specified

					Min Values	Ma	·		
No.	Symbol	Description	Test Conditions		All Types	27256-15 27256-1	27256-20 27256-2	27256-25 27256	Units
1	tACC	Address to Output Delay	Output load: 1TTL	CE = OE = VIL		170	200	250	ns
2	tCE	Chip Enable to Output Delay	gate and CL = 100pF Input Rise and Fall Times ≤ 20ns			170	200	250	ns
3	tOE	Output Enable to Output Delay	Input Pulse levels: 0.45 to 2.4V Timing Measurement	CE = VIL		75	75	100	ns
4	t _{DF} (Note 4)	Output Enable High to Output float	Reference Level: Inputs:	CE = VIL	0	60	60	60 `	ns
5	tOH (Note 4)	Output Hold from Addresses, CE or OE Whichever Occured First	1V and 2V Outputs: 0.8V and 2V	CE = OE = VIL	0				ns

					Min Values	Maximur			
No.	Symbol	Description	Test Conditions		All Types	27256-30 27256-3	27256-45 27256-4	Units	
1	tACC	Address to Output Delay	Output load: 1TTL	CE = OE = VIL		300	450	ns	
2	tCE	Chip Enable to Output Delay	gate and C _L = 100pF Input Rise and Fall Times ≤ 20ns			300	450	ns	
3	tOE	Output Enable to Output Delay	Input Pulse levels: 0.45 to 2.4V Timing Measurement	ČĒ = V _{IL}		120	150	ns	
4	t _{DF} (Note 4)	Output Enable High to Output float	Reference Level: Inputs: 1V and 2V	CE = VIL	0	105	130	ns	
5	[‡] OH (Note 4)	Output Hold from Addresses, CE or OE whichever Occured First	Outputs: 0.8V and 2V	CE = OE = VIL	. 0			ns	

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- Vpp may be connected directly to V_{CC} except during programming. The supply would then be the sum of I_{CC} and Ipp1.
- 3. Typical values are for nominal supply voltages.

4. This parameter is only sampled and not 100% tested.

5. Caution: The Am27256 must not be removed from or inserted into a socket or board when Vpp or V_{CC} is applied.


6. ICC1 max is 40mA for 27256-4.

6

٦

# SWITCHING WAVEFORMS

Am27256



Notes: 1. OE may be delayed up to t_{ACC}-t_{OE} after the falling edge of CE without impact on t_{ACC}. 2. t_{DF} is specified from OE or CE, whichever occurs first. **Am27512** 65,536 x 8-Bit UV Erasable PROM

# PRELIMINARY

- Fast access time as low as 250ns
- Programming voltage: 12.5V
- low Power consumption
   Active: 525mW
   Standby: 132mW
- Single 5V power supply
- ±10% V_{CC} supply tolerance available
- · Fully static operation no clocks


- Separate chip enable and output enable controls
- TTL compatible inputs/outputs
- 28-pin JEDEC approved Am27512 pin-out
- Pin compatible to Am2764, Am27256, Am27128 EPROMS and Am92256 – 256K ROM
- Fast programming time
- Auto select mode for automated programming

## **GENERAL DESCRIPTION**

The Am27512 is a 524,288 bit UV-light erasable and electrically programmable read-only memory. It is organized as 65,536 words by 8-bits per word. The standard Am27512 offers a fast 250ns access time allowing operation with high-speed microprocessors without any WAIT state. To eliminate bus contention in a multi-bus microprocessor system, the Am27512 offers separate Output Enable ( $\overline{OE}$ ) and Chip Enable ( $\overline{CE}$ ) controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks or at random. To reduce programming time, the Am27512 may be programmed using 1ms pulses. The Am27512 can be programmed in as little as six minutes.

## **BLOCK DIAGRAM**




	Inputs			]
CE/PGM	OE/V _{PP}	A9	Output	Mode
L	L	Х	DOUT	Read
L	н	x	HIGH Z	Output Disable
н	x	x	HIGH Z	Standby
L	V _{PP}	x	DIN	Program
L	L	x	DOUT	Program Verify
н	V _{PP}	x	HIGH Z	Program Inhibit
L	L	н	CODE	Auto Select

# PRODUCT SELECTOR GUIDE

Part Number	Am27512	Am27512-25	Am27512-3	Am27512-30	Am27512-45
Supply Voltage	5V±5%	5V±10%	5V±5%	5V±10%	5V±10%
Access Time	25	0ns	30	450ns	
Chip Enable Delay	25	Ons	30	Ons	450ns
Output Enable Delay	10	100ns 120ns		150ns	

# MODE SELECT TABLE





## ERASING THE Am27512

In order to clear all locations of their programmed contents, it is necessary to expose the Am27512 to an ultraviolet light source. A dosage of 15 Wseconds/cm² is required to completely erase an Am27512. This dosage can be obtained by exposure to an ultraviolet lamp [(wavelength of 2537 Angstroms (Å)] with intensity of 12000 $\mu$ W/cm² for 15 to 20 minutes. The Am27512 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27512, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

## PROGRAMMING THE Am27512

Upon delivery, or after each erasure, the Am27512 has all 65,536 bytes in the "1," or high state. "0"s are loaded into the Am27512 through the procedure of programming.

The programming mode is entered when 12.5V is applied to the  $\overline{OE}/V_{PP}$  pin, and  $\overline{CE}/\overline{PGM}$  is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins.

The flow chart on Page 6 shows the Interactive Programming Algorithm. Interactive algorithms reduce programming time by using short (1ms) program pulses and giving each address only as many pulses as necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the Am27512. This part of the algorithm is done at V_{CC} = 6.0V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the entire memory has been programmed with the 1ms program pulse, the entire memory is given an additional "overprogram" by cycling through each address and applying an additional 2ms program pulse. After the final address is completed, the entire EPROM memory is verified at  $V_{CC} = 5V \pm 5\%$ .

#### AUTO SELECT MODE

The Auto Select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}C \pm 5^{\circ}C$  ambient temperature range that is required when programming the Am27512.

To activate this mode, the programming equipment must force 11.5 to 12.5V on address line App(pin 24) of the Am27512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ (pin 10) from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during Auto Select Mode.

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer code and byte 1 ( $A_0 = V_{IH}$ ) the device identifier code. For the Am27512 these two identifier bytes are given in the table on the next page. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

## READ MODE

The Am27512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of OE, assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

## STANDBY MODE

The Am27512 has a standby mode which reduces the active power dissipation by 75% from 525mW to 132mW (values for 0 to +70°C). The Am27512 is placed in the standby mode by applying a TTL high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

## OUTPUT OR-TIEING

To accommodate multiple memory connections, a 2 line control function is provided to allow for:

- 1. Low memory power dissipation
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **PROGRAM INHIBIT**

Programming of multiple Am27512s in parallel with different data is also easily accomplished. Except for  $\overline{CE}/\overline{PGM}$ , all like inputs including  $\overline{OE}/V_{pp}$  of the parallel Am27512s may be common. A TTL low-level program pulse applied to an Am27512s  $\overline{CE}/\overline{PGM}$  input with  $\overline{OE}/V_{Pp}$  at 12.5V will program that Am27512s. A high-level  $\overline{CE}/\overline{PGM}$  inputs inhibits the other Am27512s from being programmed.

#### **PROGRAM VERIFY**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify must be performed with  $\overline{OE}/V_{PP}$  and  $\overline{CE}/\overline{PGM}$  at  $V_{IL}$ . Data should be verified  $t_{DV}$  after the falling edge of  $\overline{CE}$ .

#### SYSTEM APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1  $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage droop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## ABSOLUTE MAXIMUM RATINGS

# **OPERATING RANGES**

Storage Temperature65°C to +150°C	
Ambient Temperature with	
Power Applied 10°C to + 135°C	
Voltage on All Inputs and V _{CC}	
with Respect to GND + 6.25V to -0.6V	
Vpp Supply Voltage with Respect	
to Ground During Programming + 13.5V to -0.6V	
Voltage on Pin 24 with Respect	
to Ground + 13.5V to -0.6V	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# Temperature

i oniporataro	
Commercial	0°C to +70°C
Industrial	40°C to +85°C
Extended	55°C to +100°C
Military	55°C to +125°C
Supply Voltages	
Am27512, -3, -4	+ 4.75V to + 5.25V
Am27512, -25, -30, -45	+ 4.5V to + 5.5V
Onesselling and some define these limits	the second contrals the state states

Operating ranges define those limits over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Condition	8		Min	Тур	Max	Units
10	Input Load Current	V _{IN} = 0V to 5.5V					10	μA
ILO	Output Leakage Current	Vour = 0V to 5.5	/				10	μA
	V _{CC} Standby Current (Note 5)			C devices			25	
ICC1	VCC Standby Current (Note 5)			M devices			40	mA
	VCC Active Current (Note 5)			C devices			100	mA
ICC2	VCC Active Current (Note 5)	UE = CE = VIL		M devices			120	
VIL	Input Low Voltage				-0.1		+ 0.8	Volts
VIH	Input High Voltage		,		2.0	1	Vcc+1	Volts
VOL	Output Low Voltage	I _{OL} = 2.1mA					0.45	Volts
Voн	Output High Voltage	$1_{OH} = -400 \mu A$			2.4			Volts
CIN	Input Capacitance	V _{IN} = 0V	(Note 3)			5	7	pF
Солт	Output Capacitance	V _{OUT} = 0V	(Note 3)		· · ·	8	12	pF
CIN2	OE/Vpp Input Capacitance	V _{IN} = 0V	(Note 3)			12	20	pF
CIN3	CE/PGM Input Capacitance	VIN = 0V	(Note 3)			9	12	pF

Notes:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after Vpp.

2. Typical values are for nominal supply voltages.


3. This parameter is only sampled and not 100% tested.

- 4. Caution: The Am27512 must not be removed from or inserted into a socket or board when Vpp or Vpp is applied.
- 5. ICC1 max is 40mA and ICC2 max is 120mA for Am27512-45.

### **IDENTIFIER BYTES**

Identifier	A ₀ (10)	O ₇ (19)	O ₆ (18)	O ₅ (17)	O ₄ (16)	O ₃ (15)	O ₂ (13)	0 ₁ (12)	0 ₀ (11)	Hex Data
Manufacturer Code	L	0	0	0	0	0	0	0	1	01
Device Code	н	.1	0	0 '	0	0	1	0	1	85

Notes: 1. A₉ = 12.0V ±0.5V. 2. A₁ - A₆, A₁₀ - A₁₅,  $\overrightarrow{\text{CE}}$ ,  $\overrightarrow{\text{OE}}$  = V_{IL}. 3. A₁₄=Don't Care.



Am27512

# INTERACTIVE PROGRAMMING ALGORITHM DC PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Max	Units
1 _{LI}	Input Current (All Inputs)	V _{IN} = V _{IL} or V _{IH}		10	μA
VOL	Output Low Voltage During Verify	I _{OL} = 2.1 mA	1	0.45	Volts
VOH	Output High Voltage During Verify	$I_{OH} = -400 \mu A$	2.4		Volts
lcc	V _{CC} Supply Current (Program and Verify)			150	mA
VIL	Input Low Level (All Inputs)		-0.1	0.8	Volts
ViH	Input High Level (All Inputs Except OE/Vpp)		2.0	V _{CC} +1	Volts
Ipp	VPP Supply Current (Program)	$\overline{CE} = V_{IL}, \overline{OE}/V_{PP} = 12.5V$		30	mA
VID	Ag Auto Select Voltage	·	11.5	12.5	Volts

# SWITCHING PROGRAMMING CHARACTERISTICS


Symbol	Parameter	Test Conditions	Min	Max	Units
tas	Address Setup Time		2		μS
tOES	Output Enable Setup Time		2		μS
t _{DS}	Data Setup Time		2		μS
t _{AH}	Address Hold Time		2		μS
toeh	Output Enable Hold Time	Input tR and tF (10% to 90%) = 20ns	2		μS
tDH	Data Hold Time	Input Signal Levels = 0.8 to 2.2V	2		μS
t _{DF} (Note 2)	Chip Enable to Output Float Delay	Timing Measurement Reference Level: Inputs: 1V and 2V	0	150	ns
t _{DV} (Note 2)	Data Valid from $\overrightarrow{CE}$ ( $\overrightarrow{CE}$ = V _{IL} , $\overrightarrow{OE}$ = V _{IL} )	Outputs: 0.8V and 2V		450	ns
tpw	Program Pulse Width		.95	3.15	ms
tPRT	Program Pulse Rise Time		50		ns
tvR	Vpp Recovery Time		2		μS
tycs	V _{CC} Setup Time		2		μS

Notes:

 When programming the Am27512, a 0.1μF capacitor is required across OE/V_{PP} and ground to suppress spurious voltage transients which may damage the device.

2. This parameter is only sampled and is not 100% tested.


# **PROGRAM WAVEFORMS**



Notes: 1. All times shown in ( ) are minimum in  $\mu sec$  unless otherwise specified. 2. t_{DV} and t_{DF} are characteristics at the device but must be accommodated by the programmer.

Am27512





TC00025R


C_L = 100pF, including jig capacitance.


# SWITCHING CHARACTERISTICS over operating range unless otherwise specified

Am27512

					Min Values	Ma	Maximum Values		
No.	Symbol	Description	Test Conditions		All Types	27512-25 27512	27512-30 27512-3	27512-45	Units
1	tACC	Address to Output Delay	Output load: 1TTL gate and $C_L = 100pF$ Input Rise and Fall Times $\leq 20ns$ Input Pulse Levels: 0.45 to 2.4V Timing Measurement Reference Level: Inputs: 1V and 2V Outputs: 0.8V and 2V	$\overline{CE} = \overline{OE} = V_{IL}$		250	300	450	ns
2	tCE	Chip Enable to Output Delay		$\overline{OE} = V_{IL}$		250	300	450	ns
3	tOE	Output Enable to Output Delay		CE = VIL		100	120	150	ns
4	t _{DF} (Note 3)	Output Enable High to Output float		CE = V _{IL}	0	60	105	130	ns
5	^t OH (Note 3)	Output Hold from Addresses,CE orOE Whichever Occured First		CE = OE = V _{IL}	0				ns

# SWITCHING WAVEFORMS





INDEX SECTION NUMERICAL DEVICE INDEX FUNCTIONAL INDEX AND SELECTION GUIDE APPLICATION NOTE

# BIPOLAR PROGRAMMABLE READ ONLY MEMORY (PROM)

BIPOLAR RANDOM ACCESS MEMORIES (RAM)

MOS RANDOM ACCESS MEMORIES (RAM)

MOS READ ONLY MEMORIES (ROM)

MOS UV ERASABLE PROGRAMMABLE ROM (EPROM)

GENERAL INFORMATION PACKAGE OUTLINES SALES OFFICES



5











# **General Information Index**


Packag	ge Outlines	-1
Sales	Offices	4



03515C-CPM





# HERMETIC DUAL IN-LINE PACKAGES




SEATING -00 <del>38</del> PO000150

D-14-1










D-14-2


D-14-3






03515C-CPM







03515C-CPM




7





FLAT PACKAGES (Cont.)















F-20-1






# FLAT PACKAGES (Cont.)







F-24-2S




F-24-3







F-28-1





# FLAT PACKAGES (Cont.)





F-48-2







SQUARE CHIP CARRIER FAMILY





.


L-28-1












L-32-2





# World-Wide Sales Offices

# Representatives and Stocking Distributors

# Advanced Micro Devices

Advanced Micro Devices maintains a network of representatives and distributors in the U.S. and around the world. Consult the listing below for an address nearest you.

#### **U.S. AND CANADIAN SALES OFFICES**

#### SOUTHWEST AREA

**Advanced Micro Devices** 360 N. Sepulveda, Suite 2075 El Segundo, Californía 90245 Tel: (213) 640-3210

**Advanced Micro Devices** 10050 N. 25th Drive, Suite 235 Phoenix, Arizona 85021 Tel: (602) 242-4400

Advanced Micro Devices 4000 MacArthur Boulevard Suite 5000 Newport Beach, California 92660 Tel: (714)752-6262

Advanced Micro Devices 21600 Oxnard Street, Suite 675 Woodland Hills, California 91367 Tel: (213) 992-4155

Advanced Micro Devices 9619 Chesapeake Drive #210 San Diego, California 92123 Tel: (619) 560-7030

#### NORTHWEST AREA

Advanced Micro Devices 1245 Oakmead Parkway Suite 2900 Sunnyvale, California 94086 Tel: (408) 720-8811

Advanced Micro Devices 1873 South Bellaire Street Suite 920 Denver, Colorado 80222 Tel: (303) 691-5100

#### INTERNATIONAL SALES OFFICES BELGIUM GERMANY

Advanced Micro Devices Belgium N.V.-S.A. Avenue de Tervueren 412 B-1150 Bruxelles Tel: 32-2-771-9993 TELEX: 61028 FAX: 32-2-762-3712

#### FRANCE

Silic 314, Immeuble Helsinki 74, rue d'Arcueil F-94588 Rungis Cedex Tel: (01) 687.36.66 TELEX: 202053

# NORTHWEST AREA (Con't.)

Advanced Micro Devices One Lincoln Center, Suite 230 10300 Southwest Greenburg Road Portland, Oregon 97223 Tel: (503) 245-0080

Advanced Micro Devices Honeywell Ctr., Suite 1002 600 108th Avenue N.E. Bellevue, Washington 98004 Tel: (206) 455-3600

#### MID-AMERICA AREA

Advanced Micro Devices 500 Park Boulevard, Suite 940 Itasca, Illinois 60143 Tel: (312)773-4422

Advanced Micro Devices 9900 Bren Road East, Suite 601 Minnetonka, Minnesota 55343 Tel: (612) 938-0001

Advanced Micro Devices 3592 Corporate Drive, Suite 108 Columbus, Ohio 43229 Tel: (614) 891-6455

Advanced Micro Devices 8240 MoPac Expressway Two Park North, Suite 385 Austin, Texas 78759 Tel: (512) 346-7830

Advanced Micro Devices 6750 LBJ Freeway, Suite 1160 Dallas, Texas 75240 Tel: (214) 934-9099

#### MID-ATLANTIC AREA

Advanced Micro Devices 40 Crossways Park Way Woodbury, New York 11797 Tel: (516)364-8020

Advanced Micro Devices 290 Elwood Davis Road Suite 316 Liverpool, New York 13088 Tel: (315) 457-5400

Advanced Micro Devices Waterview Plaza Suite 303 2001 U.S. Route #46 Parsippany, New Jersey 07054 Tel: (201) 299-0002

**Advanced Micro Devices** 110 Gibralter Road #110 Horsham, Pennsylvania 19044 Tel: (215) 441-8210 TWX: 510-665-7572

Advanced Micro Devices Commerce Plaza 5100 Tilghmant Street, Suite 320 Allentown, Pennsylvania 1B104 Tel: (215) 398-8006 FAX: 215-398-8090

Advanced Micro Devices 205 South Avenue Poughkeepsie, New York 12601 Tel: (914) 471-8180 TWX: 510-248-4219

## NORTHEAST AREA

Advanced Micro Devices 6 New England Executive Park Burlington, Massachusetts 01803 Tel: (617)273-3970

#### HONG KONG

Advanced Micro Devices 1303 World Commerce Centre Harbour City 11 Canton Road Tsimshatsui, Kowloon Tel: (852) 3 695377 TELEX: 50426 FAX: (852) 123 4276

#### ITALY

Advanced Micro Devices S.R.L. Centro Direzionale Palazzo Vasari, 3° Piano 1-20090 M12-Segrate (MI) Tel: (02)215 4913-4-5 TELEX: 315286

#### JAPAN

Advanced Micro Devices, K.K. Dai 3 Hoya Building 8-17, Kamitakaido 1 chome Suginami-ku, Tokyo 168 Tel: (03) 329-2751 TELEX: 2324064 FAX: (03) 326 0262

NORTHEAST AREA (Con't.) Advanced Micro Devices (Canada) Ltd. 2 Sheppard Avenue East Suite 1610 Willowdale, Ontario Canada M2N5Y7 Tel: (416) 224-5193

#### SOUTHEAST AREA

Advanced Micro Devices 7223 Parkway Drive #203 Dorsey, Maryland 21076 Tel: (301)796-9310 FAX: 796-2040

Advanced Micro Devices 7850 Ulmerton Road, Suite 1A Largo, Florida 33541 Tel: (813) 535-9811

Advanced Micro Devices 4740 North State Road #7 Suite 102 Ft. Lauderdale, Florida 33319 Tel: (305) 484-8600

Advanced Micro Devices 6755 Peachtree Industrial Boulevard Suite 104 Atlanta, Georgia 30360 Tel: (404) 449-7920

Advanced Micro Devices 8 Woodlawn Green, Suite 220 Woodlawn Road Charlotte, North Carolina 28210 Tel: (704) 525-1875

**Advanced Micro Devices** 303 Williams Avenue Southwest Suite 118 Huntsville, Alabama 35801 Tel: (205) 536-5505

#### SWEDEN

Advanced Micro Devices AB Box 7013 S-172 07 Sundbyberg Tel: (08) 98 12 35 TELEX: 11602

#### UNITED KINGDOM

Advanced Micro Devices (U.K.) Ltd. A.M.D. House, Goldsworth Road,

Woking, Surrey GU21 1JT Tel: Working (04862) 22121 TELEX: 859103

Advanced Micro Devices, S.A.

Advanced Micro Devices GmbH Rosenheimer Str. 139 D-8000 Muenchen 80 Tel: (089) 40 19 76 TELEX: 05-23883

**Advanced Micro Devices GmbH** Feuerseeplatz 4/5 D-7000 Stuttgart 1 Tel: (0711) 62 33 77 TELEX: 07-21882

#### Advanced Micro Devices GmbH Zur Worth 6 D-3108 Winsen/Aller

Tel: (05143) 53 62 TELEX: 925287



ADVANCED MICRO DEVICES, INC.

901 Thompson Place P.O. Box 3453 Sunnyvale, California 94088 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306 TOLL FREE (800) 533-8450

MMD-RRD-80M-4/84-0