## Bipolar/MOS Memories



## 7

## Advanced Micro Devices

## Bipolar/MOS Memories Data Book


(c) 1986 Advanced Micro Devices, Inc.

> Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The performance characteristics listed in this technical manual are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry.
> For specific testing details contact your local AMD sales representative.
> The company assumes no responsibility for the use of any circuits described herein.

901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088
(408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

## ADVANCE INFORMATION DATA SHEETS

This publication contains information which is intended to help you evaluate a proposed product under development at Advanced Micro Devices, Inc. AMD reserves the right at any time and without notice to discontinue work on this product or to make changes to the product. AMD assumes no responsibility for any errors which may appear in this publication and makes no commitment to update the information contained herein.

## PRELIMINARY AND FINAL DATA SHEETS

Advanced Micro Devices reserves the right to make changes to its products at any time without notice, assumes no responsibility for any errors which may appear in this publication and makes no commitment to update the information contained herein. We recommend that you confirm the latest applicable product data through your local AMD sales office before placing your order.

## ADVANCED INFORMATION, PRELIMINARY, FINAL DATA SHEETS

AMD further assumes no responsibility for the use of any of its products, conveys no license under any patent, copyright, trademark or other right, and makes no representations that the circuits or any illustrated applications are free from patent infringement or will be suitable for any particular use or purpose. Reference should be made to AMD's Standard Terms and Conditions of Sale for a complete statement of the terms, conditions and limitations applicable to AMD's limited product warranty and patent indemnity.

Reproduction of any portion of this publication without the prior written consent of AMD is prohibited.
"Winning requires excellence in product design as well as in continuous innovation. At AMD, memory products are the technology drivers, the leading edge devices in the company's commitment to out-invent the competition."

Cuthony B. Hoctroo f<br>Anthony B. Holbrook<br>Executive Vice President and Chief Operating Officer

Advanced Micro Devices, a leading innovator of semiconductors, has long recognized that memory technology leads the development of all other technologies. AMD's emphasis on memories is further enhanced by the company's dual-technology strengths in both bipolar and MOS (including CMOS).

In developing this array of premium memories, AMD has achieved impressive innovations. The architecture of the Am90C644 dual-array memory, built in one of AMD's advanced CMOS technologies, is optimized for highperformance video applications. The world's leading CMOS 1Mbit EPROM, the Am27C1024, is the result of AMD's unique CMOS process for UV-erasable, electrically programmable memories.

Not only does AMD provide memory products in state-of-the-art CMOS technologies, the company produces a broad spectrum of bipolar memories. The evolution of AMD's ion-implanted, oxide-isolated IMOX ${ }^{T M}$ technology has led to the development of high-performance products with increased speed and density. The latest result of this process is the world's first 128K bipolar PROM, the Am27S51, with a 35 ns access time.

To accommodate these continuing innovations in process technology, AMD now has two 6 -inch wafer fabrication facilities in Austin, Texas, for CMOS production. San Antonio, Texas, is the site of the world's first 6 -inch bipolar VLSI wafer fabrication plant. This fabrication area will concentrate on products in the most advanced IMOX technology.

To reduce system costs, AMD is introducing complex, high-lead-count, surface-mount devices in bipolar and MOS (including CMOS) technologies. These and other state-of-the-art packages also increase board density and decrease system delay times.
AMD also offers the industry's most stringent quality guarantee. Every AMD part is guaranteed to 500 ppm (parts per million) on all electrical parameters, over the entire operating range. The company's INT-STD-500 program ensures high quality in every product manufactured by AMD, for military, industrial, and commercial customers.

## BIPOLAR PROGRAMMABLE READ ONLY MEMORY (PROM)

BIPOLAR RANDOM-ACCESS MEMORIES (RAM)

MOS RANDOM-ACCESS
MEMORIES (RAM)

## 4

## MOS ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM)

## MOS UV ERASABLE

 PROGRAMMABLE ROM (EPROM)

## PACKAGING: THERMAL CHARACTERIZATION PACKAGE OUTLINES <br> GENERAL INFORMATION SALES OFFICES

## INTRODUCTION

Numerical Devices Index ..... 1-1
Functional Index and Selection Guide ..... 1-4

## NUMERICAL DEVICE INDEX

Am10P14 4,096-Bit (1024×4) ECL Bipolar PROM ..... 2-1
Am10P4416,384-Bit ( $4096 \times 4$ ) ECL Bipolar PROM2-8
65,536 -Bit ( $8192 \times 8$ ) ECL Bipolar PROM ..... 2-15
Am10P88$1024 \times 1$ IMOX $^{\text {TM }}$ II ECL Bipolar RAM3-1
Am100415
3-23
Am100470 $4096 \times 1$ IMOX $^{\top M}$ ECL Bipolar RAM
3-38
Am100474 $1024 \times 4$ IMOX $^{\text {TM }}$ ECL Bipolar RAM
3-49
Am100480 $16,384 \times 1 \mathrm{IMOX}^{\text {TM }}$ ECL Bipolar RAM
3-7
Am10415 $1024 \times 1$ IMOX $^{\text {TM }}$ ECL Bipolar RAM ..... 3-16
Am10469 $512 \times 9$ ECL Tag Buffer3-29
Am10470$4096 \times 1$ IMOX $^{\text {TM }}$ ECL Bipolar RAM
Am10474 $1024 \times 4$ IMOX $^{\text {TM }}$ ECL Bipolar RAM ..... 3-44
Am10480 $16,384 \times 1$ IMOX $^{\text {TM }}$ ECL Bipolar RAM ..... 3-54
Am21L41
$4096 \times 1$ Static RAM ..... 4-1
$512 \times 9$ TTL Low-Power Tag Buffer ..... 3-59
Am21L50
$1024 \times 8$ Dual-Port Static Random-Access Memory ..... 4-9
$4096 \times 1$ Static RAM ..... 4-27
$1024 \times 4$ Static RAM ..... 4-37
$512 \times 9$ TTL Tag Buffer ..... 3-62
$16,384 \times 1$ Static RAM ..... 4-47
$4096 \times 4$ Static R/W Random-Access Memory ..... 4-57
65,536 x 16-Bit CMOS EPROM ..... 6-54
$32,768 \times 8$-Bit CMOS EPROM ..... 6-46
32,768 $\times 8$-Bit CMOS One-Time Programmable ROM ..... 6-48
65,536 x 8-Bit CMOS EPROM ..... 6-50
65,536 x 8-Bit CMOS One-Time Programmable ROM (OTPROM) ..... 6-52
Am27LSOO 256-Bit Low-Power Schottky Bipolar RAM ..... 3-69
Am27LS02 64-Bit Low-Power Inverting-Output Bipolar RAM ..... 3-77
Am27LS06 64-Bit Low-Power Noninverting-Output Bipolar RAM ..... 3-93
Am27S02 64-Bit Inverting-Output Bipolar RAM ..... 3-85
Am27S06 64-Bit Noninverting-Output Bipolar RAM ..... 3-101
Am27S12 2,048-Bit ( $512 \times 4$ ) Bipolar PROM ..... 2-22
Am27S15 4096-Bit ( $512 \times 8$ ) Bipolar PROM with Output Data Latches ..... 2-30
Am27S18 256-Bit ( $32 \times 8$ ) Bipolar PROM ..... 2-37
Am27S180 8,192-Bit ( $1024 \times 8$ ) Bipolar PROM ..... 2-44
Am27S184 8,192-Bit ( $2048 \times 4$ ) Bipolar PROM ..... 2-54
Am27S190 16,384-Bit ( $2048 \times 8$ ) Bipolar PROM ..... 2-63
Am27S20 1,024-Bit ( $256 \times 4$ ) Bipolar PROM ..... 2-74
Am27S25
4096-Bit ( $512 \times 8$ ) Bipolar Registered PROM with $\overline{\text { Preset and Clear Inputs }}$ ..... 2-82
4,096-Bit ( $512 \times 8$ ) Bipolar Registered PROM ..... 2-92
Am27S27
4,096-Bit ( $512 \times 8$ ) Bipolar PROM ..... 2-100
( $512 \times 8$ ) Bipolar PROM ..... 2-107
Am27S31
4,096-Bit ( $1024 \times 4$ ) Bipolar PROM ..... 2-114
8,192-Bit ( $1024 \times 8$ ) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 2-121
Am27S41 16,384-Bit (4,096 x 4) Bipolar PROM ..... 2-132
Am27S4332,768-Bit (4096 $\times 8$ ) Bipolar PROM2-141
Am27S45
16,384-Bit (2048 x 8) Bipolar Registered PROMS with Programmable INITIALIZE Input ..... 2-148
Am27S49 $8192 \times 8$ Generic Series $I_{M O X}{ }^{\top M}$ Bipolar PROM ..... 2-160Am27S51131,072-Bit (16,384 x 8) Bipolar PROM2-166
Am27S55 32,768-Bit (4096 x 8) Bipolar Registered PROM ..... 2-173
Am27S65 4096-Bit (1024 x 4) Bipolar Registered PROM with SSR ${ }^{\text {TM }}$ Diagnostics Capability ..... 2-183
Am27S75 8192-Bit (2048×4) Bipolar Registered PROM with SSR ${ }^{\text {TM }}$ Diagnostics Capability ..... 2-197
Am27S85
16,384-Bit (4096 x 4) Registered PROM withSSR ${ }^{\text {TM }}$ Diagnostics Capability2-211
Am27S95
32,768 Bit (8192×4) Bipolar Registered PROM with SSR ${ }^{\text {TM }}$ Diagnostics Capability ..... 2-225
Am2716B $2048 \times 8$-Bit/4096 x 8-Bit EPROM ..... 6-1
Am28C25632K x 8 Electrically Erasable PROM5-42
Am2817A $2048 \times 8$-Bit Electrically Erasable PROM ..... 5-1
Am2864A $8192 \times 8$ Electrically Erasable PROM ..... 5-20
Am2864B $8192 \times 8$ Electrically Erasable PROM ..... 5-31
Am31L01
64-Bit Low Power Write Transparent, Inverting Output,
64-Bit Low Power Write Transparent, Inverting Output, Bipolar RAM ..... 3-109
Am3101 64-Bit Write Transparent, Inverting Output, Bipolar RAM ..... 3-117
Am90CL255 Low-Power 256Kx1 CMOS Nibble Mode DRAM ..... 4-83
Am90CL256 Low-Power 256Kx 1 CMOS Enhanced Page Mode DRAM ..... 4-108
Am90CL257 Low-Power 256Kx1 CMOS Static Column Mode DRAM ..... 4-131
Am90C255 256Kx 1 CMOS Nibble Mode Dynamic RAM ..... 4-68
Am90C256 256K×1 CMOS Enhanced Page Mode Dynamic RAM ..... 4-86
Am90C257 $256 \mathrm{~K} \times 1$ CMOS Static Column Dynamic RAM ..... 4-111
Am90C644 $64 \mathrm{~K} \times 4$ CMOS DUAL - ARRAY MEMORY ..... 4-143
Am9044 $4096 \times 1$ Static RAM ..... 4-134
Am9101 Family $256 \times 4$ Static RAM ..... 4-164
Am9111 Family $256 \times 4$ Static RAM ..... 4-176
Am9112 $256 \times 4$ Static RAM ..... 4-188
Am9114 $1024 \times 4$ Static RAM ..... 4-198
Am9122 $256 \times 4$ Static RAM ..... 4-208
Am9128 $2048 \times 8$ Static RAM ..... 4-217
Am9150 $1024 \times 4$ High-Speed Static R/W RAM ..... 4-228
Am9151 $1024 \times 4$ Registered Static RAM with SSR ${ }^{\text {TM }}$-On-Chip Diagnostics Capability ..... 4-238
Am93L412 $256 \times 4$-Bit Low-Power TTL Bipolar IMOX ${ }^{\text {TM }}$ RAM ..... 3-125
Am93L415 $1024 \times 1$ Bit TTL Bipolar IMOX ${ }^{\text {TM }}$ RAM ..... 3-143
Am93L469 $512 \times 9$ TTL Low-Power Tag Buffer ..... 3-158
Am93412 $256 \times 4$-Bit TTL Bipolar IMOX ${ }^{\text {TM }}$ RAM ..... 3-134
Am93415 $1024 \times 1$ Bit TTL Bipolar IMOX ${ }^{\text {TM }}$ RAM ..... 3-150
Am93469 $512 \times 9$ TTL Tag Buffer ..... 3-161
Am9864 $8192 \times 8$-Bit Electrically Erasable PROM ..... 5-10
Am99C10 $256 \times 48$ Content Addressable Memory (CAM) ..... 4-251
Am99C164 $16,384 \times 4$ STATIC R/W RANDOM-ACCESS MEMORY ..... 4-253
Am99C19 $1024 \times 9$ First-In/First-Out (FIFO) ..... 4-255
Am99C328 $32,768 \times 8$ Static R/W Random-Access Memory ..... 4-257
Am99C416 $4096 \times 16$ Static Read/Write Random-Access Memory ..... 4-259
Am99C58 $4096 \times 4$ CMOS Static Random-Access Memory ..... 4-262
Am99C60 $4096 \times 4$ CMOS Static Random-Access Memory with Reset ..... 4-264
Am99C641 $65,536 \times 1$ Static Read/Write Random-Access Memory ..... 4-267
Am99C68 $4096 \times 4$ CMOS Static R/W Random-Access Memory ..... 4-279
Am99C88 $8 \mathrm{~K} \times 8$ CMOS Static Random-Access Memory ..... 4-289
Am99C88H $8192 \times 8$ CMOS Static Random-Access Memory ..... 4-300
Am99C89 $8192 \times 9$ Static R/W Random-Access Memory ..... 4-302
8-BIT EPROM (Am2764A, Am27128A, Am27256, Am27512) ..... 6-15
8-BIT OTPROM (Am2764A, Am27128A, Am27256) ..... 6-31
Thermal Characterization ..... 7-1
Package Outlines ..... 7-5
Testing High Performance Bipolar Memory ..... 7-13
Bipolar Generic PROM Series ..... 7-22
Bipolar PROMs as Programmable Logic Products ..... 7-30
Generic Programming Information ..... 7-31
Guide to the Analysis of Programming Problems ..... 7-40
Sales Offices ..... 7-42

## Bipolar PROM

## Functional Index and Selection Guide

Listed according to organization and access time.

| Part Number | APL | Organization | Access Time COM'L/MIL Max | $I_{c c}$ COM'L/MIL Max | Output | Number of Pins | Packages | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27S195A | $\checkmark$ | $32 \times 8$ | 15/20 | 115/115 | 35 | 16 | D, P,F,L | 2-63 |
| Am27S18A | $\checkmark$ | $32 \times 8$ | 25/35 | 115/115 | OC | 16 | D,P,F,L | 2-37 |
| Am27S19A | $\checkmark$ | $32 \times 8$ | 25/35 | 115/115 | 3 S | 16 | D,P,F,L | 2-37 |
| Am27S18 | $\checkmark$ | $32 \times 8$ | 40/50 | 115/115 | OC | 16 | D,P,F,L | 2-37 |
| Am27S19 | $\checkmark$ | $32 \times 8$ | 40/50 | 115/115 | 3 S | 16 | D, P,F,L | 2-37 |
| Am27LS18 ${ }^{1}$ | $\checkmark$ | $32 \times 8$ | 55/70 | 80/80 | OC | 16 | D, P, F,L | 2.37 |
| Am27LS19 ${ }^{1}$ | $\checkmark$ | $32 \times 8$ | 55/70 | 80/80 | 35 | 16 | D,P,F,L | 2.37 |
| Am27S20A | $\checkmark$ | $256 \times 4$ | 30/40 | 130/130 | OC | 16 | D,P,F,L | 2.74 |
| Am27S21A | $\checkmark$ | $256 \times 4$ | 30/40 | 130/130 | 35 | 16 | D,P,F,L | 2.74 |
| Am27S20 | $\checkmark$ | $256 \times 4$ | 45/60 | 130/130 | OC | 16 | D, P,F,L | 2-74 |
| Am27S21 | $\checkmark$ | $256 \times 4$ | 45/60 | 130/130 | 3 S | 16 | D,P,F,L | 2-74 |
| Am27S12A | $\checkmark$ | $512 \times 4$ | 30/40 | 130/130 | OC | 16 | D,P,F,L | 2-22 |
| Am27S13A | $\checkmark$ | $512 \times 4$ | 30/40 | 130/130 | 35 | 16 | D,P,F,L | 2-22 |
| Am27S12 | $\checkmark$ | $512 \times 4$ | 50/60 | 130/130 | OC | 16 | D,P,F,L | 2-22 |
| Am27S13 | $\checkmark$ | $512 \times 4$ | 50/60 | 130/130' | 3 S | 16 | D,P,F,L | 2-22 |
| Am27S28A | $\checkmark$ | $512 \times 8$ | 35/45 | 160/160 | OC | 20 | D,P,L | 2-100 |
| Am27S29A | $\checkmark$ | $512 \times 8$ | 35/45 | 160/160 | 3 S | 20 | D,P,L | 2-100 |
| Am27S31A | $\checkmark$ | $512 \times 8$ | 35/45 | 175/175 | 3 S | 24 | D,P,F,L | 2-107 |
| Am27S28 | $\checkmark$ | $512 \times 8$ | 55/70 | 160/160 | OC | 20 | D,P,L | 2-100 |
| Am27S29 | $\checkmark$ | $512 \times 8$ | 55/70 | 160/160 | 3 S | 20 | D, P, L | 2-100 |
| Am27S31 | $\checkmark$ | $512 \times 8$ | 55/70 | 175/175 | 3 S | 24 | D, P, F, L | 2-107 |
| Am27S15 | $\checkmark$ | $512 \times 8$ | 60/90 | 175/185 | 3 S | 24 | D,P,F,L | $2 \cdot 30$ |
| Am27S25SA | $\checkmark$ | $512 \times 8$ | $37^{2} / 45^{2}$ | 185/185 | 3 S | 24 | D, P,F,L | 2.82 |
| Am27S25 | $\checkmark$ | $512 \times 8$ | $77^{2} / 85^{2}$ | 185/185 | 3 S | $24^{3}$ | D,P,F,L | $2 \cdot 82$ |
| Am27S25A | $\checkmark$ | $512 \times 8$ | $50^{2} / 60^{2}$ | 185/185 | 35 | $24^{3}$ | D,P,F,L | 2-82 |
| Am27S27 |  | $512 \times 8$ | $82^{2} / 95^{2}$ | 185/185 | 35 | $22^{6}$ | D, P, L | 2.92 |
| Am10P14 | $\checkmark$ | $1024 \times 4$ | 10/15 | $-185^{4} /-175^{4}$ | 35 | 20 | D,P | 2-1 |
| Am100P14 | $\checkmark$ | $1024 \times 4$ | 10/- | -1804/- | 35 | 20 | D,P | 2-1 |
| Am10KP14 | $\checkmark$ | $1024 \times 4$ | 10/15 | $-185^{4} /-175^{4}$ | 3S | 24 | D,P | 2-1 |
| Am27S32A | $\checkmark$ | $1024 \times 4$ | 35/45 | 140/145 | OC | 18 | D,P,F,L | 2-114 |
| Am27S33A | $\checkmark$ | $1024 \times 4$ | 35/45 | 140/145 | 3 S | 18 | D,P,F,L | 2-114 |
| Am27S32 | $\checkmark$ | $1024 \times 4$ | 55/70 | 140/145 | OC | 18 | D,P,F,L | 2-114 |
| Am27S33 | $\checkmark$ | $1024 \times 4$ | 55/70 | 140/145 | 3 S | 18 | D,P,F,L | 2-114 |
| Am27S65A | $\checkmark$ | $1024 \times 4$ | $33^{2} / 40^{2}$ | 185/185 | 35 | $24^{3}$ | D,P,F,L | 2-183 |
| Am27S65 | $\checkmark$ | $1024 \times 4$ | $45^{2} / 55^{2}$ | 185/185 | 35 | $24^{3}$ | D,P,F,L | 2-183 |
| Am27S180A | $\checkmark$ | $1024 \times 8$ | 35/50 | 185/185 | OC | 24 | D,P,F,L | 2-44 |
| Am27S181A | $\checkmark$ | $1024 \times 8$ | 35/50 | 185/185 | 35 | 24 | D,P,F,L | 2-44 |
| Am27S280A | $\checkmark$ | $1024 \times 8$ | 35/50 | 185/185 | OC | $24^{3}$ | D,P,F,L | 2-44 |
| Am27S281A | $\checkmark$ | $1024 \times 8$ | 35/50 | 185/185 | 35 | $24^{3}$ | D,P,F,L | 2.44 |
| Am27PS181A | $\checkmark$ | $1024 \times 8$ | 50/65 | $185 / 80^{5}$ | 3 S | 24 | D,P,F,L | 2-44 |
| Am27PS281A | $\checkmark$ | $1024 \times 8$ | 50/65 | $185 / 80^{5}$ | 3 S | 24 | D,P,F,L | 2-44 |
| Am27S180 | $\checkmark$ | $1024 \times 8$ | 60/80 | 185/185 | OC | 24 | D,P,F,L | 2-44 |
| Am27S181 | $\checkmark$ | $1024 \times 8$ | 60/80 | 185/185 | 3 S | 24 | D,P,F,L | 2-44 |
| Am27S280 | $\checkmark$ | $1024 \times 8$ | 60/80 | 185/185 | OC | $24^{3}$ | D,P,F,L | 2-44 |
| Am27S281 | $\checkmark$ | $1024 \times 8$ | 60/80 | 185/185 | 35 | $24^{3}$ | D,P,F,L | 2-44 |
| Am27PS281 | $\checkmark$ | $1024 \times 8$ | 65/75 | $185 / 80^{5}$ | 35 | $24^{3}$ | D,P,F,L | 2-44 |
| Am27S35A | $\checkmark$ | $1024 \times 8$ | $55^{2} / 60^{2}$ | 185/185 | 3 S | $24^{3}$ | D,P,F,L | 2-121 |
| Am27S37A | $\checkmark$ | $1024 \times 8$ | $55^{2} / 60^{2}$ | 185/185 | 35 | $24^{3}$ | D,P,F,L | 2-121 |

Bipolar PROM (Cont'd.)

| Part Number | APL | Organization | Access Time COM'L/MIL Max | $\begin{gathered} \mathrm{I}_{\mathrm{cc}} \\ \text { COM'L/MIL } \\ \text { Max } \end{gathered}$ | Output | Number of Pins | Packages | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27S35 | $\checkmark$ | $1024 \times 8$ | $65^{2} / 75^{2}$ | 185/185 | 3 S | $24^{3}$ | D,P,F,L | 2-121 |
| Am27S37 | $\checkmark$ | $1024 \times 8$ | $65^{2} / 75^{2}$ | 185/185 | 35 | $24^{3}$ | D,P,F,L | 2-121 |
| Am27PS181 | $\checkmark$ | $1024 \times 8$ | 65/75 | $185 / 80^{5}$ | 35 | 24 | D,P,F,L | 2-44 |
| Am27S184A | $\checkmark$ | $2048 \times 4$ | 35/45 | 150/150 | OC | 18 | D,P,F,L | 2-54 |
| Am27S185A | $\checkmark$ | $2048 \times 4$ | 35/45 | 150/150 | 3 S | 18 | D,P,F,L | 2-54 |
| Am27S185 | $\checkmark$ | $2048 \times 4$ | 50/55 | 150/150 | 35 | 18 | D,P,F,L | 2-54 |
| Am27LS184 | $\checkmark$ | $2048 \times 4$ | 50/55 | 120/125 | OC | 18 | D,P,F,L | 2-54 |
| Am27LS185 | $\checkmark$ | $2048 \times 4$ | 60/65 | 120/125 | 35 | 18 | D,P,F,L | 2-54 |
| Am27PS185 | $\checkmark$ | $2048 \times 4$ | 60/65 | 150/75 ${ }^{5}$ | 35 | 18 | D, P, F, L | 2-54 |
| Am27S75A | $\checkmark$ | $2048 \times 4$ | $37^{2} / 47^{2}$ | 185/185 | 35 | $24^{3}$ | D,P,F,L | 2-197 |
| Am27S75 | $\checkmark$ | $2048 \times 4$ | $45^{2} / 55^{2}$ | 185/185 | 3 S | $24^{3}$ | D,P,F,L | 2-197 |
| Am27S191SA | $\checkmark$ | $2048 \times 8$ | 20/30 | 185/185 | 35 | 24 | D,P,F,L | 2-63 |
| Am27S291SA | $\checkmark$ | $2048 \times 8$ | 20/30 | 185/185 | 35 | 24 | D,P,F,L | 2-63 |
| Am27LS191A | $\checkmark$ | $2048 \times 8$ | 35/45 | 90/90 | 35 | 24 | D, P, F, L | 2-63 |
| Am27LS291A | $\checkmark$ | $2048 \times 8$ | 35/45 | 90/90 | 35 | 24 | D,P,F,L | 2-63 |
| Am27S190A | $\checkmark$ | $2048 \times 8$ | 35/50 | 185/185 | OC | 24 | D,P,F,L | 2-63 |
| Am27S191A | $\checkmark$ | $2048 \times 8$ | 35/50 | 185/185 | 35 | 24 | D,P,F,L | 2-63 |
| Am27S290A | $\checkmark$ | $2048 \times 8$ | 35/50 | 185/185 | OC | $24^{3}$ | D,P,F,L | 2-63 |
| Am27S291A | $\checkmark$ | $2048 \times 8$ | 35/50 | 185/185 | 3 S | $24^{3}$ | D,P,F,L | $2-63$ |
| Am27S190 | $\checkmark$ | $2048 \times 8$ | 50/65 | 185/185 | OC | 24 | D,P,F,L | 2-63 |
| Am27S191 | $\checkmark$ | $2048 \times 8$ | 50/65 | 185/185 | 35 | 24 | D,P,F,L | 2-63 |
| Am27S290 | $\checkmark$ | $2048 \times 8$ | 50/65 | 185/185 | OC | $24^{3}$ | D,P,F,L | $2 \cdot 63$ |
| Am27S291 | $\checkmark$ | $2048 \times 8$ | 50/65 | 185/185 | 3 S | $24^{3}$ | D,P,F,L | 2-63 |
| Am27PS191 | $\checkmark$ | $2048 \times 8$ | 65/75 | $185 / 80^{3}$ | 35 | 24 | D,P,F,L | 2-63 |
| Am27PS291 | $\checkmark$ | $2048 \times 8$ | 65/75 | $185 / 80^{5}$ | 35 | $24^{3}$ | D,P,F,L | 2-63 |
| Am27S45SA | $\checkmark$ | $2048 \times 8$ | $35^{2} / 40^{2}$ | 185/185 | 35 | 24 | D,P,F,L | 2-148 |
| Am27S47SA | $\checkmark$ | $2048 \times 8$ | $35^{2} / 40^{2}$ | 185/185 | 35 | 24 | D,P,F,L | 2-148 |
| Am27S45A | $\checkmark$ | $2048 \times 8$ | $60^{2} / 70^{2}$ | 185/185 | 35 | $24^{3}$ | D,P,L | 2-148 |
| Am27S47A | $\checkmark$ | $2048 \times 8$ | $60^{2} / 70^{2}$ | 185/185 | 35 | $24^{3}$ | D,P,L | 2-148 |
| Am27S45 | $\checkmark$ | $2048 \times 8$ | $70^{2} / 80^{2}$ | 185/185 | 35 | $24^{3}$ | D,P,L | 2-148 |
| Am27S47 | $\checkmark$ | $2048 \times 8$ | $\mathrm{NA}^{2}$ | 185/185 | 3 S | 24 | D,P,L | 2-148 |
| Am100P44 | $\checkmark$ | $4096 \times 4$ | 15/- | NA | 35 | 20 | D,P | 2-8 |
| Am10P44 | $\checkmark$ | $4096 \times 4$ | 15/20 | $-185^{4} /-175^{4}$ | 35 | 20 | D,P | 2-8 |
| Am27S41A | $\checkmark$ | $4096 \times 4$ | 35/50 | 165/170 | 35 | 20 | D,P,L | 2-132 |
| Am27PS41 | $\checkmark$ | $4096 \times 4$ | 50/65 | 170/85 ${ }^{5}$ | 35 | 20 | D,P,L | 2-132 |
| Am27S41 | $\checkmark$ | $4096 \times 4$ | 50/65 | 165/170 | 35 | 20 | D,P,L | 2.132 |
| Am27S85A | $\checkmark$ | $4096 \times 4$ | $39^{2 / 47}{ }^{2}$ | 185/185 | 35 | $24^{3}$ | D,P,F,L | 2-211 |
| Am27S85 | $\checkmark$ | $4096 \times 4$ | $50^{2} / 60^{2}$ | 185/185 | 35 | $24^{3}$ | D, P,F,L | 2-211 |
| Am27S43A | $\checkmark$ | $4096 \times 8$ | 40/55 | 185 | 3 S | 24 | D,P,F,L | 2.141 |
| Am27S43 | $\checkmark$ | $4096 \times 8$ | 55/65 | 185 | 3 S | 24 | D,P,F,L | 2-141 |
| Am27S55A | $\checkmark$ | $4096 \times 8$ | $30^{2} / 38^{2}$ | 175/180 | 35 | $24^{3}$ | D,P | 2-173 |
| Am27S55 | $\checkmark$ | $4096 \times 8$ | $38^{2} / 46^{2}$ | 175/180 | 35 | $24^{3}$ | D,P | 2-173 |
| Am27S95A | $\checkmark$ | $8192 \times 4$ | $35^{2} / 43^{2}$ | 175/180 | 3 S | $28^{6}$ | D,P | 2-225 |
| Am27S95 | $\checkmark$ | $8192 \times 4$ | $48^{2} / 55^{2}$ | 175/180 | 3S | $28^{6}$ | D,P | 2-225 |
| Am100P88 | $\checkmark$ | $8192 \times 8$ | 15/- | NA | 3 S | 28 | D.P | 2-15 |
| Am10P88 | $\checkmark$ | $8192 \times 8$ | 15/20 | NA | 35 | 28 | D,P | 2-15 |
| Am27S49A | $\checkmark$ | $8192 \times 8$ | 40/55 | 190/190 | 35 | 24 | D,P,L | 2-160 |
| Am27S49-45 | $\checkmark$ | $8192 \times 8$ | 45/ - | 190/- | 35 | 24 | D,P,F,L | 2-160 |
| Am27S49 | $\checkmark$ | $8192 \times 8$ | 55/65 | 190/190 | 3 S | 24 | D,P,L | 2-160 |
| Am27S51A | $\checkmark$ | $16,384 \times 8$ | 35/45 | 190/190 | 35 | 28 | D,P,F,L | 2-166 |
| Am27S51 | $\checkmark$ | $16,384 \times 8$ | 55/65 | 190/190 | 35 | 28 | D,P,F,L | 2-166 |

Notes: 1. Replaces Am27LS08/09
2. Contains built-in pipeline registers. Cycle time includes clock setup and clock to output time.
3. $300-\mathrm{mil}$ lateral pin spacing.
4. Power supply current specified as $I_{E E}$ minimum.
5. I $\mathrm{I}_{\mathrm{cc}}$ are power up and power down current limits respectively.
6. 400 mil lateral pin spacing.

## Bipolar MEMORY RAM

Functional Index and Selection Guide

## BIPOLAR ECL RAM

Listed according to organization and access time.

| Part Number | APL | Organization | Access Time COM'L/MIL* Max. | $\begin{gathered} \mathrm{l}_{\mathrm{EE}} \\ \text { COM'L/MIL* }_{\text {Max. }} \end{gathered}$ | ECL <br> Series | Number of Pins | Packages | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am10469 |  | $512 \times 9$ | 9.5** | -240 | 10K | 24 | D | 3-16 |
| Am100469 |  | $512 \times 9$ | 9.5** | -240 | 100K | 24 | D | 3-16 |
| Am100415A |  | $1024 \times 1$ | 15 | -150 | 100 K | 16 | D,F | 3-1 |
| Am10415SA |  | $1024 \times 1$ | 15/20 | -150/-165 | 10K | 16 | D,F | 3-7 |
| Am100415 |  | $1024 \times 1$ | 20 | -150 | 100K | - 16 | D,F | 3-1 |
| Am10415A |  | $1024 \times 1$ | 20/25 | -150/-165 | 10K | 16 | D,F | 3-7 |
| Am10415 |  | $1024 \times 1$ | 35/40 | -150/-165 | 10K | 16 | D,F | 3-7 |
| Am100474-10 |  | $1024 \times 4$ | 10 | -230 | 100K | 24 | D,F | 3-38 |
| Am10474-10/- |  | $1024 \times 4$ | 10/- | -230/-255 | 10 K | 24 | D,F | 3-44 |
| Am100474-15 |  | $1024 \times 4$ | 15 | -200 | 100K | 24 | D,F | 3-38 |
| Am10474-15/- |  | $1024 \times 4$ | 15/20 | -230 | 10K | 24 | D,F | 3-44 |
| Am100474-25 |  | $1024 \times 4$ | 25 | -200 | 100K | 24 | D,F | 3-38 |
| Am10474-25/- |  | $1024 \times 4$ | 25/30 | -200 | 10K | 24 | D,F | 3-44 |
| Am100470SA |  | $4096 \times 1$ | 15 | -230 | 100K | 18 | D,F | 3-23 |
| Am10470SA |  | $4096 \times 1$ | 15/20 | -230/-255 | 10K | 18 | D,F | 3-29 |
| Am100470A |  | $4096 \times 1$ | 25 | -195 | 100K | 18 | D,F | 3-23 |
| Am10470A |  | $4096 \times 1$ | 25/30 | -200/-220 | 10K | 18 | D,F | 3-29 |
| Am100470 |  | $4096 \times 1$ | 35 | -195 | 100K | 18 | D,F | 3-23 |
| Am10470 |  | $4096 \times 1$ | 35/40 | -200/-220 | 10 K | 18 | D,F | 3-29 |
| Am10480-15/- |  | $16384 \times 1$ | 15/- | -220 | 10 K | 20 | D,F,L | 3-54 |
| Am10480-25/- |  | $16384 \times 1$ | 25/- | -200\% | 10 K | 20 | D,F,L | 3-54 |
| Am100480-15 |  | $16384 \times 1$ | 15 | -220 | 100K | 20 | D,F,L | 3-49 |
| Am100480-25 |  | $16384 \times 1$ | 25 | -200 | 100K | 20 | D,F,L | 3-49 |

$\therefore$ "10K ECL is available with full military temperature range ( -55 to $+125^{\circ} \mathrm{C}$ ). **TAvav-Address to MISS

## Temperature Ranges

$\mathrm{C}=$ Commercial $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$M=$ Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{E}=$ Extended $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $+100^{\circ} \mathrm{C}$
I. $=$ Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## Package Types

$D=$ Cerdip
$P=$ Plastic
$F=$ Flatpack
$L=$ Leadless Chip Carrier

## BIPOLAR TTL RAM

Listed according to organization and access time.

| Part Number | APL | Organization | Access Time COM'L/MIL Max. | $\begin{gathered} \text { Icc } \\ \text { COM'L/MIL } \\ \text { Max. } \end{gathered}$ | Output | Number of Pins | Packages (Note 1) | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am3101A |  |  |  |  | m27S02) |  |  |  |
| Am74/5489 |  |  |  |  | Am3101) |  |  |  |
| Am74/5489-1 |  |  |  |  | A3101-1) |  |  |  |
| Am74/54S189 |  |  |  | (Se | m27S03) |  |  |  |
| Am74/54S289 |  |  |  |  | m27S02) | . |  |  |
| Am27S02A | $\checkmark$ | $16 \times 4$ | 25/30 | 100/105 | OC | 16 | D, P,F,L | 3-85 |
| Am27S03A | $\checkmark$ | $16 \times 4$ | 25/30 | 100/105 | 35 | 16 | D,P,F,L | 3-85 |
| Am27S06A | $\checkmark$ | $16 \times 4$ | 25/30 | 100/105 | OC | 16 | D, P,F,L | 3-101 |
| Am27S07A | $\checkmark$ | $16 \times 4$ | 25/30 | 100/105 | 35 | 16 | D,P,F,L | 3-101 |
| Am27S02 | $\checkmark$ | $16 \times 4$ | 35/50 | 100/105 | OC | 16 | D,P,F,L | 3-85 |
| Am27S03 | $\checkmark$ | $16 \times 4$ | 35/50 | 100/105 | 3 S | 16 | D,P,F,L | 3-85 |
| Am27S06 | $\checkmark$ | $16 \times 4$ | 35/50 | 100/105 | OC | 16 | D,P,F,L | 3-101 |
| Am27S07 | $\checkmark$ | $16 \times 4$ | 35/50 | 100/105 | 35 | 16 | D,P,F,L | 3-101 |
| Am3101-1 | $\checkmark$ | $16 \times 4$ | 35/50 | 100/105 | OC | 16 | D,P,F,L | 3-117 |
| Am3101 | $\checkmark$ | $16 \times 4$ | 50/60 | 100/105 | OC | 16 | D,P,F,L | 3.117 |
| Am27LS02 | $\checkmark$ | $16 \times 4$ | 55/65 | 35/38 | OC | 16 | D, P, F,L | 3-77 |
| Am27LS03 | $\checkmark$ | $16 \times 4$ | 55/65 | 35/38 | 35 | 16 | D, P,F,L | 3.77 |
| Am27LS06 | $\checkmark$ | $16 \times 4$ | 55/65 | 35/38 | OC | 16 | D,P,F,L | 3-93 |
| Am27LS07 | $\checkmark$ | $16 \times 4$ | 55/65 | 35/38 | 3 S | 16 | D, P,F,L | 3-93 |
| Am31L01-1 | $\checkmark$ | $16 \times 4$ | 55/65 | 35/38 | OC | 16 | D,P,F,L | 3-109 |
| Am31L01 | $\checkmark$ | $16 \times 4$ | 80/90 | 35/38 | OC | 16 | D,P,F,L | 3-109 |
| Am27LS00A | $\checkmark$ | $256 \times 1$ | 35/45 | 115/115 | 3S | 16 | D,P,F,L | 3-69 |
| Am27LS01A | $\checkmark$ | $256 \times 1$ | 35/45 | 115/115 | OC | 16 | D,P,F,L | $3-69$ |
| Am27LS00 | $\checkmark$ | $256 \times 1$ | 45/55 | 70/70 | 3 S | 16 | D,P,F,L | 3-69 |
| Am27LS01 | $\checkmark$ | $256 \times 1$ | 45/55 | 70/70 | OC | 16 | D,P,F,L | 3-69 |
| Am27LS00-1 | $\checkmark$ | $256 \times 1$ | 45/55 | 70/70 | 3 S | 16 | D,P,F,L | 3.69 |
| Am27LS01-1 | $\checkmark$ | $256 \times 1$ | 45/55 | 70/70 | OC | 16 | D,P,F,L | 3-69 |
| Am93412A |  | $256 \times 4$ | 35/45 | 155/170 | OC | $22^{3}$ | D,P,F,L | 3-134 |
| Am93422A |  | $256 \times 4$ | 35/45 | 155/170 | 35 | $22^{3}$ | D,P,F,L | 3-134 |
| Am93L412A |  | $256 \times 4$ | 45/55 | 80/90 | OC | $22^{3}$ | D,P,F,L | 3-125 |
| Am93L422A |  | $256 \times 4$ | 45/55 | 80/90 | 3S | $22^{3}$ | D,P,F,L | 3-125 |
| Am93412 |  | $256 \times 4$ | 45/60 | 155/170 | OC | $22^{3}$ | D,P,F,L | 3-134 |
| Am93422 |  | $256 \times 4$ | 45/60 | 155/170 | 3 S | $22^{3}$ | D,P,F,L | 3-134 |
| Am93L412 |  | $256 \times 4$ | 60/75 | 80/90 | OC | $22^{3}$ | D,P,F,L | 3-125 |
| Am93L422 |  | $256 \times 4$ | 60/75 | 80/90 | 3 S | $22^{3}$ | D,P,F,L | 3-125 |
| Am93469 | $\checkmark$ | $512 \times 9$ | 20/- | 185 | 35 | 24 | D,F | 3-161 |
| Am2150 | $\checkmark$ | $512 \times 9$ | 20/- | 185 | OC/3S | 24 | D,F | 3-62 |
| Am93L469 | $\checkmark$ | $512 \times 9$ | 45/. | 70 | 3 S | 24 | D,P,F | 3-158 |
| Am21L50 | $\checkmark$ | $512 \times 9$ | 45/- | 70 | OC/3S | 24 | D,P,F | 3-59 |
| Am93415SA |  | $1024 \times 1$ | 20/30 | 155/170 | OC | 16 | D,P,F,L | 3-150 |
| Am93425SA |  | $1024 \times 1$ | 20/30 | 155/170 | 35 | 16 | D,P,F,L | 3-150 |
| Am93415A |  | $1024 \times 1$ | 30/40 | 155/170 | OC | 16 | D,P,F,L | 3-150 |
| Am93425A |  | $1024 \times 1$ | 30/40 | 155/170 | 35 | 16 | D,P,F,L | 3-150 |
| Am93415 |  | $1024 \times 1$ | 45 | 155 | OC | 16 | D, P,F,L | 3.150 |
| Am93425 |  | $1024 \times 1$ | 45 | 155 | 35 | 16 | D,P,F,L | 3-150 |
| Am93L415A |  | $1024 \times 1$ | 45/55 | 65/75 | OC | 16 | D,P,F,L | 3-143 |
| Am93L425A |  | $1024 \times 1$ | 45/55 | 65/75 | 3 S | 16 | D,P,F,L | 3-143 |
| Am93L415 |  | $1024 \times 1$ | 60 | 65 | OC | 16 | D,P,F,L | 3-143 |
| Am93L425 |  | $1024 \times 1$ | 60 | 65 | 35 | 16 | D,P,F,L | 3-143 |

Temperature Ranges:
$\mathrm{C}=$ Commercial ( 0 to $+70^{\circ} \mathrm{C}$ )
$M=$ Military ( -55 to $+125^{\circ} \mathrm{C}$ )
$E=$ Extended Commercial ( -55 to $+85^{\circ} \mathrm{C}$ or $+100^{\circ} \mathrm{C}$ )
$1=$ Industrial $\left(-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
Notes: 1. $\mathrm{D}=$ Ceramic DIP,P $=$ Plastic DIP,F $=$ Flatpack, $\mathrm{L}=$ Leadless Chip Carrier.
2. Complement of data in is available on the outputs in the write mode when both CS and WE are low.
3. Flatpack is 24 pin.

## MOS Memory

Functional Index and Selection Guide

## 1K STATIC RAMs

Listed according to organization and access time.

| Part Number | APL | Organization | Access Time (ns) | Power Dissipation (mW) |  | Pins | $\begin{gathered} \text { Supply } \\ \text { Voltage (V) } \end{gathered}$ | Temp Range | Package | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Standby | Active |  |  |  |  |  |
| Am9122-25 |  | $256 \times 4$ | 25 | N/A | 660 | 22 | 5 | C | D,P | 4-208 |
| Am9122-35 |  | $256 \times 4$ | 35 | N/A | 660/743 | 22 | 5 | C,M | D,P | 4-208 |
| Am91L22-35 |  | $256 \times 4$ | 35 | N/A | 440 | 22 | 5 | C | D,P | 4-208 |
| Am91L22.45 |  | $256 \times 4$ | 45 | N/A | 440/495 | 22 | 5 | C,M | D,P | 4-208 |
| Am9101D |  | $256 \times 4$ | 250 | 47 | 330 | 22 | 5 | C | D, P | 4-164 |
| Am9111D |  | $256 \times 4$ | 250 | 47 | 330 | 18 | 5 | C | D,P | 4-176 |
| Am9112D |  | $256 \times 4$ | 250 | 47 | 330 | 16 | 5 | C | D,P | 4-188 |
| Am9101C |  | $256 \times 4$ | 300 | 47 | 330/358 | 22 | 5 | C,M | D,P | 4-164 |
| Am9111C | $\checkmark$ | $256 \times 4$ | 300 | 47 | 330/358 | 18 | 5 | C,M | D,P | 4-176 |
| Am9112C | $\checkmark$ | $256 \times 4$ | 300 | 47 | 330/358 | 16 | 5 | C,M | D,P | 4-188 |
| Am91L01C |  | $256 \times 4$ | 300 | 38 | 198/220 | 22 | 5 | C,M | D,P | 4-164 |
| Am91L11C | $\checkmark$ | $256 \times 4$ | 300 | 38 | 198/220 | 18 | 5 | C,M | D,P | 4-176 |
| Am91L12C | $\checkmark$ | $256 \times 4$ | 300 | 38 | 198/220 | 16 | 5 | C,M | D,P | 4-188 |
| Am9101B |  | $256 \times 4$ | 400 | 47 | 303/330 | 22 | 5 | C,M | D,P | 4-164 |
| Am9111B | $\checkmark$ | $256 \times 4$ | 400 | 47 | 303/330 | 18 | 5 | C,M | D,P | 4-176 |
| Am9112B | $\checkmark$ | $256 \times 4$ | 400 | 47 | 303/330 | 16 | 5 | C,M | D,P | 4-188 |
| Am91L01B |  | $256 \times 4$ | 400 | 38 | 182/203 | 22 | 5 | C,M | D,P | 4-164 |
| Am91L11B | $\checkmark$ | $256 \times 4$ | 400 | 38 | 182/203 | 18 | 5 | C,M | D,P | 4-176 |
| Am91L12B | $\checkmark$ | $256 \times 4$ | 400 | 38 | 182/203 | 16 | 5 | C,M | D,P | 4-188 |
| Am9101A |  | $256 \times 4$ | 500 | 47 | 303/330 | 22 | 5 | C,M | D,P | 4-164 |
| Am9111A | $\checkmark$ | $256 \times 4$ | 500 | 47 | 303/330 | 18 | 5 | C,M | D,P | 4-176 |
| Am9112A | $\checkmark$ | $256 \times 4$ | 500 | 47 | 303/330 | 16 | 5 | C,M | D,P | 4-188 |
| Am91L01A |  | $256 \times 4$ | 500 | 38 | 182/203 | 22 | 5 | C, M | D, P | 4-164 |
| Am91L11A | $\checkmark$ | $256 \times 4$ | 500 | 38 | 182/203 | 18 | 5 | C,M | D,P | 4-176 |
| Am91L12A | $\checkmark$ | $256 \times 4$ | 500 | 38 | 182/203 | 16 | 5 | C,M | D,P | 4-188 |

Temperature Ranges
$\mathrm{C}=$ Commercial $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$\mathrm{M}=$ Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{E}=$ Extended $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $+100^{\circ} \mathrm{C} \quad \mathrm{F}=$ Flatpack
$1=$ Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Package Types
D = Cerdip
$P=$ Plastic
$\mathrm{L}=$ Leadiess Chip Carrier

## 4K STATIC RAMs

Listed according to organization and access time.

| Part Number | APL | Organization | Access Time(ns) | Power Dissipation(mW) |  | Pins | $\begin{gathered} \text { Supply } \\ \text { Voltage (V) } \end{gathered}$ | Temp Range | Package | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Standby | Active |  |  |  |  |  |
| Am9150-20 |  | $1024 \times 4$ | 20 | N/A | 990 | 24/28 | 5 | C | D,L | 4-225 |
| Am9150-25 | $\checkmark$ | $1024 \times 4$ | 25 | N/A | 990 | 24/28 | 5 | C, M | D,L | 4-225 |
| Am91L50-25 |  | $1024 \times 4$ | 25 | N/A | 715 | 24/28 | 5 | C | D,L | 4-225 |
| Am2148-35 |  | $1024 \times 4$ | 35 | 165 | 990 | 18 | 5 | C | D,L | 4-37 |
| Am2149-35 |  | $1024 \times 4$ | 35 | N/A | 990 | 18 | 5 | C | D,L | 4-37 |
| Am9150-35 | $\checkmark$ | $1024 \times 4$ | 35 | N/A | 990 | 24/28 | 5 | C,M | D,L | 4-228 |
| Am91L50-35 |  | $1024 \times 4$ | 35 | N/A | 715 | 24/28 | 5 | C | D,L | $4-228$ |
| Am9151-40 |  | $1024 \times 4$ | 40* | N/A | 990 | 24 | 5 | C | D | 4-228 |
| Am2148-45 | $\checkmark$ | $1024 \times 4$ | 45 | 165 | 990 | 18 | 5 | C,M | D,L | 4-37 |
| Am2149-45 | $\checkmark$ | $1024 \times 4$ | 45 | N/A | 990 | 18 | 5 | C,M | D,L | 4-37 |
| Am21L48-45 | $\checkmark$ | $1024 \times 4$ | 45 | 110 | 688 | 18 | 5 | C | D,L | 4-37 |
| Am21L49-45 |  | $1024 \times 4$ | 45 | N/A | 688 | 18 | 5 | C | D,L | 4-37 |
| Am9150-45 | $\checkmark$ | $1024 \times 4$ | 45 | N/A | 990 | 24/28 | 5 | C,M | D,L | 4-225 |
| Am91L50-45 |  | $1024 \times 4$ | 45 | N/A | 715 | 24/28 | 5 | C | D,L | 4-225 |
| Am9151-50 |  | $1024 \times 4$ | $50^{*}$ | N/A | 990 | 24 | 5 | C,M | D | 4-225 |
| Am2148-55 | $\checkmark$ | $1024 \times 4$ | 55 | 165 | 990 | 18 | 5 | C,M | D,L | 4-37 |
| Am2149-55 | $\checkmark$ | $1024 \times 4$ | 55 | N/A | 990 | 18 | 5 | C,M | D,L | 4-37 |
| Am21L48-55 |  | $1024 \times 4$ | 55 | 110 | 688 | 18 | 5 | C | D,L | 4-37 |
| Am21L49-55 |  | $1024 \times 4$ | 55 | N/A | 688 | 18 | 5 | C | D,L | 4-37 |
| Am9151-60 |  | $1024 \times 4$ | 60* | N/A | 990 | 24 | 5 | C,M | D | 4-225 |
| Am2148-70 | $\checkmark$ | $1024 \times 4$ | 70 | 165 | 990 | 18 | 5 | C,M | D, L | 4-37 |
| Am2149-70 | $\checkmark$ | $1024 \times 4$ | 70 | N/A | 990 | 18 | 5 | C,M | D,L | 4-37 |
| Am21L48-70 |  | $1024 \times 4$ | 70 | 110 | 688 | 18 | 5 | C | D,L | 4-37 |
| Am21L49-70 |  | $1024 \times 4$ | 70 | N/A | 688 | 18 | 5 | C | D,L | 4-37 |
| Am9114E | $\checkmark$ | $1024 \times 4$ | 200 | N/A | 385/440 | 18 | 5 | C,M , | D, P | 4-198 |
| Am91L14E |  | $1024 \times 4$ | 200 | N/A | 275/330 | 18 | 5 | C | D,P | 4-198 |
| Am9114C | $\checkmark$ | $1024 \times 4$ | 300 | N/A | 385/440 | 18 | 5 | C,M | D,P | 4-176 |
| Am9124C | $\checkmark$ | $1024 \times 4$ | 300 | 165/182 | 385/440 | 18 | 5 | C,M | D,P | 4-198 |
| Am91L.14C | $\checkmark$ | $1024 \times 4$ | 300 | N/A | 275/330 | 18 | 5 | C,M | D,P | 4-198 |
| Am91L24C | $\checkmark$ | $1024 \times 4$ | 300 | 110/121 | 275/330 | 18 | 5 | C,M | D, P | 4-198 |
| Am9114B | $\checkmark$ | $1024 \times 4$ | 450 | N/A | 385/440 | 18 | 5 | C,M | D,P | 4-198 |
| Am9124B | $\checkmark$ | $1024 \times 4$ | 450 | 165/182 | 385/440 | 18 | 5 | C,M | D,P | 4-198 |
| Am91L14B | $\checkmark$ | $1024 \times 4$ | 450 | N/A | 275/330 | 18 | 5 | C,M | D, P | 4-198 |
| Am91L24B |  | $1024 \times 4$ | 450 | 110/121 | 275/330 | 18 | 5 | C,M | D,P | 4-198 |
| Am2147-35 |  | $4096 \times 1$ | 35 | 165 | 990 | 18 | 5 | C | D,L | 4-27 |
| Am2147-45 | $\checkmark$ | $4096 \times 1$ | 45 | 165 | 990 | 18 | 5 | C,M | D,L,F | 4-27 |
| Am21L47-45 | $\checkmark$ | $4096 \times 1$ | 45 | 83 | 688 | 18 | 5 | C | D,L | 4-27 |
| Am2147-55 | $\checkmark$ | $4096 \times 1$ | 55 | 165 | 990 | 18 | 5 | C,M | D,L | 4-27 |
| Am21L47-55 | $\checkmark$ | $4096 \times 1$ | 55 | 83 | 688 | 18 | 5 | C | D,L | 4-27 |
| Am2147-70 | $\checkmark$ | $4096 \times 1$ | 70 | 110/165 | 880/990 | 18 | 5 | C,M | D,L,F | 4-27 |
| Am21L47-70 | $\checkmark$ | $4096 \times 1$ | 70 | 83 | 688 | 18 | 5 | C | D,L | 4-27 |
| Am21L41-12 |  | $4096 \times 1$ | 120 | 55 | 303 | 18 | 5 | C | D,P | 4-1 |
| Am21L41-15 |  | $4096 \times 1$ | 150 | . 28 | 220 | 18 | 5 | C | D,P | 4-1 |
| Am21L41-20 |  | $4096 \times 1$ | 200 | 28 | 220 | 18 | 5 | C | D,P | 4-1 |
| Am9044E |  | $4096 \times 1$ | 200 | N/A | 385/440 | 18 | 5 | C | D,P | 4-134 |
| Am9244E |  | $4096 \times 1$ | 200 | 165/182 | 385/440 | 18 | 5 | C | D, P | 4-134 |
| Am21L41-25 | $\checkmark$ | $4096 \times 1$ | 250 | 28 | 220 | 18 | 5 | $\mathrm{C}^{-}$ | D,P | 4-27 |
| Am9044D |  | $4096 \times 1$ | 250 | N/A | 385/440 | 18 | 5 | C,M | D,P | 4-134 |
| Am90L44D |  | $4096 \times 1$ | 250 | N/A | 275/330 | 18 | 5 | C | D,P | 4-134 |
| Am9244D | $\checkmark$ | $4096 \times 1$ | 250 | 165/182 | 385/440 | 18 | 5 | C,M | D,P | 4-134 |
| Am92L44D |  | $4096 \times 1$ | 250 | 110/121 | 275/330 | 18 | 5 | C | D,P | 4-134 |
| Am9244C | $\checkmark$ | $4096 \times 1$ | 300 | 165/182 | 385/440 | 18 | 5 | C,M | D, P | 4-134 |
| Am92L44C | $\checkmark$ | $4096 \times 1$ | 300 | 110/121 | 275/330 | 18 | 5 | C,M | D,P | 4-134 |
| Am9044C | $\checkmark$ | $4096 \times 1$ | 300 | N/A | 385/440 | 18 | 5 | C,M | D,P | 4-134 |

4K STATIC RAMs (Cont'd.)

| Part <br> Number | APL | Organization | Access Time(ns) | Power Dissipation(mW) |  | Pins | Supply Voltage (V) | Temp Range | Package | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Standby | Active |  |  |  |  |  |
| Am9244B | $\checkmark$ | $4096 \times 1$ | 400 | 165/182 | 385/440 | 18 | 5 | C,M | D,P | 4-134 |
| Am92L44B | $\checkmark$ | $4096 \times 1$ | 400 | 110/121 | 275/330 | 18 | 5 | C,M | D,P | 4-134 |
| Am9044B | $\checkmark$ | $4096 \times 1$ | 450 | N/A | 385/440 | 18 | 5 | C,M | D,P | 4-134 |
| Am90L44B | $\checkmark$ | $4096 \times 1$ | 450 | N/A | 275/330 | 18 | 5 | C,M | D, P | 4-134 |

*Cycle Times

## Temperature Ranges <br> $\mathrm{C}=$ Commercial $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ <br> $\mathrm{M}=$ Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> $E=$ Extended $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $+100^{\circ} \mathrm{C}$ <br> $\mathrm{I}=$ Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## Package Types

D = Cerdip
$P=$ Plastic
$F=$ Flatpack
L = Leadiess Chip Carrier

Listed according to organization and access time.

| Part Number | APL | Organization | Access Time(ns) | Power Dissipation(mW) |  | Pins | Supply Voltage (V) | Temp Range | Package | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Standby | Active |  |  |  |  |  |
| Am2130-70 |  | $1024 \times 8$ | 70 | 165/220 | 935/1018 | 48/52 | 5 | C | S,P,L, J | 4-9 |
| Am2130-10 | $\checkmark$ | $1024 \times 8$ | 100 | 165/220 | 935/1018 | 48/52 | 5 | C,M | S,P,L, J | 4-9 |
| Am2130-12 | $\checkmark$ | $1024 \times 8$ | 120 | 165/220 | 935/1018 | 48/52 | 5 | C,M | S,P,L,J | 4-9 |

## 16K STATIC RAMs

Listed according to organization and access time.

| Part Number | APL | Organization | Access Time(ns) | Power Dissipation(mW) |  | Pins | Supply Voitage (V) | Temp Range | Package | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Standby | Active |  |  |  |  |  |
| Am9128-70 |  | $2048 \times 8$ | 70 | 165 | 770 | 24 | 5 | C | D,P,L | 4-217 |
| Am9128-90 | $\checkmark$ | $2048 \times 8$ | 90 | 165 | 990 | 24 | 5 | M | D,L | 4-217 |
| Am9128-10 |  | $2048 \times 6$ | 100 | 83 | 660 | 24 | 5 | C | D,P,L | 4-217 |
| Am9128-12 | $\checkmark$ | $2048 \times 8$ | 120 | 165 | 825 | 24 | 5 | M | D,L | 4-217 |
| Am9128-15 | $\checkmark$ | $2048 \times 8$ | 150 | 83/165 | 550/825 | 24 | 5 | C,M | D,P,L | 4-217 |
| Am9128-20 | $\checkmark$ | $2048 \times 8$ | 200 | 165 | 770/825 | 24 | 5 | C,M | D,P,L | 4-217 |
| Am99C58-25 |  | $4096 \times 4$ | 25 | 220 | 990 | 24/28 | 5 | C | D,L | 4-262 |
| Am99C59-25 |  | $4096 \times 4$ | 25 | N/A | 990 | 24/28 | 5 | C | D, L | 4-262 |
| Am99C60-25 |  | $4096 \times 4$ | 25 | 220 | 990 | 24/28 | 5 | C | D, L | 4-264 |
| Am2168-35 |  | $4096 \times 4$ | 35 | 165 | 660 | 20 | 5 | C | D,P,L | 4-57 |
| Am2169-35 |  | $4096 \times 4$ | 35 | N/A | 660 | 20 | 5 | C | D,P,L | 4-57 |
| Am99C58-35 |  | $4096 \times 4$ | 35 | 220 | 990 | 24/28 | 5 | C,M | D,L | 4-262 |
| Am99C59-35 |  | $4096 \times 4$ | 35 | N/A | 990 | 24/28 | 5 | C,M | D, L | 4-262 |
| Am99C60.35 |  | $4096 \times 4$ | 35 | 220 | 990 | 24/28 | 5 | C,M | D, L | 4-264 |
| Am2169-40 |  | $4096 \times 4$ | 40 | N/A | 660 | 20 | 5 | C | D,P, L | 4-57 |
| Am2168-45 |  | $4096 \times 4$ | 45 | 165 | 660/880 | 20 | 5 | C,M | D,P,L | 4-57 |
| Am99C58-45 |  | $4096 \times 4$ | 45 | 220 | 990 | 24/28 | 5 | C,M | D,L | 4-262 |
| Am99C59-45 |  | $4096 \times 4$ | 45 | N/A | 990 | 24/28 | 5 | C,M | D,L | 4.262 |
| Am99C60-45 |  | $4096 \times 4$ | 45 | 220 | 990 | 24/28 | 5 | C,M | D, L | 4-264 |
| Am99C68-45 | $\checkmark$ | $4096 \times 4$ | 45 | 110 | 550/660 | 20 | 5 | C,M | D,P | 4-279 |
| Am99CL68-45 | $r$ | $4096 \times 4$ | 45 | 110 | 550/660 | 20 | 5 | C.M | D,P | 4-279 |
| Am2169-50 | $\checkmark$ | $4096 \times 4$ | 50 | N/A | 660/880 | 20 | 5 | C,M | D,P,L | 4-57 |
| Am2168-55 | $\checkmark$ | $4096 \times 4$ | 55 | 165 | 660/880 | 20 | 5 | C,M | D,P,L | 4.57 |
| Am99C68-55 | $r$ | $4096 \times 4$ | 55 | 110 | 550/660 | 20 | 5 | C,M | D, P | $4-279$ |
| Am99CL68-55 | $\checkmark$ | $4096 \times 4$ | 55 | 110 | 550/660 | 20 | 5 | C,M | D, P | 4-279 |
| Am2168-70 | $\checkmark$ | $4096 \times 4$ | 70 | 165 | 660/880 | 20 | 5 | C,M | D,P,L | 4.57 |
| Am2169-70 | $\checkmark$ | $4096 \times 4$ | 70 | N/A | 660/880 | 20 | 5 | C,M | D,P, L | 4-57 |
| Am99C68-70 | $r$ | $4096 \times 4$ | 70 | 110 | 550/660 | 20 | 5 | C,M | D,P | 4-279 |
| Am99CL68-70 | $\checkmark$ | $4096 \times 4$ | 70 | 110 | 550/660 | 20 | 5 | C,M | D,P | 4-279 |
| Am2167-35 | $r$ | $16384 \times 1$ | 35 | 110 | 660 | 20 | 5 | C | D,P,L | 4-47 |
| Am2167-45 | $\checkmark$ | $16384 \times 1$ | 45 | 110/165 | 660/880 | 20 | 5 | C,M | D,P,L | 4-47 |
| Am2167-55 | $\checkmark$ | $16384 \times 1$ | 55 | 110/165 | 660/880 | 20 | 5 | C,M | D,P, L | 4-47 |
| Am2167-70 | $\checkmark$ | $16384 \times 1$ | 70 | 110/165 | 660/880 | 20 | 5 | C,M | D,P,L | 4-47 |

## Temperature Ranges

$\mathrm{C}=$ Commercial $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$\mathrm{M}=$ Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{E}=$ Extended $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $+100^{\circ} \mathrm{C}$
$\mid=$ Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## Package Types

D = Cerdip
$P=$ Plastic
F = Flatpack
L = Leadless Chip Carrier

## 64K STATIC RAMs

Listed according to organization and access time.

| Part <br> Number | APL | Organization | Access <br> Time(ns) | Power Dissipation(mW) |  | Pins | Supply Voltage (V) | Temp Range | Package | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Standby | Active |  |  |  |  |  |
| Am99C416-45 | $\checkmark$ | $4096 \times 6$ | 45 | 138 | 605 | 40 | 5 | C | D | 4-259 |
| Am99C416-55 | $\checkmark$ | $4096 \times 6$ | 55 | 138 | 605 | 40 | 5 | C | D | 4-259 |
| Am99C416-70 | $\checkmark$ | $4096 \times 6$ | 70 | 138 | 605 | 40 | 5 | C | D | 4-259 |
| Am99C88H-35 | $\checkmark$ | $8192 \times 8$ | 35 | 138 | 605 | 28/32 | 5 | C | D,P,L,J | 4-300 |
| Am99C88H-45 | $\checkmark$ | $8192 \times 8$ | 45 | 138/165 | 605/688 | 28/32 | 5 | C,M | D,P,L,J | 4-300 |
| Am99C88H-55 | $\checkmark$ | $8192 \times 8$ | 55 | 138/165 | 605/688 | 28/32 | 5 | C,M | D,P,L,J | 4-300 |
| Am99C88-70 | $\checkmark$ | $8192 \times 8$ | 70 | 28 | 330 | 28/32 | 5 | C,M,E | S,L | 4-289 |
| Am99C88H-70 | $\checkmark$ | $8192 \times 8$ | 70 | 138/165 | 605/688 | 28/32 | 5 | C,M | D,P,L,J | 4-300 |
| Am99CL88-70 |  | $8192 \times 8$ | 70 | 6 | 220 | 28/32 | 5 | C | S,L | 4-289 |
| Am99CS88-70 | $\checkmark$ | $8192 \times 8$ | 70 | 55 | 330 | 28/32 | 5 | M | S,L | 4-289 |
| Am99C88-10 | $\checkmark$ | $8192 \times 8$ | 100 | 28 | 330 | 28/32 | 5 | C,M,E | S,L | 4-289 |
| Am99CL88-10 |  | $8192 \times 8$ | 100 | 6 | 220 | 28/32 | 5 | C | S,L. | 4-289 |
| Am99CS88-10 | $\checkmark$ | $8192 \times 8$ | 100 | 55 | 330 | 28/32 | 5 | M | S,L | 4-289 |
| Am89C88-12 |  | $8192 \times 8$ | 120 | 28 | 495 | 28 | 5 | C | P |  |
| Am89CL88-12 |  | $8192 \times 8$ | 120 | 17 | 330 | 28 | 5 | C | P |  |
| Am99C88-12 | $\checkmark$ | $8192 \times 8$ | 120 | 28 | 330 | 28/32 | 5 | C,M,E | S,L | 4-289 |
| Am99CL88-12 |  | $8192 \times 8$ | 120 | 6 | 220 | 28/32 | 5 | C | S,L | 4-289 |
| Am99CS88-12 | $\checkmark$ | $8192 \times 8$ | 120 | 55 | 330 | 28/32 | 5 | M | S,L | 4-289 |
| Am89C88-15 |  | $8192 \times 8$ | 150 | 28 | 495 | 28 | 5 | C | P |  |
| Am89CL88-15 |  | $8192 \times 8$ | 150 | 17 | 330 | 28 | 5 | C | P |  |
| Am99C88-15 | $\checkmark$ | $8192 \times 8$ | 150 | 28 | 330 | 28/32 | 5 | C,M,E | S,L | 4-289 |
| Am99CL88-15 |  | $8192 \times 8$ | 150 | 6 | 220 | 28/32 | 5 | C | S,L | 4-289 |
| Am99CS88-15 | $\checkmark$ | $8192 \times 8$ | 150 | 55 | 330 | 28/32 | 5 | M | S,L | 4-289 |
| Am99C88-20 | $\checkmark$ | $8192 \times 8$ | 200 | 28 | 330 | 28/32 | 5 | M, E | S,L | 4-289 |
| Am99CS88-20 | $\checkmark$ | $8192 \times 8$ | 200 | 55 | 330 | 28/32 | 5 | M | S,L | 4-289 |
| Am99C89-45 | $\checkmark$ | $8192 \times 9$ | 45 | 138 | 660 | 28 | 5 | C | D, P | 4-302 |
| Am99C89-55 | $\checkmark$ | $8192 \times 9$ | 55 | 138 | 660 | 28 | 5 | C | D,P | 4-302 |
| Am99C89-70 | $\checkmark$ | $8192 \times 9$ | 70 | 138 | 660 | 28 | 5 | C | D,P | 4-302 |
| Am99C164-35 | $\checkmark$ | $16,384 \times 4$ | 35 | TBD | 605 | 22 | 5 | C | D,P,L | 4-253 |
| Am99C165-35 | $\checkmark$ | 16,384 $\times 4$ | 35 | TBD | 605 | 24 | 5 | C | D,P,L | 4.253 |
| Am99C164-45 | $\checkmark$ | $16,384 \times 4$ | 45 | TBD | 495/605 | 22 | 5 | C,M | D,P,L | 4-253 |
| Am99C165-45 | $\checkmark$ | $16,384 \times 4$ | 45 | TBD | 495/605 | 24 | 5 | C,M | D,P,L | 4-253 |
| Am99C164-55 | $\checkmark$ | 16,384 $\times 4$ | 55 | TBD | 495/605 | 22 | 5 | C,M | D,P,L | 4-253 |
| Am99C165-55 | $\checkmark$ | $16,384 \times 4$ | 55 | TBD | 495/605 | 24 | 5 | C,M | D,P,L | 4-253 |
| Am99C164-70 | $\checkmark$ | 16,384 $\times 4$ | 70 | TBD | 495/605 | 22 | 5 | C,M | D,P,L | 4-253 |
| Am99C165-70 | $\checkmark$ | 16,384 $\times 4$ | 70 | TBD | 495/605 | 24 | 5 | C,M | D,P,L | 4-253 |
| Am99C328-45 |  | $32,768 \times 8$ | 45 | TBD | 660 | 28 | 5 | C | D,P | 4-257 |
| Am99C328-55 |  | $32,768 \times 8$ | 55 | TBD | 660/770 | 28 | 5 | C,M | D,P | 4-257 |
| Am99C328-70 |  | $32,768 \times 8$ | 70 | TBD | 660/770 | 28 | 5 | C,M | D,P | 4-257 |
| Am99C328-10 |  | $32,768 \times 8$ | 100 | TBD | 660/770 | 28 | 5 | C,M | D,P | 4-257 |
| Am99C641-25 | $\checkmark$ | $65,536 \times 1$ | 25 | 110 | 715 | 22 | 5 | C | D,P,L | 4-267 |
| Am99C641-35 | $\checkmark$ | 65,536 $\times 1$ | 35 | 110 | 605 | 22 | 5 | C | D,P,L | 4-267 |
| Am99C641-45 | $\checkmark$ | $65,536 \times 1$ | 45 | 110 | 495 | 22 | 5 | C,M,E | D,P,L | 4-267 |
| Am99C641-55 | $\checkmark$ | 65,536 $\times 1$ | 55 | 110 | 495 | 22 | 5 | C,M,E | D,P,L | 4-267 |
| Am99C641-70 | $\checkmark$ | 65,536 $\times 1$ | 70 | 110 | 495 | 22 | 5 | C,M,E | D,P,L | 4-267 |

## Temperature Ranges

$\mathrm{C}=$ Commercial $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$\mathrm{M}=$ Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{E}=$ Extended $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $+100^{\circ} \mathrm{C}$
$\mathrm{I}=$ Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## Package Types

$D=$ Cerdip
$\mathrm{P}=$ Plastic
F = Flatpack
L = Leadless Chip Carrier

## 256K DYNAMIC RAMs

Listed according to organization and access time.

| Part <br> Number | APL | Organization | Access Time(ns) | Power Dissipation(mW) |  | Pins | Supply Voltage (V) | Temp Range | Package | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Standby | Active |  |  |  |  |  |
| Am90C644-10 |  | 65,536 $\times 4$ | 100 | 176 | 605 | 24 | 5 | C | P | 4-143 |
| Am90C255-08 |  | 262,144 $\times 1$ | 80 | 22 | 468 | 16/18 | 5 | C | P,J | 4-68 |
| Am90CL255-08 |  | $262,144 \times 1$ | 80 | 22 | 468 | 16/18 | 5 | C | P,J | 4-83 |
| Am90C256-08 |  | 262,144 $\times 1$ | 80 | 22 | 468 | 16/18 | 5 | C | P,J | 4-86 |
| Am90CL256-08 |  | 262,144 $\times 1$ | 80 | 22 | 468 | 16/18 | 5 | C | P,J | 4.108 |
| Am90C257-08 |  | 262,144 $\times 1$ | 80 | 22 | 468 | 16/18 | 5 | C | P,J | 4-111 |
| Am90CL257-08 |  | 262,144 $\times 1$ | 80 | 22 | 468 | 16/18 | 5 | C | P,J | 4-131 |
| Am90C255-10 |  | 262,144 $\times 1$ | 100 | 22 | 358 | 16/18 | 5 | C | P, J | 4-68 |
| Am90CL255-10 |  | 262,144 $\times 1$ | 100 | 22 | 358 | 16/18 | 5 | C | P,J | 4-83 |
| Am90C256-10 |  | 262,144 $\times 1$ | 100 | 22 | 358 | 16/18 | 5 | C | P,J | 4-86 |
| Am90CL256-10 |  | 262,144 $\times 1$ | 100 | 22 | 358 | 16/18 | 5 | C | P, J | 4-108 |
| Am90C257-10 |  | 262,144 $\times 1$ | 100 | 22 | 358 | 16/18 | 5 | C | P,J | 4-111 |
| Am90CL257-10 |  | 262,144 $\times 1$ | 100 | 22 | 358 | 16/18 | 5 | C | P, J | 4-131 |
| Am90C255-12 |  | 262,144 $\times 1$ | 120 | 22 | 330 | 16/18 | 5 | C | P,J | 4-68 |
| Am90CL255-12 |  | 262,144 $\times 1$ | 120 | 22 | 330 | 16/18 | 5 | C | P,J | 4-83 |
| Am90C256-12 |  | 262,144 $\times 1$ | 120 | 22 | 330 | 16/18 | 5 | C | P,J | 4-86 |
| Am90CL256-12 |  | 262,144 $\times 1$ | 120 | 22 | 330 | 16/18 | 5 | C | P, J | 4-108 |
| Am90C257-12 |  | 262,144 $\times 1$ | 120 | 22 | 330 | 16/18 | 5 | C | P,J | 4-111 |
| Am90CL257-12 |  | 262,144 $\times 1$ | 120 | 22 | 330 | 16/18 | 5 | C | P,J | 4-131 |
| $\mathrm{C}=$ Commercial $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ $\mathrm{C}=$ Cerdip <br> $\mathrm{M}=$ Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ $\mathrm{P}=$ Plastic <br> $\mathrm{E}=$ Extended $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $+100^{\circ} \mathrm{C}$ $\mathrm{F}=$ Flatpack <br> $\mathrm{I}=$ Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $\mathrm{L}=$ Leadless Chip Carrier |  |  |  |  |  |  |  |  |  |  |

## UV ERASABLE PROMs (NMOS)

Listed according to organization and access time.

| Part Number | APL | Organization | Access Time ( ns ) | Temp. Range | $\begin{gathered} \text { Operating Power- } \\ \text { Act/Stby Max (mW) } \\ \left(0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\right) \end{gathered}$ | Supply Voltages | Outputs | Number of Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am2716B-100 |  | $2048 \times 8$ | 100 | C | 500/125 | $5 \mathrm{~V} / \pm 10$ | 3-State | 24 |
| Am2716B-105 |  | $2048 \times 8$ | 100 | C | 500/125 | $5 \mathrm{~V} \pm 5$ | 3-State | 24 |
| Am2716B-150 |  | $2048 \times 8$ | 150 | C,I | 500/125 | $5 \mathrm{~V} / \pm 10$ | 3-State | 24 |
| Am2716B-155 |  | $2048 \times 8$ | 150 | C,I | 500/125 | $5 \mathrm{~V} / \pm 5$ | 3-State | 24 |
| Am2716B-200 |  | $2048 \times 8$ | 200 | C,I, E | 500/125 | $5 \mathrm{~V} / \pm 10$ | 3-State | 24 |
| Am2716B-205 |  | $2048 \times 8$ | 200 | C,I,E | 500/125 | $5 \mathrm{~V} / \pm 5$ | 3-State | 24 |
| Am2716B |  | $2048 \times 8$ | 250 | C,I,E | 500/125 | $5 \mathrm{~V} / \pm 5$ | 3-State | 24 |
| Am2716B-250 |  | $2048 \times 8$ | 250 | C, I, E | 500/125 | $5 \mathrm{~V} / \pm 10$ | 3-State | 24 |
| Am2716B-350 |  | $2048 \times 8$ | 350 | C,I,E | 500/125 | $5 \mathrm{~V} / \pm 10$ | 3-State | 24 |
| Am27168-355 |  | $2048 \times 8$ | 350 | C, I, E | 500/125 | $5 \mathrm{~V} / \pm 5$ | 3-State | 24 |
| Am2716B-455 |  | $2048 \times 8$ | 450 | C,I,E | 500/125 | $5 \mathrm{~V} / \pm 5$ | 3-State | 24 |
| Am2732B-100 |  | $4096 \times 8$ | 100 | C | 500/125 | $5 \mathrm{~V} / \pm 10 \%$ | 3-State | 28 |
| Am2732B-105 |  | $4096 \times 8$ | 100 | C | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2732B-150 |  | $4096 \times 8$ | 150 | C,I | 500/125 | $5 \mathrm{~V} / \pm 10$ | 3-State | 28 |
| Am2732B-155 |  | $4096 \times 8$ | 150 | C,I | 500/125 | $5 \mathrm{~V} / \pm 5 \%$ | 3-State | 28 |
| Am2732B-200 |  | $4096 \times 8$ | 200 | C, l, E | 500/125 | $5 \mathrm{~V} / \pm 10$ | 3-State | 28 |
| Am2732B-205 |  | $4096 \times 8$ | 200 | C,I,E | 500/125 | $5 \mathrm{~V} / \pm 5$ | 3-State | 28 |
| Am2732B |  | $4096 \times 8$ | 250 | C,I,E | 500/125 | $5 \mathrm{~V} / \pm 5$ | 3-State | 28 |
| Am2732B-250 |  | $4096 \times 8$ | 250 | C,I,E | 500/125 | $5 \mathrm{~V} / \pm 10$ | 3-State | 28 |
| Am2732B-350 |  | $4096 \times 8$ | 350 | C,I,E | 500/125 | $5 \mathrm{~V} / \pm 10$ | 3-State | 28 |
| Am2732B-355 |  | $4096 \times 8$ | 350 | C,I,E | 500/125 | $5 \mathrm{~V} / \pm 5$ | 3-State | 28 |
| Am2732B-455 |  | $4096 \times 8$ | 450 | C,I,E | 500/125 | $5 \mathrm{~V} / \pm 5$ | 3-State | 28 |
| Am2764A-1 |  | $8192 \times 8$ | 150 | C,I | 375/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2764A-15 |  | $8192 \times 8$ | 150 | C, 1 | 375/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2764A-2 |  | $8192 \times 8$ | 200 | C,I | 375/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2764A-20 | $\checkmark$ | $8192 \times 8$ | 200 | C,I,L,M | 375/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2764A |  | $8192 \times 8$ | 250 | C,I,L | 375/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2764A-25 | $\checkmark$ | $8192 \times 8$ | 250 | C,I,L,M | 375/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2764A-3 |  | $8192 \times 8$ | 300 | C,I,L | 375/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2764A-30 | $\checkmark$ | $8192 \times 8$ | 300 | C,I,L,M | 375/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2764A-4 |  | $8192 \times 8$ | 450 | C,I,L | 375/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27128A-1 |  | $16,384 \times 8$ | 150 | C,I | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27128A-15 |  | $16,384 \times 8$ | 150 | C,I | 500/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27128A-2 |  | $16,384 \times 8$ | 200 | C,I | 500/125 | 5V $\pm 5 \%$ | 3-State | 28 |
| Am2764A-20 | $\checkmark$ | $16,384 \times 8$ | 200 | C,I,L,M | 375/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27128A |  | $16,384 \times 8$ | 250 | C,I,L | 500/125 | 5V $\pm 5 \%$ | 3-State | 28 |
| Am2764A-25 | $\checkmark$ | $16,384 \times 8$ | 250 | C,I,L,M | 375/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27128A-3 |  | $16,384 \times 8$ | 300 | C,I,L | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2764A-30 | $\checkmark$ | $16,384 \times 8$ | 300 | C,I,L,M | 500/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27128A-4 |  | $16,384 \times 8$ | 450 | C,I,L | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27256-1 |  | $32,768 \times 8$ | 170 | C | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27256-17 |  | $32,768 \times 8$ | 170 | C | 500/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27256-2 |  | $32,768 \times 8$ | 200 | C,I,L | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27256-20 | $\checkmark$ | $32,768 \times 8$ | 200 | C,I,L,M | 500/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27256 |  | $32,768 \times 8$ | 250 | C,I,L | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27256-25 | $\checkmark$ | $32,768 \times 8$ | 250 | C,I,L,M | 500/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27256-3 |  | $32,768 \times 8$ | 300 | C,I,L | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27256-30 | $\checkmark$ | $32,768 \times 8$ | 300 | C,I,L,M | 500/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27256-4 |  | $32,768 \times 8$ | 450 | C, 1,L | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27512 |  | $65,536 \times 8$ | 250 | C | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27512-25 |  | $65,536 \times 8$ | 250 | C | 500/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27512-3 |  | $65,536 \times 8$ | 300 | C | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27512-30 |  | 65,536 $\times 8$ | 300 | C | 500/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27512-45 | $\checkmark$ | 65,536 $\times 8$ | 450 | M | 500/125 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |

## UV ERASABLE PROMs (CMOS)

Listed according to organization and access time.

| Part Number | APL | Organization | Access Time (ns) | Temp. Range | $\begin{aligned} & \text { Operating Power- } \\ & \text { Act/Stby Max (mW) } \\ & \left(0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\right) \end{aligned}$ | Supply Voltages | Outputs | Number of Plns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27C256-150* |  | 32,768 $\times 8$ | 150 | C | 150/0.5 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27C256-155* |  | $32,768 \times 8$ | 150 | C | 150/0.5 | 5V $\pm 5 \%$ | 3-State | 28 |
| Am27C256-200* |  | $32,768 \times 8$ | 200 | C,I | 150/0.5 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27C256-205* |  | $32,768 \times 8$ | 200 | C, 1 | 150/0.5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27C256* |  | $32,768 \times 8$ | 250 | C,I,E | 150/0.5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27C256-250* |  | $32,768 \times 8$ | 250 | C,I,E | 150/0.5 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27C256-455* |  | $32,768 \times 8$ | 450 | C,I,E | 500/1 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27C512-170* |  | 65,536 $\times 8$ | 170 | C | 150/0.5 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27C512-175* |  | 65,536 $\times 8$ | 170 | C | 150/0.5 | 5V $\pm 5 \%$ | 3-State | 28 |
| Am27C512-200* |  | $65,536 \times 8$ | 200 | C,I | 150/0.5 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27C512-205* |  | $65,536 \times 8$ | 200 | C,I | 150/0.5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27C512* |  | $65,536 \times 8$ | 250 | C,I,E | 150/0.5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27C512-250* |  | $65,536 \times 8$ | 250 | C,I,E | 150/0.5 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am27C512-455* |  | 65,536 $\times 8$ | 450 | C,I, E | 500/1 | 5V $\pm 5 \%$ | 3-State | 28 |
| Am27C1024-200 |  | $65,536 \times 16$ | 200 | C | 250/1 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 40 |
| Am27C1024-205 |  | $65,536 \times 16$ | 200 | C | 250/1 | 5V $\pm 5 \%$ | 3-State | 40 |
| Am27C1024 |  | $65,536 \times 16$ | 250 | C | 250/1 | 5V $\pm 5 \%$ | 3-State | 40 |
| Am27C1024-250 |  | 65,536 $\times 16$ | 250 | C | 250/1 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 40 |

*In Development

## Temperature Ranges

$\mathrm{C}=$ Commercial $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$\mathrm{M}=$ Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{E}=$ Extended $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $+100^{\circ} \mathrm{C}$
I $=$ Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## Package Types

D = Cerdip
$\mathrm{P}=$ Plastic
$\mathrm{F}=$ Flatpack
$\mathrm{L}=$ Leadless Chip Carrier

ONE TIME PROGRAMMABLE (OTP)
ROMs (NMOS, CMOS)
Listed according to organization and access time.

| Part Number | APL | Organization | Access Time (ns) | Temp. Range | Operating PowerAct/Stby Max (mW) $\left(0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\right)$ | Supply Voltages | Outputs | Number of Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am2764A-2* |  | $8192 \times 8$ | 200 | C | 500/125 | 5V $\pm 5 \%$ | 3-State | 28 |
| Am2764A* |  | $8192 \times 8$ | 250 | C | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27128A-2* |  | 16,384 $\times 8$ | 200 | C | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27128A* |  | $16,384 \times 8$ | 250 | C | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27256-2* |  | $32,768 \times 8$ | 200 | C | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27256* |  | $32,768 \times 8$ | 250 | C | 500/125 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27C256-2* |  | $32,768 \times 8$ | 200 | C | 150/0.5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27C256* |  | $32,768 \times 8$ | 250 | C,I,E | 150/0.5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am27C512-2* |  | 65,536 $\times 8$ | 200 | C | 150/0.5 | 5V $\pm 5 \%$ | 3-State | 28 |
| Am27C512* |  | 65,536 $\times 8$ | 250 | C,I,E | 150/0.5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |

## ELECTRICALLY ERASABLE PROMs

Listed according to organization and access time.

| Part Number | APL | Organization | Access Time (ns) | Temp. Range | Operating PowerAct/Stby Max (mW) $\left(0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\right)$ | Supply Voltages | Outputs | Number of Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am2817A-2 | . | $2048 \times 8$ | 200 | C,I | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2817A-20 |  | $2048 \times 8$ | 200 | C,I | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2817A |  | $2048 \times 8$ | 250 | C,I,E | 500/200 | 5V $\pm 5 \%$ | 3-State | 28 |
| Am2817A-25 | $\checkmark$ | $2048 \times 8$ | 250 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| AM2817A-3 |  | $2048 \times 8$ | 350 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2817A-35 | $\checkmark$ | $2048 \times 8$ | 350 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am9864-2* |  | $8192 \times 8$ | 200 | C,I | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am9864-20* |  | $8192 \times 8$ | 200 | C,I | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2864A-2* |  | $8192 \times 8$ | 200 | C,I | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2864A-20* |  | $8192 \times 8$ | 200 | C,I | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2864B-2* |  | $8192 \times 8$ | 200 | C,I | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2864B-20* |  | $8192 \times 8$ | 200 | C,I | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2864A* |  | $8192 \times 8$ | 250 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2864A-25* | $\checkmark$ | $8192 \times 8$ | 250 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2864B |  | $8192 \times 8$ | 250 | C, I, E* | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2864B-25 | $\checkmark$ | $8192 \times 8$ | 250 | C, I, E* | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am9864 |  | $8192 \times 8$ | 250 | C,I,E* | 500/200 | 5V $\pm 5 \%$ | 3-State | 28 |
| Am9864-25 | $\checkmark$ | $8192 \times 8$ | 250 | C,I,E* | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2864A-3* |  | $8192 \times 8$ | 300 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2864A-30* | $\checkmark$ | $8192 \times 8$ | 300 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2864B-3 |  | $8192 \times 8$ | 300 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2864B-30 | $\checkmark$ | $8192 \times 8$ | 300 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am9864-30 | $\checkmark$ | $8192 \times 8$ | 300 | E | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2864A-35* | $\checkmark$ | $8192 \times 8$ | 350 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2864A-355* |  | $8192 \times 8$ | 350 | C,I, E | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am2864B-35 | $\checkmark$ | $8192 \times 8$ | 350 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am2864B-355 |  | $8192 \times 8$ | 350 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am9864-3 |  | $8192 \times 8$ | 350 | C,I,E | 500/200 | 5V $\pm 5 \%$ | 3-State | 28 |
| Am9864-35 | $\checkmark$ | $8192 \times 8$ | 350 | C,I,E | 500/200 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am28C256-200* |  | $32,768 \times 8$ | 200 | C | 300/5 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am28C256-205* |  | $32,768 \times 8$ | 200 | C | 300/5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am28C256* |  | $32,768 \times 8$ | 250 | C | 300/5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am28C256-250* |  | $32,768 \times 8$ | 250 | C | 300/5 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am28C256-300* |  | $32,768 \times 8$ | 300 | C | 300/5 | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am28C256-305* |  | $32,768 \times 8$ | 300 | C | 300/5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |
| Am28C256-350* |  | $32,768 \times 8$ | 350 | C | $300 / 5$ | $5 \mathrm{~V} \pm 10 \%$ | 3-State | 28 |
| Am28C256-355* |  | $32,768 \times 8$ | 350 | C | 300/5 | $5 \mathrm{~V} \pm 5 \%$ | 3-State | 28 |

*In Development

## SPECIAL FUNCTIONAL PRODUCTS

Listed according to organization and access time.

| Part Numbers | APL | Organization | Performance Criteria | Pins | Temp <br> Range | Package | Function |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am99C19 |  | $1024 \times 9$ | 45 ns cycle/20 MHz <br> throughput | 28 | $\mathrm{C}, \mathrm{M}$ | D | First In/First Out (FIFO) |
| Am99C10 |  | $256 \times 48$ | 50 ns Data to match output | 24 | C | D | Content Addressable <br> Memory (CAM) |

Temperature Ranges
$\mathrm{C}=$ Commercial $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$M=$ Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{E}=$ Extended $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $+100^{\circ} \mathrm{C} \quad \mathrm{F}=$ Flatpack

## INTRODUCTION <br> NUMERICAL DEVICE INDEX <br> FUNCTIONAL INDEX AND SELECTION GUIDE

BIPOLAR PROGRAMMABLE
READ ONLY MEMORY (PROM)

## BIPOLAR RANDOM-ACCESS

MEMORIES (RAM)

## 3

MOS RANDOM-ACCESS
MEMORIES (RAM)

## 4

MOS ELECTRICALLY ERASABLE
PROGRAMMABLE ROM (EEPROM)

MOS UV ERASABLE
PROGRAMMABLE ROM (EPROM)

## 6

PACKAGING: THERMAL CHARACTERIZATION PACKAGE OUTLINES GENERAL INFORMATION SALES OFFICES

## Bipolar Programmable Read Only Memory (PROM) Index

Am10P14/Am100P14/Am10KP14 4,096-Bit (1024 x 4) ECL Bipolar PROM. ..... 2-1
Am10P44/Am100P44 16,384-Bit ( $4096 \times 4$ ) ECL Bipolar PROM ..... 2-8
65,536-Bit ( $8192 \times 8$ ) ECL Bipolar PROM ..... 2-15
2,048-Bit ( $512 \times 4$ ) Bipolar PROM ..... 2-22
4096-Bit ( $512 \times 8$ ) Bipolar PROM with Output Data Latches ..... 2-30
256-Bit ( $32 \times 8$ ) Bipolar PROM ..... 2-37
8,192-Bit ( $1024 \times 8$ ) Bipolar PROM ..... 2-44
8,192-Bit (2048×4) Bipolar PROM ..... 2-54
16,384-Bit ( $2048 \times 8$ ) Bipolar PROM ..... 2-63
1,024-Bit ( $256 \times 4$ ) Bipolar PROM ..... 2-74
4096-Bit ( $512 \times 8$ ) Bipolar Registered PROM with Preset and Clear Inputs ..... 2-82
4,096-Bit ( $512 \times 8$ ) Bipolar Registered PROM ..... 2-92
4,096-Bit ( $512 \times 8$ ) Bipolar PROM ..... 2-100
$(512 \times 8)$ Bipolar PROM ..... 2-107
4,096-Bit ( $1024 \times 4$ ) Bipolar PROM ..... 2-114
8,192-Bit (1024 x 8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 2-121
16,384-Bit (4,096 x4) Bipolar PROM ..... 2-132
32,768-Bit ( $4096 \times 8$ ) Bipolar PROM ..... 2-141
16,384-Bit ( $2048 \times 8$ ) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 2-148
$8192 \times 8$ Generic Series IMOX $^{\text {TM }}$ Bipolar PROM ..... 2-160
131,072-Bit ( $16,384 \times 8$ ) Bipolar PROM ..... 2-166
32,768-Bit ( $4096 \times 8$ ) Bipolar Registered PROM ..... 2-173
4096-Bit (1024 x 4) Bipolar Registered PROM with SSR ${ }^{\text {TM }}$ Diagnostics Capability ..... 2-183
8192-Bit (2048×4) Bipolar Registered PROM with SSR ${ }^{\text {TM }}$ Diagnostics Capability ..... 2-197
16,384-Bit ( $4096 \times 4$ ) Registered PROM with SSR ${ }^{\text {TM }}$ Diagnostics Capability ..... 2-211
Am27S95

For more information on Bipolar PROMs, see Section 7:

- Testing High-Performance Bipolar Memory
- Bipolar Generic PROM Series Reliability Report
- Bipolar PROMs as Programmable Logic Products
- Generic Programming Information
- Guide to Analysis of Programming Problems


# Am10P14/Am100P14/Am10KP14 

## 4,096-Bit (1024 x 4) ECL Bipolar PROM

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast Access time (8 ns typ.) - improves system cycle times
- Power dissipation decreases with increasing temperature
- Internally voltage compensated providing flat AC performance
- Open emitter outputs ( $50 \Omega$ drive), wired-OR capability


## GENERAL DESCRIPTION

The Am10P14, Am10KP14, \& Am100P14 (1024-words by 4-bits) are Schottky array, ECL Programmable Read-Only Memories (PROMs).

The 10K Versions are compatible with standard voltagecompensated 10 K series ECL. The 100 K Versions are compatible with standard temperature and voltage-com-
pensated 100 K series ECL. Both are capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is provided by both active LOW ( $\overline{\mathrm{G}_{1}} \& \overline{\mathrm{G}_{3}}$ ) and active HIGH ( $\mathrm{G}_{2}$ ) output enables and an unterminated emitter follower output capable of wired-OR bus connection.


BD006370

PRODUCT SELECTOR GUIDE

| Part Number | Am10P14 |  |  | Am10KP14 |  |  | Am100P14 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address Access <br> Time (ns) | 10 | 15 | 10 | 15 | 10 |  |  |
| Operating <br> Range | C | M | C | M | C |  |  |



## LOGIC SYMBOL



LS002430
$V_{C C} / V_{C C 0}=$ Positive Power Supply
$V_{E E}=$ Negative Power Supply

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
AM10P14
A. DEVICE NUMBER/DESCRIPTION Am10P14/Am100P14 $1024 \times 4$ ECL Bipolar PROMs Am10P14 $=10 \mathrm{~K}$ Series Am100P14 $=100 \mathrm{~K}$ Series

| Valid Combinations |  |
| :--- | :--- |
| AM10P14 | PC, PCB, |
| AM100P14 | DC, DCB |
| AM10KP14 | PC*, PCB*, DC* <br> DCB* |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

* $\mathrm{P}=24$-Pin Plastic DIP (PD 024)

D = 24-Pin Ceramic DIP (CD 024)
This is an Alternate Package option and is denoted by a " $K$ " within the Device Number.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package type
E. Lead Finish


## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## $\mathbf{A}_{0}$ - $\mathbf{A g}_{\mathbf{g}}$ Address Inputs

The 10-bit field presented at the address inputs selects one of 1024 memory locations to be read from.
$\mathbf{Q}_{0}-\mathbf{Q}_{3}$ Data Output Port
The Outputs whose state represents the data read from the selected memory locations.
$\overline{\mathbf{G}_{1}}, \mathbf{G}_{2}, \overline{\mathbf{G}}_{3}{ }^{*} \quad$ Output Enable
Provides direct control of the Q-output buffers. Outputs disabled forces all outputs to $\mathrm{V}_{\mathrm{OL}}$.

Enable $=\overline{\mathrm{G}_{1}} \cdot \mathrm{G}_{2} \cdot \overline{\mathrm{G}_{3}}$
Disable $=\overline{G_{1}} \cdot \mathrm{G}_{2} \cdot \overline{G_{3}}$
$=G_{1}+\overline{G_{2}}+G_{3}$
$\mathbf{V}_{\mathbf{C c}} / \mathbf{V}_{\text {cco }}$ Device Power Supply PIns
The most positive of the logic power supply pins.
$V_{\text {EE }}$ Device Power Supply Pin
The most negative of the logic power supply pins.

* $\mathrm{G}_{3}$ is not available on Am10KP14.


10K Series (Commercial)

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH ( }}$ (Max.) or $\mathrm{V}_{\text {IL }}$ (Min.) | Loading is $50 \Omega$ to -2.0 V | $T_{A}=0^{\circ} \mathrm{C}$ | -1000 | -840 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -960 | -810 | mV |
|  |  |  |  | $\mathrm{T}^{\prime}=+75^{\circ} \mathrm{C}$ | -900 | -720 |  |
| Vol | Output Voltage LOW |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  |  | $\mathrm{T}^{\prime}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 |  |
| VOHC | Output Voltage HIGH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ (Min.) or $\mathrm{V}_{\mathrm{IL}}$ (Max.) |  | $T_{A}=0^{\circ} \mathrm{C}$ | -1020 |  |  |
|  |  |  |  | $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ | -980 |  | mV |
|  |  |  |  | $\mathrm{T}^{\prime}=+75^{\circ} \mathrm{C}$ | -920 |  |  |
| Volc | Output Voltage LOW |  |  | $T_{A}=0^{\circ} \mathrm{C}$ |  | -1645 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -1630 |  |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ |  | -1605 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH (Note 3) |  | $T_{A}=0^{\circ} \mathrm{C}$ | -1145 | -840 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1105 | -810 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1045 | -720 |  |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage LOW | Guaranteed Input Voltage LOW (Note 3) |  | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ | -1870 | -1490 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1475 |  |
|  |  |  |  | $\mathrm{T}^{\prime}=+75^{\circ} \mathrm{C}$ | -1830 | -1450 |  |
| $\mathrm{IIH}^{\text {H }}$ | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ (Max.) |  | $\mathrm{T}^{\prime}=0^{\circ} \mathrm{C}$ |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $V_{\text {IN }}=V_{\text {IL }}$ (Min.) |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  | 170 | $\mu \mathrm{A}$ |
| Iee | Power Supply Current | All Inputs and Outputs Open |  | $T_{A}=0^{\circ} \mathrm{C}$ | -200 |  | mA |
|  |  |  |  | $\mathrm{T}^{\prime}=+75^{\circ} \mathrm{C}$ | -185 |  | mA |

## 10K Series (Military)

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ (Max.) or $\mathrm{V}_{\text {IL }}$ (Min.) | Loading is $50 \Omega$ to -2.0 V | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1070 | -860 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -860 | -650 | mV |
| VoL | Output Voltage LOW |  |  | $T_{A}=-55^{\circ} \mathrm{C}$ | -1900 | -1690 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -1800 | -1570 |  |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Voltage HIGH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ (Min.) or $\mathrm{V}_{\mathrm{IL}}$ (Max.) |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1090 |  | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -880 |  |  |
| Volc | Output Voltage LOW |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | -1670 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | -1550 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH (Note 3) |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1215 | -860 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -1005 | -650 |  |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage LOW | Guaranteed Input Voltage LOW (Note 3) |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1900 | -1515 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -1800 | -1395 |  |
| IIH | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{1 \text { IH }}$ (Max.) |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 250 | $\mu \mathrm{A}$ |
| IL | Input Current LOW | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ (Min.) |  | $T_{A}=-55^{\circ} \mathrm{C}$ |  | 170 | $\mu \mathrm{A}$ |
| $l_{\text {EE }}$ | Power Supply Current | All Inputs and Outputs Open |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -210 |  | mA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -175 |  | mA |

Notes: 1. Guaranteed with transverse air flow exceeding 400 linear feet/minute.
2. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:
"Max." the value closest to positive infinity.
"Min." the value closest to negative infinity.
3. These are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment and fixturing.

SWITCHING TEST CIRCUITS
TC003600
Notes: 1. All device test loads should be located within $\mathbf{2 "}^{\prime \prime}$ of device output pin.
2. Decoupling of power supplies should be as close to device pins as possible.
3. Load capacitance includes all stray and fixture capacitance.

KEY TO SWITCHING WAVEFORMS


KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

| No. | Parameter Symbol | Parameter Description | 10K Version |  | 100K Version | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L | MIL | COM'L |  |
|  |  |  | Max. | Max. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time | 10 | 15 | 10 | ns |
| 2 | TGVQL | Delay from Output Enable Valid to Output Low | 5 | 10 | 5 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid | 5 | 10 | 5 | ns |
| 4 | TQLQH | Output Rise Time | 5 | 5 | 5 | ns |
| 5 | TQHQL | Output Fall Time | 5 | 5 | 5 | ns |

See also Switching Test Circuit and Notes 1, 2, \& 3.
Notes: 1. Tests are periormed with $20 \%$ to $80 \%$ input transition time of 2.5 ns or less, and input pulse levels of -1.7 V to -0.9 V using specified Switching test load.
2. Timing is measured from $50 \%$ of input transition to $50 \%$ of output transition.
3. Output rise and fall times are measured from $20 \%$ to $80 \%$ of output transition.

## SWITCHING WAVEFORMS



## Am10P44/Am100P44

## 16,384-Bit ( $4096 \times 4$ ) ECL Bipolar PROM

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast access time ( 12 ns typical) improves system cycle times
- Power dissipation decreases with increasing temperature
- Internally voltage compensated providing flat AC performance
- Open emitter outputs ( $50-\Omega$ drive), wired-OR capability


## GENERAL DESCRIPTION

The Am10P44 and Am100P44 ( 4096 words by 4 bits) are Schottky array, ECL Programmable Read-Only Memories (PROMs).

The 10 K Versions are compatible with standard voltage compensated 10 K series ECL. The 100 K versions are compatible with standard temperature and voltage com-
pensated 100 K series ECL. Both are capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is provided by an active LOW output enable ( $\overline{\mathrm{G}}$ ) and an unterminated emitterfollower output capable of wired-OR bus connection.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Part Number | 10P44 | 10P44 | 100 P 44 |
| :--- | :---: | :---: | :---: |
| Address Access Time <br> (ns) | 15 | 20 | 15 |
| Operating <br> Range | C | M | C |



LOGIC SYMBOL


LS002021

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package type
E. Lead Finish


## PIN DESCRIPTION

$\mathbf{A}_{0}-\mathbf{A}_{11}$ Address (Inputs)
The 12-bit field presented at the address inputs selects one of 4096 memory locations to be read from.
$\mathbf{Q}_{\mathbf{0}}-\mathbf{Q}_{\mathbf{3}}$ Data Port (Outputs)
The outputs whose state represents the data read from the selected memory locations.

## G Output Enable (Output)

Provides direct control of the Q output buffers. Outputs
disabled forces all outputs to $\mathrm{V}_{\mathrm{OL}}$.
Enable $=\overline{\mathrm{G}}$
Disable $=\mathbf{G}$
Vcc, Vcco Device Power Supply Pins
The most positive of the logic power supply pins.
VEE Device Power Supply Pin
The most negative of the logic power supply pins.


## ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute reliability.

## OPERATING RANGES

Commercial (C) Devices

10K Series
Military (M) Devices
Temperature .................................... -55 to $+125^{\circ} \mathrm{C}$
Supply voltage ................................-5.72 to -4.68 V
100K Series
Commercial (C) Devices
Temperature
0 to $+85^{\circ} \mathrm{C}$
Supply Voltage
-5.7 to -4.2 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
Military Products $100 \%$ tested at $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$

DC CHARACTERISTICS over operating range unless otherwise specified
10K Series (Commercial)

| Parameter Symbols | Parameter Descriptlon | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }}$ (Max.) or $\mathrm{V}_{\text {IL. }}$ (Min.) | Loading is $50 \Omega$ to -2.0 V | $T_{A}=0^{\circ} \mathrm{C}$ | -1000 | -840 |  |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -960 | -810 | mV |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -900 | -720 |  |
| Vol | Output LOW Voltage |  |  | $T_{A}=0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 |  |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 |  |
| VOHC | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ (Min.) or $\mathrm{V}_{\text {IL }}$ (Max.) |  | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ | -1020 |  |  |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -980 |  | mv |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -920 |  |  |
| Volc | Output LOW Voltage |  |  | $T_{A}=0^{\circ} \mathrm{C}$ |  | -1645 | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ |  | -1630 |  |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ |  | -1605 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage | Guaranteed Input HIGH Voltage (Note 3) |  | $T_{A}=0^{\circ} \mathrm{C}$ | -1145 | -840 | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -1105 | -810 |  |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -1045 | -720 |  |
| VIL | Input LOW Voltage | Guaranteed Input LOW Voltage (Note 3) |  | $T_{A}=0^{\circ} \mathrm{C}$ | -1870 | -1490 | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -1850 | -1475 |  |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -1830 | -1450 |  |
| IIH | Input HIGH Current | $\mathrm{V}_{1 N}=\mathrm{V}_{1 H}$ (Max.) |  | $T_{A}=0^{\circ} \mathrm{C}$ |  | 220 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ (Min.) |  | $T_{A}=0^{\circ} \mathrm{C}$ |  | 170 | $\mu \mathrm{A}$ |
| IEE | Power Supply Current | All inputs and Outputs Open |  | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ | -185 |  | mA |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -200 |  | mA |

Table continues on following page.
Notes: See notes following Military DC characteristics table.

## 10K Series (Military)

| Parameter Symbols | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }}$ (Max.) or $\mathrm{V}_{\text {IL }}$ (Min.) | Loading is $50 \Omega$ to -2.0 V | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1070 | -860 | mV |
|  |  |  |  | $T_{A}=+125^{\circ} \mathrm{C}$ | -860 | -650 | mV |
| VoL | Output LOW Voltage |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1900 | -1690 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -1800 | -1570 |  |
| VонC | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }}$ (Min.) or $\mathrm{V}_{\mathrm{IL}}$ (Max.) |  | $T_{A}=-55^{\circ} \mathrm{C}$ | -1090 |  | mV |
|  |  |  |  | $T_{A}=+125^{\circ} \mathrm{C}$ | -880 |  |  |
| Volc | Output LOW Voltage |  |  | $T_{A}=-55^{\circ} \mathrm{C}$ |  | -1670 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | -1550 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input HIGH Voltage (Note 3) |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1215 | -860 | mV |
|  |  |  |  | $T_{A}=+125^{\circ} \mathrm{C}$ | -1005 | -650 |  |
| VIL | Input LOW Voltage | Guaranteed Input LOW Voltage (Note 3) |  | $T_{A}=-55^{\circ} \mathrm{C}$ | -1900 | -1515 | mV |
|  |  |  |  | $T_{A}=+125^{\circ} \mathrm{C}$ | -1800 | -1395 |  |
| HiH | Input HIGH Current | $\mathrm{V}_{\mathbb{I}}=\mathrm{V}_{\mathbb{H}}$ (Max.) |  | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ |  | 250 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ (Min.) |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 170 | $\mu \mathrm{A}$ |
| IEE | Power Supply Current | All Inputs and Outputs Open |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | 180 |  | mA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -180 |  | mA |

100K Series

| Parameter Symbols | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ (Max.) or $\mathrm{V}_{\text {IL }}$ (Min.) | Loading is $50 \Omega$ to -2.0 V | -1025 | -880 | mV |
| VOL | Output Voltage LOW |  |  | -1810 | -1620 | mV |
| Vонс | Output Voltage HIGH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }}$ (Min.) or $\mathrm{V}_{\text {IL }}$ (Max.) |  | -1035 |  | mV |
| VoLC | Output Voltage LOW |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH (Note 3) |  | -1165 | -880 | mV |
| VIL | Input Voltage LOW | Guaranteed Input Voltage LOW (Note 3) |  | -1810 | -1475 | mV |
| $\mathrm{I}_{1 /}$ | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}}$ (Max.) |  |  | 220 | $\mu \mathrm{A}$ |
| 1 LL | Input Current LOW | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ (Min.) |  |  | 170 | $\mu \mathrm{A}$ |
| IEE | Power Supply Current | All Inputs and Outputs Open |  | 190 |  | mA |

Notes: 1. Guaranteed with transverse air flow exceeding 400 linear F.P.M.
2. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:
"Max." the value closest to positive infinity.
"Min." the value closest to negative infinity.
3. These are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or-tester noise. Do not attempt to test these values without suitable equipment and fixturing.

KEY TO SWITCHING WAVEFORMS


KS000010

SWITCHING TEST CIRCUIT


TC002811
Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. Decoupling of power supplies shoul be as close to device pins as possible.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

| No. | Parameter Symbols | Parameter Description | 10K Version |  | 100K Version | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L | MIL | COM'L |  |
|  |  |  | Max. | Max. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time | 15 | 20 | 15 | ns |
| 2 | TGVQL | Delay from Output Enable Valid to Output LOW | 10 | 15 | 10 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid | 10 | 15 | 10 | ns |
| 4 | TOLOH | Output Rise Time | 5 | 5 | 5 | ns |
| 5 | TQHQL | Output Fall Time | 5 | 5 | 5 | ns |

See also Switching Test Circuit and Notes 1, 2, and 3.
Notes: 1. Tests are performed with $20 \%$ to $80 \%$ input transition time of 2.5 ns or less, and input pulse levels of $\mathbf{- 1 . 7} \mathrm{V}$ to -0.9 V using specified Switching test load.
2. Timing is measured from $50 \%$ of input transition to $50 \%$ of output transition.
3. Output rise and fall times are measured from $20 \%$ to $\mathbf{8 0 \%}$ of output transition.

## SWITCHING WAVEFORMS



# Am10P88/Am100P88 

## 65,536-Bit ( $8192 \times 8$ ) ECL Bipolar PROM

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast Access time (12 ns typ.) -improves system cycle times
- Power dissipation decreases with increasing temperature
- Internally voltage compensated providing flat $A C$ performance
- Open emitter outputs ( $50 \Omega$ drive), wired-OR capability


## GENERAL DESCRIPTION

The Am10P88 \& Am100P88 (8192-words by 8-bits) are Schottky array, ECL Programmable Read-Only Memories (PROMs).

The 10 K Versions are compatible with standard voltagecompensated 10 K series ECL. The 100 K Versions are compatible with standard temperature and voltage-com-
pensated 100K series ECL. Both are capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is provided by active LOW ( $\overline{G_{1}} \& \bar{G}_{2}$ ) output enables and an unterminated emitter follower output capable of wired-OR bus connection.

## PRODUCT SELECTOR GUIDE

| Part Number | Am10P88 |  | Am100P88 |
| :--- | :---: | :---: | :---: |
| Address Access <br> Time (ns) | 15 ns | 20 ns | 15 ns |
| Operating <br> Range | C | M | C |

$\frac{\text { Publication \# }}{08112}$
Issue Date: May
I 1986 $\quad \frac{\text { Amendment }}{10}$

## CONNECTION DIAGRAM

Top View


LOGIC SYMBOL


## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION Am10P88/Am100P88 $8192 \times 8$ ECL Bipolar PROMs Am10P88 = 10K Series Am100P88 = 100 K Series

## Valid Comblnations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

Am10P88 = 10K Series
$8192 \times 8$ ECL Bipolar PROM

## Valid Combinations

| Valid Combinations |  |
| :--- | :--- |
| AM10P88 | /BXA |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$A_{0}-A_{12}$ Address inputs
The 13-bit field presented at the address inputs selects one of 8192 memory locations to be read from.
$\mathbf{Q}_{0}-\mathbf{Q}_{3}$ Data Output Port
The outputs whose state represents the data read from the selected memory locations.
$\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{2}}$ Output Enable
Provides direct control of the Q-output buffers. Outputs disabled forces all outputs to $V_{\mathrm{OL}}$.

$$
\begin{aligned}
\text { Enable } & =\overline{G_{1}} \cdot \overline{G_{2}} \\
\text { Disable } & =\overline{G_{1}} \cdot \overline{G_{2}} \\
& =G_{1}+G_{2}
\end{aligned}
$$

$\mathbf{V}_{\mathbf{c c}}, V_{\mathbf{c c o 1}}, V_{\text {cco2 }}$ Device Power Supply Pins
The most positive of the logic power supply pins.
Vee Device Power Supply Pin
The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied $\qquad$ -55 to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{EE}}$ Pin Potential to $\mathrm{V}_{\mathrm{Cc}} / \mathrm{V}_{\mathrm{CCO}}$ Pin .....-7.0 V to +0.5 V Input Voitage (DC) ................................. $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V
DC Voltage Applied to Outputs
During Programming 2.2 V

DC Voltage Applied to $V_{C C O}$ During Programming
Output Current
(DC HIGH Output) $\qquad$ -30 mA to +0.1 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

10K Series
Commercial (C) Devices
Temperature 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage 5.46 $V$ to $-4.94 \vee$

Military (M) Devices
Temperature .................................... -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage............................-5.72 V to -4.68 V
100K Series
Commercial (C) Devices
Temperature
0 to $+75^{\circ} \mathrm{C}$
Supply Voltage -5.7 V to -4.2 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Military products $100 \%$ tested at $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$

DC CHARACTERISTICS over operating range unless otherwise specified
100K Series

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output Voltage HIGH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }}$ (Max.) or $\mathrm{V}_{\text {IL ( }}$ (Min.) | Loading is $50 \Omega$ to -2.0 V | -1025 | -880 | mV |
| VOL | Output Voltage LOW |  |  | -1810 | -1620 | mV |
| VOHC | Output Voltage HIGH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }}$ (Min.) or $\mathrm{V}_{\text {IL }}$ (Max.) |  | -1035 |  | mV |
| VOLC | Output Voltage LOW |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{H}}$ | Input Voltage HIGH | Guaranteed input Voltage HIGH (Note 3) |  | -1165 | -880 | mV |
| VIL | Input Voltage LOW | Guaranteed Input Voltage LOW (Note 3) |  | -1810 | -1475 | mV |
| ${ }_{1 / 2}$ | Input Current HIGH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}(\mathrm{Max}$. |  |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input Current LOW | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILIMin.) }}$ |  |  | 170 | $\mu \mathrm{A}$ |
| IEE | Power Supply Current | All Inputs and Outputs Open |  | -220 |  | mA |

10K Series (Commercial)

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output Voltage HIGH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ (Max.) or $\mathrm{V}_{\text {IL }}$ (Min.) | Loading is $50 \Omega$ to -2.0 V | $T_{A}=0^{\circ} \mathrm{C}$ | -1000 | -840 |  |
|  |  |  |  | $\mathrm{T}^{\prime}=+25^{\circ} \mathrm{C}$ | -960 | -810 | mv |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -900 | -720 |  |
| Vol | Output Voltage LOW |  |  | $T_{A}=0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  |  | $\mathrm{T}^{\prime}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 |  |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 |  |
| VOHc | Output Voltage HIGH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ (Min.) or $\mathrm{V}_{\text {IL }}$ (Max.) |  | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ | -1020 |  |  |
|  |  |  |  | $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ | -980 |  | mV |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -920 |  |  |
| Volc | Output Voltage LOW |  |  | $\mathrm{T}^{\prime}=0^{\circ} \mathrm{C}$ |  | -1645 | mV |
|  |  |  |  | $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ |  | -1630 |  |
|  |  |  |  | $\mathrm{T}_{A}=+75^{\circ} \mathrm{C}$ |  | -1605 |  |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH (Note 3) |  | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ | -1145 | -840 | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -1105 | -810 |  |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -1045 | -720 |  |
| VIL | Input Voltage LOW | Guaranteed Input Voltage LOW (Note 3) |  | $T_{A}=0^{\circ} \mathrm{C}$ | -1870 | -1490 | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -1850 | -1475 |  |
|  |  |  |  | $\mathrm{T}^{\prime}=+75^{\circ} \mathrm{C}$ | -1830 | -1450 |  |
| IIH | Input Current HIGH | $\mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{1 \mathrm{H}}$ (Max.) |  | $\mathrm{T}^{\prime}=0^{\circ} \mathrm{C}$ |  | 220 | $\mu \mathrm{A}$ |
| 112 | Input Current LOW | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ (Min.) |  | $T_{A}=0^{\circ} \mathrm{C}$ |  | 170 | $\mu \mathrm{A}$ |
| lee | Power Supply Current | All Inputs and Outputs Open |  | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ | -265 |  | mA |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -215 |  | mA |

## 10K Serles (Milltary)

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Voltage HIGH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }}$ (Max.) or $\mathrm{V}_{\text {IL }}$ (Min.) | Loading is $50 \Omega$ to -2.0 V | $T_{A}=-55^{\circ} \mathrm{C}$ | -1070 | -860 | mV |
|  |  |  |  | $\mathrm{T}^{\prime}=+125^{\circ} \mathrm{C}$ | -860 | -650 |  |
| Vol | Output Voitage LOW |  |  | $T_{A}=-55^{\circ} \mathrm{C}$ | -1900 | -1690 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -1800 | -1570 |  |
| Vонс | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH (Min.) }}$ or $\mathrm{V}_{\text {IL }}$ (Max.) |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1090 |  |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -880 |  | mV |
| Volc | Output Voltage LOW |  |  | $T_{A}=-55^{\circ} \mathrm{C}$ |  | -1670 | mV |
|  |  |  |  | $T_{A}=+125^{\circ} \mathrm{C}$ |  | -1550 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH (Note 3) |  | $T_{A}=-55^{\circ} \mathrm{C}$ | -1215 | -860 | mV |
|  |  |  |  | $T_{A}=+125^{\circ} \mathrm{C}$ | -1005 | -650 |  |
| VIL | Input Voltage LOW | Guaranteed Input Voltage LOW (Note 3) |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1900 | -1515 | mV |
|  |  |  |  | $T_{A}=+125^{\circ} \mathrm{C}$ | -1800 | -1395 |  |
| 1 H | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}}$ (Max.) |  | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ |  | 250 | $\mu \mathrm{A}$ |
| 112 | Input Current LOW | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ (Min.) |  | $T_{A}=-55^{\circ} \mathrm{C}$ |  | 170 | $\mu \mathrm{A}$ |
| lee | Power Supply Current | All Inputs and Outputs Open |  | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ | -280 |  | mA |
|  |  |  |  | $\mathrm{T}_{A}=+125^{\circ} \mathrm{C}$ | -230 |  | mA |

Notes: 1. Guaranteed with transverse air flow exceeding 400 linear feet/minute.
2. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:
"Max." the value closest to positive infinity.
"Min." the value closest to negative infinity.
3. These are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment and fixturing.

SWITCHING TEST CIRCUIT


TC003591
Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. Decoupling of power supplies should be as close to device pins as possible.
3. Load capacitance includes all stray and fixture capacitance.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | InPuTS | outputs |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE |
| $\pi 101$ | MAY CHANGE FROM HTOL | WILL BE CHANGING FROMHTOL |
| W71] | MAY CHANGE FROML TOH | WILLBE CHANGING FROML TOH |
| $\text { x } x \times N$ | DONT CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE -OFF"STATE |

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

| No. | Parameter Symbol | Parameter Description | 10K Version |  | 100K Version | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L | MIL | COM'L |  |
|  |  |  | Max. | Max. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time | 15 | 20 | 15 | ns |
| 2 | TGVQL | Delay from Output Enable Valid to Output LOW | 10 | 15 | 10 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid | 10 | 15 | 10 | ns |
| 4 | TQLQH | Output Rise Time | 5 | 5 | 5 | ns |
| 5 | TQHQL | Output Fall Time | 5 | 5 | 5 | ns |

See also Switching Test Circuit and Notes 1, 2, \& 3.
Notes: 1. Tests are performed with $20 \%$ to $80 \%$ input transition time of 2.5 ns or less and input pulse levels of -1.7 V to -0.9 V using specified Switching test load.
2. Timing is measured from $50 \%$ of input transition to $50 \%$ of output transition.
3. Output rise and fall times are measured from $20 \%$ to $80 \%$ of output transition.

SWITCHING WAVEFORM


WF021630

## Am27S12/13

2,048-Bit (512 x 4) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- High speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S12/13 ( 512 words by 4 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S12) and three-state (Am27S13) output versions. These outputs
are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by an active LOW output enable ( $\overline{\mathrm{G}}$ ).

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Open-Collector <br> Part Number | Am27S12A |  | Am27S12 |  |
| :--- | :---: | :---: | :---: | :---: |
| Three-State <br> Part Number | Am27S13A |  | Am27S13 |  |
| Address <br> Access Time | 30 ns | 40 ns | 50 ns | 60 ns |
| Operating <br> Range | C | M | C | M |

*Also available in 16-Pin Flatpacks. Connections identical to DIPs.
Note: Pin 1 is marked for orientation.


## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


## Valid Combinations

| Valid Combinations |  |  |
| :--- | :--- | :---: |
| AM27S12 | DC, DCB, |  |
| AM27S12A | PC, PCB, |  |
| AM27S13 | LC, LCB, |  |
| AM27S13A | FCB |  |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


## PIN DESCRIPTION

## $\mathbf{A}_{0}-\mathbf{A}_{6} \quad$ Address Inputs

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.
$\mathbf{Q}_{0}-\mathbf{Q}_{3} \quad$ Data Output Port
The outputs whose state represents the data read from the selected memory locations.

## G Output Enable

Provides direct control of the Q output three-state buffers. Outputs disabled force all open-collector outputs to an OFF
state and all three-state outputs to a floating or highimpedance state.

Enable $=\bar{G}$
Disable $=\mathrm{G}$
Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

## Applying the Am27S12 and Am27S13

The Am27S12 and Am27S13 can be used with a high-speed counter to form a pico-controller for microprogrammed systems. A typical application is illustrated below wherein a multiplexer, under control of one of the PROMs, is continuous-
ly sensing the CONDITIONAL TEST INPUTS. When the selected condition occurs, a HIGH signal will result at the multiplexer output, causing a predetermined branch address to be loaded into the parallel inputs of the counters on the next clock pulse. The counter then accesses the preprogrammed data or control information sequence from the Am27S12 or Am27S13 PROMs.


AF000241

Figure 1. Typical Application for Am27S12/13

## ABSOLUTE MAXIMUM RATINGS

| Ambient Temperature withPower Applied........................... -55 to $+125^{\circ} \mathrm{C}$Supply Voltage..................... 0.5 V to +7.0DC Voltage Applied to Outputs(Except During Programming)..... -0.5 V to +V CC MaxDC Voltage Applied to OutputsDuring Programming ............................... 21Output Current into Outputs DuringProgramming (Max. Duration of 1 sec ) ........... 250 mDC Input Voltage.................... 0.5 V to +5.5 |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## OPERATING RANGES



Operating ranges define those limits between which the functionality of the device is guaranteed.

Military Parts $100 \%$ tested at $\mathbf{- 5 5}, 25$, and $125^{\circ} \mathrm{C}$

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH (Note 1) | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} . \end{aligned}$ |  | 2.4 |  | Volts |
| $V_{O L}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min., } I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.45 | Volts |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 2) |  | 2.0 |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 2) |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  | -0.250 | mA |
| IH | Input HIGH Current | $V_{C C}=M_{\text {ax }} ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
| ISC (Note 1) | Output Short Circuit Current | $V_{C C}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 3) |  | -20 | -90 | mA |
| Icc | Power Supply Current | All inputs = GND $V_{C C}=$ Max. |  |  | 130 | mA |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min., $l_{\text {l }}=-18 \mathrm{~mA}$ |  |  | -1.2 | Votts |
| ICEX | Output Leakage Current | $V_{C C}=\mathrm{Max}$. (Note 1) <br> $V_{G}=2.4 \mathrm{~V}$  | $V_{O}=V_{C C}$ $V_{O}=0.4 \mathrm{~V}$ |  | 40 -40 | $\mu \mathrm{A}$ |

Notes: 1. This applies to three-state devices only.
2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second, 4. These parameters are not $100 \%$ tested, but are periodically sampled.
*See the last page of this spec for Group A Subgroup Testing information.

## Capacitance

| Parameter Symbol | Parameter Description | Test Conditions | Typ. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CIN}^{\text {N }}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.00 \mathrm{~V} ., T_{A}=25^{\circ} \mathrm{C} \\ & V_{I N} / V_{O U T}=2.0 \mathrm{~V} . @ t=1 \mathrm{MHz} \end{aligned}$ | 4 | pF |
| COUT | Output Capacitance |  | 8 |  |

Note: These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING TEST CIRCUITS


KEY TO SWITCHING WAVEFORM


KS000010

## A. Output Load for all tests except <br> B. Output Load for TGVQZ

 TGVQZNotes: 1. All device test loads should be located within $\mathbf{2}^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $S_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | "A" Version |  |  |  | Standard Version |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time |  | 30 |  | ' 40 |  | 50 | , | 60 | ns |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z |  | 20 |  | 25 |  | 25 |  | 30 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid |  | 20 |  | 25 |  | 25 |  | 30 | ns |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V ouput levels using the test load in B under Switching Test Circuits.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TGVQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
|  | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S15

## 4096-Bit ( $512 \times 8$ ) Bipolar PROM <br> with Output Data Latches

## DISTINCTIVE CHARACTERISTICS

- On-chip data latches
- Latched true and complemented output enables for easy word expansion
- Predetermined OFF outputs on power-up
- Fast access time - 60 ns commercial and 90 ns military maximum
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- Member of generic PROM series utilizing standard programming algorithm


## GENERAL DESCRIPTION

The Am27S15 (512-words by 8-bits) is a fully decoded, Schottky array, TTL Programmable Read-Only Memory (PROM), incorporating on-chip data and enable latches. This device has three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls.

This device will operate in a transparent mode when the Output Latch Enable signal (LO) is held HIGH. When the Output Latch Enable signal is LOW, the output conditions present at the time of the HIGH-to-LOW transition of LO will be latched into the part.
If LO is LOW upon power-up, the outputs $\left(Q_{0}-Q_{7}\right)$ will be in a floating or high-impedance state.

## BLOCK DIAGRAM



BD006290

PRODUCT SELECTOR GUIDE

| Part Number | Am27S15 |  |
| :--- | :---: | :---: |
| Address Access Time | 60 ns | 90 ns |
| Operating Range | C | M |


| $\frac{\text { Publication \# }}{03183}$ | $\frac{\text { Rev }}{\mathrm{D}}$ | $\frac{\text { Amendment }}{10}$ |
| :---: | :---: | :---: |
| issue Date: May 1986 |  |  |

## ORDERING INFORMATION (Cont'd.) Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
AM27S15

$\frac{\mathrm{C}}{\square} \quad \frac{\mathrm{B}}{\square}$
OPTIONAL PROCESSING
Blank = Standard processing $\mathrm{B}=\mathrm{Burn}$-in
D. TEMPERATURE RANGE
$\mathrm{C}=$ Commercial ( 0 to $+75^{\circ} \mathrm{C}$ )
C. PACKAGE TYPE
$\mathrm{P}=24$-Pin Plastic DIP (PD 024)
$D=24-$ Pin Ceramic DIP (CD 024)
B. SPEED OPTION
Blank $=60 \mathrm{~ns}$
A. DEVICE NUMBER/DESCRIPTION
Am27S15
4096 -Bit ( $512 \times 8$ ) Bipolar PROM with Output Data Latches

| Valid Combinations |  |
| :--- | :--- |
| AM27S15 | PC, PCB, |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


Valld Combinations
Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## $\mathrm{A}_{0}$ - $\mathrm{A}_{8} \quad$ Address Inputs

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.

## LO Output Latch Enable

The LO signal controls both the data and enable latches. The LOW-to-HIGH transition of LO "Opens" the data and enable latches. The HIGH-to-LOW transition of LO "Closes' the data and enable latches.

## $Q_{0}-Q_{7}$ Data Output Port

Parallel data output from the data latches. The disabled state of these outputs is floating or high impedance.
$\overline{\mathbf{G}_{1}}, \mathbf{G}_{2}$ Output Enable
Controls the state of the Q-output, three-state drivers in conjunction with LO.

Vcc Device Power Supply Pin The most positive of the logic power supply pins.
GND Device Power Supply Pin The most negative of the logic power supply pins.

| ABSOLUTE MAXIMUM RATINGS <br> Storage Temperature ........................... -65 to $+150^{\circ} \mathrm{C}$ <br> Ambient Temperature with <br> Power Applied.................................. -55 to $+125^{\circ} \mathrm{C}$ <br> Supply Voltage .................................. 0.5 V to +7.0 V <br> DC Voltage Applied to Outputs <br> (Except During Programming).......-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max. <br> DC Voltage Applied to Outputs <br> During Programming ......................................... 21 V <br> Output Current into Outputs During <br> Programming (Max. Duration of 1 sec ) ................ 250 mA <br> DC Input Voltage...............................-0.5 V to +5.5 V <br> DC Input Current ............................ -30 mA to +5 mA <br> Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |


|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min., } S_{O H}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | COM'L | 2.7 |  |  | Volts |
|  |  |  | MIL | 2.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n ., I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 3) |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input Low Level | Guaranteed input logical LOW voltage for all inputs (Note 3) | COM'L |  |  | 0.85 | Volts |
|  |  |  | MIL |  |  | 0.80 | Volts |
| IIL | Input LOW Current | $V_{C C}=$ Max., $V_{\text {IN }}=0.45 \mathrm{~V}$ | COM'L |  |  | -0.100 | mA |
|  |  |  | MIL |  |  | -0.150 |  |
| IIH | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }} \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| Isc | Output Short Circuit Current | $\begin{aligned} & V_{C C}=\text { Max., } V_{\text {OUT }}=0.0 \mathrm{~V} \\ & (\text { Note 1) } \end{aligned}$ | COM'L | -20 |  | -70 | mA |
|  |  |  | MIL | -15 |  | -65 |  |
| ICC | Power Supply Current | All Inputs = GND $V_{C C}=$ Max. | COM'L |  |  | 175 | mA |
|  |  |  | MIL. |  |  | 185 |  |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\text {I }}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max}_{1}, \\ & \mathrm{~V}_{1}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{G}_{2}}=0.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{CiN}^{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \vee$ @ $\mathrm{f}=1 \mathrm{MHz}$ (Note 2) |  |  | 5 |  | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 2) |  |  | 8 |  |  |

Notes: 1. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.
2. These parameters are not $100 \%$ tested, but are periodically sampled.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUITS




TC003730

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | inputs | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
| $0101$ | May Change FROMHTOL | WILL BE CHANGING FROM H TOL |
|  | may change FROMLTOH | WILL BE CHANGING FROML TOH |
| xxw | DON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

KS000010

## A. Output Load for All AC Tests <br> B. Output Load for TGVQZ <br> Except TGVQZ

Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $S_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)*

| No. | Parameter Symbol | Parameter Description | COM'L |  | MIL |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid |  | 60 |  | 90 | ns |
| 2 | TG1HQZ TG2LQZ | Delay from Output Enable (HIGH or LOW) to Output $\mathrm{Hi}-\mathrm{Z}$ (Note 2) |  | 40 |  | 50 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid (HIGH or LOW) |  | 40 |  | 50 | ns |
| 4 | TLOHLOL | Latch Enable Pulse Width (HIGH) | 30 |  | 40 |  | ns |
| 5 | TAVLOL | Address Valid to Latch Enable LOW Setup Time | 60 |  | 90 |  | ns |
| 6 | TLOLAX | Latch Enable LOW to Address Change Hold Time | 0 |  | 5 |  | ns |
| 7 | TGVLOL | Output Enable Valid to Latch Enable LOW Setup Time | 40 |  | 50 |  | ns |
| 8 | TLOLGX | Latch Enable LOW to Output Enable Change Hold Time | 10 |  | 10 |  | ns |
| 9 | TLOHQZ | Delay from LO HIGH to Output Disabled (Note 2) |  | 35 |  | 45 | ns |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TG1HQZ, TG2LQZ, and TLOHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORM



## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{ICEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TG1HQZ <br> TG2LQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
| 4 | TLOHLOL | $9,10,11$ |
| 5 | TAVLOL | $9,10,11$ |
| 6 | TLOLAX | $9,10,11$ |
| 7 | TGVLOL | $9,10,11$ |
| 8 | TLOLGX | $9,10,11$ |
| 9 | TLOHQZ | $9,10,11$ |
|  | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S18/19

256-Bit (32 x 8) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- Ultra high speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High-programming yield
- Low-current PNP inputs
- High-current open collector and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S18/19 (32-words by 8-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S18) and three-state (Am27S19) output versions. These outputs are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of
microprogrammable controls, mapping functions, code conversions, or logic replacements. Easy word depth expansion is facilitated by an active LOW output enable ( $\overline{\mathbf{G}})$.

This device is also available in a low-power version Am27LS18/19.

BLOCK DIAGRAM


## PRODUCT SELECTOR GUIDE

| Open-Collector <br> Part Number | 27S19SA |  | 27S18A |  | 27 S 18 |  | 27 LS 18 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Three-State <br> Part Number | 27 S 19 SA |  | 27 S 19 A |  | 27 S 19 |  | 27 LS 19 |  |
| Address <br> Access Time | 15 ns | 20 ns | 25 ns | 35 ns | 40 ns | 50 ns | 55 ns | 70 ns |
| Operating <br> Range | C | M | C | M | C | M | C | M |


| $\frac{\text { Publication_\# }}{03209}$ | $\frac{\text { Rev, }}{\mathrm{D}}$ | $\frac{\text { Amendment }}{/ 0}$ |
| :--- | :---: | :---: |
| Issue Date: May 1986 |  |  |

## CONNECTION DIAGRAMS

## Top View

DIPs*


Note: Pin 1 is marked for orientation.
*Also available in 16-pin flatpack. Connections identical to DIPs.

## LOGIC SYMBOL



## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is
formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valld Combinations |  |
| :--- | :--- |
| AM27S18/19 | PC, PCB, |
| AM27S18A/19A |  |
| AM27S19SA | FC, FCB, |
| AM27LS18/19 | LC, LCB |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

$\mathbf{A}_{0}-\mathbf{A}_{4}$ Address Inputs
The 5 -bit field presented at the address inputs selects one of 32 memory locations to be read from.
$Q_{0}-Q_{7}$ Data Output Port
The outputs whose state represents the data read from the selected memory locations
$\overline{\mathbf{G}}$ Output Enable
Provides direct control of the Q output three-state buffers. Outputs disabled forces all open-collector outputs to an

OFF state and all three-state outputs to a floating or highimpedance state.

$$
\begin{aligned}
& \text { Enable }=\bar{G} \\
& \text { Disable }=\mathbf{G}
\end{aligned}
$$

Vcc Device Power Supply PIn
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

The Am27S18 and Am27Si9 PROMs may be used as code converters. Examples include conversion of hexadecimal, octal of BCD to seven segment display drive format. In many code conversion applications an extra PROM address input is available and may be used as a polarity control, blanking
control or code selector input. The use of a single Am27S18 or Am27S19 to convert the outputs of a binary counter to either excess three or gray code format is illustrated below. In this case both codes are generated in true and complemented form simultaneously.

TRUTH TABLE


## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)......... -0.5 to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Voltage Applied to Outputs
During Programming 21 V
Output Current into Outputs During
Programming (Max. Duration of 1 sec.)
.......... 250 mA
DC Input Voltage -0.5 V to 5.5 V
DC Input Current .................................. - 30 to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature .................................... 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage ......................... +4.75 V to +5.25 V
Military (M) Devices*
Temperature .................................. -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage............................. +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Military products $100 \%$ tested at $-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$ and $125^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH (Note 1) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n ., I_{O H}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 2.4 |  | Volts |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\text { Min., } \mathrm{IOL}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  | 0.45 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 2) |  |  | 2.0 |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 2) |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current |  |  |  |  | -0.250 | mA |
| IIH | Input HIGH Current | $V_{C C}=M_{\text {Max }}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| Isc (Note 1) | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 3) |  |  | -20 | -90 | mA |
| Icc | Power Supply Current | All inputs $=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  | 27 c Devices |  | 115 80 | mA |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min., $I_{\mathbb{N}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & V G=2.4 \mathrm{~V} \end{aligned}$ | Note 1 | $V_{O}=V_{C C}$ $V_{O}=0.4 \mathrm{~V}$ |  | 40 -40 | $\mu \mathrm{A}$ |

Notes: 1. This applies to three-state devices only.
2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
*See the last page of this spec for Group A Subgroup Testing information.

## Capacitance

| Parameter <br> Symbol | Parameter <br> Description | Test Conditions | Typ. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.00 \mathrm{~V} ., \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |
| $\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\mathrm{OUT}}=2.0 \mathrm{~V} . @ \mathrm{f}=1 \mathrm{MHz}$ | 4 | p |  |  |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | pF |  |  |

Note: These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING TEST CIRCUITS


KEY TO SWITCHING WAVEFORMS

| waveform | inputs | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROMHTOL | WILL BE CHANGING FROMHTOL |
| $\sqrt{1717}$ | MAY CHANGE FROML TOH | WILL $B E$ Changing from L TOH |
|  | DON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | does not APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

A. Output Load for all tests except
B. Output Load for TGVQZ TGVQZ

Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to $\mathrm{Hi}-\mathrm{Z}$ and $\mathrm{Hi}-\mathrm{Z}$ to Output Data HIGH tests.
$S_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Version | COM'L |  | MIL |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time | SA |  | 15 |  | 20 | ns |
|  |  |  | A |  | 25 |  | 35 |  |
|  |  |  | STD |  | 40 |  | 50 |  |
|  |  |  | LS |  | 55 |  | 70 |  |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z | SA |  | 13 |  | 20 | ns |
|  |  |  | A |  | 20 |  | 25 |  |
|  |  |  | STD |  | 25 |  | 30 |  |
|  |  |  | LS |  | 40 |  | 50 |  |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid | SA |  | 13 |  | 20 | ns |
|  |  |  | A |  | 20 |  | 25 |  |
|  |  |  | STD |  | 25 |  | 30 |  |
|  |  |  | LS |  | 40 |  | 50 |  |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.
*See the last page of this spec for Group A Subgroup Testing information.


DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TGVQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
|  | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S180/27S181/PS181 Am27S280/27S281/PS281 

8,192-Bit (1024 x 8) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- Fast access time allows high system speed
- $50 \%$ power savings on deselected parts - enhances reliability through total system heat reduction
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- Rapid recovery from power-down state provides minimum delay


## GENERAL DESCRIPTION

The Am27S180/27S181 ( 1024 words by 8 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).
This device is available in both open-collector (Am27S180) and three-state (Am27S181) output versions. These outputs are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code con-
version, or logic replacement. Easy word-depth expansion is facilitated by both active LOW ( $\overline{G_{1}}$ and $\overline{G_{2}}$ ) and active HIGH ( $G_{3}$ and $G_{4}$ ) output enables.

This device is also available in a 300 -mil. lateral-center DIP (Am27S280/27S281), as well as a power-switched threestate version (Am27PS181/27PS281).

BLOCK DIAGRAM

*E nomenclature applies to the power-switched versions only (Am27PSXX).

## PRODUCT SELECTOR GUIDE

| Open-Collector <br> Part Number | Am27S180A, <br> Am27S280A |  | Am27S180, <br> Am27S280 |  | - |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Three-State <br> Part Number | Am27S181A, <br> Am27S281A |  | Am27S181, <br> Am27S281 |  | Am27PS181A, <br> Am27PS281A |  | Am27PS181 <br> Am27PS281 |  |
| Address Access <br> Time | 35 ns | 50 ns | 60 ns | 80 ns | 50 ns | 65 ns | 65 ns | 75 ns |
| Operating <br> Range | C | M | C | M | C | M | C | M |


| $\frac{\text { Publication \# }}{03182}$ | $\frac{\text { Rev. }}{\mathrm{C}}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :--- | :--- |
| Issue Date: May |  |  |

Top View

*Also offered in a 300 -mil DIP and a 24 -pin Flatpack.
Connections are identical to those listed here for the $600-\mathrm{mil}$ DIP.

Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS000191
*E nomenclature applies to AM27PS-power switched versions only.

## ORDERING .INFORMATION (Cont'd.)

## Am27S180/27S181/27PS181

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optlonal Processing F. Alternate Packaging Option
AM27S180
A. DEVICE NUMBER/DESCRIPTION
$1024 \times 8$ Bipolar PROMs ( 600 mil )
Am27S180 $=$ Open-Collector PROM
Am27S181 = Three-State PROM
Am27PS181 = Power-Switched, Three-State PROM

| Valid Combinations |  |
| :---: | :---: |
| AM27S180 | $\begin{aligned} & \text { PC, PCB, DC, } \\ & \text { DCB, LCB, LC-S } \\ & \text { LCB-S } \end{aligned}$ |
| AM27S180A |  |
| AM27S181 |  |
| AM27S181A |  |
| AM27PS181 |  |
| Am27PS181A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| AM27S180 |  |
| AM27S180A |  |
| AM27S181 |  |
| AM27S181A | /BJA, /BKA, |
| AM27PS181 |  |
| AM27PS181A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ORDERING INFORMATION

## Am27S280/27S281/27PS281

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optlonal Processing
F. Alternate Packaging Option
A. DEVICE NUMBER/DESCRIPTION
$1024 \times 8$ Bipolar PROMs ( 300 mil)
Am27S280 = Open-Collector PROM
Am27S281 $=$ Three-State PROM
Am27PS281 = Power-Switched, Three-State PROM

| Valld Combinations |  |
| :---: | :---: |
| AM27S280 | $\begin{aligned} & \text { PC, PCB, DC, } \\ & \mathrm{DCB}, \\ & \text { LC, LCB, } \\ & \text { LC-S. LCB-S } \end{aligned}$ |
| AM27S280A |  |
| AM27S281 |  |
| AM27S281A |  |
| AM27PS281 |  |
| Am27PS281A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| AM27S280 |  |
| AM27S280A |  |
| AM27S281 |  |
| AM27S281A | /BLA |
| AM27PS281 |  |
| AM27PS281A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

## Notes on Power Switching

The Am27PS181 and Am27PS281 are power switched devices. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, ICC is reduced to less than half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

1. When the Am27PS181 and Am27PS281 are selected, a current surge is placed on the $\mathrm{V}_{\mathrm{CC}}$ supply due to the powerup feature. In order to minimize the effects of this current transient, it is recommended that a $0.1 \mu \mathrm{f}$ ceramic capacitor be connected from pin 24 to pin 12 at each device. (See Figure 1.)
2. Address access time (TAVQV) can be optimized if a chip enable setup time (TEVAV) of greater than 25 ns is observed. Negative setup times on chip enable (TEVAV $<0$ ) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B.)

| orage Temperature ........................ 65 to $+150^{\circ}$mbient Temperature withPower Applied............................ -55 to $+125^{\circ}$pply Voltage.....................-0.5 V to +7.0Voltage Applied to Outputs(Except During Programming)......-0.5 V to +V CC MaxVoltage Applied to OutputsDuring Programming ................................ 21 |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\text { Min., } \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 2.4 |  |  | Volts |
| Vol | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \mathrm{IOL}_{2}=16 \mathrm{~mA} \\ & V_{I N}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  |  |  |  | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 3) |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 3) |  |  |  |  | 0.8 | Volts |
| I/L | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  |  | -0.250 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }}$, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| Isc | Output ShortCircuit Current | $\begin{aligned} & V_{C C}=\text { Max., } V_{\text {OUT }}=0.0 \mathrm{~V} \\ & \text { (Note 1) } \end{aligned}$ |  | COM'L | -20 |  | -90 | mA |
|  |  |  |  | MIL | -15 |  | -90 |  |
| Icc | Power Supply Current | All Inputs = GND |  |  |  |  | 185 | mA |
| ICCD | Power-Down Supply Current | $E_{1}=2.7 \mathrm{~V}$ | All other inputs $=$ GND |  |  |  | 80 |  |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\text {I }} \mathrm{N}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} V_{C C} & =\mathrm{Max} . \\ V_{G_{1}} & =2.4 \mathrm{~V} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 2) |  |  |  | 4.0 |  | pF |
| Cout | Output Capacitance | $V_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 2) |  |  |  | 8.0 |  |  |

Notes: 1. Not more than one output should be shorted at a time. Duration of the short-circuit test should not be more than one second.
2. These parameters are not $100 \%$ tested, but are periodically sampled.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
*See the last page of this spec for Group A Subgroup Testing information.

## TYPICAL DC and AC CHARACTERISTICS

Typical Ivcc Current Surge without $0.1 \mu \mathrm{~F}$ (Ivcc is Current Supplied by Vcc Power Supply)

Typical Ivcc Current Surge with $0.1 \mu \mathrm{~F}$ (lvcc is Current Supplied by Vcc Power Supply)


Figure 1. Icc Current


Figure 2A. TAVQV versus TEVAV


Figure 2B. TEVQV versus TAVEV


Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and $\mathrm{Hi}-\mathrm{Z}$ to Output Data HIGH tests. $\mathrm{S}_{1}$ is closed for all other Switching tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Version | Am27S <br> Version |  | Am27PS Version |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COM'L | MIL | COM'L | MIL |  |
|  |  |  |  | Max. | Max. | Max. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time | A | 35 | 50 | 50 | 65 | ns |
|  |  |  | STD | 60 | 80 | 65 | 75 |  |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z | A | 25 | 30 | 25 | 30 | ns |
|  | TEVQZ |  | STD | 40 | 50 | 35 | 45 |  |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid | A | 25 | 30 | 65 | 75 | ns |
|  | tevav |  | STD | 40 | 50 | 80 | 90 |  |
| 4 | TAVQV1 | Power-Switched Address Valid to Output Valid Access Time (Am27PS Versions only) | A |  |  | 65 | 75 | ns |
|  |  |  | STD |  |  | 80 | 90 |  |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in Diagram 1.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in Diagram 2.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORM



WF021681

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CCD}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TGVQZ | $9,10,11$ |
| 2 | TEVQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
| 3 | TEVQV | $9,10,11$ |
| 4 | TAVQV1* | $9,10,11$ |
| 5 | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.
*Power-switched versions only (Am27PSXXX)

# Am27S184/185/PS185 

## 8,192-Bit (2048 x 4) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- Ultra-fast access time "A" version (35 ns Max.) - Fast access time Standard version ( $50 \mathrm{~ns} \mathrm{Max)}. \mathrm{-} \mathrm{allow}$ tremendous system speed improvements
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Member of generic PROM series utilizing standard programming algorithm


## GENERAL DESCRIPTION

The Am27S184/185 (2048-words by 4-bits) is a Schottky TTL Programable Read-Only Memory (PROM).
This device is available in both open-collector (Am27S184) and three-state (Am27S185) output versions. These outputs are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of
microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy-word depth expansion is facilitated by an active L.OW (G) output enable.
This device is also offered in a low-power, three-state version, the Am27LS185, as well as a power-switched three-state version.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Open-Collector <br> Part Number | 27S184A |  | 27 S 184 |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Three-State <br> Part Number | 27S185A |  | 27 S 185 |  | 27 LS 185 |  | 27PS185 |  |
| Address Access <br> Time | 35 ns | 45 ns | 50 ns | 55 ns | 60 ns | 65 ns | 50 ns | 55 ns |
| Operating <br> Range | C | M | C | M | C | M | C | M |


*E nomenclature applies only to Am27PS power-switched versions.

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
F. Alternate Packaging Option

AM27S185

A. DEVICE NUMBER/DESCRIPTION

Am27S184/185/PS185
8,192-Bit (2,048 x4) Bipolar PROM
Am27S184 = Open-Collector Version
Am27S185 = Three-State Version
Am27PS185 = Power-Switched Version
Am27LS185 = Low-Power Version

| Valid Combinations |  |
| :---: | :---: |
| AM27S184 | PC, PCB, DC DCB, FC, FCB, LC, LCB, LC-S, LCB-S |
| AM27S184A |  |
| AM27S185 |  |
| AM27S185A |  |
| AM27PS185 | PC, PCB, DC, DCB, LC, LCB, LC-S, LCB-S |
| AM27LS185 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:
A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| AM27S184 |  |
| AM27S184A |  |
| AM27S185 |  |
| AM27S185A | /BVA, /BYC, |
| AM27PS185 |  |
| AM27LS185 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$A_{0}-A_{10}$ Address Inputs
The 11-bit field presented at the address inputs selects one of 2,048 memory locations to be read from.

## $\mathbf{Q}_{0}-\mathbf{Q}_{3}$ Data Output Port

The outputs whose state represents the data read from the selected memory locations.

## $\overline{\mathbf{G}} / \bar{E}$ * Output Enable

Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an OFF state
and all three-state outputs to a floating or high-impedance state.

> Enable $=\bar{G} / E^{*}$
> Disable $=\mathbf{G} / E^{*}$

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

## Power Switching

The Am27PS185 is a power switched device. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, ICC is reduced to half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

1. When the Am27PS185 is selected by a low level on CS, a current surge is placed on the $\mathrm{V}_{\mathrm{CC}}$ supply due to the powerup feature. In order to minimize the effects of this current transient, it is recommended that a $0.1 \mu \mathrm{f}$ ceramic capacitor be connected from pin 18 to pin 9 at each device. (See Figure 1.)
2. Address access time (TAVQV1) can be optimized if a chip enable set-up time (TEVAV) of greater than 25 ns is observed. Negative set-up times on chip enable (TE$\mathrm{VAV}=\mathrm{t} \mid 0$ ) should be avoided. (For typical and worse case characteristics see Figures 2A and 2B.)
*E Nomenclature applies only to Am27PS power-switched versions.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied .-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ 0.5 V to +7.0 V

DC Voltage Applied to Outputs (Except During Programming) .......-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max. DC Voltage Applied to Outputs During Programming $\qquad$ 21 V Output Current into Outputs During Programming (Max. Duration of 1 sec ) $\qquad$ 250 mA
DC Input Voltage -0.5 V to +5.5 V DC Input Current -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

| Commercial (C) Devices |  |
| :---: | :---: |
|  |  |
| Supply Voltage ....................... +4.75 V to +5.25 V |  |
|  | Military (M) Devic |
|  | Temperature |
|  | Supply Voltage ......................... +4.5 V to +5 |
| Operating ranges define those limits between which the functionality of the device is guaranteed. |  |
|  | *Military product $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125$ and $-55^{\circ} \mathrm{C}$. |

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ (Note 1) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{\text {IL }} \end{aligned}$ |  | 2.4 |  |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Minin}^{\prime}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 2) |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 2) |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  | -0.250 | mA |
| 1 H | Input HIGH Current | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{\mathbb{N}}=\mathrm{V}_{\text {CC }}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| Isc (Note 1) | Output Short Circuit Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\text {OUT }}=0.0 \mathrm{~V} \text { (Note 3) } \end{aligned}$ | STD, LS devices | -20 |  | -90 | mA |
|  |  |  | PS devices | -15 |  | -90 |  |
| Icc | Power Supply Current | $\begin{aligned} & \text { All inputs }=\text { GND } \\ & V_{C C}=\text { Max. } \end{aligned}$ | STD, PS devices |  |  | 150 | mA |
|  |  |  | LS devices |  |  | 125 |  |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{G}=2.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 4) |  |  | 5.0 |  | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ @ $\mathrm{f}=1 \mathrm{MHz}$ (Note 4) |  |  | 8.0 |  |  |

Notes: 1. This applies to three-state devices only.
2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.
4. These parameters are not $100 \%$ tested, but are periodically sampled.
*See the last page of this spec for Group A Subgroup Testing information.

## TYPICAL DC and AC CHARACTERISTICS

Typical Ivcc Current Surge without $0.1 \mu \mathrm{~F}$ (Ivcc is Current Supplied by Vcc Power Supply)


Typical Ivcc Current Surge without $0.1 \mu \mathrm{~F}$ (lvcc is Current Supplied by VCc Power Supply)


Figure 1. Icc Current


Figure 2A. TAVQV vs TEVAV (Am27PS191/291)


Figure 2B. TEVQV vs TAVEV

SWITCHING TEST CIRCUIT


TC000171
Notes: 1. TAVQV is tested with switch $S_{1}$ closed and $C_{L}=50 \mathrm{pF}$.
2. For open-collector outputs, TGVQZ and TGVQV are tested with $\mathrm{S}_{1}$ closed to the 1.5 V output level. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.
3. For three-state outputs, TGVQZ is tested with $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ to the 1.5 V level: $\mathrm{S}_{1}$ is open for high-impedance to HIGH tests and closed for high-impedance to LOW tests. TGVQV is tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$. HIGH to high-impedance tests are made to an output steady state HIGH voltage -0.5 V with $\mathrm{S}_{1}$ open; LOW to high-impedance tests are made to the steady state LOW +0.5 V level with $\mathrm{S}_{1}$ closed.

KEY TO SWITCHING WAVEFORMS


KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Version | 275 Version |  |  |  | 27PS Version |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time | A |  | 35 |  | 45 |  |  |  |  | ns |
|  |  |  | STD |  | 50 |  | 55 |  | 50 |  | 55 |  |
|  |  |  | LS |  | 60 |  | 65 |  |  |  |  |  |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z | A |  | 25 |  | 30 |  |  |  |  | ns |
|  |  |  | STD |  | 25 |  | 30 |  | 25 |  | 30 |  |
|  |  |  | LS |  | 25 |  | 30 |  |  |  |  |  |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid | A |  | 25 |  | 30 |  |  |  |  | ns |
|  |  |  | STD |  | 25 |  | 30 |  | 60 |  | 65 |  |
|  |  |  | LS |  | 25 |  | 30 |  |  |  |  |  |
| 4 | TAVQV1 | Power Switched Address Valid to Output Valid Access Time (Am27PS Versions only) | A |  |  |  |  |  |  |  |  | ns |
|  |  |  | STD |  |  |  |  |  | 60 |  | 65 |  |

See also Switching Test Circuit.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V . 2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TGVQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
| 4 | TAVQV1 | $9,10,11$ |
| 5 | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S190/27S191/PS191/LS191 Am27S290/27S291/PS291/LS291

## 16,384-Bit (2048×8) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- Fast access time allows high system speed
- $50 \%$ power savings on deselected parts - enhances reliability through total system heat reduction (27PS devices)
- Plug in replacement for industry standard product - no board changes required
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Rapid recovery from power-down state provides minimum delay (27PS devices)


## GENERAL DESCRIPTION

The Am27S190/191 (2048-words by 8-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).
This device is available in both open-ćollector (Am27S190) and three-state (Am27S191) output versions. These outputs are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion
is facilitated by both active LOW $\left(\overline{\mathrm{G}_{1}}\right)$ and active HIGH ( $\mathrm{G}_{2}$ and $G_{3}$ ) output enables.

This device is also available in 300 -mil, lateral center DIP (Am27S290/27S291). Additionally, this device is offered in a low-power, three-state version, the Am27LS191 and Am27LS291, as well as a power-switched, three-state version, the Am27PS191 and Am27PS291.

BLOCK DIAGRAM

*E nomenclature applies to the power-switched versions only (Am27PSXXX).

| PRODUCT SELECTOR GUIDE |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Open-Collector Part Number |  |  | $\begin{aligned} & \mathrm{Am} \\ & \mathrm{Am} \\ & \hline \end{aligned}$ | $90 \mathrm{~A},$ |  |  |  |  |  |  |  |  |
| Three-State Part Number | Am27S191SA, Am27S291SA |  | $\begin{aligned} & \text { Am27S191A, } \\ & \text { Am27S291A } \end{aligned}$ |  | Am27S191, Am27S291 |  | Am27LS191*, Am27LS291* |  | Am27PS191A, Am27PS291A |  | Am27PS191, Am27PS291 |  |
| Address Access Time ( n ) | 20 | 30 | 35 | 50 | 50 | 65 | 35 | 45 | 50 | 65 | 65 | 75 |
| Operating Range | C | M | C | M | C | M | c | M | c | M | C | M |
| *Advance Information applies only to "SA" version. |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | 2-63 |  |  |  | $\begin{aligned} & \text { ication } \\ & \hline 121 \\ & \text { e Date } \end{aligned}$ | $\begin{aligned} & \frac{\operatorname{Rev}}{\mathrm{C}} \\ & \mathrm{c} \end{aligned}$ |  |  |

## CONNECTION DIAGRAMS Top Vlew

## DIP*


*Also offered in a 300 -mil DIP and a 24 -pin
Flatpack. Connections are identical to those
listed here for the $600-\mathrm{mil}$ DIP.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL

*E nomenclature applies to the power-switched versions only (Am27PSXXX).

## ORDERING INFORMATION (Cont'd.)

## (Am27S190/27S191/27PS191/27LS191)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
F. Alternate Packaging Option


| Valid Combinations |  |
| :--- | :--- |
| AM27S190 |  |
| AM27S190A |  |
| AM27S191 |  |
| AM27S191A | PC, PCB, |
| AM27S191SA | DC, DCB, |
| AM27PS191 | LC, LCB, |
| LC-S, LCB-S |  |
| AM27PS191A |  |
| AM27LS191A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

$2048 \times 8$ Bipolar PROMs ( 600 mil)
Am27S190 $=$ Open-Collector PROM
Am27S191 = Three-State PROM
Am27PS191=Power-Switched, Three-State PROM
Am27LS191 = Low-Power, Three-State PROM

| Valld Combinations |  |
| :--- | :--- |
| AM27S190 |  |
| AM27S190A |  |
| AM27S191 |  |
| AM27S191A |  |
| AM27S191SA |  |
| AM27PS191 | /BJA, /BKA, $/ B 3 C$ |
| AM27PS191A |  |
| AM27LS191A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ORDERING INFORMATION

## (Am27S290/27S291/27PS291/27LS291)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

```
AM27S290
```



```
E. OPTIONAL PROCESSING Blank = Standard processing \(B=\) Burn-in
D. TEMPERATURE RANGE
\(\mathrm{C}=\) Commercial ( 0 to \(+75^{\circ} \mathrm{C}\) )
C. PACKAGE TYPE
P = 24-Pin Slim Plastic DIP (PD3024)
\(\mathrm{D}=24\)-Pin Slim Ceramic DIP (CD3024)
B. SPEED OPTION
See Product Selector Guide
```

A. DEVICE NUMBER/DESCRIPTION
$2048 \times 8$ Bipolar PROMs ( 300 mil)
Am27S290 $=$ Open-Collector PROM
Am27S291 = Three-State PROM
Am27PS291 = Power-Switched, Three-State PROM
Am27LS291 = Low-Power, Three-State PROM

| Valid Combinations |  |
| :---: | :---: |
| AM27S290 | $\mathrm{PC}, \mathrm{PCB}$, DC, DCB |
| AM27S290A |  |
| AM27S291 |  |
| AM27S291A |  |
| AM27S291SA |  |
| AM27PS291 |  |
| AM27PS291A |  |
| AM27LS291A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish
AM27S291
. DEVICE NUMBER/DESCRIPTION
$2048 \times 8$ Bipolar PROMs ( 300 mil )
Am27S290 = Open-Collector PROM
Am27S291 $=$ Three-State PROM
Am27PS291=Power-Switched, Three-State PROM
Am27L.S291 = Low-Power, Three-State PROM

| Valid Combinations |  |
| :---: | :---: |
| AM27S290 | /BLA |
| AM27S290A |  |
| AM27S291 |  |
| AM27S291A |  |
| AM27S291SA |  |
| AM27PS291 |  |
| AM27PS291A |  |
| AM27LS291A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## $A_{0}-A_{10}$ Address Inputs

The 11-bit field presented at the address inputs selects one of 2048 memory locations to be read from.
$Q_{0}-Q_{7}$ Data Output Port
The outputs whose state represents the data read from the selected memory locations.
$\overline{\mathbf{G}_{1}}, \mathbf{G}_{2}, \mathbf{G}_{3} \quad$ Output Enable
Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an "OFF" state
and all three-state outputs to a floating or high-impedance state.

$$
\begin{aligned}
\text { Enable } & =\overline{G_{1}} \cdot G_{2} \cdot G_{3} \\
\text { Disable } & =\overline{G_{1}} \cdot G_{2} \cdot G_{3} \\
& =G_{1}+\overline{G_{2}}+\overline{G_{3}}
\end{aligned}
$$

$V_{c c}$ Device Power Supply Pin
The most positive of the logic power supply pins.

## GND Device Power Supply Pin

The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

## Notes on Power Switching

The Am27PS191 and Am27PS291 are power-switched devices. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, ICC is reduced to less than half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

1. When the Am27PS191 and Am27PS291 are selected, a current surge is placed on the $\mathrm{V}_{C C}$ supply due to the powerup feature. In order to minimize the effects of this current transient, it is recommended that a $0.1 \mu \mathrm{f}$ ceramic capacitor be connected from pin 24 to pin 12 at each device. (See Figure 1.)
2. Address access time (TAVQV) can be optimized if a chip enable set-up time (TEVAV) of greater than 25 ns is observed. Negative set-up times on chip enable (TEVAV <0) should be avoided. (For typical and worse case characteristics, see Figures 2 A and 2 B .)


## OPERATING RANGES

```
Commercial (C) Devices
    Temperature, \(T_{A}\)
        0 to \(+70^{\circ} \mathrm{C}\)
    Supply Voltage
                +4.75 V to +5.25 V
Military (M) Devices*
    Temperature, \(\mathrm{T}_{\mathrm{C}}\)
                                    .-55 to \(+125^{\circ} \mathrm{C}\)
    Supply Voltage
                            +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, 125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).
```


## DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ (Note 1) | Output HIGH Voltage | $\begin{array}{\|l} V_{\mathrm{CC}}=\text { Min., } \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \end{array}$ |  | 2.4 |  |  | Volts |
| VoL | $\begin{array}{\|l\|} \hline \text { Output LOW } \\ \text { Voltage } \end{array}$ | $\begin{aligned} & V_{C C}=\text { Min., } \mathrm{IOL}_{2}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.50 | Volts |
| $\mathrm{V}_{1}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 3) |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{l}}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 3) |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  | -0.250 | mA |
| IH | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\begin{aligned} & \mathrm{V}_{\text {cc }}=\text { Max., } \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V} \\ & \text { (Note 1) } \end{aligned}$ | COM'L | -20 |  | -90 | mA |
|  |  |  | MIL | -15 |  | -90 |  |
| Icc | Power Supply Current | All inputs $=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}=$ Max. | 27 S Devices |  |  | 185 | mA |
|  |  |  | 27LS Devices |  |  | 90 |  |
| $\begin{aligned} & \text { Icco } \\ & \text { (27PS Devices } \\ & \text { Only) } \end{aligned}$ | Power Down Supply Current | All inputs = GND |  |  |  | 80 |  |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {cC }}=$ Min., $\mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| $l_{\text {cex }}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{G_{1}}=2.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{cc}}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ @ $1 \times 1 \mathrm{MHz}$ (Note 2) |  |  | 4.0 |  | pF |
| Cout | Output Capacitance | Vout $=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 2) |  |  | 8.0 |  |  |

Notes: 1. Not more than one output should be shorted at a time. Duration of the short-circuit test should not be more than one second.
2. These parameters are not $100 \%$ tested, but are periodically sampled.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
*See the last page of this spec for Group A Subgroup Testing information.

TYPICAL DC and AC OPERATING CHARACTERISTICS

Typical Ivcc Current Surge without $0.1 \mu \mathrm{~F}$ (Ivcc is Current Supplied by Vcc Power Supply)


Typical Ivcc Current Surge without $0.1 \mu \mathrm{~F}$ (Ivcc is Current Supplied by Vcc Power Supply)


OP001231

Figure 1. Icc Current


Figure 2A. TAVQV vs TEVAV (Am27PS191/291)


Figure 2B. TEVQV vs TAVEV

SWITCHING TEST CIRCUIT


## KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE <br> STEADY |
|  | may change FROMH TOL | WILL BE CHANGING FROM H TOL |
|  | MAY CHANGE FROML TOH | WILL BE CHANGING FROML TOH |
| xywn | DON'T CARE: ANY CHANGE PERMITTED | CHANGING; STATE UNKNOWN |
|  | DOESNOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Version | Am27S Version |  | Am27PS Version |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COM'L | MIL | COM'L | MIL |  |
|  |  |  |  | Max. | Max. | Max. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time | SA* | 20 | 30 |  |  | ns |
|  |  |  | A | 35 | 50 | 50 | 65 |  |
|  |  |  | STD | 50 | 65 | 65 | 75 |  |
|  |  |  | LS | 35 | 45 |  |  |  |
| 2 | TGVQZ <br> TEVQZ | Delay from Output Enable Valid to Output Hi-Z | SA* | 15 | 20 |  |  | ns |
|  |  |  | A | 25 | 30 | 25 | 30 |  |
|  |  |  | STD | 25 | 30 | 35 | 45 |  |
|  |  |  | LS | 20 | 25 |  |  |  |
| 3 | TGVQV TEVQV | Delay from Output Enable Valid to Output Valid | SA* | 15 | 20 |  |  | ns |
|  |  |  | A | 25 | 30 | 65 | 75 |  |
|  |  |  | STD | 25 | 30 | 80 | 90 |  |
|  |  |  | LS | 20 | 25 |  |  |  |
| 4 | TAVQV1 | Power-Switched Address Valid to Output Valid Access Time (Am27PS Versions only) | A |  |  | 65 | 75 | ns |
|  |  |  | STD |  |  | 80 | 90 |  |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V .
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels.
3. TAVQV is tested with switch $S_{1}$ closed and $C_{L}=50 \mathrm{pF}$.
4. TGVQV is tested with $C_{L}=50 \mathrm{pF}$ to the 1.5 V level; $\mathrm{S}_{1}$ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. TGVQZ is tested with $C_{L}=5 \mathrm{pF}$. HIGH to high impedance tests are made with $\mathrm{S}_{1}$ open to an output voltage of steady state HIGH -0.5 V with $\mathrm{S}_{1}$ open; LOW-to-high impedance tests are made to the steady state LOW +0.5 V level with $\mathrm{S}_{1}$ closed.

SWITCHING WAVEFORMS

*See the last page of this spec for Group A Subgroup Testing information.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ | $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ | $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ | $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ | ICEX | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ | $\mathrm{ICCD}^{*}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TGVQZ | $9,10,11$ |
| 2 | TEVQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
| 3 | TEVQV | $9,10,11$ |
| 4 | TAVQV1* | $9,10,11$ |
| $\cdot$ | Functional <br> Tests | 7,8 |

*Power-switched versions only (Am27PSXXX).

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S20/21

1,024-Bit (256 x 4) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- High speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S20/21 (256 words by 4-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S20) and three-state (Am27S21) output versions. These outputs
are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code version, or logic replacement. Easy word-depth expansion is facilitated by active LOW ( $\overline{G_{1}}$ and $\overline{G_{2}}$ ) output enables.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Open-Collector <br> Part Number | 27S20A |  | 27 S 20 |  |
| :--- | :---: | :---: | :---: | :---: |
| Three-State <br> Part Number | 27 S 21 A |  | $27 \mathrm{S21}$ |  |
| Address Access <br> Time | 30 ns | 40 ns | 45 ns | 60 ns |
| Operating <br> Range | C | M | C | M |

## CONNECTION DIAGRAMS <br> Top View

DIPs*

*Also available in 16-Pin Flatpack. Connections identical to DIPs.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valld Combinations |  |
| :--- | :--- |
| AM27S20 |  |
| AM27S20A |  |
| AM27S21 | DC, DCB, |
| AM27S21A | CC, LCB, |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION Am27S20/21
1,024-Bit (256x4) Bipolar PROM
Am27S20 = Open-Collector
Am27S21 $=$ Three-State

| Valid Combinations |  |
| :--- | :--- |
| AM27S20 |  |
| AM27S20A | /BEA, /BFA |
| AM27S21 |  |
| AM2C |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.
$\mathrm{A}_{0}-\mathrm{A}_{7}$ Address Inputs (Inputs)
The 8-bit field presented at the address inputs selects one of 256 memory locations to be read from.
$\mathbf{Q}_{0}-\mathbf{Q}_{3} \quad$ Data Output Port (Outputs)
The output whose state represents the data read from the selected memory locations.

## $\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{\mathbf{2}}}$ Output Enable

Provides direct control of the Q output buffers. Outputs disabled force all open-collector outputs to an OFF state
and all three-state outputs to a floating or high-impedance state.

$$
\begin{aligned}
\text { Enable } & =\overline{G_{1}} \cdot \overline{G_{2}} \\
\text { Disable } & =\overline{G_{1}} \cdot \overline{G_{2}} \\
& =G_{1}+G_{2}
\end{aligned}
$$

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.

## GND Device Power Supply Pin

The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

## Applying The Am27S20 and Am27S21

Typical application of the Am27S20 and Am27S21 is shown below. The Am27S20 and the Am27S21 are employed as mapping ROMs in a microprogram computer control unit. The eight-bit macroinstruction from main memory is brought into the $A_{0}-A_{7}$ inputs of the mapping ROM array. The instruction is mapped into a 12-bit address space with each PROM output
supplying 4 bits. The 12 bits of address are then supplied to the 'D' inputs of the Am2910 as a possible next address source for microprogram memory. The $\overline{\text { MAP }}$ output of the Am2910 is connected to the $\bar{G}_{1}$ input of the Am27S20/21 such that when the $\overline{G_{1}}$ input is HIGH, the outputs of the PROMs are either HIGH in the case of the Am27S20 or in the three-state mode in the case of the Am27S21. In both cases the $\bar{G}_{2}$ input is grounded; thus data from other sources are free to drive the D inputs of the Am2910 when MAP is HIGH.


AF000231
Figure 1. Microprogramming Instruction Mapping

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$
Ambient Temperature with
Power Applied................................... -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming).......-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Voltage Applied to Outputs
During Programming $\qquad$
Output Current into Outputs During Programming (Max. Duration of 1 sec ) $\qquad$
DC Input Voltage................................-0.5 V to +5.5 V
DC Input Current ............................ -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES



Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military products $100 \%$ tested at $-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$, and $125^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH (Note 1) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n ., \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 2.4 |  | Volts |
| VOL | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  | 0.45 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 2) |  |  | 2.0 |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 2) |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  | -0.250 | mA |
| $\mathrm{IIH}_{\mathrm{H}}$ | Input HIGH Current | $V_{C C}=$ Max., $V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| ISC (Note 1) | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 3) |  |  | -20 | -90 | mA |
| ICC | Power Supply Current | $\begin{aligned} & \text { All inputs = GND, } \\ & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ |  |  | 130 | mA |  |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min., $\mathrm{l}_{\mathrm{N}}=\mathbf{- 1 8} \mathrm{mA}$ |  |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{G_{1}}=2.4 \mathrm{~V} \end{aligned}$ | (Note 1) | $V_{O}=V_{C C}$ $V_{O}=0.4 \mathrm{~V}$ |  |  | $\mu \mathrm{A}$ |

Notes: 1. This applies to three-state devices only.
2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. These parameters are not $100 \%$ tested, but are periodically sampled.

* See the last page of this spec for Group A Subgroup Testing information.

Capacitance

| Parameter Symbol | Parameter Description | Test Conditions | Typ. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CIN}^{\text {I }}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.00 \mathrm{~V} ., T_{A}=25^{\circ} \mathrm{C} \\ & V_{\text {IN }} / V_{\text {OUT }}=2.0 \mathrm{~V} . @ f=1 \mathrm{MHz} \end{aligned}$ | 4 | pF |
| COUT | Output Capacitance |  | 8 |  |




KS000010
A. Output Load for all tests
B. Output Load for TGVQZ

Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to $\mathrm{Hi}-\mathrm{Z}$ and $\mathrm{Hi}-\mathrm{Z}$ to Output Data HIGH tests. $S_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | "A" Version |  |  |  | Standard Version |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time |  | 30 |  | 40 |  | 45 |  | 60 | ns |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z |  | 20 |  | 25 |  | 20 |  | 30 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid |  | 20 |  | 25 |  | 20 |  | 30 | ns |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.
*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS


## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TGVQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
|  | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S25

## 4096-Bit ( $512 \times 8$ ) Bipolar Registered PROM With Preset and Clear Inputs

## DISTINCTIVE CHARACTERISTICS

- 'SA' version offers ultrafast AC performance (25 ns setup and 12 ns clock-to-output)
- On-chip edge-triggered registers - ideal for pipelined microprogrammed systems
- Versatile synchronous and asynchronous enables for simplified word expansion
- Buffered common Preset (포) and Clear (다) inputs
- Slim, 24-pin, 300-mil lateral center package occupies approximately $1 / 3$ the board space required by standard discrete PROM and register
- Consumes approximately $1 / 2$ the power of separate PROM/register combination for improved system reliability
- Platinum-Silicide fuses guarantee high reliability, fast programming, and exceptionally high programming yields (typ > 98\%)


## GENERAL DESCRIPTION

The Am27S25 ( 512 words by 8 bits) is a fully decoded, Schottky array, TTL Programmable Read-Only Memory (PROM), incorporating D-type master-slave data registers on chip. This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

This device contains an 8 -bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the
requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.

To offer the system designer maximum flexibility, this device contains both asynchronous and synchronous output enables as well as common asynchronous preset and clear register controls.

Upon power-up the outputs ( $\mathrm{Q}_{0}-\mathrm{Q}_{7}$ ) will be in a floating or high-impedance state.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Part Number | Am27S25SA |  | Am27S25A |  | Am27S25 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Address Set-up Time (ns) | 25 | 30 | 30 | 35 | 50 | 55 |
| Clock-to-Ouput Delay (ns) | 12 | 15 | 20 | 25 | 27 | 30 |
| Operating Range | C | M | C | M | C | M |


| $\frac{\text { Publication }}{03300}$ | $\frac{\text { Rev. }}{D}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :---: | :---: |
| Issue Date: May | 1986 |  |





Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS000113

## ORDERING INFORMATION (Cont'd)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
F. Alternate Packaging Option


Am27S25
4096-Bit ( $512 \times 8$ ) Bipolar Registered PROM with Preset and Clear Inputs

| Valld Combinations |  |
| :--- | :--- |
| AM27S25 | DC, DCB, PC, |
| AM27S25A | PCB, LC, LCB, |
| Am27S25SA | LC-S, LCB-S |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

E. LEAD FINISH

A = Hot Solder DIP
C = Gold
D. PACKAGE TYPE
$\mathrm{K}=24$-Pin Rectangular Ceramic Flatpack (CFM024)
$L=24$-Pin (Slim) Ceramic DIP (CD3024)
$\mathrm{U}=32-\mathrm{Pin}$ Rectangular Ceramic Leadless Chip Carrier (CLR032)
$3=28-$ Pin Square Leadless Chip Carrier (CLT028)
C. DEVICE CLASS
/B = Class B
B. SPEED OPTION

See Product Selector Guide

ATS NUMBER/DESCRIPTION
Am27S25
4096-Bit ( $512 \times 8$ ) Bipolar Registered PROM with $\overline{\text { Preset and } \overline{\text { Clear Inputs }} \text { 位 }}$

| Valid Combinations |  |
| :--- | :--- |
| Am27S25 | /BKA, /BLA, |
| Am27S25A | /BUC, /B3C |
| Am27S25SA |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\mathbf{A}_{0}-\mathbf{A}_{8}$ Address (inputs)
The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.

## K Clock

CP is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-to-HIGH transition of CP.

## $\mathbf{Q}_{0}-\mathbf{Q}_{7}$ Data Port (Outputs, Three-State)

Parallel data output from the pipeline register. The disabled state of these outputs is floating or high-impedance.

## $\overline{\mathbf{G}}$ Asynchronous Output Enable

Provides direct control of the $Q_{n}$ output three-state drivers, independent of CP.
$\overline{G_{s}}$ Synchronous Output Enable
Controls the state of the $Q_{n}$ output three-state drivers, in conjunction with CP. This is useful where more than one
registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

## $\overline{\mathbf{P S}}$ Asynchronous $\overline{\text { Preset }}$

Control pin used to force the state of the output data registers HIGH, independent of CP. This can be used to generate a condition for system interrupt or initialization.

## $\overline{\text { CR }}$ Asynchronous $\overline{\text { Clear }}$

Control pin used to force the state of the output data registers LOW, independent of CP. This can be used to generate a condition for system interrupt or initialization.

## Vcc Power Supply Pin

The most positive of the logic power supply pins.
GND Power Supply Pin
The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

When $V_{C C}$ power is first applied, the synchronous enable ( $\overline{\mathrm{GS}}$ ) flip-flop will be in the set condition causing the outputs ( $Q_{0}-Q_{7}$ ) to be in the OFF or high-impedance state. Reading data is accomplished by first applying the binary word address to the address inputs ( $A_{0}-A_{8}$ ) and a logic LOW to the synchronous enable ( $\mathrm{Gs}_{\mathrm{s}}$ ). During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock (K), data is transferred to the slave flip-flops which drive the output buffers. Provided that the asynchronous enable $(\bar{G})$ is also LOW, stored data will appear on the outputs ( $Q_{0}-Q_{7}$ ). If $\overline{G_{S}}$ is HIGH when the positive clock edge occurs, outputs go to the OFF or high-impedance state regardless of the state of $\bar{G}$. The outputs may be disabled at any time by switching $\bar{G}$ to a HIGH level. Following the positive clock edge the address and synchronous enable inputs are free to
change; changes will not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

The Am27S25 has buffered Asynchronous Preset ( $\overline{\mathrm{PS}}$ ) and Clear ( $\overline{\mathrm{CR}}$ ) inputs. These functions are common to all registers and are useful during power-up timeout sequences. With outputs enabled, the $\overline{\text { PS }}$ input asserted LOW will cause all outputs to be set to a logic 1 (HIGH) state. When the $\overline{\mathrm{CF}}$ input is LOW, the internal flip-flops of the data register are reset and a logic 0 (LOW) will appear on all outputs. These functions will control the state of the data register, independent of all other inputs but exclusive of each other.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..............................-65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming) -0.5 V to $+\mathrm{V}_{\mathrm{Cc}}$ Max.
DC Voltage Applied to Outputs During Programming 21 V
Output Current into Outputs During
Programming (Max. Duration of 1 sec ) :........... 250 mA
DC Input Voltage.................................... 0.5 to +5.5 V
DC Input Current ................................... -30 to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

| Commercial (C) Devices |  |
| :---: | :---: |
|  |  |
| Supply Voltage. | . +4.75 to +5.25 V |
| Military (M) Devices* |  |
| Temperature, $\mathrm{T}_{\mathrm{C}}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage | $\ldots+4.5$ to +5.5 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military products $100 \%$ tested at $-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$, and $125^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathbb{N}}=V_{\mathrm{IH}} \text { or } V_{\mathbb{I L}} \end{aligned}$ |  | 2.4 |  | Volts |
| VoL | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n ., ~ I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 1) |  | 2.0 |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 1) |  |  | 0.8 | Volts |
| ILL | Input LOW Current | $V_{C C}=M_{\text {ax }}, V_{\text {IN }}=0.45 \mathrm{~V}$ |  |  | -0.250 | mA |
| $\mathrm{I}_{\mathbf{I}}$ | Input HIGH Current | $V_{C C}=$ Max., $^{\text {, }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  | 40 | $\mu \mathrm{A}$ |
| Isc | Output Short Circuit Current | $V_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 2) |  | -20 | -90 | mA |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current | All inputs $=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$. |  |  | 185 | mA |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min., $\mathrm{I}^{\mathrm{N}}=\mathbf{= - 1 8} \mathrm{mA}$ |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $V_{C C}=$ Max. $V_{E}=2.4 \mathrm{~V}$ | $V_{O}=V_{C C}$ $V_{O}=0.4 \mathrm{~V}$ |  | 40 -40 | $\mu \mathrm{A}$ |

Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not $100 \%$ tested, but are periodically sampled at initial characterization and at any time the design is modified where capacitance may be affected.
*See the last page of this spec for Group A Subgroup Testing information.

## Capacitance

| Parameter Symbol | Parameter Description | Test Conditions | Typ. | Units |
| :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\begin{aligned} & V_{C C}=5.00 \mathrm{~V} ., T_{A}=25^{\circ} \mathrm{C} \\ & V_{I N} / V_{O U T}=2.0 \mathrm{~V} . @ f=1 \mathrm{MHz} \end{aligned}$ | 5 | pF |
| Cout | Output Capacitance |  | 12 |  |

Note: These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

| WAVEFORM | inPuTs | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
| $10111$ | may Change FROMHTOL | WILL BE CHANGING FROM HTOL |
|  | MAY CHANGE FROMLTOH | WILL $B E$ CHANGING FROML TOH |
| XNXX | DON'TCARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER <br> LINE IS HIGH IMPEDANCE "OFF" STATE |

KS000010
A. Output Load for all tests except TGVQZ and TKHQZ
B. Output Load for TGVQZ and TKHQZ

Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests.
$S_{1}$ is closed for all other $A C$ tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified* (Note 1)

| No. | $\begin{gathered} \text { JEDEC } \\ \text { Parameter } \\ \text { Symbol } \\ \hline \end{gathered}$ | Parameter Description |  | Am27S25SA |  | Am27S25A |  | Am27S25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAV |  | COM'L | 25 |  | 30 |  | 50 |  |  |
| 1 | TAVK | A | MIL | 30 |  | 35 |  | 55 |  | ns |
| 2 | TKHAX | Address to K HIGH Hold Time | COM'L | 0 |  | 0 |  | 0 |  | ns |
| 2 | TKHAX | Address to K HiGH Hold Time | MIL | 0 |  | 0 |  | 0 |  |  |
| 3 | TK | Delay from K HIGH to Output Valid, for | COM'L | 4 | 12 |  | 20 |  | 27 |  |
| 3 | TK | initially active outputs (HIGH or LOW) (Note 3) | MIL | 4 | 15 |  | 25 |  | 30 | ns |
| 4 | TKHKL |  | COM'L | 15 |  | 20 |  | 20 |  | ns |
|  | TKLKH | $K$ Pulse Widh (HIGH or LOW) | MIL | 20 |  | 20 |  | 20 |  |  |
| 5 | TGLQV | Asynchronous Output Enable LOW to | COM'L |  | 20 |  | 25 |  | 35 | ns |
| 5 |  | Output Valid (HIGH or LOW) | MIL |  | 25 |  | 30 |  | 45 | ns |
| 6 | T | Asynchronous Output Enable HIGH to | COM'L |  | 20 |  | 25 |  | 35 | ns |
| 6 | T | Output Hi-Z (See Note 2) | MIL |  | 25 |  | 30 |  | 45 | ns |
| 7 | TGSVKH | GS to K HIGH Setup Time | COM'L | 10 |  | 10 |  | 15 |  | ns |
|  |  |  | MIL | 10 |  | 10 |  | 15 |  |  |
| 8 | TKHGSX | GS to K HIGH Hold Time | COM'L | 0 |  | 5 |  | 5 |  | ns |
| 8 |  |  | MIL | 0 |  | 5 |  | 5 |  | ns |
| 9 | TKHQV2 | Delay from K HIGH to Output Valid, for | COM'L |  | 20 |  | 25 |  | 35 | ns |
|  | TKHV2 | initially Hi-Z outputs | MIL |  | 25 |  | 30 |  | 45 | ns |
| 10 | TKHOZ | Delay from K HIGH to Output Hi-Z | COM'L |  | 20 |  | 25 |  | 35 | ns |
| 10 | TKHQZ | (See Note 2) | MIL |  | 25 |  | 30 |  | 45 | ns |
| 11 | TPSLQV | Delay from PS or $\overline{\mathrm{CR}}$ LOW | COM'L |  | 20 |  | 20 |  | 25 |  |
| 11 | TCRLQV | to Output Valid (HIGH or LOW) | MIL. |  | 25 |  | 25 |  | 30 | ns |
| 12 | TPSHKH | Asynchronous $\overline{\text { PS }}$ or CR | COM'L | 15 |  | 20 |  | 20 |  | ns |
| 12 | TCRHKH | Recovery Time | MIL | 20 |  | 25 |  | 25 |  | ns |
| 13 | TPSLPSH | Asynchronous $\overline{\text { PS }}$ or $\overline{C R}$ | COM'L | 15 |  | 20 |  | 20 |  |  |
| 13 | TCRLCRH | Pulse Width (LOW) | MIL | 20 |  | 25 |  | 25 |  | ns |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A. under Switching Test Circuits.
2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B. under Switching Test Circuits.
3. Minimum delay is guaranteed by design and supported by characterization data.
*See the last page of this spec for group A Subgroup Testing Information.


Diagram A. Using Asynchronous Enable


Diagram B. Using Synchronous Enable


Diagram C. Using Asynchronous PRESET or CLEAR

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | TAVKH | $9,10,11$ |
| 2 | TKHAX | $9,10,11$ |
| 3 | TKHQV1 | $9,10,11$ |
| 4 | TKHKL <br> TKLKH | $9,10,11$ |
| 5 | TGLQV | $9,10,11$ |
| 6 | TGHQZ | $9,10,11$ |
| 7 | TGSVKH | $9,10,11$ |
| 8 | TKHGSX | $9,10,11$ |
| 9 | TKHQV2 | $9,10,11$ |
| 10 | TKHQZ | $9,10,11$ |
| 13 | TPSHKH <br> TCRHKH | $9,10,11$ |
|  | TPSLPSH <br> TCRLCRH | $9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S27

## 4,096-Bit ( $512 \times 8$ ) Bipolar Registered PROM

## DISTINCTIVE CHARACTERISTICS

- On-chip, edge-triggered registers - ideal for pipelined microprogrammed systems
- Versatile synchronous and asynchronous enables for simplified word expansion
- Predetermined OFF outputs on power-up
- Fast 55 ns address setup and 27 ns clock to output times
- Excellent performance over the military range
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)


## GENERAL DESCRIPTION

The Am27S27 ( 512 words by 8 bits) is a fully decoded, Schottky array, TTL-Programmable Read-Only Memory (PROM), incorporating D-type master-slave data registers on chip. This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

This device contains an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored
while other data is being addressed. This meets the requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.

To offer the system designer maximum flexibility, this device contains both asynchronous and synchronous output enables.
Upon power-up the outputs ( $Q_{0}-Q_{7}$ ) will be in a floating or high-impedance state.

## BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

| Part Number | Am27S27 |  |
| :--- | :---: | :---: |
| Address Setup Time | 55 ns | 65 ns |
| Clock-to-Output <br> Delay | 27 ns | 30 ns |
| Operating Range | C | M |



## ORDERING INFORMATION

## APL and CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:

APL Products: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

CPL Products:
A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. CPL Status

APL Products
AM27S27


LEAD FINISH
$A=$ Hot Solder DIP
. PACKAGE TYPE
$\mathrm{K}=24$-Pin Flatpack (CFM024)
C. DEVICE CLASS
$/ B=$ Class B
B. SPEED OPTION

Blank $=65 \mathrm{~ns}$ setup $/ 30$ ns clock-to-output
A. DEVICE NUMBER/DESCRIPTION

Am27S27
4,096-Bit ( $512 \times 8$ ) Bipolar Registered PROM

[^0]
## PIN DESCRIPTION

## $\mathbf{A}_{0}-\mathrm{A}_{8}$ Address Inputs

The 9-bit field presented at the address inputs selects one of the 512 memory locations to be read from.

K Clock
The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-toHIGH transition of K.
$\mathrm{Q}_{0}-\mathrm{Q}_{7}$ Data Output Port
Parailel data output from the pipeline register. The disabled state of these outputs is floating or high impedance.
$\overline{\mathbf{G}} \quad$ Asynchronous Output Enable
Provides direct control of the Q output three-state drivers independent of K .

GS Synchronous Output Enable
Controls the state of the Q output three-state drivers in conjunction with K. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

When $\mathrm{V}_{\mathrm{CC}}$ power is first applied, the synchronous enable ( $\overline{\mathrm{G}}_{\mathrm{S}}$ ) flip-flop will be in the set condition causing the outputs, $Q_{0}-Q_{7}$, to be in the OFF or high-impedance state, eliminating the need for a register clear input. Reading data is accomplished by first applying the binary word address to the address inputs, $A_{0}-A_{8}$, and a logic LOW to the synchronous output enable, $\overline{\mathrm{G}}_{\mathrm{S}}$. During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock, K , data is transferred to the slave flip-flops which drive the output buffers. Providing the asynchronous enable, $\bar{G}$, is
also LOW, stored data will appear on the outputs, $Q_{0}-Q_{7}$. If $\overline{\mathrm{G}}_{\mathrm{S}}$ is HIGH when the positive clock edge occurs, outputs go to the OFF or high-impedance state. The outputs may be disabled at any time by switching $\overline{\mathrm{G}}$ to a HIGH level. Following the positive clock edge, the address and synchronous enable inputs are free to change; changes do not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.
The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ..-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming) -0.5 to $+V_{C C}$ Max.
DC Voltage Applied to Outputs
During Programming
Output Current into Outputs During
Programming (Max Duration of 1 sec ) $\qquad$ 250 mA
DC Input Voltage $\qquad$ $-0.5 \vee$ to +5.5 V DC Input Current -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices

Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
0 to $+75^{\circ} \mathrm{C}$

Supply Voltage
+4.75 V to +5.25 V

Military (M) Devices*

Temperature ( $\mathrm{T}_{\mathrm{C}}$ )
.55 to $+125^{\circ} \mathrm{C}$

Supply Voltage.
+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$, and $125^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Condltions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \mathrm{IOL}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | . | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 3) |  | 2.0 |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 3) |  |  | 0.8 | Volts |
| I/L | Input LOW Current | $V_{C C}=$ Max., $V_{\text {IN }}=0.45 \mathrm{~V}$ |  |  | -0.250 | mA |
| ${ }_{1 / H}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $V_{C C}=M_{\text {ax }}$., $V_{\mathbb{N}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| Isc | Output Short Circuit Current | $\begin{aligned} & V_{C C}=\text { Max., } V_{\text {OUT }}=0.0 \mathrm{~V} \\ & \text { (Note 2) } \end{aligned}$ |  | -20 | -90 | mA |
| lcc | Power Supply Current | All inputs = GND $V_{C C}=$ Max. |  | 185 | mA |  |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min., $\mathrm{l}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & V E=2.4 V \end{aligned}$ | $V_{0}=4.5 \mathrm{~V}$ $V_{0}=0.4 \mathrm{~V}$ | 40 -40 | HA |  |

Notes: 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not $100 \%$ tested, but are periodically sampled.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
*See the last page of this spec for Group A Subgroup Testing information.

| Parameter Symbol | Parameter Description | Test Conditions | Typ. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CIN}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.00 \mathrm{~V}_{.,}, T_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {IN }} / \mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} . @ \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 5 | pF |
| Cout | Output Capacitance |  | 12 |  |

SWITCHING TEST CIRCUITS


KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROM HTOL | WILL BE ChANGING FROM HTOL |
|  | may Change FROMLTOH | WILL BE CHANGING FROML TOH |
| 500x | DON'T CARE; ANY CHANGE PERMITTED | CHANGING: state UNKNOWN |
|  | DOESNOT APPLY | CENTER LINE IS MIGH IMPEDANCE "OFF" STATE |

KS000010
B. Output Load for TGVQZ and

TKHQZ
A. Output Load for all tests except TGVQZand TKHQZ

Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $S_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (see Note 1)*

| No. | Parameter Symbol | Parameter Description | COM'L |  | MIL |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| 1 | TAVKH | Address to K HIGH Setup Time | 55 |  | 65 |  | ns |
| 2 | TKHAX | Address to K HIGH Hold Time | 0 |  | 0 |  | ns |
| 3 | TKHQV1 | Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW) |  | 27 |  | 30 | ns |
| 4 | TKHKL TKLKH | K Pulse Width (HIGH or LOW) | 30 |  | 40 |  | ns |
| 5 | TGLQV | Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) |  | 40 |  | 45 | ns |
| 6 | TGHQZ | Asynchronous Output Enable HIGH to Output High Z (see Notes 2) |  | 30 |  | 40 | ns |
| 7 | TGSVKH | GS to K HIGH Setup Time | 25 |  | 30 |  | ns |
| 8 | TKHGSX | GS to K HIGH Hold Time | 0 |  | 0 |  | ns |
| 9 | TKHQV2 | Delay from K HIGH to Output Valid, for initially Hi-Z outputs |  | 35 |  | 45 | ns |
| 10 | TKHQZ | Delay from K HIGH to Output Hi-Z (see Notes 2) |  | 35 |  | 45 | ns |

See also Switching Test Circuit Diagrams.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A ,
2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 $V$ output levels using the test load in B.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



Diagram A. Using Asynchronous Enable


Diagram B. Using Synchronous Enable

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{L}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{H}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{I}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | TAVKH | $9,10,11$ |
| 2 | TKHAX | $9,10,11$ |
| 3 | TKHQV1 | $9,10,11$ |
| 4 | TKHKL <br> TKLKH | $9,10,11$ |
| 5 | TGLQV | $9,10,11$ |
| 6 | TGHQZ | $9,10,11$ |
| 7 | TGSVKH | $9,10,11$ |
| 8 | TKHGSX | $9,10,11$ |
| 9 | TKHQV2 | $9,10,11$ |
| 10 | TKHQZ | $9,10,11$ |
|  | Functional <br> Tests | 7,8 |

# Am27S28/27S29 

## DISTINCTIVE CHARACTERISTICS

- High Speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S28/29 (512-words by 8-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open collector (Am27S28) and three-state (Am27S29) output versions. These outputs
are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controis, mapping functions, code conversion, or logic replacement. Easy word depth expansion is facilitated by an active LOW (G) output enable.

FUNCTIONAL BLOCK DIAGRAM


BD006182

## PRODUCT SELECTOR GUIDE

| Open Collector <br> Part Number | Am27S28A |  | Am27S28 |  |
| :--- | :---: | :---: | :---: | :---: |
| Three-State <br> Part Number | Am27S29A |  | Am27S29 |  |
| Address Access <br> Time | 35 ns | 45 ns | 55 ns | 70 ns |
| Operating <br> Range | C | M | C | M |


*Also offered in 20-pin Flatpack. Connections are identical to those listed here.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL

$\begin{aligned} & \mathrm{V}_{\mathrm{CC}} /=\text { Power Supply } \\ & \mathrm{GND} /=\text { Ground }\end{aligned}$

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optlonal Processing


| Valld Combinations |  |
| :--- | :--- |
| AM27S28 |  |
| AM27S28A |  |
| AM27S29 | PC, PCB, |
| AM27S29A | LC, DCB |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL. (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:
A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## $\mathbf{A}_{0}-\mathbf{A}_{\mathbf{B}} \quad$ Address (Inputs)

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.
$\mathbf{Q}_{\mathbf{0}}-\mathbf{Q}_{7}$ Data Output Port
The outputs whose state represents the data read from the selected memory locations.

## $\overline{\mathbf{G}}$ Output Enable (Input)

Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an OFF state,
and all three-state outputs to a floating or high-impedance state.

$$
\begin{aligned}
& \text { Enable }=\bar{G} \\
& \text { Disable }=\mathbf{G}
\end{aligned}
$$

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature with
Ambient Temperature with
Power Applied $\qquad$ -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)......-0.5 V to $+\mathrm{V}_{\mathrm{Cc}}$ Max.
DC Voltage Applied to Outputs
During Programming $\qquad$ 21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec ) $\qquad$ 250 mA
DC Input Voltage $\qquad$ -0.5 V to +5.5 V
DC Input Current -30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES*

Commercial (C) Devices
Temperature, $T_{A}$ $\ldots . . . . .0$ to $+75^{\circ} \mathrm{C}$
Supply Voltage
+4.75 V to +5.25 V
Military (M) Devices
Temperature, TC -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage
+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$, and $125^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH (Note 1) | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 2.4 |  |  | Volts |
| VOL | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{IOL}_{1}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  |  | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 2) |  |  | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 2) |  |  |  |  | 0.8 | Volts |
| $1 / 2$ | Input LOW Current | $V_{C C}=M_{\text {Max }} ., V_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  |  | -0.250 | mA |
| ${ }_{1 / H}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 25 | $\mu \mathrm{A}$ |
| IsC (Note 1) | Output Short Circuit Current | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 3) |  |  | -20 |  | -90 | mA |
| Icc | Power Supply Current | All inputs = GND $V_{C C}=$ Max. |  |  |  |  | 160 | mA |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min., $\mathrm{I}^{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{G}=2.4 \mathrm{~V} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | (Note 1) | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  |  | 40 |  |
|  |  |  |  | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{1 \mathrm{~N}}=2.0 \mathrm{~V}$ @ $\mathrm{f}=1 \mathrm{MHz}$ (Note 4) |  |  |  | 4 |  | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 4) |  |  |  | 8 |  |  |

Notes: 1. This applies to three-state devices only.
2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. These parameters are not $100 \%$ tested, but are periodically sampled.
*See the last page of this spec for Group A Subgroup Testing information.


KEY TO SWITCHING WAVEFORMS


KS000010
B. Output Load for TGVQZ
A. Output Load for all A-C tests except TGVQZ

Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests.
$S_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | "A" Version |  |  |  | Standard Version |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z |  | 20 |  | 25 |  | 25 |  | 30 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid |  | 20 |  | 25 |  | 25 |  | 30 | ns |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in Figure 1.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V ouput levels using the test load in Figure 2.

## SWITCHING WAVEFORMS


*See the last page of this spec for Group A Subgroup Testing information.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{ISC}_{\mathrm{SC}}$ | $1,2,3$ |
| ICC | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :--- | :---: |
| TAVQV | $9,10,11$ |
| TGVQZ | $9,10,11$ |
| TGVQV | $9,10,11$ |
| Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S31

(512 x 8) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- High Speed - 35ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S31 ( 512 -words by 8-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in three-state output version compatible with low-power Schottky bus standards capable
of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion; or logic replacement. Easy word-depth expansion is facilitated by both active LOW ( $\bar{G}_{1}$ and $\bar{G}_{2}$ ) and active HIGH ( $\mathrm{G}_{3}$ and $G_{4}$ ) output enables.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Part Number | 27S31A |  | 27S31 |  |
| :--- | :---: | :---: | :---: | :---: |
| Address <br> Access Time | 35 ns | 45 ns | 55 ns | 70 ns |
| Operating <br> Range | C | M | C | M |


*Also available in 24-Pin Flatpack. Connections identical to DIPs.
Note: Pin 1 is marked for orientation.


LS000151
$\mathrm{V}_{\mathrm{CC}} /=$ Power Supply
GND/ = Ground

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
F. Alternate Packaging Option


| Valid Combinations |  |
| :--- | :--- |
| AM27S31 | PC, PCB, DC, |
| AM27S31A | DCB, |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

AM27S31<br><br><br>$A=$ Hot Solder DIP<br>$\mathrm{C}=$ Gold<br>D. PACKAGE TYPE<br>$J=24$-Pin Ceramic DIP (CD 024)<br>$\mathrm{K}=24-$ Pin Ceramic Flatpack (CFM024)<br>$\mathrm{U}=32$-Pin Rectangular Ceramic Leadless Chip<br>Carrier (CLR032) .<br>$3=28-$ Pin Ceramic Leadless Chip Carrier (CLT028)<br>C. DEVICE CLASS<br>$/ B=$ Class B<br>B. SPEED OPTION<br>$A=45 \mathrm{~ns}$<br>Blank $=70 \mathrm{~ns}$<br>. DEVICE NUMBER/DESCRIPTION<br>Am27S31<br>$512 \times 8$ Bipolar PROM

## Valid Combinations

| Valid Combinations |  |
| :--- | :--- |
| AM27S31 | /BJA, /BKA, |
| AM27S31A | /BUC, /B3C |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## $A_{0}-A_{8} \quad$ Address Inputs

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.
$\mathbf{Q}_{0}-\mathbf{Q}_{7}$ Data Output Port
The Outputs whose state represents the data read from the selected memory locations.
$\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{2}}, \mathbf{G}_{3}, \mathbf{G}_{4}$ Output Enable
Provides direct control of the Q-output buffers. Outputs disabled forces all three-state outputs to a floating or highimpedance state.

$$
\begin{aligned}
\text { Enable } & =\overline{G_{1}} \cdot \overline{G_{2}} \cdot G_{3} \cdot G_{4} \\
\text { Disable } & =\overline{\overline{G_{1}} \cdot \overline{G_{2}} \cdot G_{3} \cdot G_{4}} \\
& =G_{1}+G_{2}+\overline{G_{3}}+\overline{G_{4}}
\end{aligned}
$$

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.

## GND Device Power Supply Pin

The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$ Ambient Temperature with

Power Applied .. -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $-0.5 \vee$ to $+7.0 \vee$
DC Voltage Applied to Outputs
(Except During Programming).......-0.5 V to $+\mathrm{V}_{\mathrm{Cc}}$ Max.
DC Voltage Applied to Outputs During Programming $\qquad$ 21 V Output Current into Outputs During Programming (Max Duration of 1 sec ) $\qquad$ 250 mA
DC Input Voltage.............................. -0.5 V to +5.5 V DC Input Current............................. -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature, $T_{A}$ 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage ........................................... 4.75 V to +5.25 V
Military (M) Devices*
Temperature, $\mathrm{T}_{\mathrm{C}} . \ldots \ldots . . . . . . . . . . . . . . . . . . . .-55$ to $+125^{\circ} \mathrm{C}$
Supply Voltage +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military Product $100 \%$ tested at $-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$, and $125^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*


Notes: 1. This applies to three-state devices only.
2. These are absolute voltages with respect to ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. These parameters are not $100 \%$ tested, but are periodically sampled.
*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING TEST CIRCUITS



KEY TO SWITCHING WAVEFORMS


KS000010
B. Output Load for TGVQZ

## except TGVQZ

Notes: 1. All device test loads should be located within 2" of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to $\mathrm{Hi}-\mathrm{Z}$ and $\mathrm{Hi}-\mathrm{Z}$ to Output Data HIGH tests. $S_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | " $\mathrm{A}^{\prime}$ " Version |  |  | Standard Version |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Thiax. | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time |  | 35 | 45 |  | 55 |  | 70 | ns |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z |  | 20 | 25 |  | 25 |  | 30 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid |  | 20 | 25 |  | 25 |  | 30 | ns |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V ouput levels using the test load in B under Switching Test Circuits.
*See the last page of this spec for Group A Subgroup Testing information.


## SUBGROUP A TESTING INFORMATION

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :--- | :---: |
| TAVQV | $9,10,11$ |
| TGVQZ | $9,10,11$ |
| TGVQV | $9,10,11$ |
| Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S32/27S33

4,096-Bit (1024×4) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- High speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S32/27S33 (1024-words by 4-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S32) and three-state (Am27S33) output versions. These outputs are compatible with low-power Schotkky bus standards
capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by active LOW ( $\overline{G_{1}} \& \mathbf{G}_{2}$ ) output enables.

## BLOCK DIAGRAM



## PRODUCT SELECTOR GUIDE

| Open-Collector <br> Part Number | Am27S32A |  | Am27S32 |  |
| :--- | :---: | :---: | :---: | :---: |
| Three-State <br> Part Number | Am27S33A |  | Am27S33 |  |
| Address <br> Access Time | 35 ns | 45 ns | 55 ns | 70 ns |
| Operating <br> Range | C | M | C | M |

## CONNECTION DIAGRAMS

Top View

## DIP*


*Also available in 18-pin Flatpack. Connections are identical to DIPs.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS002500

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


## Valid Combinations

| Valid Combinations |  |
| :---: | :---: |
| AM27S32 | PC, PCB, DC, DCB, FC, FCB, LC, LCB |
| AM27S32A |  |
| AM27S33 |  |
| AM27S33A |  |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


## PIN DESCRIPTION

## $\mathrm{A}_{0}$ - $\mathrm{Ag}_{9}$ Address Inputs

The 10-bit field presented at the address inputs selects one of 1024 memory locations to be read from.
$\mathbf{Q}_{0}-\mathbf{Q}_{3} \quad$ Data Output Port
The outputs whose state represents the data read from the selected memory locations.

## $\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{2}}$ Output Enable

Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an OFF state
and all three-state outputs to a floating or high-impedance state.

$$
\begin{aligned}
\text { Enable } & =\overline{\mathrm{G}_{1}} \cdot \overline{\mathrm{G}_{2}} \\
\text { Disable } & =\overline{\mathrm{G}_{1}} \cdot \overline{\mathrm{G}_{2}} \\
& =\mathrm{G}_{1} \cdot \mathrm{G}_{2}
\end{aligned}
$$

VCC Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage................................... - 0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)....... -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Voltage Applied to Outputs
During Programming
Output Current into Outputs During
Programming (Max Duration of 1 sec ) 250 mA
DC input Voltage............................... 0.5 V to +5.5 V
DC Input Current ............................. -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature, $T_{A}$
0 to $+75^{\circ} \mathrm{C}$
Supply Voltage
+475 V to +5.25 V
Military (M) Devices*
Temperature, TC
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage ............................. +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military Product $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$, and $125^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH (Note 1) | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\text { Min., } \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  |  | 2.4 |  |  | Volts |
| Vol | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{VCC}}=\text { Min., } \mathrm{IOL}_{2}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 0.45 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 2) |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 2) |  |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  |  | -0.250 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 25 | $\mu \mathrm{A}$ |
| Isc (Note 1) | Output ShortCircuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 3) |  |  | -20 |  | -90 | mA |
| Icc | Power Supply Current | $\begin{aligned} & \text { All inputs }=\mathrm{GND}, \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ |  | COM'L |  |  | 140 | mA |
|  |  |  |  | MIL |  |  | 145 |  |
| $V_{1}$ | $\begin{array}{\|l} \hline \text { Input Clamp } \\ \text { Voltage } \\ \hline \end{array}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{l}_{1 \mathrm{~N}}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| Icex | Output Leakage Current | $\begin{aligned} & V_{C C}=\text { Max. }_{\text {I }} \\ & V_{G_{1}}=2.4 \end{aligned}$ |  | $V_{0}=V_{C C}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | (Note 1) | $V_{0}=2.4 \mathrm{~V}$ |  |  | 40 |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{mV}$ |  |  | -40 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 4) |  |  |  | 5 |  | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ f=1 \mathrm{MHz}$ (Note 4) |  |  |  | 8 |  |  |

Notes: 1. This applies to three-state devices only.
2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. These parameters are not $100 \%$ tested, but are periodically sampled.
*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING TEST CIRCUIT


KEY TO SWITCHING WAVEFORM


KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | 'A"' Version |  |  |  | Standard Version |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z |  | 20 |  | 25 |  | 25 |  | 30 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid |  | 20 |  | 25 |  | 25 |  | 30 | ns |

See also Switching Test Circuit.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V . 2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels.
*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS


## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TGVQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
|  | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S35/Am27S37 

## 8,192-Bit ( $1024 \times 8$ ) Bipolar Registered PROM with Programmable INITIALIZE Input

## DISTINCTIVE CHARACTERISTICS

- Slim, 24-pin, 300-mil lateral center package occupies approximately $1 / 3$ the board space required by standard discrete PROM and register
- Consumes approximately $1 / 2$ the power of separate PROM/register combination for improved system reliability
- Versatile programmable asynchronous or synchronous enable for simplified word expansion
- Buffered common INITIALIZE input either asynchronous (Am27S35) or synchronous (Am27S37)
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98\%)

The Am27S35 and the Am27S37 (1024-words by 8-bits) are fully decoded, Schottky array, TTL Programmable Read-Only Memories (PROMs), incorporating D-type mas-ter-slave data registers on chip. These devices have threestate outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

These devices contain an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control
stores where instruction execute and instruction fetch are performed in parallel.
To offer the system designer maximum flexibility, these devices contain both asynchronous ( $\bar{G}$ ) and synchronous ( $\overline{G_{S}}$ ) output enables.
These devices contain a single pin initialize function capable of loading any arbitrary microinstruction for system interrupt or initialization. On the Am27S35 this function operates asynchronously, independent of clock. The Am27S37 provides synchronous operation of this function.
Upon power-up the outputs ( $\mathrm{Q}_{0}-\mathrm{Q}_{7}$ ) will be in a floating or high-impedance state.

BLOCK DIAGRAM


BD006351

## PRODUCT SELECTOR GUIDE

| Part Number Asynchronous Initialize | Am27S35A |  | Am27S35 |  |
| :--- | :---: | :---: | :---: | :---: |
| Part Number Synchronous Initialize | Am27S37A |  | Am27S37 |  |
| Address Setup Time | 35 ns | 40 ns | 40 ns | 45 ns |
| Clock-to-Output Delay | 20 ns | 20 ns | 25 ns | 30 ns |
| Operating Range | C | M | C | M |


| $\frac{\text { Publication_\# }}{03187}$ | $\frac{\text { Revy }}{C}$ | $\frac{\text { Amendment }}{10}$ |
| :---: | :---: | :---: |
| Issue Date: May 1986 |  |  |


*Also available in 24-pin Flatpack.
Connections identical to DIPs.

Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


## ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Package Type
D. Temperature Range
E. Optlonal Processing
F. Alternate Packaging Option

AM27S35

B. SPEED OPTION
$A=35 \mathrm{~ns}$ setup time/20 ns clock-to-output Blank $=40 \mathrm{~ns}$ setup time $/ 25 \mathrm{~ns}$ clock-to-output
A. DEVICE NUMBER/DESCRIPTION

Am27S35/Am27S37
8,192-Bit ( $1024 \times 8$ ) Bipolar Registered PROM with Programmable
INITIALIZE Input
Am27S35 = Asynchronous Initialize
Am27S37 = Synchronous Initialize

| Valld Comblnations |  |
| :---: | :---: |
| AM27S35 | DC, DCB, PC, PCB, LC, LCB, LC-S, LCB-S |
| AM27S35A |  |
| AM27S37 |  |
| AM27S37A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


LEAD FINISH $A=$ Hot Solder DIP $\mathrm{C}=$ Gold
D. PACKAGE TYPE
$\mathrm{L}=24$-Pin Ceramic DIP (CD3024)
$u=32$-Pin Rectangular Ceramic Leadless
Chip Carrier (CLR032)
$3=28$-Pin Ceramic Leadiess Chip
Carrier (CLT028)
$K=24$-Pin Flatpack (CFMO24)
C. DEvice class
$18=$ Class B
B. SPEED OPTION
$\mathrm{A}=40 \mathrm{~ns}$ setup time/25 ns clock-to-output Blank $=45$.ns setup time $/ 30$ ns clock-to-output
A. DEVICE NUMBER/DESCRIPTION

Am27S35/Am27S37
8,192-Bit ( $1024 \times 8$ ) Bipolar Registered PROM with Programmable $\mathbb{N}$ NITIALIZE Input
Am27535 = Asynchronous Initialize
Am27S37 = Synchronous Initialize

| Valld Combinations |  |
| :--- | :--- |
| AM27S35 |  |
| AM27S35A |  |
| AM27S37 |  |
| AM27S37A | /BLA, /BKA |
| IBUC, /B3C |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## $\mathbf{A}_{\mathbf{0}}$ - $\mathbf{A g}_{\mathbf{9}}$ Address Inputs

The 10 -bit field presented at the address inputs selects one of 1024 memory locations to be read from.

## K Clock

The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-toHIGH transition of K.
$\mathbf{Q}_{0}-\mathbf{Q}_{7}$ Data Output Port
Parallel data output from the pipeline register. The disabled state of these outputs is floating or high impedance.
$\overline{\mathbf{G}}$ Asynchronous Output Enable
Provides direct control of the Q-output, three-state drivers independent of K .

## $\overline{G_{S}}$ Synchronous Output Enable

Controls the state of the Q-output, three-state drivers in conjunction with K. This is useful where more than one registered PROM is bussed together for word-depth
expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.
i Asynchronous Initlalize (Am27S35)
Control pin used to initialize the output data registers from a programmable word independent of K . This can be used to generate any arbitrary microinstruction for system interrupt or initialization.
IS Synchronous Initlalize (Am27S37)
Control pin used to initialize the output data registers from a programmable word in conjunction with K. This can be used to generate any arbitrary microinstruction for system interrupt or initialization.
Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

The Am27S35A/35 and Am27S37A/37 are Schottky TTL programmable read only memories (PROMs) incorporating true D-type, master-slave data registers on chip. These devices feature the versatile 1024 -word by 8 -bit organization and are available with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register. The Am27S35A/35 and Am27S37A/37 also offer maximum flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables.

When $\mathrm{V}_{\mathrm{CC}}$ power is first applied, the synchronous enable ( $\overline{\mathrm{G}_{S}}$ ) flip-flop will be in the set condition causing the outputs ( $\mathrm{Q}_{0}-\mathrm{Q}_{7}$ ) to be in the OFF or high-impedance state. Reading data is accomplished by first applying the binary word address to the address inputs ( $A_{0}-A_{9}$ ) and a logic LOW to the synchronous enable ( $G_{\mathrm{S}}$ ). During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock (K), data is transferred to the slave flip-flops which drive the output buffers. Providing the asynchronous enable ( $\bar{G}$ ) is also LOW, stored data will appear on the outputs ( $Q_{0}-Q_{7}$ ). If ( $\overline{G_{S}}$ ) is HIGH when the positive clock edge occurs, outputs go to the OFF or high-impedance state regardless of the value of ( $\overline{\mathrm{G}})$. The outputs may be disabled at any time by switching ( $\overline{\mathrm{G}})$ to a HIGH level. Following the positive clock edge, the address and synchronous enable inputs are free to change; changes will not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next
location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

These devices also contain a built-in initialize function. When activated, the initialize control input (i) causes the contents of an additional (1025th) 8 -bit word to be loaded into the on-chip register. This extra word is user programmable. Since each bit is individually programmable, the initialize function can be used to load any desired combination of HIGHs and LOWs into the register. In the unprogrammed state, activating II will perform a register CLEAR (all outputs LOW). If all bits of the initialize word are programmed, activating I performs a register PRESET (all outputs HIGH).
This ability to tailor the initialize outputs to the system requirements simplifies system design and enhances performance. The initialize function is useful during power-up and timeout sequences. This flexible feature can also facilitate implementation of other sophisticated functions such as a built-in "jump-start" address.
The Am27S35A/35 has an asynchronous initialize input (i). Applying a LOW to the Ii input causes an immediate load of the programmed initialize word into the slave flip-flops of the register independent of all other inputs (including K). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( $\overline{\mathrm{G}}$ ) LOW.

The Am27S37A/37 has a synchronous $\overline{I_{S}}$ input. Applying a LOW to the $\bar{T}_{S}$ input causes an immediate load of the programmed initialize word into the master flip-flops of the register only independent of all other inputs (including K). To bring this data to the device outputs, the synchronous enable (Gs) should be held LOW until the next LOW-to-HIGH transition of the clock (K). Following this, the data will appear on the outputs after the asynchronous enable $(\bar{G})$ is brought LOW.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied................................... -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming).......-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Voltage Applied to Outputs During Programming

21 V
Output Current into Outputs During
Programming (Max. Duration of 1 sec ) ............ 250 mA DC Input Voltage ............................... -0.5 V to +5.5 V DC Input Current............................. -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

```
Commercial (C) Devices
Temperature, \(\mathrm{T}_{\mathrm{A}}\)
Supply Voltage ...................... +4.75 V to +5.25 V
Military (M) Devices*
Temperature, \(\mathrm{T}_{\mathrm{C}}\).
-55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage +4.5 V to +5.5 V
```

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{T} \mathrm{C}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Тур. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{i n}, \text {, } \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} . \end{aligned}$ |  | 2.4 |  |  | Volts |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{C C}=M_{i n} ., I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | . |  | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 1) |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 1) |  |  |  | 0.8 | Volts |
| IL | Input LOW Current | $V_{C C}=$ Max., $V_{1 N}=0.45 \mathrm{~V}$ |  |  |  | -0.250 | mA |
| I H | Input HIGH Current | $V_{C C}=$ Max., $V_{\text {IN }}=V_{C C}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| Isc | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 2) |  | -20 |  | -90 | mA |
| Icc | Power Supply Current | All inputs $=$ GND, $V_{C C}=$ Max. |  |  |  | 185 | mA |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min., $l_{1 N}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & V G=2.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{ClN}_{1}$ | Input Capacitance | $\mathrm{V}_{1 \mathrm{~N}}=2.0 \mathrm{~V} @ f=1 \mathrm{MHz}$ (Note 3) |  |  | 5 |  |  |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ @ $\mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  |  | 12 | . | pF |

Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Only one output should be shorted at a time. Duration of the short circuit test should not be more than one second.
3. These parameters are not $100 \%$ tested, but are periodically sampled.
*See the last page of this spec for Group A Subgroup Testing information.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | MUSTBE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROM H TOL | WILL BE CHANGING FROMHTOL |
|  | MAY CHANGE FROML TOH | WILL BE ChANGING FROML TOH |
| WXX | DON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF"STATE |

A. Output Load for All AC Tests Except TGHQZ and TKHQZ

Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $\mathrm{S}_{1}$ is closed for all other $A C$ tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)*

| No. | Parameter Symbol | Parameter Description |  | 'A" Version |  | Standard Version |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| 1 | TAVKH | Address to K HIGH Setup Time | COM'L | 35 |  | 40 |  | ns |
|  |  |  | MIL | 40 |  | 45 |  |  |
| 2 | TKHAX | Address to K HIGH Hold Time | COM'L | 0 |  | 0 |  | ns |
|  |  |  | MIL | 0 |  | 0 |  |  |
| 3 | $\mathrm{TKHQV}_{1}$ | Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW) | COM'L |  | 20 |  | 25 | ns |
|  |  |  | MIL |  | 25 |  | 30 |  |
| 4 | TKHKL TKLKH | K Pulse Width (HIGH or LOW) | COM'L | 20 |  | 20 |  | ns |
|  |  |  | MIL | 20 |  | 20 |  |  |
| 5 | TGLQV | Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3) | COM'L |  | 25 |  | 30 | ns |
|  |  |  | MIL |  | 30 |  | 35 |  |
| 6 | TGHQZ | Asynchronous Output Enable HIGH to Output Hi-Z <br> (See Notes $2 \& 3$ ) | COM'L |  | 25 |  | 30 | ns |
|  |  |  | MIL |  | 30 |  | 35 |  |
| 7 | TGSVKH | $\overline{G_{S}}$ to K HIGH Setup Time (See Note 4) | COM'L | 15 |  | 15 |  | ns |
|  |  |  | MIL | 15 |  | 15 |  |  |
| 8 | TKHGSX | $\overline{G_{S}}$ to K HIGH Hold Time (See Note 4) | COM'L | 5 |  | 5 |  | ns |
|  |  |  | MIL | 5 |  | 5 |  |  |
| 9 | TKHQV2 | Delay from K HIGH to Output Valid, for initially Hi Z outputs (See Note 4) | COM'L |  | 25 |  | 30 | ns |
|  |  |  | MIL |  | 30 |  | 35 |  |
| 10 | TKHQZ |  <br> 4) | COM'L |  | 25 |  | 30 | ns |
|  |  |  | MIL |  | 30 |  | 35 |  |
| 11 | TILQV | Delay from I LOW to Output Valid (HIGH or LOW) (See Note 5) | COM'L |  | 30 |  | 35 | ns |
|  |  |  | MIL |  | 35 |  | 40 |  |
| 12 | TIHKH | Asynchronous i Recovery Time (See Note 5) | COM'L | 20 |  | 20 |  | ns |
|  |  |  | MIL | 20 |  | 25 |  |  |
| 13 | TILIH | Asynchronous T Pulse Width (See Note 5) | COM'L | 25 |  | 25 |  | ns |
|  |  |  | MIL | 30 |  | 30 |  |  |
| 14 | TISVKH | TS to K HIGH Setup Time (See Note 6) | COM'L | 25 |  | 30 |  | ns |
|  |  |  | MIL | 30 |  | 35 |  |  |
| 15 | TKHISX | Is to K HIGH Hold Time (See Note 6) | COM'L | 0 |  | 0 |  | ns |
|  |  |  | MIL | 0 |  | 0 |  |  |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.
3. Applies only when Asynchronous Enable (G) function is used.
4. Applies only when Synchronous Enable (Gs) function is used.
5. Applies only to the Am27S35 (Asynchronous Initialize (I)) version.
6. Applies only to the Am27S37 (Synchronous Initialize ( $\mathrm{I}_{\mathrm{S}}$ )) version.
*See the last page of this spec for Group A Subgroup Testing information.


Timing Set 1. Using Asynchronous Enable


WF021611
Timing Set 2. Using Synchronous Enable

## SWITCHING WAVEFORMS



Timing Set 3. Using Asynchronous Initialize Am27S35 Only


Timing Set 4. Using Synchronous Initialize
Am27S37 Only

## GROUP A SUBGROUP TESTING

## DC ChARACTERIStics

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{ICEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups | No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TAVKH | $9,10,11$ | 9 | TKHQV2 | $9,10,11$ |
| 2 | TKHAX | $9,10,11$ | 10 | TKHQZ | $9,10,11$ |
| 3 | TKHQV1 | $9,10,11$ | 11 | TILQV | $9,10,11$ |
| 4 | TKHKL <br> TKLKH | $9,10,11$ | 12 | TIHKH | $9,10,11$ |
| 5 | TGLQV | $9,10,11$ | 13 | TILIH | $9,10,11$ |
| 6 | TGHQZ | $9,10,11$ | 14 | TISVKH | $9,10,11$ |
| 7 | TGSVKH | $9,10,11$ | 15 | TKHISX | $9,10,11$ |
| 8 | TKHGSX | $9,10,11$ |  | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S41/27PS41 

16,384-Bit (4,096x4) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- Ultra-fast access time "A" version (35 ns Max.) - Fast access time Standard version (50 ns Max.) - allow
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Member of generic PROM series utilizing standard programming algorithm


## GENERAL DESCRIPTION

The Am27S41 (4,096-words by 4-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device has three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls,
mapping functions, code conversion, or logic replacement. Easy-word depth expansion is facilitated by active LOW ( $\bar{G}_{1} \& \bar{G}_{2}$ ) output enables.
This device is also offered in a power-switched version, the Am27PS41.

BLOCK DIAGRAM

*E nomenclature applies only to Am27PS power-switched versions.
PRODUCT SELECTOR GUIDE

| Part Number | 27S41A |  | 27S41 |  | 27PS41 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Address Access <br> Time | 35 ns | 50 ns | 50 ns | 65 ns | 50 ns | 65 ns |
| Operating Range | C | M | C | M | C | M |


| $\frac{\text { Publication \# }}{02122}$ |
| :--- |
| Issue Date: May |
| Iev. |

## CONNECTION DIAGRAMS

Top View


C0000411

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS000041
*E nomenclature applies only to Am27PS power-switched versions.

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable).
C. Package Type
D. Temperature Range
E. Optional Processing


## Valid Combinations

| Valld Combinations |  |
| :--- | :--- |
| AM27S41 |  |
| AM27S41A | PC, PCB, |
| AM27PS41 | DC, DCB |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valld Combinations |  |
| :--- | :--- |
| AM27S41 | /BRA |
| AM27S41A |  |
| AM27PS41 |  |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## $A_{0}-A_{11}$ Address Inputs

The 12-bit field presented at the address inputs selects one of 4,096 memory locations to be read from.

## $\mathbf{Q}_{0}-\mathbf{Q}_{3} \quad$ Data Output Port

The outputs whose state represents the data read from the selected memory locations.

## $\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{\mathbf{2}}}$ Output Enable

Provides direct control of the Q-output, three-state buffers.
Outputs disabled forces all outputs to a floating or high-
impedance state. On power-switched version, the disabled state reduces the ICC to ICCD.

$$
\begin{aligned}
\text { Enable } & =\overline{G_{1}} \cdot \overline{G_{2}} \\
\text { Disable } & =\overline{G_{1}} \cdot \overline{G_{2}} \\
& =G_{1} \cdot G_{2}
\end{aligned}
$$

Vcc Device Power Supply Pin
The most posi'ive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

## Power Switching

The Am27PS41 is a power-switched device. When the chip is selected, important internal currents increase from small iding or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, ICC is reduced to half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

1. When the Am27PS41 is selected by a low level on $\overline{E_{1}}$, a current surge is placed on the $\mathrm{V}_{\mathrm{CC}}$ supply due to the powerup feature. In order to minimize the effects of this current transient, it is recommended that a $0.1 \mu \mathrm{f}$ ceramic capacitor be connected from pin 20 to pin 10 at each device. (See Figure 1.)
2. Address access time (TAVQ1) can be optimized if a chip enable set-up time (TEVAV) of greater than 25 ns is observed. Negative set-up times on chip enable (TEVAV <0) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B.)

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$
Ambient Temperature with
Power Applied
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $-0.5 \vee$ to $+7.0 \vee$
DC Voltage Applied to Outputs
(Except During Programming).......-0.5 V to $+\mathrm{V}_{\mathrm{Cc}}$ Max.
DC Voltage Applied to Outputs
During Programming $\qquad$ 21 V
Output Current into Outputs During
Programming (Max. Duration of 1 sec ) $\qquad$ 250 mA
DC Input Voltage..............................-0.5 V to + 5.5 V
DC Input Current............................ -30 mA to +5 mA

## OPERATING RANGES

Commercial (C) Devices
Temperature $\qquad$ 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage .......................... +4.75 V to +5.25 V
Military (M) Devices
Temperature -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Military Products 100\% tested at case temperature $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, 125^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output RIGH Voltage | $\begin{aligned} & V_{C C}=M_{1 n},{ }_{\mathrm{OHH}}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | 2.4 |  |  | Volts |
| Vol | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min., } I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | COM'L |  |  | 0.45 | Volts |
|  |  |  | MIL |  |  | 0.50 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 3) |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 3) |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $V_{C C}=$ Max., $V_{\text {iN }}=0.45 \mathrm{~V}$ |  |  |  | -0.250 | mA |
| IH | Input HIGH Current | $V_{C C}=$ Max., $V_{\text {IN }}=V_{C C}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| Isc | Output Short Circuit Current | $\begin{aligned} & \text { VCC= Max., VOUT }=0.0 \mathrm{~V} \\ & (\text { Note 1) } \end{aligned}$ | COM'L | -20 |  | -90 | mA |
|  |  |  | MIL | -15 |  | -90 |  |
| Icc | Power Supply Current | $V_{C C}=$ Max. All inputs $=0.0 \mathrm{~V}$ | COM'L |  |  | 165 | mA |
|  |  |  | MIL |  |  | 170 |  |
| ICCD | Am27PS Version Power Down Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V E_{1}=2.4 \mathrm{~V} \text {, All other inputs }=0.0 \mathrm{~V} \end{aligned}$ |  |  |  | 85 | mA |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min., $I_{1 N}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C C}=\operatorname{Max.} . \\ & V_{G_{1}}=2.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{0}=\mathrm{V}_{\text {cc }}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $V_{I N}=2.0 \mathrm{~V}$ @ $\mathrm{f}=1 \mathrm{MHz}$ (Note 2) |  |  | 5.0 |  | pF |
| COUT | Output Capacitance | $V_{\text {OUT }}=2.0 \mathrm{~V}$ @ $f=1 \mathrm{MHz}$ (Note 2) |  |  | 8.0 |  |  |

Notes: 1. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.
2. These parameters are not $100 \%$ tested, but are periodically sampled.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
*See the last page of this spec for Group A Subgroup Testing information.

## TYPICAL DC and AC OPERATING CHARACTERISTICS



OP001131
Typical Icc Current Surge without 0.1 mF (Icc is Current Supplied by Vcc Power Supply)


OP001141
Typical Icc Current Surge with 0.1 mF (Icc is Current Supplied by Vcc Power Supply)

Figure 1. Icc Current


OP001151

Figure 2A. TAVQV1 versus TEVAV


OP001161

Figure 2B. TEVQV versus TAVEV

## KEY TO SWITCHING WAVEFORMS



KS000010
SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Version | 275 Version |  |  |  | 27PS Version |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time | A |  | 35 |  | 50 |  |  |  |  |  |
|  |  |  | STD |  | 50 |  | 65 |  | 50 |  | 65 | ns |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z | A |  | 25 |  | 30 |  |  |  |  | ns |
|  |  |  | STD |  | 25 |  | 30 |  | 25 |  | 30 |  |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid | A |  | 25 |  | 30 |  |  |  |  | ns |
|  |  |  | STD |  | 25 |  | 30 |  | 60 |  | 65 |  |
| 4 | TAVQV1 | Power Switched Address Valid to Output Valid Access Time (Am27PS Versions only) | A |  |  |  |  |  | 60 |  | 65 | ns |
|  |  |  | STD | . |  |  |  |  | 80 |  | 90 |  |

See Switching Test Circuit.
Notes: 1. TAVQV is tested with switch $S_{1}$ closed and $C_{L}=5 \mathrm{pF}$. TEVAV is defined as chip enable setup time.
2. For the three-state output, TGVQZ is tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ to the 1.5 V level; $\mathrm{S}_{1}$ is open for high-impedance to HIGH tests and closed for high-impedance to LOW tests. TGVQV is tested with $C_{L}=5 \mathrm{pF}$. HIGH to high-impedance tests are made with $\mathrm{S}_{1}$ open to an output voltage of steady state HIGH -0.5 V ; LOW to high-impedance tests are made with $\mathrm{S}_{1}$ closed to the steady state LOW +0.5 V level.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $I_{\mathrm{ICEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TGVQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
| 4 | TAVQV1 | $9,10,11$ |
|  | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MLL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S43

## 32,768-Bit ( $4096 \times 8$ ) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- Ultra-fast access time
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)


## GENERAL DESCRIPTION

The Am27S43 (4096-words by 8-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device has three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls.

*Also available in 24-Pin Flatpack. Connections identical to DIPs.
Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002401

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
F. Alternate Packaging Option


## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

Am27S43
32,768-Bit ( $4,096 \times 8$ ) Bipolar PROM

| Valid Combinations |  |
| :--- | :---: |
| AM27S43 | /BJA, /BKA, |
| AM27S43A | /BUC, /B3C |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## A0-A11 Address (Inputs)

The 12-bit field presented at the address inputs selects one of 4,096 memory locations to be read from.
$Q_{0}-Q_{7}$ Data Output Port
The outputs whose state represents the data read from the selected memory locations. These outputs are three-state buffers which when disabled are in a floating or highimpedance state.

## $\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{2}}$ Output Enable (Input)

Provides direct control of the Q-output, three-state buffers. Outputs disabled forces all outputs to to a floating or highimpedance state.

$$
\begin{aligned}
\text { Enable } & =\bar{G}_{1} \cdot G_{2} \\
\text { Disable } & =\overline{G_{1}} \cdot G_{2} \\
& =G_{1} \cdot \frac{G_{2}}{2}
\end{aligned}
$$

VCC Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS



## OPERATING RANGES

Commercial (C) Devices
Temperature, $\mathrm{T}_{\mathrm{A}}$ 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage +4.75 V to +5.25 V

Military (M) Devices*
Temperature, TC -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military Product $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  | 2.4 |  |  | Volts |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}_{1}, \mathrm{IOL}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I I} \end{aligned}$ |  |  |  | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 1) |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Leval | Guaranteed input logical LOW voltage for all inputs (Note 1) |  |  |  | 0.8 | Volts |
| 14 | input LOW Current | $V_{C C}=$ Max., $V_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  | -0.250 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $V_{C C}=$ Max., $V_{I N}=V_{C C}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| Isc | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 2) |  | -15 |  | -100 | mA |
| Icc | Power Supply Current | All inputs $=$ GND, $V_{C C}=$ Max. | COM'L |  |  | 185 | mA |
|  |  |  | MIL. |  |  | 185 |  |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=M i n ., \_{\mathbb{N}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{G 1}=2.4 \mathrm{~V} \end{aligned}$ | $V_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{ClN}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ @ f=1 MHz (Note 3) |  |  | 5.0 |  | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  |  | 8.0 |  |  |

Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.
3. These parameters are not $100 \%$ tested, but are periodically sampled.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUIT



## KEY TO SWITCHING WAVEFORMS



KS000010

Notes: 1. TAVQV is tested with Switch $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$.
2. For three-state outputs, TGVQZ is tested with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ to the 1.5 V level; $\mathrm{S}_{1}$ is open for high-impedance to HIGH tests and closed for high-impedance to LOW tests. TGVQV is tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$. HIGH to high-impedance tests are made with $\mathrm{S}_{1}$ open to an output voltage of $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$; LOW to high-impedance tests are made with $\mathrm{S}_{1}$ closed to the $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ level.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | "A" Version |  |  | Standard Version |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Min.Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time |  | 40 | 55 |  | 55 |  | 65 | ns |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z |  | 30 | 35 |  | 35 |  | 40 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid |  | 30 | 35 |  | 35 |  | 40 | ns |

Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V .
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TGVQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
|  | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S45/Am27S47 

16,384-Bit ( $2048 \times 8$ ) Bipolar Registered PROM with Programmable INITIALIZE Input

## DISTINCTIVE CHARACTERISTICS

- "SA" version offers superior performance with 25 ns setup time and 10 ns clock-to-output delay*
- Slim, 24-pin, 300 -mil lateral center package occupies approximately $1 / 3$ the board space required by standard discrete PROM and register
- Consumes approximately $1 / 2$ the power of separate PROM/register combination for improved system reliability
- Versatile programmable asynchronous or synchronous enable for simplified word expansion
- Buffered common INITIALIZE input either asynchronous (Am27S45) or synchronous (Am27S47)
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98\%)


## GENERAL DESCRIPTION

The Am27S45 and the Am27S47 (2048-words by 8-bits) are fully decoded, Schottky array, TTL Programmable Read-Only Memories (PROMs), incorporating D-type mas-ter-slave data registers on chip. These devices have threestate outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

These devices contain an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.

To Offer the system designer maximum flexibility, these devices contain a user programmable asynchronous or synchronous output enable. The unprogrammed state of the enable pin operates as an Asynchronous Enable ( $\bar{G}$ ) input. An architecture word permits the programming of the functionality of this pin to Synchronous Enable (GS).

These devices contain a single pin initialize function capable of loading any arbitrary microinstruction for system interrupt or initialization. On the Am27S45 this function operates asynchronously, independent of clock. The Am27S47 provides synchronous operation of this function.

If the architecture has been programmed to synchronous enable, upon power-up the outputs ( $Q_{0}-Q_{7}$ ) will be in a floating or high-impedance state.

BLOCK DIAGRAM


## PRODUCT SELECTOR GUIDE

| Part Number Asynchronous Initialize | 27S45SA* |  | 27S45A |  | 27S45 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Part Number Synchronous Initialize | 27S47SA* |  | 27S47A |  | 27S47 |  |
| Address Setup Time (ns) | 25 | 28 | 40 | 45 | 45 | 50 |
| Clock-to-Output Delay (ns) | 10 | 12 | 20 | 25 | 25 | 30 |
| Operating Range | C | M | C | M | C | M |

## CONNECTION DIAGRAMS

## Top View



CD000461



CD009630

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS000051

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
F. Alternate Packaging Option
AM27S45
. DEVICE NUMBER/DESCRIPTION
16,384-Bit ( $2,048 \times 8$ ) Bipolar Registered PROM with Programmable INITIALIZE Input
Am27S45 = Asynchronous Initialize
Am27S47 = Synchronous Initialize

| Valld Combinations |  |
| :--- | :--- |
| AM27S45SA |  |
| AM27S45A |  |
| AM27S45 |  |
| AM27S47SA | DC, DCB, PC, |
| PCB, LC, LCB, |  |
| AM27S47A |  |
| LC-S, LC8-S |  |

## Vaild Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.
*Advance Information. Subject to Change.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish
AM27S45
*Advance Information. Subject to Change.

## PIN DESCRIPTION

$A_{0}-A_{10}$ Address (Input)
The 11 -bit field presented at the address inputs selects one of 2048 memory locations to be read from.
$K$ Clock (Input)
The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-toHIGH transition of K.

## $\mathbf{Q}_{0}-\mathbf{Q}_{7}$ Data Output Port

Parallel data output from the pipeline register. The disabled state of these outputs is floating or high impedance.
i Asynchronous Initialize (Input) (Am27S45) Control pin used to initialize the output data registers from a programmable word independent of K . This can be used to generate any arbitrary microinstruction for system interrupt or initialization.

IS Synchronous Initialize (Input) (Am27S47) Control pin used to initialize the output data registers from a programmable word in conjunction with $K$. This can be used
to generate any arbitrary microinstruction for system interrupt or initialization.
Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply PIn
The most negative of the logic power supply pins.
This device contains a single-bit architecture word which, according to programming, will provide one of the following functions.

G Asynchronous Output Enable (Input)
Provides direct control of the Q-output, three-state drivers independent of K .
$\bar{G}_{\mathbf{S}}$ Synchronous Output Enable (Input) Controls the state of the Q-output, three-state drivers in conjunction with K. This is useful where more than one registered PROM is bussed together for word-depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

## FUNCTIONAL DESCRIPTION

The Am27S45A/45 and Am27S47A/47 are Schottky TTL programmable read only memories (PROMs) incorporating true D-type, master-slave data registers on chip. These devices feature the versatile 2048-word by 8 -bit organization and are available with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register. The Am27S45A/45 and Am27S47A/47 also offer maximum flexibility for system design by providing either synchronous or asynchronous initialize, and synchronous or asynchronous output enable.

When VCC power is first applied, the state of the outputs will depend on whether the enable has been programmed to be a synchronous or asynchronous enable. If the synchronous enable ( $\overline{G_{S}}$ ) is being used, the register will be in the set condition causing the outputs ( $Q_{0}$ to $Q_{7}$ ) to be in the OFF or high-impedance state. If the asynchronous enable $(\bar{G})$ is being used, the outputs will come up in the OFF or high-impedance state only if the enable ( $\overline{\mathrm{G}}$ ) input is at a logic HIGH level. Reading data is accomplished by first applying the binary word address to the address inputs ( $A_{0}$ through $A_{10}$ ) and a logic LOW to the enable input. During the address setup time, the stored data is accessed and loaded into the master flip-flops of the data register. Upon the next LOW-to-HIGH transition of the clock input ( K ), data is transferred to the slave flip-flops which drive the output buffers, and the accessed data will appear at the outputs ( $Q_{0}$ through $Q_{7}$ ). If the asynchronous enable $(\bar{G})$ is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable back to the logic LOW state. For devices using the synchronous enable ( $\overline{G_{S}}$ ), the outputs will go into the OFF or highimpedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the next positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change, since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the PROM decoders and
sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from the system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

These devices also contain a built-in initialize function. When activated, the initialize control input (i) causes the contents of an additional (2049th) 8-bit word to be loaded into the on-chip register. This extra word is user programmable. Since each bit is individually programmable, the initialize function can be used to load any desired combination of HIGHs and LOWs into the register. In the unprogrammed state, activating il will perform a register CLEAR (all outputs LOW). If all bits of the initialize word are programmed, activating i performs a register PRESET (all outputs HIGH).

This ability to tailor the initialize outputs to the system requirements simplifies system design and enhances performance. The initialize function is useful during power up and timeout sequences. This flexible feature can also facilitate implementation of other sophisticated functions such as a built-in "jump-start" address.
The Am27S45A/45 has an asynchronous initialize input (i). Applying a LOW to the I input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register independent of all other inputs (including K). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( $\overline{\mathrm{G}}$ ) LOW.

The Am27S47A/47 has a synchronous $\bar{S}$ input. Applying a LOW to the $\bar{I}$ input causes an immediate load of the programmed initialize word into the master flip-flops of the register only independent of all other inputs (including K). To bring this data to the outputs of a device with a synchronous enable, the synchronous enable ( $\mathrm{G}_{\mathrm{S}}$ ) should be held LOW until the next LOW-to-HIGH transition of the clock (K). For a device with an asynchronous enable, the data will appear at the device outputs after the next LOW-to-HIGH clock transition if the enable ( $\overline{\mathrm{G}}$ ) is held LOW.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming).......-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Voltage Applied to Outputs
During Programming
Output Current into Outputs During
Programming (Max. Duration of 1 sec.)............. 250 mA
DC Input Voltage...............................-0.5 V to +5.5 V
DC Input Current............................. -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

| Commercial (C) Devices |  |
| :---: | :---: |
| Temperature, ${ }_{\text {A }}$................................. 0 to +7 |  |
| Supply Voltage | . 4.75 V to +5.25 V |
| Military (M) Devices* |  |
| Temperature, $\mathrm{T}_{\mathrm{C}}$ | 55 to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage | 4.5 V to +5.5 |

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{T}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n ., I_{O H}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} . \end{aligned}$ |  |  | 2.4 |  |  | Volts |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{C C}=M_{i n} ., I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} . \end{aligned}$ |  |  |  |  | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 1) |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 1) |  |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $V_{C C}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  |  | -0.250 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 2) |  |  | -20 |  | -90 | mA |
| Icc | Power Supply Current | Am27S45/Am27S47 Standard \& 'A' versions $V_{C C}=$ Max., All inputs $=0.0 \mathrm{~V}$ |  |  |  |  | 185 | mA |
|  |  | Am27S45/A version only <br> $V_{C C}=$ Max. All inputs $=$ (Note 5) | COM'L | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 195 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 190 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ |  |  | 175 |  |
|  |  |  | MIL | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ |  |  | 210 |  |
|  |  |  |  | $\mathrm{T}^{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  |  | 190 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C}$ |  |  | 160 |  |
| I'c | Power Supply Current | All inputs $=G N D, V_{C C}=$ Max . |  |  |  |  | 185 | mA |
| $V_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min., $\mathrm{l}_{1}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| I'cex | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & V G=2.4 \mathrm{~V} \end{aligned}$ | (Note 3) | $V_{O}=V_{\text {CC }}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{ClN}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ @ $\{=1 \mathrm{MHz}$ (Note 4) |  |  |  | 5 |  |  |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 4) |  |  |  | 12 |  | pF |

Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement. 4. These parameters are not $100 \%$ tested, but are periodically sampled.
5. Icc limits at temperature extremes are guaranteed by correlation to $+25^{\circ} \mathrm{C}$ test limits.
*See the last page of this spec for Group A Subgroup Testing information.

A. Output Load for all AC tests except TGHQZ and TKHQZ
B. Output Load for TGHQZ and TKHQZ

Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $\mathrm{S}_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)*

|  |  | Parameter Description |  | "SA" | rsion | 'A" | sion |  | ard <br> on | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Symbol |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVKH | Address to K HIGH Setup Time | COM'L | 25 |  | 40 |  | 45 |  | ns |
|  |  |  | MIL | 28 |  | 45 |  | 50 |  |  |
| 2 | TKHAX | Address to K HIGH Hold Time | COM'L | 0 |  | 0 |  | 0 |  | ns |
|  |  |  | MIL | 0 |  | 0 |  | 0 |  |  |
| 3 | $\mathrm{TKHQV}_{1}$ | Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW) (Note 7) | COM'L | 4 | 10 |  | 20 |  | 25 | ns |
|  |  |  | MIL | 4 | 12 |  | 25 |  | 30 |  |
| 4 | TKHKL TKLKH | K Pulse Width (HIGH or LOW) | COM'L | 15 |  | 20 |  | 20 |  | ns |
|  |  |  | MIL | 20 |  | 20 |  | 20 |  |  |
| 5 | TGLQV | Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (Note 3) | COM'L |  | 17 |  | 25 |  | 30 | ns |
|  |  |  | MIL |  | 20 |  | 30 |  | 35 |  |
| 6 | TGHQZ | Asynchronous Output Enable HIGH to Output Hi-Z (Notes $2 \& 3$ ) | COM'L |  | 17 |  | 25 |  | 30 | ns |
|  |  |  | MIL |  | 20 |  | 30 |  | 35 |  |
| 7 | TGSVKH | $\bar{G}_{s}$ to K HIGH Setup Time (Note 4) | COM'L | 10 |  | 15 |  | 15 |  | ns |
|  |  |  | MIL | 15 | $\cdots$ | 15 |  | 15 |  |  |
| 8 | TKHGSX | $\bar{G}_{s}$ to K HIGH Hold Time (Note 4) | COM'L | 5 |  | 5 |  | 5 |  | ns |
|  |  |  | MIL | 5 |  | 5 |  | 5 |  |  |
| 9 | TKHQV2 | Delay from K HIGH to Output Valid, for initially Hi-Z outputs (Note 4) | COM'L |  | 17 |  | 25 |  | 30 | ns |
|  |  |  | MIL |  | 20 |  | 30 |  | 35 |  |
| 10 | TKHQZ | Delay from K HIGH to Output Hi-Z (Notes 2 \& 4) | COM'L |  | 17 |  | 25 |  | 30 | ns |
|  |  |  | MIL |  | 20 |  | 30 |  | 35 |  |
| 11 | TILQV | Delay from I LOW to Output Valid (HIGH or LOW) (Note 5) | COM'L |  | 17 |  | 30 |  | 35 | ns |
|  |  |  | MIL |  | 20 |  | 35 |  | 40 |  |
| 12 | TIHKH | Asynchronous I Recovery <br> Time (Note 5) | COM'L | 17 |  | 20 |  | 20 |  | ns |
|  |  |  | MIL | 20 |  | 20 |  | 20 |  |  |
| 13 | TILIH | Asynchronous T Pulse Width (Note 5) | COM'L | 15 |  | 25 |  | 25 |  | ns |
|  |  |  | MIL | 20 |  | 30 |  | 30 |  |  |
| 14 | TISVKH | Ts to K HIGH Setup Time (Note 6) | COM'L | 15 |  | 25 |  | 30 |  | ns |
|  |  |  | MIL | 20 |  | 30 |  | 35 |  |  |
| 15 | TKHISX | Is to K HIGH Hold Time (Note 6) | COM'L | 0 |  | 0 |  | 0 |  | ns |
|  |  |  | MIL | 0 |  | 0 |  | 0 |  |  |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A. under Switching Test Circuits.
2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B. under Switching Test Circuits.
3. Applies only when Asynchronous Enable (G) function is used.
4. Applies only when Synchronous Enable ( $\mathrm{G}_{\mathrm{S}}$ ) function has been programmed.
5. Applies only to the Am27S45 (Asynchronous Initialize (J)) version.
6. Applies only to the Am27S47 (Synchronous Initialize (IS)) version.
7. Minimum delay time is guaranteed by design and supported by characterization data.
-See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS (Cont'd.)



Timing Set 1. Using Asynchronous Enable


WF021711
Timing Set 2. Using Synchronous Enable

## SWITCHING WAVEFORMS



Timing Set 3. Using Asynchronous Initialize
Am27S45 Only


WF021701
Timing Set 4. Using Synchronous Initialize Am27S47 Only

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups | No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TAVKH | $9,10,11$ | 9 | TKHQV2 | $9,10,11$ |
| 2 | TKHAX | $9,10,11$ | 10 | TKHQZ | $9,10,11$ |
| 3 | TKHQV1 | $9,10,11$ | 11 | TILQV | $9,10,11$ |
| 4 | TKHKL <br> TKLKH | $9,10,11$ | 12 | TIHKH | $9,10,11$ |
| 5 | TGLQV | $9,10,11$ | 13 | TILIH | $9,10,11$ |
| 6 | TGHQZ | $9,10,11$ | 14 | TISVKH | $9,10,11$ |
| 7 | TGSVKH | $9,10,11$ | 15 | TKHISX | $9,10,11$ |
| 8 | TKHGSX | $9,10,11$ |  | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S49/27S49A-45/27S49A

$8192 \times 8$ Generic Series IMOX ${ }^{\text {TM }}$ Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- Fast access time
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range


## GENERAL DESCRIPTION

The Am27S49A and Am27S49 are high-speed, electrically programmable Schottky read only memories, organized in $8192 \times 8$ configuration. Outputs are three-state. After programming, stored information is read on outputs $Q_{0}-Q_{7}$ by
applying unique binary addresses to $\mathrm{A}_{0}-\mathrm{A}_{12}$ and holding the Output Enable $(\bar{G})$ input, LOW. If $\bar{G}$ goes to logic HIGH, $Q_{0}-Q_{7}$ goes to the OFF, or high-impedance state.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Part <br> Number | Am27S49A |  | Am27S49A-45 | Am27S49 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Address <br> Access Time (ns) | 40 | 55 | 45 | 55 | 65 |
| Operating <br> Range | $C$ Devices | M Devices | C Devices only | $C$ Devices | M Devices |


| $\frac{\text { Publication \# }}{04943}$ | $\frac{\text { Rev. }}{\mathrm{E}}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :--- | :---: |
| Issue Date: May 1986 |  |  |

## CONNECTION DIAGRAMS Top View



Flatpack


## LCCs

Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS002330
$V_{C C}=$ Positive Power Supply
GND = Negative Power Supply

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
F. Alternate Packaging Option
Am27S49
A. DEVICE NUMBER/DESCRIPTION

Am27S49/27S49A-45/27S49A
$8192 \times 8$ Generic Series
IMOX Bipolar PROM

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


## Valld Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

A0-A12 Address (Inputs)
The 13 -bit field presented at the address inputs selects one of 16,384 memory locations to be read from.
$\mathbf{Q}_{\mathbf{0}}-\mathbf{Q}_{7}$ Data Output Port (Outputs, Three-State) The outputs whose state represents the data read from the selected memory locations. These outputs are three-state buffers which when disabled, are in a floating or highimpedance state.
$\overline{\mathbf{G}} \overline{\text { Output Enable }}$ (Input, Active LOW)
Provides direct control of the Q-output three-state buffers.
Vcc Power-Supply Pin
The most positive of the logic power-supply pins.
GND Power-Supply Pin
The most negative of the logic power-supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied .-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)..........-0.5 to $+\mathrm{V}_{\mathrm{CC}}$ Max. DC Voltage Applied to Outputs
During Programming $\qquad$ .
$\qquad$
Programming (Max Duration of 1 sec ) $\qquad$
DC Input Voltage 0.5 V to +5.5 V

DC Input Current -30 to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

| Commercial (C) Devices |  |
| :---: | :---: |
| Temperature ..................................... 0 to $+75^{\circ} \mathrm{C}$ |  |
| Supply Voltage. | +4.75 V to +5.25 V |
| Military (M) Devices |  |
| Temperature | . -55 to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage | 4.5 V to +5.5 |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\text { Min., } \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ |  | 2.4 |  | Volts |
| Vol | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \mathrm{IOL}=16 \mathrm{~mA} \\ & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 1) |  | 2.0 |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 1) |  |  | 0.8 | Volts |
| ILL | Input LOW Current | $V_{C C}=$ Max., $V_{\text {IN }}=0.45 \mathrm{~V}$ |  |  | -0.250 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {cc }}$ |  |  | 40 | $\mu \mathrm{A}$ |
| Isc | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 2) |  | -15 | -100 | mA |
| Icc | Power Supply Current | All inputs = GND, $V_{C C}=$ Max. | COM'L |  | 190 | mA |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ Min., $\mathrm{I}^{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  | -1.2 | Volts |
| Icex | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x .^{1} \\ & V_{C S}=2.4 \mathrm{~V} \end{aligned}$ | $V_{0}=V_{C C}$ $V_{0}=0.4 \mathrm{~V}$ |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ @ f=1 MHz (Note 3) |  |  |  |  |
| Cout | Output Capacitance | VOUT $=2.0 \mathrm{~V}$ @ f=1 MHz (Note 3) |  |  |  | pF |

Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not $100 \%$ tested, but are periodically sampled.

## SWITCHING TEST CIRCUIT



Notes: 1. $t_{A A}$ is tested with switch $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$.
2. For three-state outputs, $t_{E A}$ is tested with $C_{L}=30 \mathrm{pF}$ to the 1.5 V level; $\mathrm{S}_{1}$ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. IER is tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$. HIGH to high impedance tests are made with $\mathrm{S}_{1}$ open to an output voltage of $\mathrm{VOH}-0.5 \mathrm{~V}$; LOW to high impedance tests are made with $\mathrm{S}_{1}$ closed to the $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ level.

KEY TO SWITCHING WAVEFORMS


SWITCHING CHARACTERISTICS over operating range unless otherwise specified

| No. | Parameter Symbol | Parameter Description |  | Am27S49A |  | Am27S49A-45 |  | Am27S49 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time | $C$ Devices |  | 40 |  | 45 |  | 55 | ns |
|  |  |  | $M$ Devices |  | 50 |  | - |  | 65 |  |
| 2 | TGVQZ | Delay from Output Enable Valid to Output High Z | C Devices |  | 30 |  | 30 |  | 35 | ns |
|  |  |  | $M$ Devices |  | 35 |  | - |  | 40 |  |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid | C Devices |  | 30 |  | 30 |  | 35 | ns |
|  |  |  | M Devices |  | 35 |  | - |  | 40 |  |

Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V See Switching Test Circuit diagram.

## SWITCHING WAVEFORMS



## Am27S51

## 131,072-Bit ( $16,384 \times 8$ ) Bipolar PROM

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Ultra fast access time (35 ns max.) "A" version, and fast access time ( 55 ns max.) standard version
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%).
- AC performance is factory tested, utilizing programmed test words and columns.
- Voltage and temperature compensated, providing extremely flat AC performance over Military Range.
- Member of generic PROM series, utilizing standard programming algorithm.


## GENERAL DESCRIPTION

The Am27S51/51A ( 16,384 words by 8 bits) is a Schottky TTL Programmable Read-Only Memory (PROM). This device has three-state outputs, compatible with low-power

Schottky bus standards, capable of satisfying the requirements of a variety of microprogrammable controls.

BLOCK DIAGRAM


BD005362

PRODUCT SELECTOR GUIDE

| Part Number | Am27S51A |  | Am27S51 |  |
| :--- | :---: | :---: | :---: | :---: |
| Address <br> Access Time | 35 ns | 45 ns | 55 ns | 65 ns |
| Operating <br> Range | C | M | C | M |



## LOGIC SYMBOL



LS002510

## ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:
A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

AM27S51


C

E. OPTIONAL PROCESSING

Blank $=$ Standard processing $B=$ Burn-in
D. TEMPERATURE RANGE

C $=$ Commercial ( 0 to $+75^{\circ} \mathrm{C}$ )
C. PACKAGE TYPE
$\mathrm{P}=28$-Pin Plastic DIP (PD 028)
$D=28-$ Pin Ceramic DIP (CD 028)
$\mathrm{L}=44$-Pin Ceramic Leadless Chip Carrier (CL 044)
B. SPEED OPTION
$A=35 \mathrm{~ns}$
Blank $=55 \mathrm{~ns}$
A. DEVICE NUMBER/DESCRIPTION

Am27S51
131,072-Bit ( $16,384 \times 8$ ) Bipolar PROM

| Valid Combinations |  |
| :--- | :--- |
| AM27S51 | DC, DCB |
| AM27S51A | PC, PCB |
| LC, LCB |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION <br> APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :---: | :---: |
| AM27S51 | /BXA, /BYA |
| AM27S51A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\mathbf{A}_{0}-\mathbf{A}_{13}$ Address (Inputs)
The 14-bit field presented at the address inputs select one of 16,384 memory locations to be read from.
$\mathbf{Q}_{0}-\mathbf{Q}_{7}$ Data Out Port (Output, Three-State)
The outputs whose state represents the data read from the selected memory locations. These outputs are three-state
buffers which when enabled, are in a floating or highimpedance state.

## $\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{\mathbf{2}}}, \mathbf{G}_{3}, \overline{\mathbf{G}_{\mathbf{4}}}$ Output Enables

Provides direct control of the Q-output three-state buffers.

$$
\begin{aligned}
\text { Disable } & =\mathrm{G}_{1}+\mathrm{G}_{2}+\overline{\mathrm{G}_{3}}+\mathrm{G}_{4}-\text { FALSE } \\
\text { Enable } & =\overline{\mathrm{G}_{1}} \cdot \overline{\mathrm{G}_{2}} \cdot \mathrm{G}_{3} \cdot \overline{\mathrm{G}_{4}}-\text { TRUE }
\end{aligned}
$$

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## OPERATING RANGES

Commercial (C) Devices
Ambient Temperature, $\mathrm{T}_{\mathrm{A}} \ldots \ldots . . . . . . . . . . . . . .0$ to $+75^{\circ} \mathrm{C}$
Supply Voltage .............................. 4.75 to +5.25 V
Military (M) Devices

Supply Voltage ................................. 4.5 to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Military product $100 \%$ tested at $-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$, and $125^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Tур. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n ., I_{O H}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | 2.4 |  |  | Volts |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n ., \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 1) | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guranteed input logical LOW voltage for all inputs (Note 1) |  |  | 0.8 | Volts |
| ILL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  | -0.250 | mA |
| 1 H | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  | 40 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 2) | -15 |  | -100 | mA |
| lcc | Power Supply Current | All inputs $=$ GND, $\mathrm{V}_{\text {CC }}=$ Max. |  |  | 190 | mA |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  | -1.2 | Volts |
| lCEX | Output Leakage Current |   <br> $V$  <br> $C O C$  |  |  | 40 | $\mu \mathrm{A}$ |
| CEX | Output Leakage Current |  <br> $V C C$ |  |  | -40 |  |
| $\mathrm{ClN}_{\text {N }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  | 5.0 |  | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ 1=1 \mathrm{MHz}$ (Note 3) |  | 8.0 |  |  |

Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not $100 \%$ tested, but are periodically sampled.
*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | "A" Version |  |  |  | Standard Version |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time |  | 35 |  | 45 |  | 55 |  | 65 |  |
| 2 | TGVQZ | Delay from Output Enable Valid to Output $\mathrm{Hi}-\mathrm{Z}$ |  | 25 |  | 30 |  | 25 |  | 30 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid |  | 25 |  | 30 |  | 25 |  | 30 |  |

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A. under Switching Test Circuits.
2. TGVQZ is measured to the steady state HIGH -0.5 V and steady state LOW +0.5 V output levels using the test load in 8 . under Switching Test Circuits.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORM



## SWITCHING TEST CIRCUITS



TC003720

## A. Output Load for all A-C tests except TGVQZ

Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $\mathrm{S}_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

## KEY TO SWITCHING WAVEFORMS



KS000010

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | TAVQV | $9,10,11$ |
| 2 | TGVQZ | $9,10,11$ |
| 3 | TGVQV | $9,10,11$ |
|  | Functional <br> Tests | 7,8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S55

## 32,768-Bit (4096x8) Bipolar Registered PROM

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- " A " version offers superior performance with 20 ns setup time and 10 ns clock-to-output delay
- Slim, 24-pin, 300-mil lateral center package occupies approximately $1 / 3$ the board space required by standard discrete PROM and register
- Consumes approximately $1 / 2$ the power of separate PROM/register combination for improved system reliability
- User-programmable for Asynchronous Enable, Synchronous Enable, Asynchronous Initialize, or Synchronous Initialize
- Platinum-Silicide fuses guarantee high reliability, fast programming, and exceptionally high programming yields (Typ. > 98\%)


## GENERAL DESCRIPTION

The Am27S55 ( 4096 words by 8 bits) is a fully decoded Schottky Array TL Programmable Read-Only Memory (PROM) incorporating D-type master-slave data registers on-chip. This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

This device contains an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control
stores where instruction execute and instruction fetch are performed in parallel.
To offer the system designer maximum flexibility, this device contains a single programmable multi-functional input ( $\overline{\mathrm{G}} / \overline{\mathrm{G}_{S}} / \overline{\mathrm{I}} / \bar{I}_{\mathrm{S}}$ ). The unprogrammed state of this pin operates as an Asynchronous Enable ( $\bar{G}$ ) input. An architecture word permits the programming of the functionality
 Initialize (ī), or Synchronous Initialize ( $\overline{\mathrm{I}}$ ).
If the architecture has been programmed to synchronous enable, upon power-up the outputs $\left(Q_{0}-Q_{7}\right)$ will be in a floating or high-impedance state.

BLOCK DIAGRAM


BD006440
$\left.\begin{array}{|lll|}\hline \frac{\text { Publication \# }}{08130} & \frac{\text { Rev. }}{A} & \frac{\text { Amendment }}{10} \\ \text { Issue Date: May } 1986\end{array}\right]$

PRODUCT SELECTOR GUIDE

| Part Number | Am27S55A |  | Am27S55 |  |
| :--- | :---: | :---: | :---: | :---: |
| Address Setup <br> Tlme (ns) | 20 | 25 | 25 | 30 |
| Clock-to-Output <br> Delay (ns) | 10 | 13 | 13 | 16 |
| Operating <br> Range | C | M | C | M |

CONNECTION DIAGRAM
Top View


LOGIC SYMBOL


LS002450

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optlonal Processing

## Am27S55


E. OPTIONAL PROCESSING

Blank = Standard processing $B=$ Burn-in

| Valid Combinations |  |
| :--- | :--- |
| AM27S55 | DC, DCB |
| AM27S55A | PC, PCB |

## Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Detense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish
(AM27S55
A. DEVICE NUMBER/DESCRIPTION Am27S55
$4096 \times 8$ Bipolar Registered PROM

| Valid Combinations |  |
| :--- | :--- |
| AM27S55 | /BLA |
| AM27S55A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## $A_{0}-A_{11}$ Address (Inputs)

The 12-bit field presented at the address inputs selects one of 4096 memory locations to be read from.
K Clock (Input)
The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-toHIGH transition of K.
$\mathbf{Q}_{0}-\mathbf{Q}_{7}$ Data Output Port (Output)
Parallel data output from the pipeline register. The disabled state of these outputs is floating or high-impedance.

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.

## GND Device Power Supply Pin

The most negative of the logic power supply pins.

This device contains a two bit architecture word which, when programmed, will provide one of the following functions:

## $\overline{\mathbf{G}} / \overline{\mathrm{GS}} / \overline{\mathrm{I}} / \overline{\mathbf{S}} \quad$ Asynchronous/Synchronous Output Enable/ Asynchronous/Synchronous initlalize (Input)

With the architecture word unprogrammed, this pin operates as an Asynchronous Output Enable ( $\overline{\mathrm{G}}$ ) and provides direct control of the DQ output three-state drivers independent of K. With proper programming of the architecture word, this pin will function as a Synchronous Output Enable (GS) which will control the state of the DQ output three-state drivers in conjunction with K . This is useful where more than one registered PROM is bused together for word-depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.
The architecture word may also be programmed so that this pin will function as an Asynchronous Initialize (i) which is a control pin used to initialize the output data registers from a programmable word independent of $K$. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed, this pin will function as a Synchronous Initialize (IS) which will initialize the output data registers from a programmable word in conjunction with K. This can be used for a system interrupt or reset which must be synchronized with K.

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage (HIGH) | Guaranteed Input HIGH Voltage (Note 1) |  |  | 2.0 |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage (LOW) | Guaranteed Input LOW Voltage (Note 1) |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| VOH | Output Voltage (HIGH) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \mathrm{IOH}_{\mathrm{H}}=-2 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ |  |  | 2.4 |  | Volts |
| VoL | Output Voltage (LOW) | $\begin{aligned} & V_{C C}=\text { Min., } \mathrm{IOL}_{2}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  |  |  | 0.5 | Volts |
| IIH | Input Current (HIGH) | $V_{\text {cc }}=$ Max | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 40 |  |
| ILL | Input Current (LOW) | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  | -250 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ (Note' 2) |  |  | -20 | -90 | mA |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{G / G S}=2.4 \mathrm{~V} \text { (Note 3) } \end{aligned}$ | $V_{\text {OUT }}=V_{\text {CC }}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| Icc | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ Max., All Inputs $=0.0 \mathrm{~V}$ | COM'L | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  | 185 | mA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 175 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ |  | 165 |  |
|  |  |  | MIL | $\mathrm{T}^{\text {C }}=0-55^{\circ} \mathrm{C}$ |  | 195 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  | 180 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C}$ |  | 155 |  |

Notes: 1. These are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment and fixturing.
2. Not more than one output should be shorted at a time. Duration of the short-circuit should not be more than one second.
3. For devices which have been programmed for Synchronous Enable ( $\overline{\mathrm{Gs}})$, the device must be clocked after applying these voltages to perform this measurement.

## Capacitance*

| Parameter Symbol | Parameter Description | Test Conditions | Тур. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.00 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{I N} / V_{O U T}=2.0 \mathrm{~V} @ \mathrm{i}=1 \mathrm{MHz} \end{aligned}$ | 5 | pF |
| COUT | Output Capacitance |  | 12 |  |

*These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING TEST CIRCUITS


KEY TO SWITCHING WAVEFORMS

| WAVEFORM | InPuTS | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST 8E STEADY | WILL BE STEADY |
|  | MAY CHANGE FROMHTOL | WILL BE CHANGING FROMHTOL |
| NTTV | MAY CHANGE FROML TOH | WILL $8 E$ Changing FROML TOH |
| NxNX | DON'T CARE; ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE OFF" STATE |

A. Output Load for all Switching tests except TGHQZ and TKHQZ
B. Output Load for TGHQZ and TKHQZ

Notes: 1. All device test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $S_{1}$ is closed for all other Switching tests.
3. Load capacitance includes all stray and fixture capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)

| No. | Parameter Symbol | Parameter Description |  | " ${ }^{\prime \prime}$ " Version |  | Standard Version |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| 1 | TAVKH | Address to K HIGH Setup Time | COM'L | 20 |  | 25 |  | ns |
|  |  |  | MIL | 25 |  | 30 |  |  |
| 2 | TKHAX | Address to K HIGH Hold Time | COM'L | 0 |  | 0 |  | ns |
|  |  |  | MIL | 0 |  | 0 |  |  |
| 3 | TKHQV1 | Delay from K HIGH to Output Valid, for Initially active outputs (HIGH or LOW) | COM'L |  | 10 |  | 13 | ns |
|  |  |  | MIL |  | 13 |  | 16 |  |
| 4 | TKHKL TKLKH | K Pulse Width (HIGH or LOW) | COM'L | 15 |  | 20 |  | ns |
|  |  |  | MIL | 20 |  | 20 |  |  |
| 5 | TGLQV | Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (Note 3) | COM'L |  | 15 |  | 20 | ns |
|  |  |  | MIL |  | 20 |  | 25 |  |
| 6 | TGHQZ | Asynchronous Output Enable HIGH to Output Hi-Z (Notes 2 \& 3) | COM'L |  | 15 |  | 20 | ns |
|  |  |  | MIL |  | 20 |  | 25 |  |
| 7 | TGSVKH | $\bar{G}_{\text {S }}$ to K HIGH Setup Time (Note 4) | COM'L | 10 |  | 15 |  | ns |
|  |  |  | MIL | 15 |  | 15 |  |  |
| 8 | TKHGSX | $\overline{\mathbf{G}_{S}}$ to K HIGH Hold Time (Note 4) | COM'L | 5 |  | 5 |  | ns, |
|  |  |  | MiL | 5 |  | 5 |  |  |
| 9 | TKHQV2 | Delay from K HIGH to Output Valid, for initially Hi-Z outputs (Note 4) | COM'L |  | 13 |  | 18 | ns |
|  |  |  | MIL |  | 18 |  | 21 |  |
| 10 | TKHQZ | Delay from K HIGH to Output Hi-Z (Notes 2 \& 4) | COM'L |  | 13 |  | 18 | ns |
|  |  |  | MIL |  | 18 |  | 21 |  |
| 11 | TILQV | Delay from İ LOW <br> to Output Valid (HIGH or LOW) (Note 5) | COM'L |  | 17 |  | 20 | ns |
|  |  |  | MiL |  | 20 |  | 25 |  |
| 12 | TIHKH | Asynchronous $\dagger$ <br> Recovery Time (Note 5) | COM'L | 17 |  | 20 |  | ns |
|  |  |  | MIL | 20 |  | 25 |  |  |
| 13 | TILIH | Asynchronous I Pulse Width (Note 5) | COM'L | 15 |  | 20 |  | ns |
|  |  |  | MIL | 20 |  | 20 |  |  |
| 14 | TISVKH | IS to K HIGH Setup Time (Note 6) | COM'L | 15 |  | 20 |  | ns |
|  |  |  | MIL | 20 |  | 25 |  |  |
| 15 | TKHISX | IS to K HIGH Hold Time (Note 6) | COM'L | 0 |  | 0 |  | ns |
|  |  |  | MIL | 0 |  | 0 |  |  |

See also Switching Test Loads
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in Diagram A.
2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in Diagram B.
3. Applies only when Asynchronous Enable ( $\overline{\mathrm{G}}$ ) function is used.
4. Applies only when Synchronous Enable ( $\overline{\mathrm{Gs}})$ has been programmed.
5. Applies only when (Asynchronous Initialize (i)) has been programmed.
6. Applies only when (Synchronous Initialize ( $\overline{\mathrm{S}}$ )) has been programmed.


Timing Set 1 - Using Asynchronous Enable


Timing Set 2 - Using Synchronous Enable


WF021750
Timing Set 3 - Using Asynchronous Initialize


Timing Set 4 - Using Synchronous Initlalize

# Am27S65 

## 4096-Bit (1024 x 4) Bipolar Registered PROM with SSR ${ }^{\text {TM }}$ Diagnostics Capability

## DISTINCTIVE CHARACTERISTICS

- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable Enable Pin for Asynchronous or Synchronous Enable operation
- User-programmable Initialization Pin for Asynchronous or Synchronous Initialize operation
- Slim, 24-pin, 300-mil lateral center package permits a reduction in board space over standard discrete PROM and registers
- Consumes approximately $1 / 2$ the power of separate PROM/register combination for improved system reliability
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98\%)
- Increased drive capability, 24 mA IOL


## GENERAL DESCRIPTION

This device contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies, the shadow register is intended to operate in the background of the normal output data register. This shadow register can be used in a systematic way to control and observe the output data register to exercise desired system functions during a diagnostic test mode.

To offer the system designer maximum flexibility, this device contains user-programmable architecture for Enable and Initialize. The unprogrammed state of these pins operates as Asynchronous inputs ( $\overline{\mathrm{G}}$ ) and ( $\overline{\mathrm{I}}$ ), respectively. An architecture word permits the programming of the functionality of these pins to Synchronous Enable (GS) and Synchronous Initialize (IS). A non-programmable Asynchronous Enable ( $\overline{\mathrm{G}}$ ) is also provided.

## PRODUCT SELECTOR GUIDE

| Part Number | 27S65A | 27 S 65 | 27 S 65 A | 27 S 65 |
| :--- | :---: | :---: | :---: | :---: |
| Address Set-up <br> Time | 23 ns | 30 ns | 27 ns | 35 ns |
| Clock-to-Output <br> Delay | 10 ns | 15 ns | 13 ns | 20 ns |
| Operating <br> Range | C | C | M | M |

## CONNECTION DIAGRAMS

Top View


CD000541


CD004901

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL


LS002100

## ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :--- | :--- |
| AM27S65 | PC, PCB, |
| AM27S65A | DC, DCB, LC, LCB |

## Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| AM27S65 | /BKA, /BLA, /B3C |
| AM27S65A |  |

## Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\mathrm{A}_{\mathbf{0}}$ - $\mathrm{Ag}_{9}$ Address Inputs
The 10-bit field presented at the address inputs selects one of 1024 memory locations to be read from.

PK Pipeline Clock (Input)
The pipeline clock is used to load data into the parallel registers. The data source may be the memory array, the shadow register, or the initialize word if programmed for synchrounous initialize architecture. Transfer occurs on the LOW-to-HIGH transition of PK.
$D Q_{0}-D Q_{3}$ Data I/O Port
Parallel data output from the pipeline register or parallel data input to the shadow register.

M Mode (Input)
Control input which controls the source data for both sets of registers, MODE input is LOW in the normal mode of operation. The PROM Array is the input source for the output data registers. The shadow register is in the shift mode ( $S D_{\rightarrow} \mathrm{S}_{0} \rightarrow \mathrm{~S}_{1 \rightarrow \mathrm{~S}_{2} \rightarrow \mathrm{~S}_{3} / \mathrm{SQ} \text { ). MODE input HIGH al- }}$ lows transfer of data for diagnostic testing. Shadow register data may be loaded into the output registers or output data bus information may be loaded into the shadow register.

## DK Diagnostic Clock (Input)

The Diagnostic clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DK.

## SD Serial Data Input

This pin performs two functions depending on the state of the MODE input. If $M$ is LOW, the SD pin is the data transfer pin for serial data (SD $\rightarrow S_{0}$ ). IF the $M$ input is HIGH, the SD pin operates as a control pin where SD asserted LOW permits output data to be loaded into the shadow register on the next LOW-to-HIGH transtion of DK. SD asserted HIGH represents a NO-OP function on this device.

## SQ Serlal Data Output

This pin operates as a transfer pin for serial data. When M input is LOW, SQ $=S_{3}$. When $M$ is HIGH and SD operates as a control pin, the SQ pin operates as a pass through of SD control. SQ is an active totem-pole output.

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.
This device contains a two bit architecture word which, according to programming, will provide the following functions:

## $\overline{\mathbf{G}} / \overline{\mathrm{GS}} \overline{\text { Asynchronous/Synchronous } \overline{\text { Output }} \overline{\text { Enable }}}$

With the architecture word unprogrammed this pin operates as an Asynchronous Output Enable $(\overline{\mathrm{G}})$ and provides direct control of the DQ output three-state drivers independent of PK. With proper programming of the architecture word this pin will function as a Synchronous Output Enable ( $\overline{\mathrm{GS}}$ ) which will control the state of the DQ output three-state drivers in conjunction with PK. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such must be synchronized with the data.

## I/IS $\overline{\text { Asynchronous/Synchronous Initialize }}$

 With the architecture word unprogrammed this pin functions as an Asynchronous Initialize (i) which is a control pin used to initialize the output data registers from a programmable word independent of PK. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed this pin will function as a Synchronous Initialize (IS) which will initialize the output data registers from a programmable word in conjunction with PK. This can be used for a system interrupt or reset which must be synchronized with PK.
## MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-toHIGH transition of DK. M (MODE) and SD determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PK. M (MODE) selects whether the data source is the PROM Array or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DK and loaded into the pipeline register from the data input via PK as long as no set up or hold times are violated.

| Inputs |  |  |  |  | Outputs |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD | M | DK | PK | [ ${ }^{\text {* }}$ | SQ | Shadow Register | Pipeline Register |  |
| X | L | 1 | - | X | $\mathrm{S}_{3}$ | $\begin{gathered} S_{S_{n}+S_{n-1}} \\ S_{0}+S_{D} \end{gathered}$ | NA | Serial Shift; $\mathrm{SD} \rightarrow \mathrm{S}_{0} \rightarrow \mathrm{~S}_{1} \rightarrow \mathrm{~S}_{2} \rightarrow \mathrm{~S}_{3} / \mathrm{SQ}$ |
| X | L | - | $\dagger$ | H | $\mathrm{S}_{3}$ | NA | $\begin{gathered} Q_{n}-\text { ARRAY }_{\text {DATA }} \end{gathered}$ | Normal Load Pipeline Register from PROM |
| X | L | - | $\dagger$ | L | $\mathrm{S}_{3}$ | NA | $Q_{n}-\operatorname{INIT}_{\text {DATA }}$ | Synchronous Initialize Pipeline Register* |
| L | H | $\dagger$ | - | X | SD | $S_{n}+Q_{n}$ | NA | Load Shadow Register from Outputs ( $\mathrm{DQ}_{0}-\mathrm{DQ}_{3}$ ) |
| X | H | - | $\dagger$ | X | SD | NA | $\mathrm{Q}_{\mathrm{n}}+\mathrm{S}_{\mathrm{n}}$ | Load Pipeline Register from Shadow Register |
| H | H | $\dagger$ | - | X | SD | Hold | NA | No-Op; Hold Shadow Register |

FUNCTION TABLE DEFINITIONS

## INPUTS

$\mathrm{H}=\mathrm{HIGH}$
$\mathrm{L}=\mathrm{LOW}$
$X=$ Don't Care

- = Steady State LOW or HIGH or HIGH-to-LOW transition
$\dagger=$ LOW-to-HIGH transition
OUTPUTS
SQ = Serial Data Output
$\mathrm{S}_{3}-\mathrm{S}_{0}=$ Shadow Register Outputs (internal to devices)
$\mathrm{Q}_{3}-\mathrm{Q}_{0}=$ Pipeline Register Outputs
NA $=$ NOT applicable: Output is not a function of the specified input combinations
*Applies only if the architecture word has been programmed for Synchronous Initialize operation.


## APPLICATIONS

## APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS <br> DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both observe intermediate test points and control intermediate signals - address, data, control, and status - to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

## TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.


AF000181
Figure 1.
A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16 -bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock
cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

## SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.


AF000191
Figure 2.
Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.
Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.
When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$

## Ambient Temperature with

Power Votage
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage
$-0.5 \vee$ to 7.0 V
DC Voltage Applied to Outputs (Except During Programming)
DC Voltage Applied to Outputs
During Programming . 0.5 to VCC Max.

Output Current into Outputs During
Programming (Max. Duration of 1 sec .) ........... 250 mA
DC Input Voltage................................ 0.5 V to +5.5 V
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
$\quad$ Temperatures............................... 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage.................. +4.75 V to +5.25 V
Military (M) Devices
Temperatures............................. -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage..................... 4.5 V to +5.5 V

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

Military products $100 \%$ tested at $-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}, 125^{\circ} \mathrm{C}$

DC CHARACTERISTICS over operating range unless otherwise specified*


Notes: 1. There are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do Not attempt to test these values without suitable equipment and fixturing (See Notes on Testing).
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. ICC limits at temperature extremes are guaranteed by correlation to $25^{\circ} \mathrm{C}$ test limits.

## CAPACITANCE

| Parameter <br> Symbol | Parameter <br> Description | Test Conditions | Typ. | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\mathrm{OUT}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ | 12 |  |

Note: These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
*See last page of this spec for Group A Subgroup Testing information.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (See Note 1.) *

| No. | Parameter Symbol | Parameter Description | " ${ }^{\text {' }}$ ' Versions |  |  |  | Standard Versions |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVPKH | Address to PK (HIGH) Setup Time | 23 |  | 27 |  | 30 |  | 35 |  | ns |
| 2 | TPKHAX | Address to PK (HIGH) Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 3 | TPKHDQV1 | Delay from PK HIGH to Output Valid, for initially active outputs (HIGH or LOW) (Note 7) | 4 | 10 | 4 | 13 | 4 | 15 | 4 | 20 | ns |
| 4 | TPKHPKL TPKLPKH | PK Pulse Width (HIGH or LOW) | 15 |  | 20 |  | 20 |  | 20 |  | ns |
| 5 | TGLDQV | Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3) |  | 22 |  | 25 |  | 25 |  | 30 |  |
| 6 | TGHDQZ | Asynchronous Output Enable HIGH to Output HIGH-Z (See Notes $2 \& 3$ ) |  | 17 |  | 22 |  | 20 |  | 25 |  |
| 7 | TGSVPKH | $\overline{\mathrm{GS}}$ to PK HIGH Setup Time (See Note 4) | 12 |  | 12 |  | 15 |  | 15 |  | ns |
| 8 | TPKHGSX | $\overline{\mathrm{GS}}$ to PK HIGH Hold Time (See Note 4) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 9 | TPKHDQV2 | Delay from PKGHIGH to Output Valid, for initially High-Z outputs (See Note 4) |  | 17 |  | 22 |  | 20 |  | 25 | ns |
| 10 | TPKHDQZ | Delay from PK HIGH tou Output High-Z (See Notes 2 \& 4) |  | 17 |  | 22 |  | 20 |  | 25 | ns |
| 11 | TILDQV | Delay from I LOW to Output Valid (HIGH or LOW) (See Note 5) |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| 12 | TIHPKH | Asynchronous İ Recovery to PK (HIGH) (See Note 5) | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| 13 | TILIH | Asynchronous T Pulse Width (LOW) (See Note 5) | 20 |  | 20 |  | 25 |  | 25 |  | ns |
| 14 | TISVPKH | $\overline{\text { IS }}$ to PK HIGH Setup Time (See Note 6) | 20 |  | 25 |  | 20 |  | 25 |  | ns |
| 15 | TPKHISX | $\overline{\text { IS }}$ to PK HIGH Hold Time (See Note 6) | 5 |  | 5 |  | 5 |  | 5 |  | ns |

DIAGNOSTIC MODE SWITCHING CHARACTERISTICS over operating range unless other specified (See Note 1.)*

| No. | Parameter Symbol | Parameter Description | COM'L |  | MIL |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| 16 | TSDVDKH | Serial Data In to DK HiGH Setup Time | 25 |  | 30 |  | ns |
| 17 | TDKHSDX | Serial Data In to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 18 | TMVPKH | Mode to PK HIGH Setup Time | 35 |  | 40 |  |  |
| 19 | TPKHMX | Mode to PK HIGH Hold Time | 0 |  | 0 |  |  |
| 20 | TMVDKH | Mode to DK HIGH Setup Time | 35 |  | 40 |  |  |
| 21 | TDKHMX | Mode to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 22 | TDQVDKH | Output Data In to DK HIGH Setup Time | 25 |  | 30 |  |  |
| 23 | TDKHDQX | Output Data In to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 24 | TDKHSQV | Delay from DK HIGH to Serial Data Output (Shifting) |  | 30 |  | 35 |  |
| 25 | TSDVSQV | $\begin{array}{\|l} \text { Delay from SD Valid to SQ Valid } \\ \text { (Mode Input HIGH) } \\ \hline \end{array}$ |  | 25 |  | 30 |  |
| 26 | $\begin{aligned} & \text { TDKHDKL } \\ & \text { TDKLDKH } \end{aligned}$ | DK Pulse Width (HIGH or LOW) | 25 |  | 25 |  |  |
| 27 | TMHSQV TMLSQV | Delay from Mode (HIGH or LOW) to SQ Valid |  | 25 |  | 30 |  |

See also A-C TEST LOADS
*See last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS




WF020660
Time Set 2-Using Synchronous Enable


WF020670
Timing Set 3-Using Asynchronous Initialize


Timing Set 4-Using Synchronous Initialize


WF020690
Timing Set 5-Dlagnostic Test Mode (System Control)

## SWITCHING WAVEFORMS (Cont.)



WF020700
Timing Set 6-Doagnostic Test Mode (System Observation)

## KEY TO SWITCHING WAVEFORMS

| Waveform | InPuts | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
| $01010$ | MAY CHANGE <br> FROM H TOL | WILL BE CHANGING FROMHTOL |
| $\sqrt{17 J}$ | MAY CHANGE FROML TOH | WILL be changing FROML TOH |
| $x 00 x$ | DON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | $\begin{aligned} & \text { DOES NOT } \\ & \text { APPLY } \end{aligned}$ | CENTER <br> LINE IS HIGH IMPEDANCE "OFF" STATE |


A. Output load for $D Q_{0}-D Q_{3}$

B. Output load for SQ
C. Output load for TGHDQZ and TPKHDQZ on Outputs $\mathrm{DQ}_{0}-\mathrm{DQ}_{3}$

Notes: 1. All device test loads should be loaded within $\mathbf{2}^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $\mathrm{S}_{1}$ is closed for all the AC tests.
3. Load capacitance includes all stray and fixture capacitance.

## NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful:

1. Ensure that adequate decoupling capacitance is employed across the device VCC and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu$ Farad or larger capacitor and a $0.01 \mu$ Farad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of
power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TAVPKH | 9, 10, 11 | 16 | TSDVDKH | 9, 10, 11 |
| 2 | TPKHAX | 9, 10, 11 | 17 | TDKHSDX | 9, 10, 11 |
| 3 | TPKHDQV1 | 9, 10, 11 | 18 | TMVPKH | 9, 10, 11 |
| 4 | TPKHPKL | $9,10,11$ | 19 | TPKHMX | $9,10,11$ |
| 4 | TPKLPKH | 9, 10, 11 | 20 | TMVDKH | 9, 10, 11 |
| 5 | TGLDQV | 9, 10, 11 | 21 | TDKHMX | 9, 10, 11 |
| 6 | TGHDQZ | 9, 10, 11 | 22 | TDQVDKH | 9, 10, 11 |
| 7 | TGSVPKH | $9,10,11$ | 23 | TDKHDQX | 9, 10, 11 |
| 8 | TPKHGSX | 9, 10, 11 | 24 | TDKHSQV | $9,10,11$ |
| 9 | TPKHDQV2 | 9, 10, 11 | 25 | TSDVSQV | 9, 10, 11 |
| 10 | TILDQV | 9, 10, 11 | 26 | TDKHDKL | 9, 10, 11 |
| 11 | TILDQV | $9,10,11$ | 26 | TDKLDKH | 9, 10, 11 |
| 12 | TIHPKH | 9, 10, 11 | 27 | TMHSQV | 9, 10, 11 |
| 13 | TILIH | 9, 10, 11 | 27 | TMLSQV | $9,10,11$ |
| 14 | TISVPKH | 9, 10, 11 |  | Functional | 78 |
| 15 | TPKHISX | 9, 10, 11 |  | Tests | 7, 8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S75 

## 8192-Bit (2048 x 4) Bipolar Registered PROM with SSR $^{\text {TM }}$ Diagnostics Capability

## DISTINCTIVE CHARACTERISTICS

- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable synchronous and asynchronous Enables
- User-programmable for synchronous or asynchronous Initialize
- Slim, 24-pin, 300-mil lateral center package permits a reduction in board space over standard discrete PROM and registers.
- Consumes approximately $1 / 2$ the power of separate PROM/register combination for improved system reliability.
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98\%).
- Increased drive capability, 24 mA IOL


## GENERAL DESCRIPTION

This device contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies, the shadow register is intended to operate in the background of the normal output data register. This shadow register can be used in a systematic way to control and observe the output data register to exercise desired system functions during a diagnostic test mode.

To offer the system designer maximum flexibility, this device contains user programmable architecture for Enable and Initialize. The unprogrammed state of these pins operates as Asynchronous inputs ( $\overline{\mathrm{G}}$ ) and (I) respectively. An architecture word permits the programming of the functionality of these pins to Synchronous Enable ( $\overline{\mathrm{GS}}$ ) and Synchronous Initialize ( $\overline{\mathrm{IS}}$ ).


BD005840

PRODUCT SELECTOR GUIDE

| Part Number | 27S75A | $27 \mathrm{S75}$ | 27 S 75 A | $27 \mathrm{S75}$ |
| :--- | :---: | :---: | :---: | :---: |
| Address Set up Time | 25 ns | 30 ns | 30 ns | 35 ns |
| Clock-to-Output <br> Delay | 12 ns | 15 ns | 17 ns | 20 ns |
| Operating Range | C | C | M | M |

## CONNECTION DIAGRAMS

Top View


Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS002110

## ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION

Am27S75
2K×4 Registered PROM with SSR ${ }^{\text {TM }}$ Diagnostics

| Valid Combinations |  |
| :--- | :--- |
| AM27S75 | PC, PCB, DC |
| AM27S75A | DCB, LC, LCB |

## Valid Comblnations

Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finlsh


| Valid Combinations |  |
| :--- | :--- |
| AM27S75 | /BKA, /BLA, /B3C |
| AM27S75A |  |

## Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## $\mathbf{A}_{0}-\mathbf{A}_{10}$ Address Inputs

The 11 -bit field presented at the address inputs selects one of 2048 memory locatios to be read from.
PK Pipeline Clock (Input)
The pipeline clock is used to load data into the parallel registers. The data source may be the memory array, the shadow register, or the initialize word if programmed for synchronous initialize word if programmed for synchronous initialize architecture. Transfer occurs on the LOW-to-HIGH transition of PK.
$D Q_{0}-D Q_{3} \quad$ Data I/O Port
Parallel data output from the pipeline register or parallel data input to the shadow register.

## M Mode (Input)

Control input which controls the source data for both sets of registers. MODE input is LOW in the normal mode of operation. The PROM array is the input source for the output data registers. The shadow register is in the shift mode ( $\mathrm{SD} \rightarrow \mathrm{S}_{0} \rightarrow \mathrm{~S}_{1} \rightarrow \mathrm{~S}_{2} \rightarrow \mathrm{~S}_{3} / \mathrm{SQ}$ ). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output register or output data bus information may be loaded into the shadow register.

## DK Dlagnostic Clock (Input)

The diagnostic clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DK.

## SD Serial Data Input

This pin performs two functions depending on the state of the MODE input. If M is LOW, the SD pin is the data transfer pin for serial data ( $S D \rightarrow S_{0}$ ). If the $M$ input is HIGH, the SD pin operates as a control pin where SD asserted LOW permits output data to be loaded into the shadow register on the next LOW-toHIGH transition of DK. SD asserted HIGH represents a NO-OP function on this device.

## SQ Serlal Data Output

This pin operates as a transfer pin for serial data. When $M$ input is LOW, SQ $=S_{3}$. When $M$ is HIGH and SD operates as a control pin, the SQ pin operates as a pass through of SD control. SQ is an active totem-pole output.
Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.
This device contains a two bit architecture word which, according to programming, will provide the following functions:
G/GS Asynchronous/Synchronous Output Enable With the architecture word unprogrammed this pin operates as an Asynchronous Output Enable (G) and provides direct control of the DQ output three-state drivers independent of PK. With proper programming of the architecture word this pin will function as a Synchronous Output Enable ( $\overline{\mathrm{GS}}$ ) which will control the state of the DQ output three-state drivers in conjunction with PK. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.
I/IS $\overline{\text { Asynchronous/Synchronous }} \overline{\text { Initialize }}$ With the architecture word unprogrammed this pin functions as an Asynchronous Initialize (i) which is a control pin used to initialize the output data registers from a programmable word independent of PK. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed this pin will function as a Synchronous Initialize (IS) which will initialize the output data registers from a programmable word in conjunction with PK. This can be used for a system interrupt or reset which must be synchronized with PK.

## MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-toHIGH transition of DK. M (MODE) and SD determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PK. M (MODE) selects whether the data source is the PROM Array or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DK and loaded into the pipeline register from the data input via PK as long as no set up or hold times are violated.

| Inputs |  |  |  |  | Outputs |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD | M | DK | PK | $\overline{\mathbf{S}}{ }^{*}$ | SQ | Shadow Register | Pipeline Register |  |
| X | L | 1 | - | X | $\mathrm{S}_{3}$ | $\begin{gathered} \hline S_{n}-S_{n}-1 \\ S_{0}+S_{D}-1 \end{gathered}$ | NA | Serial Shift; SD $\rightarrow \mathrm{S}_{0 \rightarrow} \mathrm{~S}_{\mathbf{1}} \rightarrow \mathrm{S}_{\mathbf{2} \rightarrow} \mathrm{S}_{\mathbf{3}} / \mathrm{SQ}$ |
| X | L | - | $\uparrow$ | H | $\mathrm{S}_{3}$ | NA | $\begin{gathered} \mathrm{Q}_{\mathrm{n}}-\text { ARRAY } \\ \text { DATA } \end{gathered}$ | Normal Load Pipeline Register from PROM |
| X | L | - | $\dagger$ | L | $\mathrm{S}_{3}$ | NA | $a_{n}-\text { INIT }$ | Synchronous Initialize Pipeline Register* |
| L | H | 1 | - | X | SD | $S_{n}+Q_{n}$ | NA | Load Shadow Register from Outputs ( $\mathrm{DQ}_{0}-\mathrm{DQ}_{3}$ ) |
| X | H | - | $\dagger$ | X | SD | NA | $\mathrm{O}_{\mathrm{n}}-\mathrm{S}_{\mathrm{n}}$ | Load Pipeline Register from Shadow Register |
| H | H | $\dagger$ | - | X | SD | Hold | NA | No-Op; Hold Shadow Register |

## mode select table definitions

## INPUTS

$\mathrm{H}=\mathrm{HIGH}$
L-LOW
$\mathrm{X}=$ Don't Care

- = Steady State LOW or HIGH or HIGH-to-LOW transition
i- LOW-to-HIGH transition


## OUTPUTS

SQ $=$ Serial Data Output
$\mathrm{S}_{3}-\mathrm{S}_{0}=$ Shadow Register Outputs (internal to devices)
$\mathrm{Q}_{3}-\mathrm{Q}_{0}=$ Pipeline Register Outputs
NA $=$ NOT applicable: Output is not a function of the specified input combinations
*Applies only if the architecture word has been programmed for Synchronous Initialize operation.

## APPLICATIONS

## APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS

## DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both observe intermediate test points and control intermediate signals - address, data, control, and status - to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

## TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.


AF000181
Figure 1.
A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16 -bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock
cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

## SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.


AF000191
Figure 2.
Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PK. This allows any internai state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.
In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.
When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$
Ambient Temparature with
Power Applied $\qquad$ .-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming) -0.5 to $V_{C C}$ Max.
DC Voltage Applied to Outputs During Programming $\qquad$ 21 V Output Current into Outputs During

Programming (Max. Duration of 1 sec .) 250 mA
DC input Voltage $\qquad$ $-0.5 \vee$ to +5.5 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices

Temperature $T_{A}$
0 to $+75^{\circ} \mathrm{C}$

Supply Voltage
+4.75 V to +5.25 V

Military (M) Devices

Temperature TC
.-55 to $+125^{\circ} \mathrm{C}$

Supply Voltage
+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

Military Product $100 \%$ tested at $-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}, 125^{\circ} \mathrm{C}$

DC CHARACTERISTICS over operating range unless otherwise specified*


Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
4. ${ }^{1} \mathrm{CC}$ limits at temperature extremes are guaranteed by correlation to $25^{\circ} \mathrm{C}$ test limits.

## CAPACITANCE

| Parameter <br> Symbol | Parameter <br> Description | Test Conditions | Typ. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |
| $\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\mathrm{OUT}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ | 5 |  |  |  |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | 12 |  |  |

Note: These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
*See last page of this spec for Group A Subgroup Testing information.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (See Note 1.)*

| No. | Parameter Symbol | Parameter Description | " ${ }^{\text {a' }}$ Versions |  |  |  | Standard Versions |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVPKH | Address to PK HIGH Setup Time | 25 |  | 30 |  | 30 |  | 35 |  | ns |
| 2 | TPKHAX | Address to PK HIGH Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 3 | TPKHDQV1 | Delay from PK HIGH to Output Valid, for initially active outputs (HIGH) or LOW) (Note 7) | 4 | 12 | 4 | 17 | 4 | 15 | 4 | 20 | ns |
| 4 | $\begin{aligned} & \text { TPKHPKL } \\ & \text { TPKLPKH } \end{aligned}$ | PK Pulse Width (HIGH or LOW) | 15 |  | 20 |  | 20 |  | 20 |  | ns |
| 5 | TGLDQV | Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3) |  | 22 |  | 25 |  | 25 |  | 30 | ns |
| 6 | TGHDQZ | Asynchronous Output Enable HIGH to Output High $Z$ (See Note 2 \& 3) |  | 17 |  | 22 |  | 20 |  | 25 | ns |
| 7 | TGSVPKH | GS to PK HIGH Setup Time (See Note 4) | 12 |  | 12 |  | 15 |  | 15 |  | ns |
| 8 | TPKHGSX | GS to PK HIGH Hold Time (See Note 4) | 0 | . | 0 |  | 0 |  | 0 |  | ns |
| 9 | TPKHDQV2 | Delay from PK HIGH to Output Valid, for initially High $Z$ outputs (See Note 4) |  | 17 |  | 22 |  | 20 |  | 25 | ns |
| 10 | TPKHDQZ | Delay from PK HIGH to Output High Z (See Notes 2 \& 4) |  | 17 |  | 22 |  | 20 |  | 25 | ns |
| 11 | TILDQV | Delay from II LOW to Output Valid (HIGH or LOW) (See Note 5) |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| 12 | TJHPKH | Asynchronous I Recovery to PK (HIGH) (See Note 5) | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| 13 | TILIH | Asynchronous İ Pulse Width (LOW) (See Note 5) | 20 |  | 20 |  | 25 |  | 25 |  | ns |
| 14 | TISVPKH | İ to PK HIGH Setup Time (See Note 6) | 20 |  | 25 |  | 20 |  | 25 |  | ns |
| 15 | TPKHISX | IS to PK HIGH Setup Time (See Note 6) | 5 |  | 5 |  | 5 |  | 5 |  | ns |

Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V, using test loads in A \& B.
2. TGHDQZ and TPKHDQZ are measured to Steady State HIGH -0.5 V and Steady State LOW +0.5 V output levels, using the test load in C.
3. Applies only if the architecture is configured for Asynchronous Enable.
4. Applies only if the architecture word has been programmed for a Synchronous Enable input.
5. Applies only if the architecture word has been programmed for a Asynchronous Initialize input.
6. Applies only if the architecture word has been programmed for a Synchronous Initialize input.
7. Minimum Delay times are guaranteed by design and supported by characterization data.

DIAGNOSTIC MODE SWITCHING CHARACTERISTICS over operating range unless otherwise
specified (See Note 1)*

| No. | Parameter Symbol | Parameter Description | COM'L |  | MIL |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| 16 | TSDVDKH | Serial Data In to DK HIGH Setup Time | 25 |  | 30 |  | ns |
| 17 | TDKHSDX | Serial Data In to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 18 | TMVPKH | Mode to PK HIGH Setup Time | 35 |  | 40 |  |  |
| 19 | TPKHMX | Mode to PK HIGH Hold Time | 0 |  | 0 |  |  |
| 20 | TMVDKH | Mode to DK HIGH Setup Time | 35 |  | 40 |  |  |
| 21 | TDKHMX | Mode to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 22 | TDQVDKH | Output Data In to DK HIGH Setup Time | 25 |  | 30 |  |  |
| 23 | TDKHDQX | Output Data In to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 24 | TDKHSQV | Delay from DK HIGH to Serial Data Output (Shifting) |  | 30 |  | 35 |  |
| 25 | TSDVSQV | Delay from SD Valid to SQ Valid (Mode Input HIGH) |  | 25 |  | 30 |  |
| 26 | TDKHDKL TDKLDKH | DK Pulse Width (HIGH or LOW) | 25 |  | 25 |  |  |
| 27 | TMHSQV TMLSQV | Delay from Mode (HIGH or LOW) to SQ Valid |  | 25 |  | 30 |  |

See also A-C TEST LOADS.
*See last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



Timing Set 1 - Using Asynchronous Enable


Timing Set 2 - Using Synchronous Enable


Timing Set 3 - Using Asynchronous Initialize

## SWITCHING WAVEFORMS (Cont.)



WF020740
Timing Set 4 - Using Synchronous Initialize


WF020750
Timing Set 5 - Diagnostic Test Mode (System Control)

## SWITCHING WAVEFORMS (Cont.)



WF020760
Timing Set 6 - Diagnostic Test Mode (System Observation)

## KEY TO SWITCHING WAVEFORMS



KS000010
A. Output Load for $D Q_{0}-D Q_{3}$
B. Output Load for SQ
C. Output Load for TGHDQZ and TPKHDQZ on Outputs $D Q_{0}-D Q_{3}$



Notes: 1. All devices test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $\mathrm{S}_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

## NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device $V_{C C}$ and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu \mathrm{Farad}$ or larger capacitor and a $0.01 \mu$ Farad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of
power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{H}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups | No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TAVPKH | $9,10,11$ | 16 | TSDVDKH | $9,10,11$ |
| 2 | TPKHAX | $9,10,11$ | 17 | TDKHSDX | $9,10,11$ |
| 3 | TPKHDQV1 | $9,10,11$ | 18 | TMVPKH | $9,10,11$ |
| 4 | TPKHPKL | $9,10,11$ | 19 | TPKHMX | $9,10,11$ |
| 4 | TPKLPKH | $9,10,11$ | 20 | TMVDKH | $9,10,11$ |
| 5 | TGLDQV | $9,10,11$ | 21 | TDKHMX | $9,10,11$ |
| 6 | TGHDQZ | $9,10,11$ | 22 | TDQVDKH | $9,10,11$ |
| 7 | TGSVPKH | $9,10,11$ | 23 | TDKHDQX | $9,10,11$ |
| 8 | TPKHGSX | $9,10,11$ | 24 | TDKHSQV | $9,10,11$ |
| 9 | TPKHDQV2 | $9,10,11$ | 25 | TSDVSQV | $9,10,11$ |
| 10 | TPKHDQZ | $9,10,11$ | 26 | TDKHDKL | $9,10,11$ |
| 11 | TILDQV | $9,10,11$ | 26 | TDKLDKH | $9,10,11$ |
| 12 | TIHPKH | $9,10,11$ | 27 | TMHSQV | $9,10,11$ |
| 13 | TILIH | $9,10,11$ | 27 | TMLSQV | $9,10,11$ |
| 14 | TISVPKH | $9,10,11$ |  | Functional | 7,8 |
| 15 | TPKHISX | $9,10,11$ |  | Tests |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S85

## 16,384-Bit (4096 x 4) Registered PROM with SSR $^{\text {TM }}$ Diagnostics Capability

## DISTINCTIVE CHARACTERISTICS

- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable for Asynchronous Enable, Synchronous Enable, Asynchronous Initialize, or Synchronous Initialize
- Slim, 24-pin, 300-mil lateral center package occupies approximately $1 / 3$ the board space required by standard discrete PROM and register.
- Consumes approximately $1 / 2$ the power of separate PROM/register combination for improved system reliability.
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98\%).
- Increased drive capability, 24 mA loL


## GENERAL DESCRIPTION

This device contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies, the shadow register is intended to operate in the background of the normal output data register. This shadow register can be used in a systematic way to control and observe the output data register to exercise desired system functions during a diagnostic test mode.

To offer the system designer maximum flexibility, this device contains a single programmable multi-functional input ( $\overline{\mathrm{G}} / \overline{\mathrm{GS}} / \mathrm{I} / \overline{\mathrm{S}}$ ). The unprogrammed state of this pin operates an Asynchronous Enable ( $\overline{\mathrm{G}}$ ) input. An architecture word permits the programming of the functionality of this pin to Synchronous Enable (GS), Asynchronous Initialize (I), or Synchronous Initialize (IS).

BLOCK DIAGRAM


BD005850

PRODUCT SELECTOR GUIDE

| Part Number | 27S85A | 27 S 85 | 27 S 85 A | 27 S 85 |
| :--- | :---: | :---: | :---: | :---: |
| Address Set-up Time | 27 ns | 35 ns | 30 ns | 40 ns |
| Clock-to-Output <br> Delay | 12 ns | 15 ns | 17 ns | 20 ns |
| Operatinge Range | C | C | M | M |

## CONNECTION DIAGRAMS

Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



## ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
(2M27S85

| Valid Combinations |  |
| :--- | :--- |
| AM27S85 | PC, PCB, |
| AM27S85A | DC, DCB, LC, LCB |

## Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


B=Class B
B. SPEED OPTION

Blank $=40 \mathrm{~ns}$ set-up/20 ns clock-to-output $\mathrm{A}=30 \mathrm{~ns}$ set-up/17 ns clock-to-output
A. DEVICE NUMBER/DESCRIPTION

Am27S85
4K $\times 4$ Registered PROM with SSR $^{\text {TM }}$ Diagnostics

| Valid Combinations |  |
| :--- | :--- |
| AM27S85 | /BKA, /BLA, /B3C |
| AM27S85A |  |

## Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## A0-A11 Address Inputs

The 12-bit field presented at the address inputs selects one of 4096 memory locatios to be read from.
PK Pipeline Clock (Input)
The pipeline clock is used to load data into the parallel registers. The data source may be the memory array, the shadow register, or the initialize word if programmed for synchronous initialize architecture. Transfer occurs on the LOW-to-HIGH transition of PK.
$D Q_{0}-D Q_{3} \quad$ Data I/O Port
Parallel data output from the pipeline register or parallel data input to the shadow register.
M Mode (Input)
Control input which controls the source data for both sets of registers. MODE inputs is LOW in the normal mode of operation. The PROM array is the input source for the output data registers. The shadow register is in the shift mode ( $\mathrm{SD} \rightarrow \mathrm{S}_{0} \rightarrow \mathrm{~S}_{1} \rightarrow \mathrm{~S}_{2} \rightarrow \mathrm{~S}_{3} / \mathrm{SQ}$ ). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output register or output data bus information may be loaded into the shadow register.

## DK Dlagnostic Clock (Input)

The diagnostic clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DK.

## SD Serial Data Input

This pin performs two functions depending on the state of the MODE input. If M is LOW, the SD pin is the data transfer pin for serial data ( $\mathrm{SD} \rightarrow \mathrm{S}_{0}$ ). If the M input is HIGH, the SD pin operates as a control pin where SD asserted LOW permits output data to be loaded into the shadow register on the next LOW-toHIGH transition of DK. SD asserted HIGH represents a NO-OP function on this device.

SQ Serial Data Output
This pin operates as a transfer pin for serial data. When M input is LOW, SQ $=\mathrm{S}_{3}$. When $M$ is HIGH and SD operates as a control pin, the SQ pin operates as a pass through of SD control. SQ is an active totem-pole output.
VCC Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.
This device contains a two bit architecture word which, according to programming, will provide the following functions:
$\overline{\mathbf{G}} / \overline{\mathbf{G S}} / \overline{\mathrm{I}} / \overline{\mathrm{S}} \overline{\text { Asynchronous} / \overline{S y n c h r o n o u s}} \overline{\text { Output }} \overline{\text { Enable/ }}$ $\overline{\text { Asynchronous/Synchronous initlalize }}$
With the architecture word unprogrammed this pin operates as an Asynchronous Output Enable ( $\overline{\mathrm{G}}$ ) and provides direct control of the DQ output three-state drivers independent of PK. With proper programming of the architecture word this pin will function as a Synchronous Output Enable (GS) which will control the state of the DQ output three-state drivers in conjunction with PK. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.
The architecture word may also be programmed so that this pin will functions as an Asynchronous $\overline{\text { Initialize ( }}$ (I) which is a control pin used to initialize the output data registers from a programmable word independent of PK. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed this pin will function as a Synchronous Initialize $(\overline{\mathrm{I}})$ which will initialize the output data registers from a programmable word in conjunction with PK. This can be used for a system interrupt or reset which must be synchronized with PK.

## MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-toHIGH transition of DK. M (MODE) and SD determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PK. M (MODE) selects whether the data source is the PROM Array or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DK and loaded into the pipeline register from the data input via PK as long as no set up or hold times are violated.

| Inputs |  |  |  |  | Outputs |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD | M | DK | PK |  | SQ | Shadow Register | Pipeline Register |  |
| X | L | $\dagger$ | - | X | $\mathrm{S}_{3}$ | $\begin{aligned} & S_{n+}+S_{n-1} \\ & S_{0}+S D \end{aligned}$ | NA | Serial Shift; $\mathrm{SD} \rightarrow \mathrm{S}_{0} \rightarrow \mathrm{~S}_{1} \rightarrow \mathrm{~S}_{2} \rightarrow \mathrm{~S}_{3} / \mathrm{SQ}$ |
| X | L | - | $t$ | H | $\mathrm{S}_{3}$ | NA | $\begin{gathered} Q_{n}-\frac{\text { ARRAY }}{\text { DATA }} \end{gathered}$ | Normal Load Pipeline Register from PROM |
| X | L | - | $\dagger$ | L | $\mathrm{S}_{3}$ | NA | $Q_{n-}-\frac{\text { INiT }}{\text { DATA }}$ | Synchronous Initialize Pipeline Register* |
| L | H | $\dagger$ | - | X | SD | $S_{n}+Q_{n}$ | NA | Load Shadow Register from Outputs ( $\mathrm{DQ}_{0}-\mathrm{DQ}_{3}$ ) |
| X | H | - | $\dagger$ | X | SD | NA | $Q_{n}-S_{n}$ | Load Pipeline Register from Shadow Register |
| H | H | $\dagger$ | - | X | SD | Hold | NA | No-Op; Hold Shadow Register |

MODE SELECT TABLE DEFINITIONS

INPUTS
$\mathrm{H}=\mathrm{HIGH}$
L=LOW
X = Don't Care

- = Steady State LOW or HIGH or HIGH-to-LOW transition
= LOW-to-HIGH transition
*Applies only if the architecture word has been programmed for Synchronous Initialize operation.


## APPLICATIONS

## APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS <br> DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both observe intermediate test points and control intermediate signals - address, data, control, and status - to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

## TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.


AF000181
Figure 1.
A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available.

The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessaryl An easier method must exist. Serial Shadow Register diagnostics provides this method.

## SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.


AF000191
Figure 2.
Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.
Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temparature with
Power Applied................................... -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage ...................................-0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)............ -0.5 to $\mathrm{V}_{\mathrm{CC}}$ Max.
DC Voltage Applied to Outputs
During Programming
21 V
Output Current into Outputs During
Programming (Max. Duration of 1 sec .)........... 250 mA DC Input Voltage -0.5 V to +5.5 V
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

| Commercial (C) Devices |  |
| :---: | :---: |
| Temperature, $T_{A} \ldots$ | ... 0 to $+75^{\circ} \mathrm{C}$ |
| Supply Voltage ....................... +4.75 V to +5.25 V |  |
| Military (M) Devices |  |
| Temperature, TC. | -55 to $+125^{\circ} \mathrm{C}$ |
|  | 5 V to +5.5 |

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

Military product $100 \%$ tested at $-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$ and $125^{\circ} \mathrm{C}$

DC CHARACTERISTICS over operating range unless otherwise specified*


Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
4. ICC limits at temperature extremes are guaranteed by correlation to $25^{\circ} \mathrm{C}$ test limits.

## CAPACITANCE

| Parameter Symbol | Parameter Description | Test Conditions | Typ. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CIN}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{\text {IN }} / V_{\text {OUT }}=20 \vee @ f=1 \mathrm{MHz} \end{aligned}$ | 5 | pF |
| COUT | Output Capacitance |  | 12 |  |

Note: These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
*See last page of this spec for Group A Subgroup Testing information.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (See Note 1)*

| No. | Parameter Symbol | Parameter Description | ' $A^{\prime \prime}$ ' Versions |  |  |  | Standard Versions |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVPKH | Address to PK HIGH Setup Time | 27 |  | 30 |  | 35 |  | 40 |  | ns |
| 2 | TPKHAX | Address to PK HIGH Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 3 | TPKHDQV1 | Delay from PK HIGH to Output Valid, for initially active outputs (HIGH) or LOW) (Note 7) | 4 | 12 | 4 | 17 | 4 | 15 | 4 | 20 | ns |
| 4 | TPKHPKL TPKLPKH | PK Pulse Width (HIGH or LOW) | 15 |  | 20 |  | 20 |  | 20 |  | ns |
| 5 | TGLDQV | Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3) |  | 22 |  | 25 |  | 25 |  | 30 | ns |
| 6 | TGHDQZ | Asynchronous Output Enable HIGH to Output High Z (See Note 3) |  | 17 |  | 22 |  | 20 |  | 25 | ns |
| 7 | TGSVPKH | GS to PK HIGH Setup Time (See Note 4) | 12 |  | 12 |  | 15 |  | 15 |  | ns |
| 8 | TPKHGSX | GS to PK HIGH Hold Time (See Note 4) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 9 | TPKHDQV2 | Delay from PK HIGH to Output Valid, for initially High Z outputs (See Note 4) |  | 17 |  | 22 |  | 20 |  | 25 | ns |
| 10 | TPKHDQZ | Delay from PK HIGH to Output High Z (See Notes 2 \& 4) |  | 17 |  | 22 |  | 20 |  | 25 | ns |
| 11 | TILDQV | Delay from I LOW to Output Valid (HIGH or LOW) (See Note 5) |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| 12 | TIHPKH | Asynchronous i Recovery to PK (HIGH) (See Note 5) | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| 13 | TILIH | Asynchronous I Pulse Width (LOW) (See Note 5) | 20 |  | 20 |  | 25 |  | 25 |  | ns |
| 14 | TISVPKH | $\overline{\bar{S}}$ to PK HIGH Setup Time (See Note 6) | 20 |  | 25 |  | 20 |  | 25 |  | ns |
| 15 | TPKHISX | İS to PK HIGH Setup Time (See Note 6) | 5 |  | 5 |  | 5 |  | 5 |  | ns |

DIAGNOSTIC MODE SWITCHING CHARACTERISTICS over operating range unless otherwise
specified (See Note 1)*

| No. | Parameter Symbol | Parameter Description | COM'L |  | MIL |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| 16 | TSDVDKH | Serial Data In to DK HIGH Setup Time | 25 |  | 30 |  | ns |
| 17 | TDKHSDX | Serial Data In to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 18 | TMVPKH | Mode to PK HIGH Setup Time | 35 |  | 40 |  |  |
| 19 | TPKHMX | Mode to PK HIGH Hold Time | 0 |  | 0 |  |  |
| 20 | TMVDKH | Mode to DK HIGH Setup Time | 35 |  | 40 |  |  |
| 21 | TOKHMX | Mode to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 22 | TDQVDKH | Output Data In to DK HIGH Setup Time | 25 |  | 30 |  |  |
| 23 | TDKHDQX | Output Data In to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 24 | TDKHSQV | Delay from DK HIGH to Serial Data Output (Shifting) |  | 30 |  | 35 |  |
| 25 | TSDVSQV | Delay from SD Valid to SQ Valid (Mode Input HIGH) |  | 25 | . | 30 |  |
| 26 | TDKHDKL TDKLDKH | DK Pulse Width (HIGH or LOW) | 25 |  | 25 |  |  |
| 27 | TMHSQV TMLSQV | Delay from Mode (HIGH or LOW) to SQ Valid |  | 25 |  | 30 |  |

See also A-C TEST LOADS.
*See last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



Timing Set 1 - Using Asynchronous Enable


WF020780
Timing Set 2 - Using Synchronous Enable


WF020790
Timing Set 3 - Using Asynchronous Initialize

## SWITCHING WAVEFORMS (Cont.)



Timing Set 4 - Using Synchronous Initialize


WF020810
Timing Set 5 - Diagnostic Test Mode (System Control)

## SWITCHING WAVEFORMS (Cont.)



WF020820
Timing Set 6 - Dlagnostic Test Mode (System Observation)


## A-C TEST LOADS

A. Output Load for $\mathrm{DQ}_{0}-\mathrm{D} \mathbf{Q}_{3}$
B. Output Load for SQ
C. Output Load for TGHDQZ and TPKHDQZ on Outputs $D_{0}-\mathrm{DQ}_{3}$


Notes: 1. All devices test loads should be located within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $\mathrm{S}_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

## NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device $V_{C C}$ and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu \mathrm{Farad}$ or larger capacitor and a $0.01 \mu$ Farad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of
power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups | No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TAVPKH | $9,10,11$ | 16 | TSDVDKH | $9,10,11$ |
| 2 | TPKHAX | $9,10,11$ | 17 | TDKHSDX | $9,10,11$ |
| 3 | TPKHDQV1 | $9,10,11$ | 18 | TMVPKH | $9,10,11$ |
| 4 | TPKHPKL | $9,10,11$ | 19 | TPKHMX | $9,10,11$ |
| 4 | TPKLPKH | $9,10,11$ | 20 | TMVDKH | $9,10,11$ |
| 5 | TGLDQV | $9,10,11$ | 21 | TDKHMX | $9,10,11$ |
| 6 | TGHDQZ | $9,10,11$ | 22 | TDQVDKH | $9,10,11$ |
| 7 | TGSVPKH | $9,10,11$ | 23 | TDKHDQX | $9,10,11$ |
| 8 | TPKHGSX | $9,10,11$ | 24 | TDKHSQV | $9,10,11$ |
| 9 | TPKHDQV2 | $9,10,11$ | 25 | TSDVSQV | $9,10,11$ |
| 10 | TILDQV | $9,10,11$ | 26 | TDKHDKL | $9,10,11$ |
| 11 | TILDQV | $9,10,11$ | 26 | TDKLDKH | $9,10,11$ |
| 12 | TIHPKH | $9,10,11$ | 27 | TMHSQV | $9,10,11$ |
| 13 | TILIH | $9,10,11$ | 27 | TMLSQV | $9,10,11$ |
| 14 | TISVPKH | $9,10,11$ |  | Functional | 9,8 |
| 15 | TPKHISX | $9,10,11$ |  | Tests | 9 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27S95

## 32,768 Bit (8192 $\times 4$ ) Bipolar Registered PROM with SSR ${ }^{\text {TM }}$ Diagnostics Capability <br> ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable Enable Pin for Asynchronous or Synchronous Enable operation
- User-programmable Initialization Pin for Asynchronous or Synchronous Initialize operation
- Slim, 28-pin, 400-mil lateral center package permits a reduction in board space over standard discrete PROM and registers
- Consumes approximately $1 / 2$ the power of separate PROM/register combination for improved system reliability
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. >98\%)
- Increased drive capability, 24 mA IOL


## GENERAL DESCRIPTION

This device contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies, the shadow register is intended to operate in the background of the normal output data register. This shadow register can be used in a systematic way to control and observe the output data register to exercise desired system functions during a diagnostic test mode.

To offer the system designer maximum flexibility, this device contains user-programmable architecture for Enable and Initialize. The unprogrammed state of these pins operates as Asynchronous inputs ( $\bar{G}$ ) and ( $\overline{\mathrm{I}}$, respectively. An architecture word permits the programming of the functionality of these pins to Synchronous Enable (GS) and Synchronous Initialize (IS). Two non-programmable Asynchronous Enables ( $\bar{G}_{1}$ and $\mathrm{G}_{2}$ ) are also provided.

PRODUCT SELECTOR GUIDE

| Part Number | 27S95A | 27S95 |
| :--- | :---: | :---: |
| Address Set-up <br> Time | 25 ns | 30 ns |
| Clock-to-Output <br> Delay | 10 ns | 13 ns |
| Operating <br> Range | C | M |

## CONNECTION DIAGRAM <br> Top View



Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS002490

## ORDERING INFORMATION (Cont'd.)

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optlonal Processing
(an27S95
A. DEVICE NUMBER/DESCRIPTION

Am27S95
8K x 4 Registered PROM with SSR Diagnostics
*Preliminary. Subject to change.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:
A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

Am27S95
$8 \mathrm{~K} \times 4$ Registered PROM
with SSR Diagnostics

| Valid Combinations |  |
| :--- | :--- |
| AM27S95 | /BXA |
| AM27S95A |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.
*Preliminary. Subject to Change.
$I_{A_{0}}-A_{12}$ Address Inputs (Inputs)
The 13-bit field presented at the address inputs selects one of 8192 memory locations to be read from.
PK Pipeline Clock (Input)
The pipeline clock is used to load data into the parallel registers. The data source may be the memory array, the shadow register, or the initialize word if programmed for synchrounous initialize architecture. Transfer occurs on the LOW-to-HIGH transition of PK.
$D Q_{0}-D Q_{3} \quad$ Data I/O Port (Outputs)
Parallel data output from the pipeline register or paraliel data input to the shadow register.
M Mode (Input)
Control input which controls the source data for both sets of registers, MODE input is LOW in the normal mode of operation. The PROM Array is the input source for the output data registers. The shadow register is in the shift mode ( $\mathrm{SD} \rightarrow \mathrm{S}_{0 \rightarrow \mathrm{~S}_{1} \rightarrow \mathrm{~S}_{2} \rightarrow \mathrm{~S}_{3} / \mathrm{SQ} \text { ). MODE input HIGH }}$ allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output registers or output data bus information may be loaded into the shadow register.
DK Diagnostic Clock (Input)
The Diagnostic clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DK.
SQ Serial Data Input (Input)
This pin performs two functions depending on the state of the MODE input. If M is LOW, the SD pin is the data transfer pin for serial data (SD $\rightarrow S_{0}$ ). IF the $M$ input is HIGH, the SD pin operates as a control pin where SD asserted LOW permits output data to be loaded into the shadow register on the next LOW-to-HIGH transtion of DK. SD asserted HIGH represents a NO-OP function on this device.
SQ Serial Data Output
This pin operates as a transfer pin for serial data. When $M$ input is LOW, $S Q=S_{3}$. When $M$ is HIGH and $S D$ operates
as a control pin, the SQ pin operates as a pass through of SD control. SQ is an active totem-pole output.
$\overline{\mathbf{G}}_{1}, \mathbf{G}_{2}$. Asynchronous Output Enable
Provides direct control of the DQ output three-state drivers independent of PK.

This device contains a two bit architecture word which, according to programming, will provide the following functions:

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.

## GND Device Power Supply Pin

The most negative of the logic power supply pins.
$\overline{\mathbf{G}} / \overline{\mathrm{GS}} \overline{\text { Asynchronous/Synchronous }} \overline{\text { Output }} \overline{\text { Enable }}$
With the architecture word unprogrammed this pin operates as an Asynchronous Output Enable ( $\overline{\mathrm{G}}$ ) and provides direct control of the DQ output three-state drivers independent of PK. With proper programming of the architecture word this pin will function as a Synchronous Output Enable ( $\overline{\mathrm{GS}}$ ) which will control the state of the DQ output three-state drivers in conjunction with PK. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such must be synchronized with the data.

## $\overline{\text { IT/IS }} \overline{\text { Asynchronous/Synchronous }} \overline{\text { Initialize }}$

With the architecture word unprogrammed this pin functions as an Asynchronous Initialize (I) which is a control pin used to initialize the output data registers from a programmable word independent of PK. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed this pin will function as a Synchronous Initialize (IS) which will initialize the output data registers from a programmable word in conjunction with PK. This can be used for a system interrupt or reset which must be synchronized with PK.

## MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-toHIGH transition of DK. M (MODE) and SD determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PK. M (MODE) selects whether the data source is the PROM Array or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DK and loaded into the pipeline register from the data input via PK as long as no set up or hold times are violated.

| Inputs |  |  |  |  | Outputs |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD | M | DK | PK | $\overline{\mathbf{S}}{ }^{\text {* }}$ | SQ | Shadow Register | Plpeline Reglster |  |
| X | L | ; | - | X | $\mathrm{S}_{3}$ | $\begin{aligned} & \hline S_{n}+S_{n-1} \\ & S_{0}-S D \end{aligned}$ | NA | Serial Shift; $\mathrm{SD} \rightarrow \mathrm{S}_{0 \rightarrow \mathrm{~S}_{1} \rightarrow \mathrm{~S}_{2} \rightarrow \mathrm{~S}_{3} / \mathrm{SQ}}$ |
| X | L | - | 1 | H | $\mathrm{S}_{3}$ | NA | $\begin{aligned} & \overline{Q_{\mathrm{n}}-A R R A Y}-\text { DATA } \end{aligned}$ | Normal Load Pipeline Register from PROM |
| X | 1 | - | $\dagger$ | L | $S_{3}$ | NA | $\overline{Q_{n}-\operatorname{INIT}} \underset{\text { DATA }}{ }$ | Synchronous Initialize Pipeline Register* |
| L | H | 1 | - | X | SD | $S_{n}-Q_{n}$ | NA | Load Shadow Register from Outputs ( $\mathrm{DQ}_{0}-\mathrm{DQ}_{3}$ ) |
| X | H | - | 1 | X | SD | NA | $\mathrm{Q}_{\mathrm{n}}+\mathrm{S}_{\mathrm{n}}$ | Load Pipeline Register from Shadow Register |
| H | H | $\dagger$ | - | X | SD | Hold | NA | No-Op; Hold Shadow Register |

## FUNCTION TABLE DEFINITIONS

 INPUTS$\mathrm{H}=\mathrm{HIGH}$
L $=$ LOW
$X=$ Don't Care

- $=$ Steady State LOW or HIGH or HIGH-to-LOW clock transition
$t=$ LOW-to-HIGH clock transition


## OUTPUTS

SQ = Serial Data Output
$\mathrm{S}_{3}-\mathrm{S}_{0}=$ Shadow Register Outputs (internal to devices)
$\mathrm{Q}_{3}-\mathrm{Q}_{0}=$ Pipeline Register Outputs
NA = NOT applicable: Output is not a function of the specified input combinations
-Applies only if the architecture word has been programmed for Synchronous Initialize operation.

## APPLICATIONS

## APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS

## DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both observe intermediate test points and control intermediate signals - address, data, control, and status - to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

## TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.


AF000181
Figure 1.
A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16 -bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock
cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

## SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.


AF000191
Figure 2.
Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.
Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controltable.


## OPERATING RANGES

```
Commercial (C) Devices
    Temperatures, TA ............................ 0 to +75'`
    Supply Voltage ..................... +4.75 V to +5.25 V
Military (M) Devices
    Temperatures, TC ....................... - 55 to +125 C
    Supply Voltage ...................... + 4.5 V to +5.5 V
```

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Level (HIGH) | Guaranteed Input HIGH Voltage (See Note 1) |  |  | 2.0 |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input Level (LOW) | Guaranteed Input LOW Voltage (See Note 2) |  |  |  | 0.8 | Volis |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage (HIGH) | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{10 \mathrm{OH}}$ ( DO | $\begin{aligned} & \left.-D Q_{3}\right)=-2 \mathrm{mf} \\ & =-0.5 \mathrm{~mA} \end{aligned}$ | 2.4 |  | Volts |
| Vol | Output Voltage (LOW) | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{COM}^{\prime 2} \\ & \mathrm{CDQ}_{0}-1 \\ & \mathrm{MIL} \mathrm{IO} \\ & \mathrm{CDQ}_{0}-1 \\ & \hline \mathrm{lOL}(\mathrm{SC} \end{aligned}$ | $\begin{aligned} & \text { 3) }=24 \mathrm{~mA} \\ & \text { 3) }=18 \mathrm{~mA} \\ & 4 \mathrm{~mA} \end{aligned}$ |  | 0.5 | Volts |
| $\mathrm{IIH}^{\text {H }}$ | Input Current (HIGH) | $\mathrm{V}_{\text {CC }}=$ Max . | $\mathrm{V}_{\text {IN }}=2$ $\mathrm{~V}_{\text {IN }}=5$ |  |  | 25 | $\mu \mathrm{A}$ |
| ILL | Input Current (LOW) | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\mathbb{I N}}=0.4 \mathrm{~V}$ |  |  |  | -250 | $\mu \mathrm{A}$ |
| Isc | Output Short Circuit Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{\text {OUT }}=0 \mathrm{~V} \text { (Note 2) } \end{aligned}$ | DQ $0_{0}$ - ${ }^{\text {SQ }}$ - |  | -20 -10 | -90 | mA |
| Icex | Output Leakage Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{G}=2.4 \mathrm{~V} \end{aligned}$ | V ${ }_{\text {OUT }}=$ $\mathrm{V}_{\text {OUT }}=$ |  |  | - 50 | $\mu \mathrm{A}$ |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., All Inputs $=0 \mathrm{~V}$ (Note 3) | COM'L | $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ <br> $T_{A}=25^{\circ} \mathrm{C}$ <br> $T_{A}=0^{\circ} \mathrm{C}$ |  | 165 <br> 175 <br> 185 | mA |
|  |  |  | MIL | $\begin{aligned} & T_{C}=125^{\circ} \mathrm{C} \\ & T_{C}=25^{\circ} \mathrm{C} \\ & T_{C}=-55^{\circ} \mathrm{C} \end{aligned}$ |  | 155 180 195 | mA |

Notes: 1. There are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do Not attempt to test these values without suitable equipment and fixturing (See Notes on Testing).
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. ICC limits at temperature extremes are guaranteed by correlation to $25^{\circ} \mathrm{C}$ test limits.

## CAPACITANCE

| Parameter <br> Symbol | Parameter <br> Description | Test Conditions | Typ. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\text {IN }} / \mathrm{V}_{\mathrm{OUT}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ | 12 |  |

Note: These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (See Note 1)

| No. | Parameter Symbol | Parameter Description | "A" Versions |  |  |  | Standard Versions |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | . COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | TAVPKH | Address to PK (HIGH) Setup Time | 25 |  | 30 |  | 35 |  | 40 |  | ns |
| 2 | TPKHAX | Address to PK (HIGH) Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 3 | TPKHDQV1 | Delay from PK HIGH to Output Valid, for initially active outputs (HIGH or LOW) (Note 7) | 4 | 10 | 4 | 13 | 4 | 13 | 4 | 15 | ns |
| 4 | TPKHPKL TPKLPKH | PK Pulse Width (HIGH or LOW) | 15 |  | 20 |  | 20 |  | 20 |  | ns |
| 5 | TGLDQV | Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3) |  | 22 |  | 25 |  | 25 |  | 30 |  |
| 6 | TGHDQZ | Asynchronous Output Enable HIGH to Output HIGH-Z (See Notes 2 \& 3) |  | 17 |  | 22 |  | 20 |  | 25 |  |
| 7 | TGSVPKH | GS to PK HIGH Setup Time (See Note 4) | 12 |  | 12 |  | 15 |  | 15 |  | ns |
| 8 | TPKHGSX | $\overline{\mathrm{GS}}$ to PK HIGH Hold Time (See Note 4) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 9 | TPKHDQV2 | Delay from PKGHIGH to Output Valid, for initially High-Z outputs (See Note 4) |  | 17 |  | 22 |  | 20 |  | 25 | ns |
| 10 | TPKHDQZ | Delay from PK HIGH tou Output High-Z (See Notes 2 \& 4) |  | 17. |  | 22 |  | 20 |  | 25 | ns |
| 11 | TILDQV | Delay from I LOW to Output Valid (HIGH or LOW) (See Note 5) |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| 12 | TIHPKH | Asynchronous I Recovery to PK (HIGH) (See Note 5) | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| 13 | TILIH | Asynchronous i Pulse Width (LOW) (See Note 5) | 20 |  | 20 |  | 25 |  | 25 |  | ns |
| 14 | TISVPKH | IS to PK HIGH Setup Time (See Note 6) | 20 |  | 25 |  | 20 |  | 25 |  | ns |
| 15 | TPKHISX | $\overline{\mathrm{S}}$ to PK HIGH Hold Time (See Note 6) | 5 |  | 5 |  | 5 |  | 5 |  | ns |

Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V , using test loads in A, B, \&C.
2. TGHDQZ and TPKHDQZ are measured to Steady State HIGH - 0.5 V and Steady State LOW +0.5 V output levels using the test load in C.
3. Applies only if the architecture is configured for Asynchronous Enable.
4. Applies only if the architecture word has been programmed for a Synchronous Enable input.
5. Applies only if the architecture word has been programmed for a Asynchronous Initialize input.
6. Applies only if the architecture word has been programmed for a Synchronous $\sqrt{n i t i a l i z e}$ input.
7. Minimum Delay times are guaranteed by design and supported by characterization data.

DIAGNOSTIC MODE SWITCHING CHARACTERISTICS over operating range unless other specified
(See Note 1)

| No. | Parameter Symbol | Parameter Description | COM'L |  | MIL |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| 16 | TSDVDKH | Serial Data In to DK HIGH Setup Time | 25 |  | 30 |  | ns |
| 17 | TDKHSDX | Serial Data In to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 18 | TMVPKH | Mode to PK HIGH Setup Time | 35 |  | 40 |  |  |
| 19 | TPKHMX | Mode to PK HIGH Hold Time | 0 |  | 0 |  |  |
| 20 | TMVDKH | Mode to DK HIGH Setup Time | 35 |  | 40 |  |  |
| 21 | TDKHMX | Mode to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 22 | TDQVDKH | Output Data In to DK HIGH Setup Time | 25 |  | 30 |  |  |
| 23 | TDKHDQX | Output Data In to DK HIGH Hold Time | 0 |  | 0 |  |  |
| 24 | TDKHSQV | Delay from DK HIGH to Serial Data Output (Shifting) |  | 30 |  | 35 |  |
| 25 | TSDVSQV | Delay from SD Valid to SQ Valid (Mode Input HIGH) |  | 25 |  | 30 |  |
| 26 | TDKHDKL TDKLDKH | DK Pulse Width (HIGH or LOW) | 25 |  | 25 |  |  |
| 27 | TMHSQV TMLSQV | Delay from Mode (HIGH or LOW) to SQ Valid |  | 25 |  | 30 |  |

See also A-C TEST LOADS




WF021930
Timing Set 4-Using Synchronous Initialize



Timing Set 6-Dlagnostic Test Mode (System Observation)

## KEY TO SWITCHING WAVEFORMS



A. Output load for all AC Tests
for $D Q_{0}-D Q_{3}$ except TGHDQZ
and TPKHDQZ

Notes: 1. All device test loads should be loaded within $2^{\prime \prime}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. $\mathrm{S}_{1}$ is closed for all the AC tests.
3. Load capacitance includes all stray and fixture capacitance.

## NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful:

1. Ensure that adequate decoupling capacitance is employed across the device $V_{C C}$ and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu \mathrm{Farad}$ or larger capacitor and a $0.01 \mu \mathrm{Farad}$ or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of
power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups | No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TAVPKH | $9,10,11$ | 16 | TSDVDKH | $9,10,11$ |
| 2 | TPKHAX | $9,10,11$ | 17 | TDKHSDX | $9,10,11$ |
| 4 | TPKHPKL | $9,10,11$ | 18 | TMVPKH | $9,10,11$ |
| 4 | TPKLPKH | $9,10,11$ | 19 | TPKHMX | $9,10,11$ |
| 5 | TGLDQV | $9,10,11$ | 20 | TMVDKH | $9,10,11$ |
| 6 | TGHDQZ | $9,10,11$ | 21 | TDKHMX | $9,10,11$ |
| 7 | TGSVPKH | $9,10,11$ | 22 | TDQVDKH | $9,10,11$ |
| 8 | TPKHGSX | $9,10,11$ | 23 | TDKHDQX | $9,10,11$ |
| 9 | TPKHDQV2 | $9,10,11$ | 24 | TDKHSQV | $9,10,11$ |
| 10 | TPKHDQZ | $9,10,11$ | 25 | TSDVSQV | $9,10,11$ |
| 11 | TILDQV | $9,10,11$ | 26 | TDKHDKL | $9,10,11$ |
| 12 | TIHPKH | $9,10,11$ | 26 | TDKLDKH | $9,10,11$ |
| 13 | TILIH | $9,10,11$ | 27 | TMHSQV | $9,10,11$ |
| 14 | TISVPKH | $9,10,11$ | 27 | TMLSQQ | $9,10,11$ |
| 15 | TPKHISX | $9,10,11$ |  | Functional | 9,8 |
|  |  |  | Tests |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

INTRODUCTION
NUMERICAL DEVICE INDEX
FUNCTIONAL INDEX AND SELECTION GUIDE

BIPOLAR PROGRAMMABLE READ ONLY MEMORY (PROM)

## 2

BIPOLAR RANDOM-ACCESS MEMORIES (RAM)

MOS RANDOM-ACCESS
MEMORIES (RAM)

## 4

MOS ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM)

## 5

MOS UV ERASABLE
PROGRAMMABLE ROM (EPROM)

PACKAGING: THERMAL CHARACTERIZATION
PACKAGE OUTLINES
GENERAL INFORMATION
SALES OFFICES

## Bipolar Random-Access Memories (RAM) Index

Am100415<br>Am100470<br>Am100474<br>Am100480<br>Am10415<br>Am10469/Am100469<br>Am10470<br>Am10474<br>Am10480<br>Am21L50<br>Am2150<br>Am27LS00/01. Series<br>Am27LS02/27LS03<br>Am27LS06/27LS07<br>Am27S02/27S03<br>Am27S06/27S07<br>Am31L01/31L01A<br>Am3101/3101-1<br>Am93L412/93L422<br>Am93L415/Am93L425<br>Am93L469<br>Am93412/93422<br>Am93415/Am93425<br>Am93469

$1024 \times 1$ IMOX $^{\text {TM }}$ II ECL Bipolar RAM ..... 3-1
$4096 \times 1$ IMOX $^{T M}$ ECL Bipolar RAM ..... 3-23
$1024 \times 4$ IMOX $^{\text {TM }}$ ECL Bipolar RAM ..... 3-38
$16,384 \times 1 \mathrm{IMOX}^{\text {TM }}$ ECL Bipolar RAM ..... 3-49
$1024 \times 1$ IMOX $^{T M}$ ECL Bipolar RAM ..... 3-7
$512 \times 9$ ECL Tag Buffer ..... 3-16
$4096 \times 1$ IMOX $^{\text {TM }}$ ECL Bipolar RAM ..... 3-29
$1024 \times 4$ IMOX $^{\text {TM }}$ ECL Bipolar RAM ..... 3-44
$16,384 \times 1$ IMOX ${ }^{\text {TM }}$ ECL Bipolar RAM ..... 3-54
$512 \times 9$ TTL Low-Power Tag Buffer ..... 3-59
$512 \times 9$ TTL Tag Buffer ..... 3-62
256-Bit Low-Power Schottky Bipolar RAM ..... 3-69
64-Bit Low-Power Inverting-Output Bipolar RAM ..... 3-77
64-Bit Low-Power Noninverting-Output Bipolar RAM ..... 3-93
64-Bit Inverting-Output Bipolar RAM ..... 3-85
64-Bit Noninverting-Output Bipolar RAM ..... 3-101
64-Bit Low Power Write Transparent, Inverting Output, Bipolar RAM ..... 3-109
64-Bit Write Transparent, Inverting Output, Bipolar RAM ..... 3-117
$256 \times 4$-Bit Low-Power TTL Bipolar IMOX ${ }^{\top M}$ RAM ..... 3-125
$1024 \times 1$ Bit TTL Bipolar IMOX ${ }^{\text {TM }}$ RAM ..... 3 1-43
$512 \times 9$ TTL Low-Power Tag Buffer ..... 3-158
$256 \times 4$-Bit TTL Bipolar IMOX ${ }^{\text {TM }}$ RAM ..... 3-134
$1024 \times 1$ Bit TTL Bipolar IMOX ${ }^{\text {TM }}$ RAM ..... 3-150
$512 \times 9$ TTL Tag Buffer ..... 3-161

## Am100415

## $1024 \times 1$ IMOX $^{\text {TM }}$ II ECL Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

- Fast access time (8 ns typ.) -improves system cycle speeds
- Enhanced output voltage level compensation providing 6 X (improvement in) $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ stability over supply and temperature ranges
- Internally voltage and temperature compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs - easy wire-ORing
- Power dissipation decreases with increasing temperature


## GENERAL DESCRIPTION

The Am100415 is a fully decoded 1024-bit ECL RAM organized 1024 words by one bit. Bit selection is achieved by means of a 10 -bit address, $A_{0}$ through Ag. Easy memory expansion is provided by an active-LOW chip select (CS) input and an unterminated OR-tieable emitter follower output.

An active-LOW write line ( $\overline{W E}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input ( $\mathrm{D}_{\mathrm{I}}$ ) is written into the addressed memory word simultaneously preconditioning
the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (Dout).

During the writing operation or when the chip select line is HIGH, the output of the memory goes to a LOW state.


MODE SELECT TABLE

| Input |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | DIN | Dout | Mode |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | DOUT | Read |

$$
H=H I G H=-0.9 \mathrm{~V}
$$

$$
\mathrm{L}=\mathrm{LOW}=-1.7 \mathrm{~V}
$$

$$
X=\text { Don't Care }
$$

## PRODUCT SELECTOR GUIDE

Highlights of Key Performance Parameters (Commercial)

| Part Number | Am100415-10 | Am100415A | Am100415 |
| :--- | :---: | :---: | :---: |
| Address Access Time (tAA) | 10 ns | 15 ns | 20 ns |
| Write Pulse Width (tw) | 10 ns | 10 ns | 12 ns |
| Write Recovery (twR) | 10 ns | 12 ns | 15 ns |
| $\left.\begin{array}{l}\text { Chip Select Access/ } \\ \text { Recovery (tacs/t }\end{array} \mathrm{t}_{\mathrm{ACS}}\right)$ | 8 ns | 8 ns | 8 ns |
| Write Disable (tws) | 10 ns | 10 ns | 10 ns |
| Power Supply (IEE) | 150 mA | 150 mA | 150 mA |


| $\frac{\text { Publication \# }}{\text { O1418 }}$ | $\frac{\text { Revy }}{\mathbf{C}}$ | $\frac{\text { Amendment }}{10}$ |
| :---: | :---: | :---: |
| Issue Date: May | 1986 |  |



Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS000241

$$
V_{C C}=\operatorname{Pin} 16
$$

$$
\mathrm{V}_{\mathrm{EE}}=\operatorname{Pin} 8
$$

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optlonal Processing


| Valid Combinations |  |
| :--- | :--- |
| AM100415-10 | DC, DCB |
| AM100415A |  |
| Am100415 |  |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ABSOLUTE MAXIMUM RATINGS

```
Storage Temperature ............................ -65 to \(+150^{\circ} \mathrm{C}\)
Case Temperature with
    Power Applied
        ................................ -55 to \(+125^{\circ} \mathrm{C}\)
        VEE Pin Potential to
GND Pin
```

$\qquad$

```
                -7.0 V to +0.5 V
Input Voltage (DC) ................................... \(\mathrm{V}_{\mathrm{EE}}\) to +0.5 V
Output Current (DC Output HIGH) ....-30 mA to +0.1 mA
Stresses above those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent device failure. Functionality
at or above these limits is not implied. Exposure to absolute
maximum ratings for extended periods may affect device
reliability.
```


## OPERATING RANGES

Commercial (C) Devices
Temperature ......................................... 0 to $+85^{\circ} \mathrm{C}$
Supply Voltage
-5.7 V to -4.2 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)

| Parameter Symbol | Parameter Description | Test Conditions |  | B(Note <br> 3) | Typ. (Note 1 | A (Note 3) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ | Loading is$50 \Omega \text { to }-2.0 \mathrm{~V}$ | -1025 | -955 | -880 | mV |
| V OL | Output Voltage LOW |  |  | -1810 | -1715 | -1620 | mV |
| $\mathrm{V}_{\text {OHC }}$ | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | -1035 |  |  | mV |
| Volc | Output Voltage LOW |  |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{H}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH for all inputs (Note 4) |  | -1165 |  | -880 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Voltage LOW | Guaranteed Input Voltage LOW for all inputs (Note 4) |  | -1810 |  | -1475 | mV |
| IH | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ |  |  |  | 220 | $\mu \mathrm{A}$ |
| ILL | Input Current LOW Chip Select (CS) All Other Inputs | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {ILB }}$ |  | $\begin{gathered} 0.5 \\ -50 \end{gathered}$ |  | 170 | $\mu \mathrm{A}$ |
| leE | Power Supply Current (Pin 8) | All Inputs and Outputs Open |  | -150 | -105 |  | mA |

Notes: 1. Typical values are at $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ and maximum loading.
2. Output load $=50 \Omega$ and 30 pF to -2.0 V
$T=T_{A}=0$ to $+85^{\circ} \mathrm{C}$ for Ceramic DIPs.
Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2 -minute warm-up period. Approximate resistance values of the package are:
$\theta_{J A}$ (Junction to Ambient) $=90^{\circ} \mathrm{C} /$ Watt (still air)
$\theta_{\text {JA }}$ (Junction to Ambient) $=50^{\circ} \mathrm{C} /$ Watt (at 400 F.P.M. air flow)
$T=T C=0$ to $+85^{\circ} \mathrm{C}$ for Flatpacks and Leadless Chip Carriers
$\theta_{\mathrm{JC}}$ (Junction to Case) $=25^{\circ} \mathrm{C} /$ Watt
3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: " $A$ " the value closest to positive infinity, " $B$ " the value closest to negative infinity.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


| No. | Parameter Symbol | Parameter Description | Test Conditions | Am100415A-10 |  |  | Am100415A |  |  | Am100415 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. <br> (Note 1) | Max. | Min. | Typ. (Note 1) | Max. | Min. | Typ. <br> (Note 1) | Max. |  |

READ MODE

| 1 | $\mathrm{t}_{\text {ACS }}$ | Chip Select Access Time | Measured at $50 \%$ of input to valid output (V) ${ }^{\text {LLA }}$ for $V_{\text {OL }}$ or $V_{\text {IHB }}$ for $\mathrm{V}_{\mathrm{OH}}$ ) | 5 | 8 | 5 | 8 | 5 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | trics | Chip Select Recovery Time |  | 5 | 8 | 5 | 8 | 5 | 8 |
| 3 | $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time |  | 8 | 10 | 10 | 15 | 12 | 20 |

## WRITE MODE

| 4 | tw | Write Pulse Width (to Guarantee Writing) | ${ }^{\text {t }}$ WSA $=t_{\text {WSA }}$ (Min.) | 10 | 6 | 10 | 6 |  | 12 | 9 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | twSD | Data Setup Time Prior to Write |  | 1 | 0 | 2 | 0 |  | 4 | 0 |  | ns |
| 6 | tWHD | Data Hold Time After Write |  | 1 | 0 | 2 | 0 |  | 4 | 0 |  | ns |
| 7 | twSA | Address Setup Time Prior to Write | $t_{w}=t_{w}($ Min. $)$ | 1 | 0 | 3 | 3 |  | 5 | 3 |  | ns |
| 8 | tWHA | Address Hold Time After Write |  | 1 | 0 | 2 | 0 |  | 3 | 0 |  | ns |
| 9 | twSCS | Chip Select Setup Time Prior to Write | Measured at 50\% of input to valid output (VILA for $V_{\mathrm{OL}}$ or $\mathrm{V}_{\mathrm{IHB}}$ for $\mathrm{V}_{\mathrm{OH}}$ ) | 1 | 0 | 2 | 0 |  | 4 | 0 |  | ns |
|  |  |  |  | 1 | 0 | 2 | 0 |  | 4 | 0 |  | ns |
|  |  |  |  |  | 5 |  | 5 | 10 |  | 5 | 10 | ns |
|  |  |  |  |  | 6 |  | 6 | 12 |  | 7 | 15 | ns |

RISE TIME AND FALL TIME

|  | $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | Measured <br> between <br> $20 \%$ and $80 \%$ <br> points | Output Fall Time |  |  | 2.5 |  |  | 2.5 |  |  | 2.5 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathrm{t}_{\mathrm{f}}$ | 2.5 |  |  | 2.5 |  |  | 2.5 |  | ns |  |  |  |

## CAPACITANCE

| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Measure with a Pulse Technique | 4 | 5 | 4 | 5 | 4 | 5 | pF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cout | Output Pin Capacitance |  | 7 | 8 | 7 | 8 | 7 | 8 | pF |



## Am10415

## $1024 \times 1$ IMOX $^{\text {TM }}$ ECL Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

- Fast access time ( 8 ns typ.) -improves system cycle speeds
- Fully compatible with standard voltage compensated 10K series ECL - no board changes required
- Internally voltage compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs - easy wire-ORing
- Power dissipation decreases with increasing temperature


## GENERAL DESCRIPTION

The Am10415 is a fully decoded 1024-bit ECL RAM organized 1024 words by one bit. Bit selection is achieved by means of a 10 -bit address, $A_{0}$ through $A_{g}$. Easy memory expansion is provided by an active-LOW chip select (CS) input and an unterminated. OR-tieable emitter follower output.

An active-LOW write line ( $\overline{\mathrm{WE}}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input ( $D_{I N}$ ) is written into the addressed memory word simultaneously preconditioning
the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the 'write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (DOUT).

During the writing operation or when the chip select line is HIGH, the output of the memory goes to a LOW state.

## CONNECTION DIAGRAMS

Top View


Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optlonal Processing


* Military or Limited Military temperature range products are 'NPL" (NonCompliant Products List) or Non-MIL-STD-883C Compliant products only.

| Valld Combinations |  |
| :--- | :--- |
| AM10415-10 | DC, DCB, FC, FCB |
| AM10415-15 | DMB, FMB |
| AM10415SA | DC, DCB, FC, |
| AM10415A | FCB, DMB, FMB |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$

## Case Temperature with

Power Applied $\qquad$ ........................... -55 to $+125^{\circ} \mathrm{C}$ $\mathrm{V}_{\mathrm{EE}}$ Pin Potential to GND Pin..............-7.0 V to +0.5 V
Input Voltage (DC) $\qquad$ . $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V Output Current (DC Output HIGH) ....-30 mA to +0.1 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature 0 to $+75^{\circ} \mathrm{C}$

Supply Voltage $-5.46 \vee$ to -4.94 V
Military (M) Devices
Temperature . .55 to $+125^{\circ} \mathrm{C}$
Supply Voltage
5.72 V to -4.68 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS (Commercial)* $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)

| Parameter Symbol | Parameter Description | Test Conditions |  | $\begin{gathered} \mathbf{B} \\ \text { (Note 3) } \end{gathered}$ | Typ. (Note 1) | $\begin{gathered} \mathbf{A} \\ \text { (Note 3) } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ | $\mathrm{T}=0^{\circ} \mathrm{C}$ | -1000 |  | -840 |  |
|  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -960 |  | -810 | mV |
|  |  |  | $T=+75^{\circ} \mathrm{C}$ | -900 |  | -720 |  |
| Vol | Output Voltage LOW |  | $\mathrm{T}=0^{\circ} \mathrm{C}$ | -1870 |  | -1665 | mV |
|  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1850 |  | -1650 |  |
|  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ | -1830 |  | -1625 |  |
| Vонс | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ | $\mathrm{T}=0^{\circ} \mathrm{C}$ | -1020 |  |  | mV |
|  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -980 |  |  |  |
|  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ | -920 |  |  |  |
| VOLC | Output Voltage LOW |  | $T=0^{\circ} \mathrm{C}$ |  |  | -1645 | mV |
|  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ |  |  | -1630 |  |
|  |  |  | $\mathrm{T}=+{ }^{\text {+ }}$ + $5^{\circ} \mathrm{C}$ |  |  | -1605 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH for All Inputs (Note 4) | $\mathrm{T}=0^{\circ} \mathrm{C}$ | -1145 |  | -840 | mV |
|  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1105 |  | -810 |  |
|  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ | -1045 |  | -720 |  |
| VIL | Input Voltage LOW | Guaranteed Input Voltage LOW for All Inputs (Note 4) | $T=0^{\circ} \mathrm{C}$ | -1870 |  | -1490 | mV |
|  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1850 |  | -1475 |  |
|  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ | -1830 |  | -1450 |  |
| $\mathrm{l}_{1 / \mathrm{H}}$ | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ | $\mathrm{T}=0$ to $+75^{\circ} \mathrm{C}$ |  |  | 220 | $\mu \mathrm{A}$ |
| IL | Input Current LOW Chip Select (CS) All Other Inputs | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | $\begin{array}{r} 0.5 \\ -50 \end{array}$ |  | 170 | $\mu \mathrm{A}$ |
| lee | Power Supply Current (Pin 8) | All Inputs and Outputs Open | $\mathrm{T}=0^{\circ} \mathrm{C}$ | -150 | -105 |  | mA |
|  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ |  | -90 |  |  |

Notes: 1. Typical values are at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ and maximum loading.
2. Output load $=50 \Omega$ and 30 pF to -2.0 V . $\mathrm{T}=\mathrm{T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ for Commercial DIPs.

Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2 -minute warm-up period. Approximate thermal resistance values of the package are:
$\theta_{\mathrm{JA}}$ (Junction to Ambient) $=90^{\circ} \mathrm{C} /$ Watt (still air)
$\theta_{\mathrm{JA}}\left(\right.$ Junction to Ambient) $=50^{\circ} \mathrm{C} /$ Watt (at 400 F.P.M. air flow)
$T=T^{C}=0$ to $+75^{\circ} \mathrm{C}$ for Flatpacks and Leadless Chip Carriers
$\theta_{\mathrm{JC}}$ (Junction to Case) $=25^{\circ} \mathrm{C} /$ Watt
3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: " $A$ " the value closest to positive infinity, " $B$ " the value closest to negative infinity.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T=T C$.
$\theta_{\mathrm{JC}} \approx 25^{\circ} \mathrm{C} / \mathrm{W}$ (approximately)
*See the last page of this spec for Group A Subgroup Testing information.

DC CHARACTERISTICS (Military)* $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 5)

| Parameter Symbol | Parameter Description | Test Conditions |  |  | $\begin{gathered} \text { B } \\ \text { (Note 3) } \end{gathered}$ | Typ. (Note 1) | $\begin{array}{\|c\|} \mathbf{A} \\ \text { (Note 3) } \end{array}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Voltage HIGH | $V_{\text {IN }}=V_{\text {IHA }}$ or $V_{\text {ILB }}$ | Loading is$50 \Omega \text { to }-2.0 \mathrm{~V}$ | $\mathrm{T}=-55^{\circ} \mathrm{C}$ | -1140 |  | -870 | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1000 |  | -840 |  |
|  |  |  |  | $\mathrm{T}=+125^{\circ} \mathrm{C}$ | -880 |  | -685 |  |
| Vol | Output Voltage LOW |  |  | $\mathrm{T}=-55^{\circ} \mathrm{C}$ | -1910 |  | -1700 |  |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1870 |  | -1665 |  |
|  |  |  |  | $\mathrm{T}=+125^{\circ} \mathrm{C}$ | -1815 |  | -1600 |  |
| VOHC | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | $\mathrm{T}=-55^{\circ} \mathrm{C}$ | -1160 |  |  | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1020 |  |  |  |
|  |  |  |  | $\mathrm{T}=+125^{\circ} \mathrm{C}$ | -900 |  |  |  |
| VoLc | Output Voltage LOW |  |  | $\mathrm{T}=-55^{\circ} \mathrm{C}$ |  |  | -1680 | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ |  |  | -1645 |  |
|  |  |  |  | $\mathrm{T}=+125^{\circ} \mathrm{C}$ |  |  | -1580 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH for All Inputs (Note 4) |  | $\mathrm{T}=-55^{\circ} \mathrm{C}$ | -1285 |  | -870 | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1145 |  | -840 |  |
|  |  |  |  | $\mathrm{T}=+125^{\circ} \mathrm{C}$ | -1025 |  | -685 |  |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage LOW | Guaranteed Input Voltage LOW for All Inputs (Note 4) |  | $\mathrm{T}=-55^{\circ} \mathrm{C}$ | -1910 |  | -1525 | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1870 |  | -1490 |  |
|  |  |  |  | $\mathrm{T}=+125^{\circ} \mathrm{C}$ | -1815 |  | -1420 |  |
| $\mathrm{IIH}^{\text {H }}$ | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ |  | $T=-55^{\circ} \mathrm{C}$ |  |  | 220 | $\mu \mathrm{A}$ |
| ILL | Input Current LOW Chip Select (CS) All Other Inputs | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {LLB }}$ |  | $\mathrm{T}=55^{\circ} \mathrm{C}$ | 0.5 |  | 170 | $\mu \mathrm{A}$ |
| lee | Power Supply Current (Pin 8) | All Inputs and Outputs Open |  | $\mathrm{T}=-55^{\circ} \mathrm{C}$ | -165 | -115 |  | mA |
|  |  |  |  | $\mathrm{T}=+125^{\circ} \mathrm{C}$ |  | -80 |  |  |

*See the last page of this spec for Group A Subgroup Testing information.

$R_{L}=50 \Omega$ temination of measurement system
$C_{L}=30 \mathrm{pF}$ (including stray jig capacitance)

## SWITCHING CHARACTERISTICS* $\mathrm{V}_{\mathrm{EE}}=-5.46$ to -4.94 V (Note 2)

|  |  |  |  | Am10415-10 |  |  | Am10415SA |  |  | Am10415A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Parameter Symbol | Parameter Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Min. | Typ. (Note 1) | Max. | Min. | Typ. (Note 1) | Max. |  |

## READ MODE

| 1 | $t_{\text {ACS }}$ | Chip Select Access Time | Measured at 50\% of input to $50 \%$ of output |  | 6 | 8 |  | 6 | 8 |  | 6 | 8 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | $t_{\text {tres }}$ | Chip Select Recovery Time |  |  | 5 | 8 |  | 5 | 8 |  | 5 | 8 | ns |
| 3 | $t_{A A}$ | Address Access Time |  |  | 8 | 10 |  | 10 | 15 |  | 13 | 20 | ns |
| WRITE MODE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 | tw | Write Pulse Width (to Guarantee Writing) | tWSA = twSA(Min.) | 10 | 6 |  | 10 | 9 |  | 12 | 9 |  | ns |
| 5 | tWSD | Data Setup Time Prior to Write |  | 1 | 0 |  | 2 | 0 |  | 4 | 0 |  | ns |
| 6 | tWHD | Data Hold Time After Write |  | 1 | 0 |  | 2 | 0 |  | 4 | 0 |  | ns |
| 7 | twSA | Address Setup Time Prior to Write | $t_{w}=t_{w}($ Min. $)$ | 1 | 0 |  | 3 | 3 |  | 5 | 3 |  | ns |
| 8 | twha | Address Hold Time After Write |  | 1 | 0 |  | 2 | 0 |  | 3 | 1 |  | ns |
| 9 | twscs | Chip Select Setup Time Prior to Write | Measured at 50\% of input to $50 \%$ of output | 1 | 0 |  | 2 | 0 |  | 4 | 0 |  | ns |
| 10 | twhcs | Chip Select Hold Time After Write |  | 1 | 0 |  | 2 | 0 |  | 4 | 0 |  | ns |
| 11 | tws | Write Disable Time |  |  | 5 | 10 |  | 5 | 10 |  | 5 | 10 | ns |
| 10 | tWR | Write Recovery Time |  |  | 6 | 10 |  | 6 | 12 |  | 10 | 15 | ns |

RISE TIME AND FALL TIME

|  | $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | Measured <br> between $20 \%$ <br> and $80 \%$ points |  | 2.5 |  | 2.5 |  |  | 2.5 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  | ns |

CAPACITANCE

| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Measure with a Pulse Technique | 4 | 5 | 4 | 5 | 4 | 5 | pF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COUT | Output Pin Capacitance |  | 7 | 8 | 7 | 8 | 7 | 8 |  |

*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING CHARACTERISTICS (Military)* $\mathrm{V}_{\mathrm{EE}}=-5.72$ to $-4.68 \vee$ (Note 5)

| No. | Parameter Symbol | Parameter Description | Test Conditions | Am10415-15 |  |  | Am10415SA |  |  | Am10415A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. (Note 1) | Max. | Min. | Typ. (Note 1) | Max. | Min. | Typ. (Note 1) | Max. |  |

## READ MODE

| 1 | $t_{\text {ACS }}$ | Chip Select Access Time | Measured at $50 \%$ of input to $50 \%$ of output | 6 | 10 | 6 | 10 | 6 | 12 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | ${ }^{\text {tres }}$ | Chip Select Recovery Time |  | 5 | 10 | 5 | 10 | 5 | 12 | ns |
| 3 | ${ }^{\text {ta }}$ A | Address Access Time |  | 10 | 15 | 10 | 20 | 13 | 25 | ns |

## WRITE MODE

| 4 | tw | Write Pulse Width (to Guarantee Writing) | $t_{\text {WSA }}={ }^{\text {twSA(Min. }}$ ) | 11 | 6 |  | 16 | 6 |  | 16 | 9 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | tWSD | Data Setup Time Prior to Write |  | 2 | 0 |  | 4 | 0 |  | 4 | 0 |  | ns |
| 6 | tWHD | Data Hold Time After Write |  | 2 | 0 |  | 4 | 0 |  | 4 | 0 |  | ns |
| 7 | twSA | Address Setup Time | $t_{w}={ }^{\text {d }}$ (Min. $)$ | 2 | 0 |  | 5 | 3 |  | 5 | 3 |  | ns |
| 8 | twha | Address Hold Time After Write |  | 2 | 0 |  | 4 | 0 |  | 4 | 0 |  | ns |
| 9 | twSCS | Chip Select Setup Time Prior to Write | Measured at $50 \%$ of input to $50 \%$ of output | 2 | 0 |  | 4 | 0 |  | 4 | 0 |  | ns |
| 10 | tWHCS | Chip Select Hold Time After Write |  | 2 | 0 |  | 4 | 0 |  | 4 | 0 |  | ns |
| 11 | tws | Write Disable Time |  |  | 5 | 10 |  | 5 | 10 |  | 5 | 10 | ns |
| 12 | twr | Write Recovery Time |  |  | 6 | 10 |  | 6 | 12 |  | 10 | 15 | ns |

RISE TIME AND FALL TIME

|  | $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | Measured <br> between $20 \%$ <br> and $80 \%$ points |  | 2.5 |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  | $n s$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time |  |  | 2.5 |  |  | 2.5 |  | ns |  |  |  |  |  |

## CAPACITANCE


*See the last page of this spec for Group A Subgroup Testing information.


## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OHC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OLC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{EE}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups | No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{A C S}$ | $9,10,11$ | 7 | $t_{W S A}$ | $9,10,11$ |
| 2 | $t_{\text {RCS }}$ | $9,10,11$ | 8 | $t_{W H A}$ | $9,10,11$ |
| 3 | $t_{\text {AA }}$ | $9,10,11$ | 9 | $t_{W S C S}$ | $9,10,11$ |
| 4 | $t_{W}$ | $9,10,11$ | 10 | $t_{W H C S}$ | $9,10,11$ |
| 5 | $t_{\text {WSD }}$ | $9,10,11$ | 11 | $t_{W S}$ | $9,10,11$ |
| 6 | $t_{W H D}$ | $9,10,11$ | 12 | $t_{W R}$ | $9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am10469/Am100469 

$512 \times 9$ ECL Tag Buffer

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast address to comparator output (MISS)
- Replaces six or more integrated circuits with a single device
- On-chip parity generator and checker
- Easy horizontal and vertical expansion
- Fully ECL compatible in 10K and 100K versions
- Integrated reset feature
- 24-pin ceramic DIP (400 Mil) and Flatpak packages


## GENERAL DESCRIPTION

The Am10469/Am100469 Tag Buffer combines a $512 \times 9$ memory with a comparator. An internal parity generator and parity checker guarantee that no misoperation occurs.

The device has three operational modes: Compare, Write, and Reset. In Compare mode, data is compared to the contents of an address location. Write mode is used to store data. Reset mode is used to clear a single 'valid bit' stream.

The Tag Buffer is designed to be used in a cache memory system for the translation of virtual addresses to physical addresses. The device can also be used in the directory and data cache. It offers state-of-the-art technology performance, while combining the functions of six or more integrated circuits into a single device.

BLOCK DIAGRAM


BD005900

|  | CONNECTION DIAGRAM Top View |
| :---: | :---: |
|  |  |

## LOGIC SYMBOL



LS002201

$$
\begin{aligned}
V_{C C} & =\text { Positive Supply } \\
& =\text { Ground } \\
V_{E E} & =\text { Negative Supply }
\end{aligned}
$$

## PIN DESCRIPTION

## $\mathrm{A}_{0}-\mathrm{A}_{8}$ Address (Inputs)

Identifies memory locations.
$D_{0}-D_{7}$ Data (Inputs)
During Compare cycle, eight bits of data are compared with address location given by $A_{0}-A_{B}$ for equality. The result is indicated on the Comparator output pin, MISS. When $\bar{W}$ is LOW, data is written into the address location given by $\mathrm{A}_{0}-\mathrm{A}_{8}$.
$\overline{\mathrm{R}}$ Reset (Input, Active LOW)
Resets $D_{3}$ to zero.
$\overline{\mathbf{S}}$ Chip Select (Input, Active LOW)
When $\overline{\mathrm{S}}$ is LOW, the device is activated. A HIGH on this
input will disable the chip and force PE and MISS outputs LOW, allowing easy vertical expansion.
$\bar{W}$ Write Enable (Input, Active LOW)
Must be LOW to write Data ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) into location given by $A_{0}-A_{8}$. PE output is LOW and MISS output HIGH during Write cycle.

## MISS Comparator Miss (Output, Active HIGH)

LOW when Data ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) equals content of memory location specified by $A_{0}-A_{8}$. HIGH when mismatch occurs.
PE Parity Error (Output, Active HIGH)
HIGH when the nine bits of internal data do not constitute odd parity.

## FUNCTIONAL DESCRIPTION

The Am10469/Am100469 Tag Buffer has three modes of operation: Compare, Write, and Reset. These modes are described as follows.

## Compare Mode

The eight bits of Data inputs are compared with the content of a given memory location for equality. The nine address inputs define each memory location. In this mode, $\bar{W}$ and $\overline{\mathrm{R}}$ inputs are HIGH, and $\overline{\mathrm{S}}$ is LOW. If the eight bits of Data inputs are exactly the same as the eight bits of data in the given memory location, the MISS output will be LOW. If not, the MISS output will be HIGH. The parity bit out of the memory array is not compared.

## Write Mode

The eight bits of data inputs and the one bit of parity are written into the RAM array when both $\bar{S}$ and $\bar{W}$ are LOW, and $\bar{R}$ is HIGH. The MISS output is forced HIGH (the MISS output is associated with the output enable of the data cache). The Parity Error (PE) output is forced LOW.

## Reset Mode

When $\overline{\mathrm{R}}=$ LOW, $\bar{S}=$ LOW, and $\bar{W}=$ HIGH, a dedicated section of the entire array, $D_{3}$, is reset to LOW. The PE output is forced LOW during reset. The MISS output is forced HIGH. All $512 D_{3}$ data bits are reset to a low state. The other seven bits in each address location may change to an undetermined state (HIGH or LOW).

TABLE 1. FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{S}}$ | $\bar{W}$ | $\overline{\mathbf{R}}$ | PE | MISS |  |
| H | X | X | L | L | Disabled |
| L | H | H | $\mathrm{H}=$ Parity Error <br> L = No Parity Error | $\begin{aligned} & H=\text { MISS } \\ & L=\text { MATCH } \end{aligned}$ | Compare |
| L | H | L | L | H | Reset |
| L | L | H | L | H | Write |
| L | L | L | L | H | Illegal |

Key: $H=H I G H$
$L=$ LOW
$X=$ Don't Care


#### Abstract

ABSOLUTE MAXIMUM RATINGS Storage Temperature $\qquad$ Ambient Temperature with .-65 to $+150^{\circ} \mathrm{C}$

Power Applied -55 to $+125^{\circ} \mathrm{C}$ Supply Voltage $\qquad$ -7.0 to +0.5 V DC Input Voltage . $V_{E E}$ to +0.5 V DC Output HIGH Current......................-30 to +0.1 mA Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.


## OPERATING RANGES

10K Commercial (C) Devices
Temperature ( $T_{A}$ ) 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage (VEE). -5.46 to -4.94 V
100K Commercial (C) Devices
Temperature ( $T_{A}$ ). .0 to $+85^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{EE}}$ ).
-5.7 to -4.2 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions (Note 3) |  |  | $\frac{B(\text { Note 4) }}{\text { Min. }}$ | $\begin{array}{\|c\|} \hline \text { A (Note 4) } \\ \hline \text { Max. } \\ \hline \end{array}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| Am10469 10K 512 9 ECL TAG BUFFER |  |  |  |  |  |  |  |
| VOH | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ | Loading is $50 \Omega$ to -2.0 V | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1000 | -840 | mV |
|  |  |  |  | $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ | -960 | -810 |  |
|  |  |  |  | $\mathrm{T}_{A}=+75^{\circ} \mathrm{C}$ | -900 | -720 |  |
| Vol | Output Voltage LOW |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 |  |
|  |  |  |  | $\mathrm{T}_{A}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 |  |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1020 |  | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -980 |  |  |
|  |  |  |  | $\mathrm{T}_{A}=+75^{\circ} \mathrm{C}$ | -920 |  |  |
| Volc | Output Voltage LOW |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  | -1645 | mV |
|  |  |  |  | $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ |  | -1630 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ |  | -1605 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH for All Inputs (Note 2) |  | $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ | -1145 | -840 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1105 | -810 |  |
|  |  |  |  | $T_{A}=+75^{\circ} \mathrm{C}$ | -1045 | -720 |  |
| $\mathrm{V}_{1 L}$ | Input Voltage LOW | Guaranteed Input Voltage LOW for All Inputs (Note 2) |  | $T_{A}=0^{\circ} \mathrm{C}$ | -1870 | -1490 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1475 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830. | -1450 |  |
| IIH | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ |  | $\mathrm{T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ |  | 220 | $\mu \mathrm{A}$ |
| 114 | $\begin{aligned} & \text { Input Current } 10 \mathrm{LO} \\ & \text { Chip Select (CS) } \end{aligned}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ |  | $T_{A}=0$ to $+75^{\circ} \mathrm{C}$ | 0.5 | 170 | $\mu \mathrm{A}$ |
|  | All Other Inputs |  |  | -50 |  |  |  |
| IEE | Power Supply Current (Pin 12) | All Inputs and Outputs Open | Am10474-10 |  | $\mathrm{T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ | 240 |  | mA |
| Am100469 100K $512 \times 9$ ECL TAG BUFFER |  |  |  |  |  |  |  |
| V OH | Output HIGH Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | Loading is $50 \Omega$ to -2.0 V | -1025 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  | -1810 | -1620 |  |  |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | $\mathrm{V}_{1 N}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  |  | -1035 |  | mV |
| Volc | Output LOW Voltage |  |  |  | -1610 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input HIGH Voltage for All Inputs (Note 2) |  |  | -1165 | -880 | mV |
| VIL | Input LOW Voltage | Guaranteed Input LOW Voltage for All Inputs (Note 2), |  |  | -1810 | -1475 | mV |
| IIH | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ |  |  |  |  | 200 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current Chip Select (S) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ |  |  | 0.5 | 170 | $\mu \mathrm{A}$ |
|  | All Other Inputs |  |  |  | -50 |  |  |
| lee | Power Supply Current (Pin 18) | All Inputs and Outputs Open |  |  | -240 |  | mA |

Notes: 1. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and two-minute warm-up period. Typical resistance values of the page are:
$\theta_{\mathrm{JA}}$ (Junction-to-Ambient) $=90^{\circ} \mathrm{C} /$ Watt (still air)
$\theta_{\text {JA }}$ (Junction-to-Ambient) $=50^{\circ} \mathrm{C} /$ Watt (at 400 F.P.M. air flow)
$\theta_{\mathrm{JC}}$ (Junction-to-Case) $=25^{\circ} \mathrm{C} /$ Watt
2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. $T_{A}=T_{C}$ for Flatpacks.
4. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: " $A$ " the value closest to positive infinity, " $B$ " the value closest to negative infinity.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)

| No. | Parameter Symbol | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Compare Mode |  |  |  |  |  |
| 1 | tavmV | Address to MISS |  | 9.5 | ns |
| 2 | tovmV | Data to MISS |  | 4.5 | ns |
| 3 | $\mathrm{t}_{\text {AVPV }}$ | Address to PE |  | 12.0 | ns |
| 4 | tSLMV | $\bar{S}$ to MISS |  | 5.0 | ns |
| 5 | tSLPV | $\bar{S}$ to PE |  | 5.0 | ns |
| 6 | tSHML | $\overline{\mathrm{S}}$ to MISS Recovery |  | 5.0 | ns |
| 7 | $\mathrm{t}_{\text {SHPL }}$ | $\bar{S}$ to PE Recovery |  | 5.0 | ns |
| Write Mode |  |  |  |  |  |
| 8 | twLWH | Write Pulse Width | 12.5 |  | ns |
| 9 | $t_{\text {AVWL }}$ | Address Setup | 2.0 |  | ns |
| 10 | twhax | Address to $\bar{W}$ Hold | 2.0 |  | ns |
| 11 | tDVWH | Data to $\bar{W}$ Setup | 14.5 |  | ns |
| 12 | tWHDX | Data to W Hold | 2.0 |  | ns |
| 13 | tSLWH | S Setup | 14.5 |  | ns |
| 14 | tWHSH | S Hold | 2.0 |  | ns |
| 15 | tWLMH | $\bar{W}$ to MISS |  | 5.0 | ns |
| 16 | tWHMX | Write Recovery (MISS) |  | 11.5 | ns |
| 17 | tWLPL | $\bar{W}$ to PE |  | 5.0 | ns |
| 18 | twHPX | Write Recovery (PE) |  | 14.0 | ns |
| Reset Mode |  |  |  |  |  |
| 19 | $\mathrm{t}_{\text {RLRH }}$ | $\overline{\mathrm{A}}$ Pulse Width | 50.0 |  | ns |
| 20 | ISLRL | $\bar{S}$ to $\overline{\mathrm{R}}$ Setup | 2.0 |  | ns |
| 21 | $\mathrm{t}_{\text {RHSH }}$ | $\bar{S}$ to $\overline{\mathrm{R}}$ Hold | 10.0 |  | ns |
| 22 | tWHRL | $\bar{W}$ to $\overline{\mathrm{R}}$ Setup | 2.0 |  | ns |
| 23 | $\mathrm{t}_{\text {RHWL }}$ | $\bar{W}$ to $\overline{\mathrm{R}}$ Hold | 10.0 |  | ns |
| 24 | $\mathrm{t}_{\text {RLMH }}$ | $\overline{\bar{R}}$ to MISS HIGH |  | 5.0 | ns |
| 25 | $\mathrm{t}_{\text {RHM }}$ | $\overline{\mathrm{R}}$ to MISS Recovery |  | 12.0 | ns |
| 26 | $\mathrm{t}_{\text {RLPL }}$ | $\overline{\mathrm{A}}$ to PE LOW |  | 5.0 | ns |
| 27 | $\mathrm{t}_{\text {RHPX }}$ | $\overline{\mathrm{R}}$ to PE. Recovery |  | 14.0 | ns |

Notes: 1. All Switching Characteristics are measured at $50 \%$ of input to valid output.


WF021890
Compare Mode



Reset Mode

## Am100470

## DISTINCTIVE CHARACTERISTICS

- Fast access time (12 ns typ.) - improves system cycle speeds
- Enhanced output voltage level compensation providing 6X (improvement in) $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ stability over supply and temperature ranges
- Internally voltage and temperature compensated providing flat $A C$ performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs - easy wire-ORing
- Power dissipation decreases with increasing temperature


## GENERAL DESCRIPTION

The Am100470 is a fully decoded 4096-bit ECL RAM organized 4096 words by one bit. Bit selection is achieved by means of a 12 -bit address, $A_{0}$ through $\mathrm{A}_{11}$. Easy memory expansion is provided by an active-LOW chip select ( $\overline{\mathrm{CS}}$ ) input and an unterminated OR-tieable emitter follower output.

An active-LOW write line ( $\overline{\mathrm{WE}}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input ( $\mathrm{D}_{\mathrm{IN}}$ ) is written into the addressed memory word simultaneously preconditioning
the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the 'write recovery glitch.'

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (DOUT).

During the writing operation or when the chip select line is HIGH, the output of the memory goes to a LOW state.


## CONNECTION DIAGRAMS <br> Top View



Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :--- | :--- |
| AM100470SA | DC, DCB, |
| AM100470A | FC, FCB |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied .-55 to $+125^{\circ} \mathrm{C}$
$V_{E E}$ Pin Potential to GND Pin $\qquad$ -7.0 V to +0.5 V
Input Voltage (DC) $\qquad$ .. $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V
Output Current (DC Output HIGH) ....-30 mA to +0.1 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature .. 0 to $+85^{\circ} \mathrm{C}$
Supply Voltage -5.7 V to -4.2 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)

| Parameter Symbol | Parameter Description | Test Conditions |  | $\begin{gathered} \mathbf{B} \\ \text { (Note 3) } \end{gathered}$ | $\begin{gathered} \text { Typ. } \\ \text { (Note 1) } \end{gathered}$ | $\begin{gathered} \text { A } \\ \text { (Note 3) } \\ \hline \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ | Loading is$50 \Omega \text { to }-2.0 \mathrm{~V}$ | -1025 | -955 | -880 | mV |
| $\mathrm{VOL}_{\mathrm{O}}$ | Output Voltage LOW |  |  | -1810 | -1715 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Voltage HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | -1035 |  |  | mV |
| V OLC | Output Voltage LOW |  |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH for all inputs (Note 4) |  | -1165 |  | -880 | mV |
| $V_{\text {IL }}$ | Input Voltage LOW | Guaranteed Input Voltage LOW for all inputs (Note 4) |  | -1810 |  | -1475 | mV |
| $\mathrm{IIH}^{\text {H}}$ | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ |  |  |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input Current LOW <br> Chip Select(도) <br> All Other Inputs | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ |  | $\begin{array}{r} 0.5 \\ -50 \end{array}$ |  | - 170 | $\mu \mathrm{A}$ |
| IeE | Power Supply Current (Pin 9) | All Inputs and Outputs Open | Am100470A | -200 | -160 |  | mA |
|  |  |  | Am100470SA | -230 | -180 |  |  |

Notes: 1. Typical values are at $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ and maximum loading.
2. Output Load $=50 \Omega$ and 30 pF to -2.0 V $T=T_{A}=0$ to $+85^{\circ} \mathrm{C}$ for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Typical resistance values of the package are:
$\theta_{J A}$ (Junction to Ambient) $=90^{\circ} \mathrm{C} /$ Watt (still air) $\theta_{\text {JA }}$ (Junction to Ambient) $=50^{\circ} \mathrm{C} /$ Watt (at 400 F.P.M. air flow) $T=T_{C}=0$ to $+85^{\circ} \mathrm{C}$ for Flatpacks and Leadless Chip Carriers. $\theta_{\mathrm{JC}}$ (Junction to Case) $=25^{\circ} \mathrm{C} /$ Watt
3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: " $A$ " the value closest to positive infinity, " $B$ " the value closest to negative infinity.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{EE}}=\mathbf{- 4 . 7 3}$ to $\mathbf{- 4 . 7 2 \mathrm { V } \text { (Note 2) }}$

|  |  |  |  | Am100470SA |  |  | Am100470A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Parameter Symbol | Parameter Description | Test Conditions | Min. | Typ. (Note 1) | Max. | Min. | $\begin{gathered} \text { Typ. } \\ \text { (Note 1) } \end{gathered}$ | Max. |  |


| READ | MODE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {ACS }}$ | Chip Select Access Time | Measured at $50 \%$ of input to $50 \%$ of output | 6 | 8 | 8 | 10 | ns |
| 2 | $t_{\text {RCS }}$ | Chip Select Recovery Time |  | 6 | 8 | 8 | 10 | ns |
| 3 | $t_{\text {AA }}$ | Address Access Time |  | 12 | 15 | 18 | 25 | ns |


| 4 | tw | Write Pulse Width (to Guarantee Writing) | ${ }_{\text {t }}^{\text {WSA }}$ = ${ }_{\text {W }}$ WSA(Min. ) | 15 |  |  | 20 |  |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | tWSD | Data Setup Time Prior to Write |  | 2 |  |  | 2 |  |  | ns |
| 6 | tWHD | Data Hold Time After Write |  | 2 |  |  | 2 |  |  | ns |
| 7 | twSA | Address Setup Time Prior to Write | $t_{W}=t_{w}($ Min. $)$ | 3 |  |  | 3 |  |  | ns |
| 8 | tWHA | Address Hold Time After Write |  | 2 |  |  | 2 |  |  | ns |
| 9 | twscs | Chip Select Setup Time Prior to Write | Measured at $50 \%$ of input to $50 \%$ of output | 2 |  |  | 2 |  |  | ns |
| 10 | tWHCS | Chip Select Hold Time After Write |  | 2 |  |  | 2 |  |  | ns |
| 11 | tws | Write Disable Time |  |  | 6 | 8 |  | 8 | 10 | ns |
| 12 | twR | Write Recovery Time |  |  | 6 | 8 |  | 8 | 10 | ns |

RISE TIME AND FALL TIME

| $t_{r}$ | Output Rise Time | Measured between $20 \%$ and $80 \%$ points | 2.5 |  | 2.5 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time |  | 2.5 |  | 2.5 |  |  |
| CAPACITANCE |  |  |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Pin Capacitance | Measure with a Pulse Technique on a Sample Basis. | 4 | 5 | 4 | 5 | pF |
| COUT | Output Pin Capacitance |  | 7 | 8 | 7 | 8 |  |

SWITCHING WAVEFORMS


WF001173
Read Mode


WF001163
Write Mode

## Am10470

## $4096 \times 1 \mathrm{IMOX}^{\text {TM }}$ ECL Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

- Fast access time (12 ns typ.) - improves system cycle speeds
- Fully compatible with standard voltage compensated 10K series ECL - no board changes required
- Internally voltage compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs - easy wire-ORing
- Power dissipation decreases with increasing temperature


## GENERAL DESCRIPTION

The Am10470 is a fully decoded 4096-bit ECL RAM organized 4096 words by one bit. Bit selection is achieved by means of a 12 -bit address, $A_{0}$ through $A_{11}$. Easy memory expansion is provided by an active-LOW chip select ( $\overline{\mathrm{CS}}$ ) input and an unterminated OR-tieable emitter follower output.

An active-LOW write line ( $\overline{\mathrm{WE}}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input ( $\mathrm{D}_{\mathrm{I}}$ ) is written into the addressed memory word simultaneously preconditioning
the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (DOUT).

During the writing operation or when the chip select line is HIGH, the output of the memory goes to a LOW state.


PRODUCT SELECTOR GUIDE
Highlights of Key Performance Parameters

| Part Number | Am10470SA | Am10470-15 | Am10470SA | Am10470A | Am10470A |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Temperature Range | C | M | M | C | M |
| Address Access Tlme (tAA) | 15 ns | 15 ns | 20 ns | 25 ns | 30 ns |
| Write Pulse Width (tw) | 15 ns | 15 ns | 18 ns | 20 ns | 22 ns |
| Write Recovery (twR) | 8 ns | 10 ns | 10 ns | 10 ns | 12 ns |
| Chip Select Access/Recovery <br> (tacs/tRCs) | 8 ns | 10 ns | 10 ns | 10 ns | 15 ns |
| Write Disable (tws) | 8 ns | 10 ns | 10 ns | 10 ns | 12 ns |
| Power Supply (IEE) | 230 mA | 255 mA | 255 mA | 200 mA | 220 mA |




CD009810
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS000271
$V_{C C}=\operatorname{Pin} 18$
$\mathrm{V}_{\mathrm{EE}}=\operatorname{Pin} 9$

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

*Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.


## OPERATING RANGES

```
Commercial (C) Devices
Temperature . 0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage \(-5.46 \vee\) to -4.94 V
Military (M) Devices
Temperature
... -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage
\(-5.72 \vee\) to \(-4.68 \vee\)
```

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS (Commercial)* $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)


Notes: 1. Typical values are at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and maximum loading.
2. Output Load $=50 \Omega$ and 30 pF to -2.0 V
$T=T_{A}=0$ to $+75^{\circ} \mathrm{C}$ for Commercial DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2minute warm-up period. Approximate thermal resistance values of the package are:
$\theta_{J A}$ (Junction to Ambient) $=90^{\circ} \mathrm{C} /$ Watt (still air)
$\theta_{\text {JA }}$ (Junction to Ambient) $=50^{\circ} \mathrm{C} /$ Watt (at 400 F.P.M. air flow)
$T=T_{C}=0$ to $+75^{\circ} \mathrm{C}$ for Flatpacks and Leadless Chip Carriers.
$\theta \mathrm{JC}$ (Junction to Case) $=25^{\circ} \mathrm{C} /$ Watt
3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: " $A$ " the value closest to positive infinity, " $B$ " the value closest to negative infinity.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T=T_{C}$.
$\theta_{J C} \approx 25^{\circ} \mathcal{G}_{w}$ (approximately).
*See the last page of this spec for Group A Subgroup Testing information.

DC CHARACTERISTICS (Military)* $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 5)

| Parameter Symbol | Parameter Description | Test Conditions |  |  | $\begin{gathered} \text { B } \\ \text { (Note 3) } \end{gathered}$ | Typ. (Note 1) | $\begin{array}{\|c\|} \mathbf{A} \\ \text { (Note 3) } \end{array}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Voltage HIGH | $V_{I N}=V_{\text {IHA }}$ or $V_{\text {II }}$ | Loading is $50 \Omega$ to -2.0 V | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1140 |  | -870 | mV |
|  |  |  |  | $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ | -1000 |  | -840 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -880 |  | -685 |  |
| Vol | Output Voltage LOW |  |  | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ | -1910 |  | -1700 |  |
|  |  |  |  | $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ | -1870 |  | -1665 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -1815 |  | -1600 |  |
| Vонс | Output Voltage HIGH | $V_{I N}=V_{\text {IHE }}$ or $V_{\text {IL }}$ |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -1160 |  |  | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -1020 |  |  |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -900 |  |  |  |
| VOLC | Output Voltage LOW |  |  | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ |  |  | -1680 | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ |  |  | -1645 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  |  | -1580 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH for All Inputs (Note 4) |  | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ | -1285 |  | -870 | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -1145 |  | -840 |  |
|  |  |  |  | $T_{A}=+125^{\circ} \mathrm{C}$ | -1025 |  | -685 |  |
| VIL | Input Voltage LOW | Guaranteed Input Voltage LOW for All Inputs (Note 4) |  | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ | -1910 |  | -1525 | mV |
|  |  |  |  | $T_{A}=+25^{\circ} \mathrm{C}$ | -1870 |  | -1490 |  |
|  |  |  |  | $T_{A}=+125^{\circ} \mathrm{C}$ | -1815 |  | -1420 |  |
| IH | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ |  | $T_{A}=-55^{\circ} \mathrm{C}$ |  |  | 220 | $\mu \mathrm{A}$ |
| ILL | Input Current LOW Chip Select (CS) All Other Inputs | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | $\begin{gathered} 0.5 \\ -50 \end{gathered}$ |  | 170 | $\mu \mathrm{A}$ |
| lee | Power Supply Current (Pin 9) | All Inputs and Outputs Open | Am10470A | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -220 | -175 |  | mA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | -160 |  |  |
|  |  |  | $\begin{aligned} & \text { Am10470SA } \\ & \text { Am10470-15 } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | -255 | -200 |  |  |

*See the last page of this spec for Group A Subgroup Testing information.


| SWITCHING CHARACTERISTICS (Military)* |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Parameter Symbol | Parameter Description | Test Conditions | Am10470-15 |  |  | Am10470SA |  |  | Am10470A |  |  | Units |
|  |  |  |  | Min. | $\begin{array}{\|c} \hline \text { Typ. } \\ \text { (Note 1) } \\ \hline \end{array}$ | Max. | Min. | Typ. (Note 1) | Max. | Min. | $\begin{array}{\|c\|} \hline \text { Typ. } \\ \text { (Note 1) } \\ \hline \end{array}$ | Max. |  |
| READ MODE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | $t_{\text {ACS }}$ | Chip Select Access Time | Measured at $50 \%$ of input to $50 \%$ of output |  | 8 | 10 |  | 8 | 10 |  | 10 | 15 | ns |
| 2 | $t_{\text {RCS }}$ | Chip Select Recovery Time |  |  | 8 | 10 |  | 8 | 10 |  | 10 | 15 | ns |
| 3 | $t_{\text {AA }}$ | Address Access Time |  |  | 12 | 15 |  | 17 | 20 |  | 20 | 30 | ns |
| WRITE MODE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 | tw | Write Pülse Width | tWSA $=$ TWSA (Min.) | 15 | 10 |  | 18 | 14 |  | 22 | 17 |  | ns |
| 5 | tWSD | Data Setup Time Prior to Write |  | 3 | 0 |  | 3 | 0 |  | 5 | 2 |  | ns |
| 6 | tWHD | Data Hold Time After Write |  | 3 | 0 |  | 3 | 0 |  | 5 | 2 |  | ns |
| 7 | tWSA | Address Setup Time Prior to Write | $t_{w}=t_{w}($ Min. $)$ | 3 | 0 |  | 3 | 0 |  | 5 | 2 |  | ns |
| 8 | tWHA | Address Hold Time |  | 3 | 0 |  | 3 | 0 |  | 5 | 2 |  | ns |
| 9 | twscs | Chip Select Setup Time Prior to Write | Measured at 50\% of input to 50\% of output | 3 | 0 |  | 3 | 0 |  | 5 | 2 |  | ns |
| 10 | twhcs | Chip Select Hold Time After Write |  | 3 | 0 |  | 3 | 0 |  | 5 | 2 |  | ns |
| 11 | tws | Write Disable Time |  |  | 8 | 10 |  | 8 | 10 |  | 10 | 12 | ns |
| 12 | twn | Write Recovery Time |  |  | 8 | 10 |  | 8 | 10 |  | 10 | 12 | ns |
| RISE TIME AND FALL TIME |  |  |  |  |  |  |  |  |  |  |  |  |  |


*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS (Cont'd.)


WF001163
Write Mode

SWITCHING WAVEFORMS


WF001173
Read Mode

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OHC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OLC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{EE}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {ACS }}$ | 9, 10, 11 | 7 | tWSA | 9, 10, 11 |
| 2 | $t_{\text {RCS }}$ | 9, 10, 11 | 8 | tWHA | 9, 10, 11 |
| 3 | $t_{\text {AA }}$ | 9, 10, 11 | 9 | twSCs | 9, 10, 11 |
| 4 | tw | 9, 10, 11 | 10 | twHCS | 9, 10, 11 |
| 5 | twsd | $9,10,11$ | 11 | tws | 9, 10, 11 |
| 6 | twHD | $9,10,11$ | 12 | twr | $9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am100474 

## DISTINCTIVE CHARACTERISTICS

Fast access time (10 ns) - improves system cycle speeds.

- Fully compatible with 100 K series ECL logic - no board changes required.
- Enhanced output voltage level compensation providing 6 X (improvement in) $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ stability over supply and temperature ranges.
- Internally voltage-compensated providing flat AC performance.
- Emitter follower outputs - easy wire-ORing
- Power dissipation decreases with increasing temperature.


## GENERAL DESCRIPTION

The Am100474-10, Am100474-15 and Am100474-25 are fully decoded 4096-bit ECL RAMs, organized 1024 words by 4 bits. Word selection is achieved by means of a 10 -bit address, $A_{0}$ through $A_{g}$. Easy memory expansion is provided by an active LOW chip select (CS) input and unterminated OR-tieable emitter follower outputs.

An active LOW write enable ( $\overline{\mathrm{WE}}$ ) controls the write/read operation of the memory. When the chip select and write
enable lines are LOW, the data inputs ( $D_{1}-D_{4}$ ) are written into the addressed memory word.
Reading is performed with the chip select line LOW and the write enable line HIGH. The information stored in the addressed word is read out on the noninverting outputs, $\mathrm{O}_{1}-\mathrm{O}_{4}$.

During the writing operation, or when the chip select line is HIGH, the output of the memory goes to a LOW state.

BLOCK DIAGRAM


MODE SELECT TABLE

| Input |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{C S}}$ | WE | DIN | DOUT | Mode |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | DOUT | Read |

$$
\begin{aligned}
& \mathrm{H}=\mathrm{HIGH} \\
& \mathrm{~L}=\text { LOW } \\
& \mathrm{X}=\text { Don't Care }
\end{aligned}
$$

PRODUCT SELECTOR GUIDE
Highlights of Key Performance Parameters (Commercial)

| Part Number | Am100474-10 | Am100474-15 | Am100474-25 |
| :--- | :---: | :---: | :---: |
| Address Access Tlme (tAA) | 10 ns | 15 ns | 25 ns |
| Write Pulse Width (tw) | 12 ns | 15 ns | 25 ns |
| Write Recovery (twR) | 14 ns | 17 ns | 27 ns |
| Chip Select Access/ <br> Recovery and Write Dlsable <br> Tlmes (tACS, tRCS, tws) | 8 ns | 8 ns | 10 ns |
| Power Supply (IEE) | 230 mA | 200 mA | 200 mA |



## LOGIC SYMBOL*



LS000262

$$
\begin{aligned}
V_{C C} & =\operatorname{Pin} 6 \\
V_{C C A} & =\operatorname{Pin} 7 \\
V_{E E} & =\operatorname{Pin} 18 \\
\mathrm{NC} & =\operatorname{Pin} 16
\end{aligned}
$$

*Pin numbers apply to DIP.

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

"Preliminary. Subject to Change.

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$
Case Temperature with
Power Applied $\qquad$
$V_{E E}$ Pin Potential to
GND Pin $\qquad$ 55 to $+125^{\circ} \mathrm{C}$

Input Voltage (DC) -7.0 V to +0.5 V
Output
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices (Note 2)
Temperature ..... 0 to $+85^{\circ} \mathrm{C}$
Supply Voltage -5.7 V to -4.2 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}\right.$ (Note 2))

| Parameter Symbol | Parameter Description | Test Conditions (Note 2) |  | $\begin{array}{\|c\|} \hline \mathbf{B} \\ \text { (Note 3) } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Typ. } \\ \text { (Note 1) } \end{array}$ | $\begin{array}{\|c\|} \hline \mathbf{A} \\ \text { (Note 3) } \end{array}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage HIGH | $V_{\text {IN }}=V_{\text {IHA }}$ or $V_{\text {ILE }}$ | Loading is $50 \Omega$ to -2.0 V | -1025 |  | -880 | mV |
| Vol | Output Voltage LOW |  |  | -1810 |  | -1620 | mV |
| VOHC | Output Voltage HIGH | $V_{\text {IN }}=V_{\text {IHB }}$ or $V_{\text {ILA }}$ |  | -1035 |  |  | mV |
| VOLC | Output Voltage LOW |  |  | \% |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH for All Inputs (Note 4) |  | -1165 |  | -880 | mV |
| VIL | Input Voltage LOW | Guaranteed Input Voltage LOW for All Inputs (Note 4) |  | -1810 |  | -1475 | mV |
| $\mathrm{IH}^{\text {H }}$ | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ |  |  |  | 220 | $\mu \mathrm{A}$ |
| HL | Input Current LOW Chip Select (CS) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ |  | 0.5 |  | 170 | $\mu \mathrm{A}$ |
|  | All Other Inputs |  |  | -50 |  |  |  |
| IEE | Power Supply Current (Pin 18) | All Inputs and Outputs Open | Am100474-10 | -230 |  |  | mA |

Notes: 1. Typical values are:
$V_{E E}=-4.5 \quad V_{1} V_{C C}=V_{C C A}=G N D, T_{A}=25^{\circ} \mathrm{C}$
2. Output Load $=50 \Omega$ and 30 pF to $-2.0 \mathrm{~V}, \mathrm{~T}=\mathrm{T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$ for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2 -minute warm-up period. Approximate resistance values of the package are:
$\theta_{J A}$ (Junction-to-Ambient) $=90^{\circ} \mathrm{C} /$ Watt (still air) $\theta_{\mathrm{JA}}$ (Junction-to-Ambient) $=50^{\circ} \mathrm{C} /$ Watt (at 400 F.P.M. air flow) $T=T C=0$ to $+85^{\circ} \mathrm{C}$ for Flatpak and LCC packages $\theta_{\text {Jc }}$ (Junction-to-Case) $=25^{\circ} \mathrm{C} /$ Watt
3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: " $A$ " the value closest to positive infinity, " B " the value closest to negative infinity.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

SWITCHING CHARACTERISTICS $V_{E E}=-4.8$ to $-4.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)

| No. | Parameter Symbol | Parameter Description | Test Conditions | Am100474-10 |  |  | Am100474-15 |  |  | Am100474-25 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. (Note 1) | Max. | Min. | Typ. (Note 1) | Max. | Min. | Typ. (Note 1) | Max. |  |

## READ MODE



## WRITE MODE

| 4 | tw | Write Pulse Width (to Guarantee Writing) | $\begin{aligned} & \text { tWSA = tWSA } \\ & \text { (Min.) } \end{aligned}$ | 12 |  | 15 |  | 25 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | tWSD | Data Setup Time Prior to Write |  | 2 |  | 2 |  | 2 |  | ns |
| 6 | TWHD | Data Hold Time After Write |  | 2 |  | 2 |  | 2 |  | ns |
| 7 | tWSA | Address Setup Time Prior to Write | $t_{W}=t_{\text {d }}($ Min. $)$ | 2 |  | 2 |  | 2 |  | ns |
| 8 | tWHA | Address Hold Time After Write |  | 2 |  | 2 |  | 2 |  | ns |
| 9 | twSCs | Chip Select Setup Time Prior to Write | Measured at 50\% of input to $50 \%$ of output | 2 |  | 2 |  | 2 |  | ns |
| 10 | twHCS | Chip Select Hold Time After Write |  | 2 |  | 2 |  | 2 |  | ns |
| 11 | tws | Write Disable Time |  |  | 8 |  | 8 |  | 10 | ns |
| 12 | twr | Write Recovery Time |  |  | 14 |  | 17 |  | 27 | ns |

## RISE TIME AND FALL TIME

| 13 | $\mathrm{tr}_{\mathrm{r}}$ | Output Rise Time | Measured between 20\% and $80 \%$ points | 2.5 | 2.5 | 2.5 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 14 | $\mathrm{tf}_{f}$ | Output Fall Time |  | 2.5 | 2.5 | 2.5 |  |
| CAPACITANCE |  |  |  |  |  |  |  |
| 15 | $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Measured with a pulse technique on sample basis | 4 | 4 | 4 | pF |
| 16 | Cout | Output Pin Capacitance |  | 7 | 7 | 7 |  |

SWITCHING WAVEFORMS (Cont'd.)


WF001173
Read Mode


# Am10474 

$1024 \times 4$ IMOX $^{\top M}$ ECL Bipolar RAM

## PRELIMINARY

- Fast access time ( 10 ns ) improves system cycle speeds.
- Fully compatible with standard voltage-compensated 10K series ECL - no board changes required.
- Enhanced output voltage level compensation providing 6X improvement in $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ stability over supply and temperature ranges.
- Internally voltage-compensated providing flat AC performance.
- Emitter follower outputs - easy wire-ORing
- Power dissipation decreases with increasing temperature.


## GENERAL DESCRIPTION

The Am10474-10, Am10474-15 and Am10474-25 are fully decoded 4096-bit ECL RAMs, organized 1024 words by 4 bits. Word selection is achieved by means of a 10 -bit address, $A_{0}$ through $A_{g}$. Easy memory expansion is provided by an active LOW chip select ( $\overline{C S}$ ) input and an unterminated OR-tieable emitter follower output.

An active LOW write enable ( $\overline{\mathrm{WE}}$ ) controls the write/read operation of the memory. When the chip select and write
enable lines are LOW, the data inputs ( $D_{1}-D_{4}$ ) are written into the addressed memory word.

Reading is performed with the chip select line LOW and the write enable line HIGH. The information stored in the addressed word is read out on the noninverting outputs, $\mathrm{O}_{1}-\mathrm{O}_{4}$.
During the writing operation, or when the chip select line is HIGH, the output of the memory goes to a LOW state.


## PRODUCT SELECTOR GUIDE

Highlights of Key Performance Parameters (Commercial)

| Part Number | Am10474-10 | Am10474-15 | Am10474-25 |
| :--- | :---: | :---: | :---: |
| Address Access Time (tAA) | 10 ns | 15 ns | 25 ns |
| Write Pulse Width (tw) | 12 ns | 15 ns | 25 ns |
| Write Recovery (tWR) | 14 ns | 17 ns | 27 ns |
| Chip Select Access/ <br> Recovery and Write Disable <br> Times (tacs, tRCS, tws) | 8 ns | 8 ns | 10 ns |
| Power Supply (IEE) | 230 mA | 200 mA | 200 mA |


| $\frac{\text { Publication \#\# }}{03231}$   <br> Issue Date: May $\frac{\text { Rev. }}{D}$ $\frac{\text { Amendment }}{1986}$ |
| :--- | :--- | :--- |

## CONNECTION DIAGRAM

## Top View




LS000251

$$
\begin{aligned}
V_{C C A} & =\operatorname{Pin} 1 \\
V_{C C} & =\operatorname{Pin} 24 \\
V_{E E} & =\operatorname{Pin} 12 \\
N C & =\operatorname{Pin} 10
\end{aligned}
$$

Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
AM10474



E. OPTIONAL PROCESSING
Blank $=$ Standard processing $\mathrm{B}=\mathrm{Burn}-\mathrm{in}$
D. TEMPERATURE RANGE
$\mathrm{C}=$ Commercial ( 0 to $+75^{\circ} \mathrm{C}$ )
C. PACKAGE TYPE
$D=24$-Pin Ceramic DIP (CD4024)
B. SPEED OPTION
$-10=10$ ns Address Access Time
$-15=15$ ns Address Access Time
$-25=25$ ns Address Access Time
A. DEVICE NUMBER/DESCRIPTION

Am10474
$1024 \times 4$ IMOX ECL Bipolar RAM

| Valid Combinations |  |
| :--- | :--- |
| AM10474-10 | DC, DCB |
| AM10474-15 |  |
| AM10474-25 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature with
Power Applied $\qquad$ Pin in . $\qquad$ $-7.0 \mathrm{~V}+125^{\circ} \mathrm{C}$
VEE Pin Potential to GND Pi $\qquad$ 7.0 V to +0.5 V

Input Voltage (DC) Output HIGH) $\ldots . \mathrm{V}_{\mathrm{EE}}$ to +0.5 V Output Current (DC Output HIGH) .... -30 mA to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices (Note 2)
Temperature 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage $-5.46 \vee$ to $-4.94 \vee$

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS (Commercial) $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)

| Parameter Symbol | Parameter Description | Test Conditions (Note 2) |  |  | $\begin{gathered} \mathbf{B} \\ \text { (Note 3) } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Typ. } \\ \text { (Note 1) } \\ \hline \end{array}$ | $\begin{gathered} \mathbf{A} \\ \text { (Note 3) } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Voltage HIGH | $V_{I N}=V_{\text {IHA }}$ or $V_{\text {IL }}$ | Loading is$50 \Omega \text { to }-2.0 \mathrm{~V}$ | $\mathrm{T}=0^{\circ} \mathrm{C}$ | -1000 |  | -840 | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -960 |  | -810 |  |
|  |  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ | -900 |  | -720 |  |
| VOL | Output Voltage LOW |  |  | $\mathrm{T}=0^{\circ} \mathrm{C}$ | -1870 |  | -1665 | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1850 |  | -1650 |  |
|  |  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ | -1830 |  | -1625 |  |
| VOHC | Output Voltage HIGH | $V_{I N}=V_{I H B}$ or $\left.V_{I L A}\right\|^{50 \Omega}$ to -2.0 V |  | $\mathrm{T}=0^{\circ} \mathrm{C}$ | -1020 |  |  | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -980 |  |  |  |
|  |  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ | -820. |  |  |  |
| VOLC | Output Voltage LOW |  |  | $\mathrm{T}=0^{\circ} \mathrm{C}$ |  | - | -1645 | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ |  |  | -1630 |  |
|  |  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ |  |  | -1605 |  |
| $V_{\text {IH }}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH for All Inputs (Note 4) |  | $\mathrm{T}=0^{\circ} \mathrm{C}$ | -1145 |  | -840 | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1105 |  | -810 |  |
|  |  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ | -1045 |  | -720 |  |
| $V_{I L}$ | Input Voltage LOW <br> Input Current HIGH. | Guaranteed Input Voltage LOW for All Inputs (Note 4) |  | $\mathrm{T}=0^{\circ} \mathrm{C}$ | -1870 |  | -1490 | mV |
|  |  |  |  | $\mathrm{T}=+25^{\circ} \mathrm{C}$ | -1850 |  | -1475 |  |
|  |  |  |  | $\mathrm{T}=+75^{\circ} \mathrm{C}$ | -1830 |  | -1450 |  |
| $\mathrm{liH}^{\text {H }}$ |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ |  | T=0 to $+75^{\circ} \mathrm{C}$ |  |  | 220 | $\mu \mathrm{A}$ |
| liL | Input Current LOW Chip Select (CS) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ |  | $\mathrm{T}-0$ to $+75^{\circ} \mathrm{C}$ | 0.5 |  | 170 | $\mu \mathrm{A}$ |
|  | All Other Inputs |  |  | -50 |  |  |  |
| IEE | Power Supply Current (Pin 12) | All Inputs and Outputs Open | Am10474-10 |  | $\mathrm{T}=0$ to $+75^{\circ} \mathrm{C}$ | -230 |  |  | mA |
|  |  |  | Am10474-15/-25 | -200 |  |  |  |  |  |

## Notes: 1. Typical values are:

$V_{E E}=-5.2 \mathrm{~V}, V_{C C}=V_{C C A}=G N D, T_{A}=25^{\circ} \mathrm{C}$
2. Output Load $=50 \Omega$ and 30 pF to $-2.0 \mathrm{~V}, \mathrm{~T}=\mathrm{T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Approximate thermal resistance values of the package are:
$\theta_{J A}$ (Junction-to-Ambient) $=90^{\circ} \mathrm{C} /$ Watt (still air)
$\theta_{\text {JA }}$ (Junction-to-Ambient) $=50^{\circ} \mathrm{C} /$ Watt (at 400 F.P.M. air flow)
$T=T C=0$ to $+75^{\circ} \mathrm{C}$ for Flatpak and LCC packages $\theta_{\mathrm{JC}}$ (Junction-to-Case) $=25^{\circ} \mathrm{C} /$ Watt
3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: " $A$ " the value closest to positive infinity, " $B$ " the value closest to negative infinity.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed $\theta=25^{\circ} \mathrm{C} / \mathrm{w}$ (approximately)

SWITCHING CHARACTERISTICS (Commercial) $\mathrm{V}_{\mathrm{EE}}=-5.46 \mathrm{~V}$ to $-4.94 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)

| No. | Parameter Symbol | Parameter Description | Test Conditions | Am10474-10 |  |  | Am10474-15 |  |  | Am10474-25 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. (Note 1) | Max. | Min. | Typ. (Note 1 | Max. | Min. | Typ. (Note 1) | Max. |  |

## READ MODE



RISE TIME AND FALL TIME


SWITCHING WAVEFORMS (Cont'd.)


Read Mode


KS000010
$R_{L}=50 \Omega$ termination of measurement system
$\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (including stray jig capacitance)

## Am100480

## $16,384 \times 1$ IMOX ${ }^{\text {TM }}$ ECL Bipolar RAM

## PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- Fast access time (15. ns) - improves system cycle speeds.
- Enhanced output voltage level compensation providing 6 X (improvement in) $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ stability over supply and temperature ranges.
- Internally voltage and temperature compensated providing flat AC performance.
- Fully compatible with 100 K series ECL logic - no board changes required.
- Emitter follower outputs - easy wire-ORing
- Power dissipation decreases with increasing temperature.


## GENERAL DESCRIPTION

The Am100480-15 and Am100480-25 are fully decoded 16,384-bit ECL RAMs organized 16,384 words by one bit. Bit selection is achieved by means of a 14 -bit address, $A_{0}$ through $A_{13}$. Easy memory expansion is provided by an active LOW chip select ( $\overline{C S}$ ) input and an unterminated OR tieable emitter follower output.

An active LOW write enable ( $\overline{\mathrm{WE}}$ ) controls the write/read operation of the memory. When the chip select and write
enable lines are LOW, the data input ( $\mathrm{D}_{\mathrm{IN}}$ ) is written into the addressed memory word.
Reading is performed with the chip select line LOW and the write enable line HIGH. The information stored in the addressed bit is read out on the noninverting output (DOUT).
During the writing operation, or when the chip select line is HIGH, the output of the memory goes to a L.OW state.

## CONNECTION DIAGRAMS

## Top View



Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


## ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


## ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to $+150^{\circ} \mathrm{C}$
Case Temperature with
Power Applied $\qquad$ -55 to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{EE}}$ Pin Potential to GND Pin..............-7.0 V to +0.5 V
Input Voltage (DC) .................................. $V_{E E}$ to +0.5 V Output Current (DC Output HIGH) ....-30 mA to +0.1 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices (Note 2)
Temperature . $\qquad$ .0 to $+85^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ $-5.7 \vee$ to -4.2 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)

| Parameter Symbol | Parameter Description | Test Conditions (Note 2) |  | $\begin{gathered} B \\ \text { (Note 3) } \end{gathered}$ | Typ. <br> (Note 1) | $\begin{gathered} \text { A } \\ \text { (Note 3) } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output Voltage HIGH | $V_{I N}=V_{\text {IHA }}$ or $V_{\text {ILB }}$ | Loading is $50 \Omega$ to -2.0 V | -1025 | -955 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage LOW |  |  | -1810 | -1715 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Voltage HIGH | $\mathrm{V}_{\mathrm{N}}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | -1035 |  |  | mV |
| VoLC | Output Voltage LOW |  |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{H}}$ | Input Voltage HIGH | Guaranteed Input Voltage HIGH for All Inputs (Note 4) |  | -1165 |  | -880 | mV |
| VIL | Input Voltage LOW | Guaranteed Input Voltage LOW for All Inputs(Note 4) |  | -1810 |  | -1475 | mV |
| ${ }_{1 / H}$ | Input Current HIGH | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ |  |  |  | 220 | $\mu \mathrm{A}$ |
| IIL | $\begin{aligned} & \text { Input Current LOW } \\ & \text { Chip Select (CS) } \end{aligned}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ |  | 0.5 |  | 170 | $\mu \mathrm{A}$ |
|  | All Other Inputs |  |  | -50 |  |  | $\mu \mathrm{A}$ |
| lee | Power Supply Current (Pin 10) | All Inputs and Outputs Open | Am100480-15 | -220 |  |  | mA |
|  |  |  | Am100480-25 | -200 |  |  |  |

Notes: 1. Typical values are:
$V_{E E}=-4.5 \mathrm{~V}, V_{C C}=G N D, T_{A}=25^{\circ} \mathrm{C}$
2. Output Load $=50 \Omega$ and 30 pF to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$ for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2 -minute warm-up period. Approximate resistance values of the package are:
$\theta_{\text {JA }}$ (Junction-to-Ambient) $=90^{\circ} \mathrm{C} /$ Watt (still air)
$\theta_{\text {JA }}$ (Junction-to-Ambient) $=50^{\circ} \mathrm{C} /$ Watt (at 400 F.P.M. air flow)
TC $=0$ to $+85^{\circ} \mathrm{C}$ for Flatpak and LCC packages
$\theta_{\mathrm{JC}}$ (Junction-to-Case) $=25^{\circ} \mathrm{C} /$ Watt
3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: " $A$ " the value closest to positive infinity, " $B$ " the value closest to negative infinity.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

## SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{EE}}=-4.8 \mathrm{~V}$ to $-4.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)

| No. | Parameter Symbol | Parameter Description | Test Conditions | Am100480-15 |  |  | Am100480-25 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. (Note 1) | Max. | Min. | Typ. (Note 1) | Max. |  |


| REA | MODE |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | tacs | Chip Select Access Time | Measured at $50 \%$ of input to $50 \%$ of output |  |  | 8 |  |  | 10 | ns |
| 2 | trics | Chip Select Recovery Time |  |  |  | 8 |  |  | 10 |  |
| 3 | $t_{\text {A }}$ | Address Access Time |  |  |  | 15 |  |  | 25 |  |
| WRITE MODE |  |  |  |  |  |  |  |  |  |  |
| 4 | tw | Write Pulse Width (to Guarantee Writing) | tWSA $=$ twSA (Min.) | 15 |  | + | 25 |  |  | ns |
| 5 | twsd | Data Setup Time Prior to Write | 10, | 2 |  |  | 5 |  |  | ns |
| 6 | tWHD | Data Hold Time After Write |  | 3 |  |  | 5 |  |  | ns |
| 7 | twSA | Address Setup Time Prior to Write | $t_{w}=t_{W}($ Min. $)$ | 2 |  |  | 5 |  |  | ns |
| 8 | twha | Address Hold Time After Write |  | 3 |  |  | 5 |  |  | ns |
| 9 | twscs | Chip Select Setup Time Prior to Write | Measured at $50 \%$ of input to $50 \%$ of output | 2 |  |  | 5 |  |  | ns |
| 10 | twhcs | $\begin{array}{\|l} \hline \text { Chip Select Hold Time } \\ \text { After Write } \\ \hline \end{array}$ |  | 3 |  |  | 5 |  |  | ns |
| 11 | tws | Write Disable Time |  |  |  | 8 |  |  | 10 | ns |
| 12 | twR | Write Recovery Time |  |  |  | 18 |  |  | 20 | ns |
| RISE TIME AND FALL TIME |  |  |  |  |  |  |  |  |  |  |
| 13 | $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | Measured between $20 \%$ and $80 \%$ points |  | 2.5 |  |  | 2.5 |  | ns |
| 14 | If | Output Fall Time |  |  | 2.5 |  |  | 2.5 |  |  |
| CAPACITANCE |  |  |  |  |  |  |  |  |  |  |
| 15 | $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Measure with a pulsetechnique on sample technique on sample basis |  | 4 |  |  | 4 |  | pF |
| 16 | COUT | Output Pin Capacitance |  |  | 7 |  |  | 7 |  |  |

SWITCHING WAVEFORMS (Cont'd.)


WF001173
Read Mode


Write Mode


TC000223

## SWITCHING TEST WAVEFORM

KEY TO SWITCHING WAVEFORMS


KS000010
$R_{L}=50 \Omega$ termination of measurement system
$C_{L}=30 \mathrm{pF}$ (including stray jig capacitance)

## Am10480

## $16,384 \times 1 \mathrm{IMOX}^{\text {TM }}$ ECL Bipolar RAM

## PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- Fast access time ( 15 ns ) -improves system cycle speeds.
- Fully compatible with standard voltage compensated 10K series ECL - no board changes required.
- Internally voltage compensated providing flat AC performance.
- Enhanced output voltage level compensation providing 6 X improvement in $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ stability over supply and temperature ranges.
- Emitter follower outputs - easy wire-ORing
- Power dissipation decreases with increasing temperature.


## GENERAL DESCRIPTION

The Am10480-15 and Am10480-25 are fully decoded 16,384 -bit ECL RAMs organized 16,384 words by one bit. Bit selection is achieved by means of a 14-bit address, $A_{0}$ through $A_{13}$. Easy memory expansion is provided by an active LOW chip select (CS) input and an unterminated OR tieable emitter follower output.

An active LOW write enable ( $\overline{\mathrm{WE}}$ ) controls the write/read operation of the memory. When the chip select and write
enable lines are LOW, the data input ( $\mathrm{D}_{\mathrm{IN}}$ ) is written into the addressed memory word.
Reading is performed with the chip select line LOW and the write enable line HIGH. The information stored in the addressed bit is read out on the noninverting output (DOUT).
During the writing operation, or when the chip select line is HIGH, the output of the memory goes to a LOW state.


PRÓDUCT SELECTOR GUIDE
Highlights of Key Performance Parameters (Commercial)

| Part Number | Am10480-15 | Am10480-25 |
| :--- | :---: | :---: |
| Address Access Time (tAA) | 15 ns | 25 ns |
| Write Pulse Width (tw) | 15 ns | 25 ns |
| Write Recovery (tWR) | 18 ns | 20 ns |
| Chip Select Access/ <br> Recovery and Write Disable <br> Times (tacs, | 8 ns | 10 ns |
| Power Supply (IEE) | 220 mA | 200 mA |



CONNECTION DIAGRAM
Top View


LS001902

Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :--- | :--- |
| AM10480-15 | DC, DCB |
| AM10480-25 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$
Case Temperature with
Power Applied -65 to $+150^{\circ} \mathrm{C}$
$V_{E E}$ Pin Potential to GND Pin.............-7.0 V to +0.5 V
Input Voltage (DC) ................................. $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V
Output Current (DC Output HIGH) .... -30 mA to +0.1 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices (Note 2)
Temperature $\qquad$ 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage.............................-5.46 V to -4.94 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS (Commercial) $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)


Notes: 1. Typical values are:
$V_{E E}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
2. Output Load $=50 \Omega$ and 30 pF to $-2.0 \mathrm{~V}, T=T_{A}=0$ to $+75^{\circ} \mathrm{C}$ for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2 -minute warm-up period. Approximate thermal resistance values of the package are:
$\theta_{\mathrm{JA}}$ (Junction-to-Ambient) $=90^{\circ} \mathrm{C} /$ Watt (still air)
$\theta$ JA (Junction-to-Ambient) $=50^{\circ} \mathrm{C} /$ Watt (at 400 F.P.M. air flow)
$T=T_{C}=0$ to $+75^{\circ} \mathrm{C}$ for Flatpak and LCC packages $\theta_{\mathrm{JC}}$ (Junction-to-Case) $=25^{\circ} \mathrm{C} /$ Watt
3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: " $A$ " the value closest to positive infinity, " $B$ " the value closest to negative infinity.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

SWITCHING CHARACTERISTICS (Commerclal) $\mathrm{V}_{\mathrm{EE}}=-5.46$ to $-4.94 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ (Note 2)

| No. | Parameter Symbol | Parameter Description | Test Conditions | Am10480-15 |  |  | Am10480-25 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. <br> (Note 1) | Max. | Min. | Тур. <br> (Note 1) | Max. |  |
| READ | MODE |  |  |  |  |  |  |  |  |  |
| 1 | $t_{\text {ACS }}$ | Chip Select Access Time | Measured at $50 \%$ of input to $50 \%$ of output |  |  | 8 |  |  | 10 | ns |
| 2 | $t_{\text {thCS }}$ | Chip Select Recovery Time |  |  |  | 8 |  |  | 10 |  |
| 3 | $t_{\text {AA }}$ | Address Access Time |  |  |  | 15 |  |  | 25 |  |
| WRITE MODE |  |  |  |  |  |  |  |  |  |  |
| 4 | tw | Write Pulse Width (to Guarantee Writing) | IWSA $=$ TWSA (Min.) | 15 |  |  | 25 |  |  | ns |
| 5 | tWSD | Data Setup Time Prior to Write |  | 2 |  |  | 5 |  |  | ns |
| 6 | tWHD | Data Hold Time After Write | ; | 3 |  |  | 5 |  |  | ns |
| 7 | tWSA | Address Setup Time Prior to Write | $t_{w}=t_{w}(\mathrm{Min}$. | 2 |  |  | 5 |  |  | ns |
| 8 | ${ }^{\text {t WHA }}$ | Address Hold Time After Write |  | 3 |  |  | 5 |  |  | ns |
| 9 | twSCS | Chip Select Setup Time. Prior to Write | Measured at 50\% of input to $50 \%$ of output | 2 |  |  | 5 |  |  | ns |
| 10 | twHCS | Chip Select Hold Time After Write |  | 3 |  |  | 5 |  |  | ns |
| 11 | tws | Write Disable Time |  |  |  | 8 |  |  | 10 | ns |
| 12 | tWR | Write Recovery Time |  |  |  | 18 |  |  | 20 | ns |



SWITCHING WAVEFORMS (Cont'd.)


WF001173
Read Mode


WF001163
Write Mode


TC000223


SWITCHING TEST
WAVEFORM
KEY TO SWITCHING WAVEFORMS


KS000010

## Am21L50

## $512 \times 9$ TTL Low－Power Tag Buffer

ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

－45－ns address－to－comparator output（MATCH）
－Replaces six or more integrated circuits with a single device
On－chip parity generator and checker
－One－third power consumption of the Am2150
－Fully TTL compatible
－Integrated reset feature

## GENERAL DESCRIPTION

The Am21L50 Low－Power Tag Buffer combines a $512 \times 9$ memory with a comparator．An internal parity generator and parity checker guarantee that no misoperation occurs．

The device has three operational modes：Compare，Write， and Reset．In Compare mode，data is compared to the contents of an address location．Write mode is used to store data．Reset mode is used to clear a single＇valid bit＇ stream．

The Tag Buffer is designed to be used in a cache memory system for the translation of virtual addresses to physical addresses．The device can also be used in the directory and data cache．It offers state－of－the－art technology perfor－ mance，while combining the functions of six or more integrated circuits into a single device．


## CONNECTION DIAGRAM

Top View


CD009153

## LOGIC SYMBOL



LS002202
$V_{C C}=$ Positive Power Supply
$G N D=$ Ground

## PIN DESCRIPTION

$\mathbf{A}_{\mathbf{0}}$ - $\mathbf{A}_{\mathbf{8}} \quad$ Address (Inputs)
Identifies memory locations.
$\mathrm{D}_{\mathbf{0}}-\mathrm{D}_{\mathbf{7}} \quad$ Data (Inputs)
During Compare cycle, eight bits of data are compared with address location given by $A_{0}-A_{8}$ for equality. The result is indicated on the Comparator output pin, MATCH. When $\bar{W}$ is LOW, data is written into the address location given by $\mathrm{A}_{0}-\mathrm{A}_{8}$.
$\overline{\mathbf{R}} \quad \overline{\text { Reset }}$ (Input, Actlve LOW)
Resets $\mathrm{D}_{3}$ to zero (all 512 locations).
$\overline{\mathbf{S}} \overline{\text { Chip }}$ Select (Input, Active LOW)
When $\overline{\mathbf{S}}$ is LOW, the device is activated. A HIGH on this input will disable the chip and force $\overline{\mathrm{PE}}$ and MATCH outputs LOW, allowing easy vertical expansion.

W Write $\overline{\text { Enable }}$ (Input, Active LOW)
Must be LOW to write Data ( $D_{0}-D_{7}$ ) into location given by $A_{0}-A_{8}$. MATCH is output HIGH during Write cycle.
MATCH Comparator Match (Output, Active HIGH) HIGH when Data ( $D_{0}-D_{7}$ ) equals content of memory location specified by $A_{0}-A_{8}$. LOW when mismatch occurs.

## $\overline{\text { PE }} \overline{\text { Parity }} \overline{\text { Error }}$ (Input/Output, Active LOW)

LOW when the nine bits of internal data do not constitute even parity. If held LOW during Write Cycle, odd parity will be generated, forcing a parity error for that address upon output.

## FUNCTIONAL DESCRIPTION

The Am21L50 Low-Power Tag Buffer has three modes of operation: Compare, Write, and Reset. These modes are described as follows.

## Compare Mode

The eight bits of Data inputs are compared with the content of a given memory location for equality. The nine address inputs define each memory location. In this mode, $\bar{W}$ and $\overline{\mathrm{R}}$ inputs are HIGH, and $\overline{\mathrm{S}}$ is LOW. If the eight bits of Data inputs are exactly the same as the eight bits of data in the given memory location, the MATCH output will be HIGH. If not, the MATCH output will be LOW. The parity bit is not compared.

## Write Mode

The eight bits of data inputs and the one bit of parity are written into the RAM array when both $\bar{S}$ and $\bar{W}$ are LOW, and $\bar{R}$ is HIGH. The MATCH output is forced HIGH (the MATCH output is associated with the output enable of the data cache). Holding the Parity Error ( $\overline{\mathrm{PE}}$ ) LOW forces a Parity Error to be output during the later compare cycles.

TABLE 1. FUNCTION TABLE

| INPUTS |  |  | INPUT/OUTPUT | OUTPUT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{S}}$ | $\overline{\mathbf{W}}$ | $\overline{\mathbf{R}}$ | $\overline{\mathrm{PE}}$ (Note 1) | MATCH |  |
| H | X | X | Input Output Disabled | H (Forced) | Chip Disabled |
| L | H | H | Output <br> H = No Parity Error <br> $L=$ Parity Error | $\begin{aligned} & H=\text { MATCH } \\ & L=\text { MISS } \end{aligned}$ | Compare |
| L | H | L | Output <br> L | H (Forced) | Reset |
| L | L | H | Input <br> $H=$ Even Parity <br> $L=$ Odd Parity | H (Forced) | Write |
| L | L | L | Input Output Disabled | H (Forced) | Illegal |

Note: 1. $\overline{P E}$ is an open-collector output, requiring an external Pull-up Resistor.
Key: $\mathrm{H}=\mathrm{HIGH}$
$\mathrm{L}=\mathrm{LOW}$
$\mathbf{X}=$ Don't Care
TABLE 2.' COMPARE CYCLE OUTPUT DESCRIPTION

| MATCH | $\overline{\text { PE }}$ | DESCRIPTION |
| :---: | :---: | :--- |
| L | L | Parity Error or After Reset |
| L | H | Not Equal |
| H | L | Undefined Error |
| H | H | Equal |

## ABSOLUTE MAXIMUM RATINGS

## OPERATING RANGES

Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) ................................ 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ (MATCH) | Output HIGH Voltage | $\mathrm{IOH}^{\mathrm{O}}=-2 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ (MATCH) | Output LOW Voltage | $\mathrm{l}_{\mathrm{OL}}=18 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{V}_{\text {OL }}$ ( $\overline{\mathrm{PE}}$ ) | Output LOW Voltage | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-10 \mathrm{~mA}$ |  | -1.5 | V |
| ILL | Input LOW Current | $\mathrm{V}_{\text {IN }}=0$ to 5.5 V |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  | 40 | $\mu \mathrm{A}$ |
| Isc (Note 1) | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -75 | mA |
| Icc | Supply Current |  |  | 80 | mA |

Note: 1. No more than one output should be short circuited at a time. The duration of the short circuit should not be more than one second.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)

| No. | Parameter Symbol | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Compare Mode |  |  |  |  |  |
| 1 | $t_{\text {tavMV }}$ | Address to MATCH |  | 45.0 | ns |
| 2 | tovMV | Data to MATCH |  | 25.0 | ns |
| 3 | tavPV | Address to $\overline{\mathrm{PE}}$ |  | 55.0 | ns |
| 4 | tsLMV | $\bar{S}$ to MATCH |  | 25.0 | ns |
| 5 | tSLPV | $\overline{\mathrm{S}}$ to $\overline{\mathrm{PE}}$ |  | 25.0 | ns |
| 6 | ${ }^{\text {t }}$ SHMH | $\overline{\mathrm{S}}$ to MATCH Recovery |  | 25.0 | ns |
| 7 | ${ }_{\text {tSHPH }}$ | $\overline{\mathrm{S}}$ to PE Recovery |  | 25.0 | ns |
| Write Mode |  |  |  |  |  |
| 8 | tWLWH | Write Pulse Width | 45.0 |  | ns |
| 9 | $\mathrm{t}_{\text {AVWL }}$ | Address Setup | 5.0 |  | ns |
| 10 | twhax | Address to $\bar{W}$ Hold | 5.0 |  | ns |
| 11 | $t_{\text {DVWH }}$ | Data to $\bar{W}$ Setup | 40.0 |  | ns |
| 12 | $t_{\text {WHDX }}$ | Data to $\bar{W}$ Hold | 5.0 |  | ns |
| 13 | ISLWH | $\overline{\mathrm{S}}$ to Setup | 40.0 |  | ns |
| 14 | tWHSH | $\overline{\mathrm{S}}$ to Select Hold | 5.0 |  | ns |
| 15 | TWLMH | $\bar{W}$ to MATCH |  | 20.0 | ns |
| 16 | tWHMV | Write Recovery (MATCH) |  | 45.0 | ns |
| 17 | ${ }_{\text {WLPH }}$ | $\bar{W}$ to $\overline{\text { PE }}$ |  | 20.0 | ns |
| 18 | WHPV | Write Recovery ( $\overline{\mathrm{PE}})$ |  | 45.0 | ns |
| 19 | ${ }^{\text {tPVWH }}$ |  |  | 40.0 | ns |
| 20 | ${ }_{\text {WHPH }}$ | $\overline{\text { PE }}$ Input to $\bar{W}$ Hold |  | 5.0 | ns |
| Reset Mode |  |  |  |  |  |
| 21 | $\mathrm{t}_{\text {RLRH }}$ | $\overline{\mathrm{R}}$ Pulse Width | 60.0 |  | ns |
| 22 | tSLRL | $\bar{S}$ to $\bar{R}$ Setup | 5.0 |  | ns |
| 23 | ${ }_{\text {trHSH }}$ | $\overline{\mathrm{S}}$ to $\overline{\mathrm{R}}$ Hold | 5.0 |  | ns |
| 24 | WHRL | $\bar{W}$ to $\overline{\mathrm{R}}$ Setup | 5.0 |  | ns |
| 25 | $t_{\text {RHWL }}$ | $\bar{W}$ to $\overline{\mathrm{R}}$ Hold | 5.0 |  | ns |
| 26 | $\mathrm{t}_{\text {RLMH }}$ | $\overline{\bar{R}}$ to MATCH HIGH |  | 15.0 | ns |
| 27 | $\mathrm{t}_{\text {RHMX }}$ | $\overline{\mathrm{R}}$ to MATCH Recovery |  | 40.0 | ns |

Notes: 1. All Switching Characteristics are measured at $50 \%$ of input to valid output. Both input and output timings are referenced to 1.5 V .

## SWITCHING WAVEFORMS (Cont'd)



Write Mode

## SWITCHING WAVEFORMS



3

## Am2150

## $512 \times 9$ TTL Tag Buffer

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast address to comparator output (MATCH)
- Replaces six or more integrated circuits with a single device
- On-chip parity generator and checker
- Easy horizontal and vertical expansion
- Fully TTL compatible
- Integrated reset feature
- 24-pin Ceramic DIP ( 300 Mil ) and Flatpack packages


## GENERAL DESCRIPTION

The Am2150 Tag Buffer combines a $512 \times 9$ memory with a comparator. An internal parity generator and parity checker guarantee that no misoperation occurs.

The device has three operational modes: Compare, Write, and Reset. In Compare mode, data is compared to the contents of an address location. Write mode is used to store data. Reset mode is used to clear a single 'valid bit' stream.

The Tag Buffer is designed to be used in a cache memory system for the translation of virtual addresses to physical addresses. The device can also be used in the directory and data cache. It offers state-of-the-art technology performance, while combining the functions of six or more integrated circuits into a single device.

## BLOCK DIAGRAM



## CONNECTION DIAGRAM

Top View


CD009153
LOGIC SYMBOL

$\mathrm{V}_{\mathrm{CC}}=$ Positive Power Supply
GND = Ground

## PIN DESCRIPTION

$A_{0}-A_{8} \quad$ Address (Inputs)
Identifies memory locations.
$\mathrm{D}_{\mathbf{0}}-\mathrm{D}_{\mathbf{7}} \quad$ Data (Inputs)
During Compare cycle, eight bits of data are compared with address location given by $A_{D}-A_{8}$ for equality. The result is indicated on the Comparator output pin, MATCH. When $\bar{W}$ is LOW, data is written into the address location given by $A_{0}-A_{8}$.
$\overline{\mathbf{R}} \overline{\text { Reset }}$ (Input, Active LOW) Resets $D_{3}$ to zero (all 512 locations).
$\overline{\mathbf{S}} \overline{\text { Chip }} \overline{\text { Select }}$ (Input, Actlve LOW)
When $\overline{\mathbf{S}}$ is LOW, the device is activated. A HIGH on this input will disable the chip and force $\overline{\text { PE }}$ and MATCH outputs HIGH, allowing easy vertical expansion.
$\bar{W} \quad \overline{\text { Write }} \overline{\text { Enable }}$ (Input, Active LOW)
Must be LOW to write Data ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) into location given by $A_{0}-A_{B}$. MATCH is output HIGH during Write cycle.
MATCH Comparator Match (Output, Active HIGH) HIGH when Data ( $D_{0}-D_{7}$ ) equals content of memory location specified by $A_{0}-A_{8}$. LOW when mismatch occurs.

## $\overline{\text { PE }} \overline{\text { Parity }} \overline{\text { Error }}$ (Input/Output, Active LOW)

 LOW when the nine bits of internal data do not constitute even parity. If held LOW during Write Cycle, odd parity will be generated, forcing a parity error for that address upon output.
## FUNCTIONAL DESCRIPTION

The Am2150 Tag Buffer has three modes of operation: Compare, Write, and Reset. These modes are described as follows.

## Compare Mode

The eight bits of Data inputs are compared with the content of a given memory location for equality. The nine address inputs define each memory location. In this mode, $\bar{W}$ and $\overline{\mathrm{R}}$ inputs are HIGH, and $\overline{\mathrm{S}}$ is LOW. If the eight bits of Data inputs are exactly the same as the eight bits of data in the given memory location, the MATCH output will be HIGH. If not, the MATCH output will be LOW. The parity bit is not compared.

## Write Mode

The eight bits of data inputs and the one bit of parity are written into the RAM array when both $\bar{S}$ and $\bar{W}$ are LOW, and $\overline{\mathrm{R}}$ is HIGH. The MATCH output is forced HIGH (the MATCH output is associated with the output enable of the data cache). Holding the Parity Error ( $\overline{\mathrm{PE}}$ ) LOW forces a Parity Error to be output during the later compare cycles.

## Reset Mode

When $\overline{\mathrm{R}}=$ LOW, $\overline{\mathrm{S}}=$ LOW, and $\overline{\mathrm{W}}=$ HIGH, a dedicated section of the entire array, $D_{3}$, is reset to LOW. The $\overline{\text { PE output is }}$ forced LOW during reset. The MATCH output is forced HIGH. All $512 D_{3}$ data bits are reset to a low state. The other seven bits in each address location may change to an undetermined state (HIGH or LOW).

TABLE 1. FUNCTION TABLE

| INPUTS |  |  | INPUT/OUTPUT | OUTPUT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{S}}$ | $\bar{W}$ | $\overline{\mathbf{R}}$ | $\overline{\text { PE ( }}$ (Note 1) | MATCH |  |
| H | X | X | Input Output Disabled | H (Forced) | Chip Disabled |
| L | H | H | Output <br> H = No Parity Error <br> L = Parity Error | $\begin{aligned} & H=\text { MATCH } \\ & \mathrm{L}=\text { MISS } \end{aligned}$ | Compare |
| L | H | L. | $\begin{aligned} & \text { Output } \\ & \text { L. } \end{aligned}$ | H (Forced) | Reset |
| L | L | H | Input <br> $\mathrm{H}=$ Even Parity <br> $L=$ Odd Parity | H (Forced) | Write |
| L | L | L | Input Output Disabled | H (Forced) | Illegal |

Note: 1. $\overline{P E}$ is an open-collector output, requiring an external pull-up resistor.
Key: $H=$ HIGH
$\mathrm{L}=\mathrm{LOW}$
$\mathrm{X}=$ Don't Care
TABLE 2. COMPARE CYCLE OUTPUT DESCRIPTION

| MATCH | $\overline{\text { PE }}$ | DESCRIPTION |
| :---: | :---: | :--- |
| L | L | Parity Error or After Reset |
| L | H | Not Equal |
| H | L | Undefined Error |
| $H$ | $H$ | Equal |

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## OPERATING RANGES

Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage (VCC) +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ (MATCH) | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ (MATCH) | Output LOW Voltage | $\mathrm{l}_{\mathrm{OL}}=36 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OL}}$ ( $\left.\overline{\mathrm{PE}}\right)$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  | 0.45 | V |
| $V_{\text {IH }}$ | Input HIGH Voltage |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | 0.8 | V |
| $V_{\text {CL }}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-10 \mathrm{~mA}$ |  | -1.5 | V |
| IIL | Input LOW Current | $\mathrm{V}_{1 \mathrm{~N}}=0$ to 5.5 V |  | -220 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  | 40 | $\mu \mathrm{A}$ |
| Isc (Note 1) | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -150 | mA |
| ${ }_{\mathrm{I} C}$ | Supply Current |  |  | 195 | mA |

Note: 1. No more than one output should be short circuited at a time. The duration of the short circuit should not be more than one second.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)

| No. | Parameter Symbol | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Compare Mode |  |  |  |  |  |
| 1 | $t_{\text {AVMV }}$ | Address to MATCH |  | 20.0 | ns |
| 2 | t ${ }_{\text {dVMV }}$ | Data to MATCH |  | 10.0 | ns |
| 3 | $\mathrm{t}_{\text {AVPV }}$ | Address to $\overline{\text { PE }}$ |  | 25.0 | ns |
| 4 | tsLMV | $\overline{\mathrm{S}}$ to MATCH |  | 10.0 | ns |
| 5 | tsLPV | $\overline{\mathrm{S}}$ to $\overline{\mathrm{PE}}$ |  | 10.0 | ns |
| 6 | ${ }_{\text {tSHMH }}$ | $\overline{\mathrm{S}}$ to MATCH Recovery |  | 10.0 | ns |
| 7 | ${ }_{\text {SHPH }}$ | $\overline{\mathrm{S}}$ to $\overline{\mathrm{PE}}$ Recovery |  | 10.0 | ns |
| Write Mode |  |  |  |  |  |
| 8 | twiwh | Write Pulse Width | 20.0 |  | ns |
| 9 | $t_{\text {AVWL }}$ | Address Setup | 0.0 |  | ns |
| 10 | twhax | Address to $\overline{\mathrm{W}}$ Hold | 0.0 |  | ns |
| 11 | t DVWh | Data to $\overline{\mathrm{W}}$ Setup | 20.0 |  | ns |
| 12 | twhix | Data to W Hold | 0.0 |  | ns |
| 13 | tSLWH | $\overline{\mathrm{S}}$ to Setup | 20.0 |  | ns |
| 14 | twHSH | $\overline{\mathrm{S}}$ to Select Hold | 0.0 |  | ns |
| 15 | twLMH | $\bar{W}$ to MATCH |  | 10.0 | ns |
| 16 | twHMV | Write Recovery (MATCH) |  | 20.0 | ns |
| 17 | tWLPH | $\overline{\mathrm{W}}$ to $\overline{\mathrm{PE}}$ |  | 10.0 | ns |
| 18 | twHPV | Write Recovery ( $\overline{\mathrm{PE}}$ ) |  | 20.0 | ns |
| 19 | tPVWH | $\overline{\mathrm{PE}}$ Input to $\overline{\mathrm{W}}$ Setup |  | 20.0 | ns |
| 20 | IWHPH | $\overline{\text { PE Input to }} \bar{W}$ Hold |  | 0.0 | ns |
| Reset Mode |  |  |  |  |  |
| 21 | $t_{\text {t }}$ | $\overline{\text { B Pulse Width }}$ | 40.0 |  | ns |
| 22 | tsLRL | $\overline{\mathrm{S}}$ to $\overline{\mathrm{R}}$ Setup | 0.0 |  | ns |
| 23 | ${ }_{\text {trHSH }}$ | $\overline{\mathrm{S}}$ to $\overline{\mathrm{A}}$ Hold | 0.0 |  | ns |
| 24 | tWHRL | $\overline{\mathrm{W}}$ to $\overline{\mathrm{R}}$ Setup | 0.0 |  | ns |
| 25 | $\mathrm{t}_{\text {RHWL }}$ | $\overline{\mathrm{W}}$ to $\overline{\mathrm{B}}$ Hold | 0.0 |  | ns |
| 26 | $t_{\text {RLMH }}$ | $\overline{\bar{A}}$ to MATCH HIGH |  | 10.0 | ns |
| 27 | $\mathrm{t}_{\text {RHMX }}$ | $\overline{\bar{R}}$ to MATCH Recovery |  | 20.0 | ns |

Notes: 1. All Switching Characteristics are measured at $50 \%$ of input to valid output. Both input and output timings are referenced to 1.5 V .

## SWITCHING WAVEFORMS (Cont'd)



WF021890
Compare Mode


WF021011
Write Mode

## SWITCHING WAVEFORMS



WF021021
Reset Mode -

# Am27LS00/01 Series 

## 256-Bit Low-Power Schottky Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

- High speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs or with open-collector outputs


## GENERAL DESCRIPTION

The Am27LS00/01 Family is comprised of fully decoded bipolar random-access memories for use in high-speed buffer memories. The memories are organized 256 -words by 1 -bit with an 8 -bit binary address field and separate data in and data output lines. The memories have three active LOW chip select inputs and a three-state output (Am27LSOO devices) or open-collector output (Am27LSO1 devices). All inputs are buffered to present an input load of only 0.5 TTL unit loads.

Read/write operation is controlled by an active LOW write enable input. When the write enable is LOW and the chip is selected the data on the data input is written into the location specified by the address inputs. During this operation the output of the -1 device is active and inverts the value of DI (Write Transparent Operation). The other devices disable the output during the period $\overline{W E}$ is low. Reading is accomplished by having the chip selected and the write enable input HIGH. Data stored in the location specified by the address inputs is read out and appears on the data output inverted.

| Open Collector Part Number | STD | Am27LS01A | Am27LS01 | Am27LS01A | Am27LS01 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Write Transparent |  | Am27LS01-1 |  | Am27LS01-1 |
| Three-State Part Number | STD | Am27LS00A | Am27LS00 | Am27LS00A | Am27LS00 |
|  | Write Transparent |  | Am27LS00-1 |  | Am27LS00-1 |
| Access Time |  | 35 ns | 45 ns |  | 55 ns |
| Temperature Range |  | C | C | M | M |

## CONNECTION DIAGRAM

Top View

*Same pinouts apply to both Ceramic DIP and Flatpack.
Note: Pin 1 is marked for orientation.

LOGIC SYMBOL


LS000201
$\begin{aligned} V_{C C} & =\text { Power Supply } \\ G N D & =\text { Ground }\end{aligned}$

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :--- | :--- |
| AM27LS00 |  |
| AM27LS00A |  |
| AM27LS00-1 | PC, PCB, |
| AM27LS01 | FC, DCB, |
| AM27LS01A | LC, LCB |
| AM27LS01-1 |  |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL. (Controlled Products Lisi) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

Am27LS00/27LS00-1 Series
Three-State Bipolar RAMs
Am27LS01/27LS01-1 Series
Open-Collector Bipolar RAMs

| Valld Combinations |  |
| :---: | :---: |
| AM27LS00 | /BEA, <br> /BFA, <br> /B2C |
| AM27LS00A |  |
| AM27LS00-1 |  |
| AM27LS01 |  |
| AM27LS01A |  |
| AM27LS01-1 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ABSOLUTE MAXIMUM RATINGS
Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage to ground potential
(Pin16 to Pin8) continuous -0.5 V to +7.0 V
DC Voltage Applied to Outputs for High Output State $\qquad$ $-0.5 \vee$ to $+V_{C C} \max$
DC Input Voltage .-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$
Output Current, into Outputs .............................. 30 mA
DC Input Current ............................. - 30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

| Commercial (C) Devices |  |
| :---: | :---: |
| Temperature | ... 0 to $+75^{\circ} \mathrm{C}$ |
| Supply Voltage ....................... +4.75 V to +5.25 V |  |
| Military (M) Devices |  |
| Temperature | -55 to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage | +4.5 to +5.5 |

Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 4

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH <br> (Note 2) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n i n_{1} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{lOH}^{\prime}=-5.2 \mathrm{~mA}$ | COM ${ }^{\prime}$ L | 2.4 | 3.2 |  | Volts |
|  |  |  | $1 \mathrm{OH}=-2.0 \mathrm{~mA}$ | MIL |  |  |  |  |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOL}^{\prime}=16 \mathrm{~mA}$ |  |  | 0.3 | 0.45 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs (Note 3) |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 3) |  |  |  |  | 0.8 | Volts |
| ILI | Input LOW Current | $V_{C C}=M_{\text {ax. }}, V_{\text {IN }}=0.40, \mathrm{~V}$ |  |  |  | -0.030 | -0.25 | mA |
| IIH | Input HIGH Current | $V_{C C}=$ Max., $V_{I N}=2.7 \mathrm{~V}$ |  |  |  | <1 | 20 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { ISC } \\ & \text { (Note 2) } \end{aligned}$ | Output Short Circuit Current | $V_{C C}=M_{\text {ax }} ., V_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | $-20$ | -30 | -60 | mA |
| ICC | Power Supply Current | All inputs $=$ GND $V_{C C}=$ Max. |  | " $\mathrm{A}^{\prime}$ " version |  | 80 | 115 | mA |
|  |  |  |  | Standard |  | 55 | 70 |  |
| VCL | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{l}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  | -0.850 | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C S}=V_{I H} \text { or } V_{\overline{W E}}=V_{I L} \\ & V_{\text {OUT }}=2.4 \mathrm{~V} \end{aligned}$ |  |  |  | 0 | 30 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & V_{C S}=V_{I H} \text { or } V_{W E}=V_{I L} \\ & V_{O U T}=0.4 \mathrm{~V}, V_{C C}=\text { Max. } \end{aligned}$ |  | (Note 2) | -30 | 0 |  | $\mu \mathrm{A}$ |

Notes: 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
2. This applies to three-state devices only.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. Operating Specification with adequate time for temperatur e stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_{A}=T_{C}=T_{J} 0 J A=44-59^{\circ} \mathrm{c} / \mathrm{w}$ (with moving air) for ceramic DIPs.0jC $=10-17^{\circ} \mathrm{c} / \mathrm{w}$ for flatpack or leadless chip carriers.

* See the last page of this spec for Group A Subgroup Testing information.

SWITCHING TEST*
CIRCUIT
SWITCHING TEST
WAVEFORM
KEY TO SWITCHING WAVEFORMS

* See notes 3, 4, and 5 following Switching Characteristics table.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Am27LS00A/01A Family |  |  |  | Am27S00/01 Family |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C Devices |  | M Devices |  | C Devices |  | M Devices |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | MIn. | Max. |  |
| 1 | $\mathrm{tpLH}^{(A)}$ | Delay from Address to Output |  | 35 |  | 45 |  | 45 |  | 55 | ns |
| 2 | ${ }_{\text {tPHL }}(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |
| 3 | tpzh(CS) $^{\text {d }}$ | Delay from Chip Select (LOW) to to Active Output and Correct Data |  | 25 | - | 25 |  | 25 |  | 30 | ns |
| 4 | tPZL(CS) |  |  |  |  |  |  |  |  |  |  |
| 5 | tPZH( $\overline{\text { WE }}$ ) | Delay from Write Enable (HIGH) to Active Output and Correct Data |  | 35 |  | 45 |  | 45 |  | 55 | ns |
| 6 | tpzL(WE) |  |  |  |  |  |  |  |  |  | ns |
| 7 | $\mathrm{t}_{5}(\mathrm{~A})$ | Setup Time Address (Prior to Initiation of Write) | 0 |  | 5 |  | 0 |  | 5 |  | ns |
| 8 | $t h(A)$ | Hold Time Address (After Termination of Write) | 0 |  | 5 |  | 0 |  | 5 |  | ns |
| 9 | $\mathrm{t}_{\mathrm{s}}(\mathrm{DI})$ | Setup Time Data Input (Prior to Termination of Write) | 25 |  | 30 |  | 30 |  | 35 |  | ns |
| 10 | $t_{\text {h }}(\mathrm{DI})$ | Hold Time Data Input (After Termination of Write) | 0 |  | 5 |  | 0 |  | 5 |  | ns |
| 11 | $\mathrm{t}_{\mathrm{pw}}$ ( $\overline{\mathrm{WE} E}$ ) | Min Write Enable Pulse Width to Insure Write | 25 |  | 30 |  | 30 |  | 35 |  | ns |
| 12 | $\mathrm{tPHZ}^{\text {(CSS }}$ ) | Delay from Chip Select (HIGH) to Inactive Output (HI-Z) |  | 25 |  | 25 |  | 25 |  | 30 | ns |
| 13 | tPLZ(CS) |  |  |  |  |  |  |  |  |  |  |
| 14 | tplz( $\overline{\mathrm{WE}})$ | Delay from Write Enable (LOW) to Inactive Output (HI-Z) (Note 6) |  | 30 |  | 40 |  | 30 |  | 40 | ns |
| 15 | tphz( $\overline{\text { WE }}$ ) |  |  |  |  |  |  |  |  |  |  |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
3. $\operatorname{tpl}_{\mathrm{PL}}(\mathrm{A})$ and $\operatorname{tphL}^{(A)}$ ) are tested with S closed an $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
4. For open collector, all delays from write Enable( $\overline{\mathrm{WE}})$ or Chip Select( $\overline{\mathrm{CS}})$ inputs to the Data Output(Dout), tplz( $\overline{\mathrm{WE}})$, tpLz(CSS), $t_{P Z L}(\overline{W E})$ and $t_{P Z L}(\overline{C S})$ are measured with $S$ closed and $C_{L}=50 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V .
5. For 3 -state output, $\mathrm{t}_{\mathrm{PH}}(\overline{\mathrm{WE}})$ and $\mathrm{tpZH}^{(\overline{C S})}$ are measured with S open, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V . $\mathrm{tpZL}^{(\overline{\mathrm{WE}})}$ and $\operatorname{tPZL}(\overline{\mathrm{CS}})$ are measured with S closed, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{PF}$ and with both the input and output timing referenced to 1.5 V . $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{WE}})$ and $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{CS}})$ are measured with S open and $\mathrm{C}_{L} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}$ level on the output. $\mathrm{T}_{\mathrm{PLZ}}(\overline{\mathrm{WE}})$ and $\mathrm{T}_{\mathrm{PLZ}}(\overline{\mathrm{CS}})$ are measured with S closed and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ level on the output.
6. Does not apply to -1 devices.
*See the last page of the spec for Group A Subgroup Testing information.


WF001091

Write Cycle Timing. The cycle is initiated by an address change. After $t_{s}(A)$ max, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_{h}(A)$ max must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS00A/00) while the write enable is LOW. Ordinarily, the chip select should be LOW during the entire write pulse.


Switching delays from address and chip select inputs to the data output. For the Am27LS00A/00, Am27LS00-1A/00-1 disabled output is "OFF," represented by a single center line. For the Am27LS01A/01, Am27LS01-1A/01-1, a disabled output is HIGH.
dC ChARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{H}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| Parameter Symbol | Subgroups | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: |
| tple (A) | 9, 10, 11 | $t_{s}$ (DI) | 9, 10, 11 |
| $\mathrm{tPHL}^{\text {( }}$ ) | $9,10,11$ | $t_{\text {h }}$ (DI) | 9, 10, 11 |
| tpZH ( $\overline{\mathrm{CS}}$ ) | 9, 10, 11 | $t_{\text {pw }}$ ( $\overline{W E}$ ) | 9, 10, 11 |
| tPZL ( $\overline{\mathrm{CS}}$ ) | 9, 10, 11 | tphz (CS) | 9, 10, 11 |
| tPZH ( $\overline{\mathrm{WE}})$ | 9, 10, 11 | tplz ( $\overline{\mathrm{CS}}$ ) | 9, 10, 11 |
| tpZL ( $\overline{\mathrm{WE}})$ | 9, 10, 11 | tplz ( $\overline{\mathrm{WE}}$ ) | 9, 10, 11 |
| $t_{s}(A)$ | 9, 10, 11 | $\mathrm{tPHz}^{(\overline{W E})}$ | $9,10,11$ |
| $t_{n}(A)$ | 9, 10, 11 |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27LS02/27LS03 

## 64-Bit Low-Power Inverting-Output Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 16 word x4-bit low-power Schottky RAMs
- Low Power
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with open-collector outputs (Am27LS02) or with three-state outputs (Am27LS03)
- Pin-compatible replacements for 74LS289, (use Am27LSO2); for 74LS189, (use Am27LS03)


## GENERAL DESCRIPTION

The Am27LS02 and Am27LS03 are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16 -word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select ( $\overline{\mathrm{CS}}$ ) input and open-collector OR tieable outputs (Am27LSO2) or three-state outputs (Am27LS03).

An active LOW Write line (VE) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs $D_{0}$ to
$D_{3}$ is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs $\overline{\mathrm{O}_{0}}$ to $\overline{\mathrm{O}_{3}}$. HIGH the four outputs of the memory go to an inactive highimpedance state.

BLOCK DIAGRAM


BD000551

MODE SELECT TABLE

| Input |  | Data Output <br> Status $\frac{\mathrm{O}_{0}}{}-\mathbf{O}_{3}$ |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{WE}}$ | Mode |  |
| L | L | Output Disabled | Write |
| L | H | Selected Word <br> (Inverted) | Read |
| H | X | Output Disabled | Deselect |

$$
\begin{aligned}
& H=\text { HIGH } \\
& L=\text { LOW } \\
& X=\text { Don't Care }
\end{aligned}
$$

PRODUCT SELECTOR GUIDE

| Access Time | 55 ns | 65 ns |
| :--- | :---: | :---: |
| Icc | 35 mA | 38 mA |
| Temperature Range | C | M |
| Open Collector | Am27LSO2 |  |
| Three-State | Am27LS03 |  |

## CONNECTION DIAGRAM

Top View


CD000891

Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS000211

## ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:
A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

E. OPTIONAL PROCESSING

Blank = Standard processing $B=$ Burn-in
D. TEMPERATURE RANGE
$\mathrm{C}=$ Commercial ( 0 to $+75^{\circ} \mathrm{C}$ )
C. PACKAGE TYPE
$\mathrm{P}=16$-Pin Plastic DIP (PD 016)
$\mathrm{C}=16$-Pin Ceramic DIP (CD 016)

## B. SPEED OPTION

Not Applicable
A. DEVICE NUMBER/DESCRIPTION

Am27LS02
Low-Power, Open Collector, Inverting-Output Bipolar RAM Am27LS02
Low-Power, Three-State, Inverting-Output Bipolar RAM

| Valid Combinations |  |
| :--- | :--- |
| AM27LSO2 | PC, PCB, |
| AM27LS03 | DC, DCB |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


## Valid Combinations

| Valid Combinations |  |
| :--- | :---: |
| M27LS02 | /BEA |
| AM27LS03 | /BAA |
|  | /B2C |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ............................ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs....... -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage -0.5 V to +5.5 V
Output Current into Outputs ................................. 20 mA
DC Input Current............................. -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES



Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 5

DC CHARACTERISTICS over operating range untess otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Am27LS02/27LS03 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| VOH (Note 2) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{i n}, \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}^{2}=-5.2 \mathrm{~mA}$ | COM'L | 2.4 | 3.2 |  | Volts |
|  |  |  | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | MIL |  |  |  |  |
| VOL | $\begin{aligned} & \text { Output LOW } \\ & \text { Voltage } \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{C C}=\text { Min. }, \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 350 | 450 | mV |
|  |  |  | $1 \mathrm{OL}=10 \mathrm{~mA}$ |  |  | 380 | 500 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input Logical HIGH Voltage for All Inputs (Note 3) |  | COM'L | 2.0 |  |  | Volts |
|  |  |  |  | MIL | 2.1 |  |  |  |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs (Note 3) |  | COM'L |  |  | 0.8 |  |
|  |  |  |  | MIL |  |  | 0.8 |  |
| ILL | Input LOW Current | $\begin{aligned} & V C C=M a x ., \\ & V_{I N}=0.40 \mathrm{~V} \end{aligned}$ | $\overline{W E}, D_{0}-D_{3}, A_{0}-A_{3}$ |  |  | -15 | -250 | $\mu \mathrm{A}$ |
|  |  |  | CS |  |  | -30 | -250 |  |
| $\mathrm{IIH}^{\text {H}}$ | Input HIGH Current | $V_{C C}=$ Max., $V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 0 | 10 | $\mu \mathrm{A}$ |
| $\begin{array}{\|l\|} \hline \text { IsC } \\ \text { (Note 2) } \\ \hline \end{array}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\text {CC }}=\text { Max.., } \\ & V_{\text {OUT }}=0.0 \mathrm{~V} \text { (Note 4) } \\ & \hline \end{aligned}$ |  |  | -20 | -45 | -90 | mA |
| Icc | Power Supply Current | $\begin{aligned} & \text { All Inputs }=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ |  | COM'L |  | 30 | 35 |  |
|  |  |  |  | MIL |  | 30 | 38 |  |
| $V_{C L}$ | Input Clamp Voltage | $V_{C C}=$ Min., $\mathrm{IN}_{N}=-18 \mathrm{~mA}$ |  |  |  | -0.85 | -1.2 | Volts |
| Icex | Output Leakage Current | $\begin{aligned} & V_{C S}=V_{1 H} \text { or } V_{W E}=V_{1 L} \\ & V_{\text {OUT }}=2.4 \mathrm{~V}, V_{C C}=\text { Max. } \end{aligned}$ |  |  |  | 0 | 40 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & V_{C S}=V_{1 H} \text { or } V_{W E}=V_{\text {II }} \\ & V_{\text {OUT }}=0.4 V, V_{C C}=\text { Max }^{2} \end{aligned}$ |  | (Note 2) | -40 | 0 |  |  |

Notes: 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. This applies to three-state devices only.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
5. Operating specifications with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance Testing performed instantaneously where $T_{A}=T_{C}=T_{J}$.
$\theta_{J A} \approx 50^{\circ} \%$ (with moving air) for ceramic DIPs.
$\theta_{\mathrm{JC}} \approx 10-17^{\circ} \% \mathrm{w}$ for flatpack and leadless chip carrier.
*See the last page of this spec for Group A Subgroup Testing information.


SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Am27LS02/Am27LS03 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C Devices |  | M Devices |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |
| 1 | $\mathrm{tPLH}^{(A)}$ | Delay from Address to Output |  | 55 |  | 65 | ns |
| 2 | $t_{\text {PHL }}(\mathrm{A})$ |  |  | 55 |  | 65 | ns |
| 3 | tPZH(CS) | Delay from Chip Select (LOW) to Active Output and Correct Data |  | 30 |  | 35 | ns |
| 4 | tpzL(CS) |  |  | 30 |  | 35 | ns |
| 5 | $\mathrm{tPZH}^{(\overline{W E})}$ | Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery - See Note 1) |  | 30 |  | 35 | ns |
| 6 | tPZL( $\bar{W} E)$ |  |  |  |  |  |  |
| 7 | $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ | Setup Time Address (Prior to Initiation of Write) | 0 |  | 0 |  | ns |
| 8 | $t_{\text {h }}(\mathrm{A})$ | Hold Time Address (After Termination of Write) | 0 |  | 0 |  | ns |
| 9 | $\mathrm{t}_{\mathrm{s}}$ (DI) | Setup Time Data Input (Prior to Termination of Write) | 45 |  | 55 |  | ns |
| 10 | $t_{n}(\mathrm{Dl})$ | Hold Time Data Input (After Termination of Write) | 0 |  | 0 |  | ns |
| 11 | $t_{\text {pw }}$ ( $\overline{W E}$ ) | Min Write Enable Pulse Width to Insure Write | 45 |  | 55 |  | ns |
| 12 | tPhZ(CS) | Delay from Chip Select (HIGH) to Inactive Output (HI-Z) |  | 30 |  | 35 | ns |
| 13 | tplz(CS) |  |  | 30 |  | 35 | ns |
| 14 | tplz( $\overline{\mathrm{WE}})$ | Delay from Write Enable (LOW) to Inactive Output ( $\mathrm{HI}-\mathrm{Z}$ ) | - | 30 |  | 35 | ns |
| 15 | tphz( $\overline{\mathrm{WE}}$ ) |  |  | 30 |  | 35 | ns |

Notes: 1. Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
2. $\operatorname{tpLH}_{L H}(A)$ and $t_{P H L}(A)$ are tested with $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
3. For open collector, all delays from Write Enable ( $\overline{\mathrm{WE}}$ ) or Chip Select ( $\overline{\mathrm{CS}}$ ) inputs to the Data Output (DOUT), tpLZ( $\overline{\mathrm{WE}})$, tplz( $\overline{\mathrm{CS}})$, tpzL $(\overline{W E})$ and $t_{P Z L}(\overline{C S})$ are measured with $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V .
4. For 3 -state output, $t_{P Z H}(\overline{W E})$ and $t_{P Z H}(\overline{C S})$ are measured with $S_{1}$ open, $C_{L}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V . $t_{P Z L}(\overline{W E})$ and $t_{P Z L}(\overline{C S})$ are measured with $S_{1}$ closed, $C_{L}=30 \mathrm{pF}$ and with both the input and output timing referenced to $1.5 \mathrm{~V} . \mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{WE}})$ and $\mathrm{t}_{\mathrm{PH}}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ open and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input to the $\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}$ level on the output. tpLZ $(\overline{\mathrm{WE}})$ and $\mathrm{t}_{\mathrm{P}} \mathrm{Z}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ level on the output.
*See the last page of this spec for Group A Subgroup Testing information.


Write Cycle Timing. The cycle is initiated by an address change. After $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $\mathrm{t}_{\mathrm{h}}(\mathrm{A})$ min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS03) while the write enable is ( $\overline{\mathrm{WE}}$ ) LOW.


## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\text {PLH }}(\mathrm{A})$ | 9, 10, 11 | 9 | $\mathrm{t}_{\mathrm{s}}$ (DI) | 9, 10, 11 |
| 2 | $t_{\text {PHL }}(\mathrm{A})$ |  |  |  |  |
| 3 | $t_{\text {PZH }}(\overline{C S})$ | 9, 10, 11 | 10 | $t_{h}$ (DI) | 9, 10, 11 |
| 4 | tpzL (CS) |  |  |  |  |
| 5 | $t_{\text {PZH }}(\overline{\mathrm{WE}})$ | 9, 10, 11 | 11 | $t_{\text {pw }}(\overline{W E})$ | 9, 10, 11 |
| 6 | tPZL( $\overline{\mathrm{WE}})$ |  |  |  |  |
| 7 | $t_{s}(\mathrm{~A})$ | 9, 10, 11 | 12 | ${ }_{\text {tPHZ }}(\overline{\mathrm{CS}}$ ) | 9, 10, 11. |
|  |  |  | 13 | $t_{\text {PLz }}(\overline{\mathrm{CS}})$ |  |
| 8 | $t_{\text {c }}(\mathrm{A})$ | 9, 10, 11 | 14 | $t_{P L Z}(\overline{W E})$ | 9, 10, 11 |
|  |  |  | 15 | $t_{\text {PHZ }}(\overline{\mathrm{WE}})$ |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S02/27S03 

## 64-Bit Inverting-Output Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 16 word $\times 4$-bit low-power Schottky RAMS
- Ultra-Fast " $A$ " Version: Address access time 25ns
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with open-collector outputs (Am27S02/02A) or with three-state outputs (Am27S03/03A)
- Pin-compatible replacements for 3101A, 74S289, (use Am27S02A/02); for 74S189, (use Am27S03A/03)


## GENERAL DESCRIPTION

The Am27S02/02A and Am27S03/03A are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16 -word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select ( $\overline{C S}$ ) input and open collector OR tieable outputs (Am27S02/02A) or three-state outputs (Am27S03/03A). Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.

An active LOW Write line ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select and write
lines are LOW the information on the four data inputs $D_{0}$ to $\mathrm{D}_{3}$ is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs $\overline{\mathrm{O}}_{0}$ to $\overline{\mathrm{O}}_{3}$.

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.

## CONNECTION DIAGRAM <br> Top View



Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS000211

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


## Valid Combinations

| Valid Combinations |  |
| :--- | :--- |
| AM27S02 |  |
| AM27SO2A | $\mathrm{PC}, \mathrm{PCB}, \mathrm{DC}$ |
| AM27S03 |  |
| AM27S03A |  |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.
DEVICE NUMBER/DESCRIPTION
Am27S02
Inverting-Output Open-Collector Bipolar RAM
Am27S03
Inverting-Output Three-State Bipolar RAM
E. OPTIONAL PROCESSING

Blank $=$ Standard processing $B=$ Burn-in
D. TEMPERATURE RANGE
$\mathrm{C}=$ Commercial ( 0 to $+70^{\circ} \mathrm{C}$ )
C. PACKAGE TYPE
$P=16-$ Pin Plastic DIP (PD 016)
$D=16-P i n$ Ceramic DIP (CD 016)
B. SPEED OPTION
$A=25 \mathrm{~ns}\left(T_{A A}\right)$
Blank $=35$ ns ( $T_{A A}$ )

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish
AM27S03
A. DEVICE NUMBER/DESCRIPTION

Am27S02
Inverting-Output Open-Gollector Bipolar RAM
Am27S03
Inverting-Output Three-State Bipolar RAM

## Valid Combinations

| Valld Combinations |  |
| :---: | :---: |
| AM27S02 |  |
| AM27S02A | /BFA |
| AM27S03 |  |
| AM27S03A |  |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$ Ambient Temperature with
Power Applied ..-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs....... -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage............................ -0.5 V to +5.5 V -0.5 V to +5.5 V
DC Input Current $\qquad$ -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (See Note 5)

| Commercial (C) Devices |  |
| :---: | :---: |
| Temperature ................................... 0 to $+75^{\circ} \mathrm{C}$ |  |
| Supply Voltage | +475 V to +5.25 V |
| Military (M) Devices |  |
| Temperature | ... -55 to $+125^{\circ} \mathrm{C}$ |
| Supply Voltag | +4.5 V to +5.5 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

Notes: 1. Typical limits are at $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. This applies to three-state devices only.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
5. Operating specifications with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance Testing performance instantaneously where $T_{A}=T_{C}=T_{J}$.
$\theta_{J A} \approx 50^{\circ} \mathrm{C} / \mathrm{W}$ (with moving air) for Ceramic DIP.
$\theta_{\mathrm{JA}} \approx 10-17^{\circ} \mathrm{C} / \mathrm{W}$ for flatpack and leadless chip carrier.
*See the last page of this spec for Group A Subgroup Testing information.


CIRCUIT


SWITCHING TEST
WAVEFORM
KEY TO THE SWITCHING WAVEFORMS


KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Am27S02A/3A |  |  |  | Am27S02/3 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\underset{\text { Cevices }}{A}$ |  | M Devices |  | $\begin{aligned} & \text { STD } \\ & \text { C Devices } \end{aligned}$ |  | STDM Devices |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $\mathrm{tPLH}^{(A)}$ | Delay from Address to Output |  | 25 |  | 30 |  | 35 |  | 50 | ns |
| 2 | tPHL (A) |  |  | 25 |  | 30 |  | 35 |  | 50 | ns |
| 3 | tpZH(CS) | Delay from Chip Select (LOW) to Active Output and Correct Data |  | 15 |  | 20 |  | 17 |  | 25 | ns |
| 4 | tPZL ('СS) |  |  |  |  |  |  |  |  |  |  |
| 5 | tPZH(WE) | Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery- See Note 1) |  | 20 |  | 25 |  | 35 |  | 40 | ns |
| 6 | tpzL( $\overline{\mathrm{WE}})$ |  |  |  |  |  |  |  |  |  |  |
| 7 | $\mathrm{t}_{s}(\mathrm{~A})$ | Setup Time Address <br> (Prior to Initiation of Write) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 8 | $t_{n}(A)$ | Hold Time Address (After Termination of Write) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 9 | $\mathrm{ts}_{\text {s }}$ (DI) | Setup Time Data Input (Prior to Termination of Write) | 20 |  | 25 |  | 25 |  | 25 |  | ns |
| 10 | $t_{n}(\mathrm{DI})$ | Hoid Time Data Input (After Termination of Write) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 11 | $t_{p w}(\overline{W E})$ | MIN Write Enable Pulse Width to Insure Write | 20 |  | 25 |  | 25 |  | 25 |  | ns |
| 12 | $\mathrm{tpHz}^{\text {( }}$ ( ${ }^{\text {c }}$ ) | Delay from Chip Select (HIGH) to inactive Output (HI-Z) |  | 15 |  | 20 |  | 17 |  | 25 | ns |
| 13 | tplz( $\overline{\mathrm{CS}}$ ) |  |  |  |  |  |  |  |  |  |  |
| 14 | tplz( $\overline{W E}$ ) | Delay from Write Enable (LOW) to Inactive Output ( $\mathrm{HI}-\mathrm{Z}$ ) |  | 20 |  | 25 |  | 25 |  | 35 | ns |
| 15 | tPHz(\%) |  |  |  |  |  |  |  |  |  |  |

Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
2. $\operatorname{tPLH}^{(A)}$ and $\mathrm{t}_{\mathrm{PHL}}(\mathrm{A})$ are tested with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
3. For open collector, all delays from Write Enable ( $\overline{W E}$ ) or Chip Select ( $\overline{C S}$ ) inputs to the Data Output (DOUT), tplz( $\overline{\mathrm{WE}})$, tplz( $\overline{\mathrm{CS}})$, $t_{P z L}(\mathbf{W E})$ and $\operatorname{tpzL}^{(\mathrm{CS})}$ are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V .
4. For 3 -state output, $\mathrm{t}_{\mathrm{PZH}}(\overline{\mathrm{WE}})$ and $\mathrm{tPZH}^{(\overline{\mathrm{CS}})}$ are measured with $\mathrm{S}_{1}$ open, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V . $\mathrm{t}_{\mathrm{PLL}}(\overline{\mathrm{WE}})$ and $\mathrm{t}_{\mathrm{PLL}}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ closed, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V . $\mathrm{tPHZ}(\overline{\mathrm{WE}})$ and $\left.\mathrm{tPHZ}^{(\mathrm{CS}}\right)$ are measured with $\mathrm{S}_{1}$ open and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input to the $\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}$ level on the output. $\mathrm{t}_{\mathrm{PL}}(\overline{\mathrm{WE}})$ and $\mathrm{tpLZ}^{(\overline{\mathrm{CS}})}$ are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ level on the output.
*See the last page of this spec for Group A Subgroup Testing information.


Write Cycle Timing. The cycle is initiated by an address change. After $t_{s}(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_{h}(A)$ min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27S03A/03) while the write enable is (WE) LOW.


## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{H}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{H}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| I IC | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {PLH }}(\mathrm{A})$ | 9, 10, 11 | 9 | $\mathrm{t}_{\mathrm{s}}$ (DI) | 9, 10, 11 |
| 2 | $\mathrm{t}_{\text {PHL }}(\mathrm{A})$ |  |  |  |  |
| 3 | $t_{\text {PZH }}(\overline{C S})$ | 9, 10, 11 | 10 | $t^{\prime}$ (DI) | 9, 10, 11 |
| 4 | $t_{\text {PzL }}(\overline{C S})$ |  |  |  |  |
| 5 | $t_{\text {PZH }}(\overline{\mathrm{WE}})$ | 9, 10, 11 | 11 | $t_{p w}(\overline{W E})$ | 9, 10, 11 |
| 6 | $t_{\text {PZL }}(\overline{W E})$ |  |  |  |  |
| 7 | $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ | 9, 10, 11 | 12 | tphz(CS) | 9, 10, 11 |
|  |  |  | 13 | tplz(CS) |  |
| 8 | $t_{h}(\mathrm{~A})$ | 9, 10, 11 | 14 | $t_{\text {PLZ }}(\overline{\mathrm{WE}})$ | 9, 10, 11 |
|  |  |  | 15 | $t_{\text {PHZ }}(\overline{\mathrm{WE}})$ |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27LS06/27LS07 

## 64-Bit Low-Power Noninverting-Output Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 16 -word $x 4$-bit low power Schottky RAMs
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs (Am27LS07) or with open collector outputs (Am27LS06)
- Electrically tested and optically inspected die for the assemblers of hybrid products


## GENERAL DESCRIPTION

The Am27LS06 and Am27LS07 are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select ( $\overline{\mathrm{CS}}$ ) input and open collector OR tieable outputs or three-state outputs.

An active LOW Write line ( $\overline{W E}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs $D_{0}$ to
$D_{3}$ is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."
Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four noninverting outputs $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$.

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.

BLOCK DIAGRAM


MODE SELECT TABLE

| Input |  | Data Output <br> Status O0-3 |  |
| :---: | :---: | :---: | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | Mode |  |
| L | L | Output Disabled | Write |
| L | H | Selected Word | Read |
| H | X | Output Disabled | Deselect |

$$
\begin{aligned}
& H=\text { HIGH } \\
& L=\text { LOW } \\
& X=\text { Don't Care }
\end{aligned}
$$

## CONNECTION DIAGRAM Top View

DIPs*

*Also available in 16 -Pin Flatpack. Connections identical to DIPs.
Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS000311

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

B. SPEED OPTION

Not Applicable
A. DEVICE NUMBER/DESCRIPTION

Am27LS06
Low-Power, Open-Collector, Noninverting-Output Bipolar RAM
Am27LS07
Low-Power, Three-State, Noninverting-Óutput Bipolar RAM

## Valld Combinations

| Valid Combinations |  |
| :--- | :--- |
| AM27LSO6 | PC, PCB, |
| AM27LS07 | $\mathrm{DC}, \mathrm{DCB}$ |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

E. LEAD FINISH

A = Hot Solder DIP $\mathrm{C}=$ Gold
D. PACKAGE TYPE
$E=16$-Pin Ceramic DIP (CD 016)
$F=16$-Pin Ceramic Flatpack (CF 016)
$2=20$-Pin Ceramic Leadless Chip Carrier (CL 020)
C. DEVICE CLASS
/ $\mathrm{B}=$ Class B
B. SPEED OPTION

Not Applicable
A. DEVICE NUMBER/DESCRIPTION

Am27LS06
Low-Power, Open-Collector, Noninverting-Output Bipolar RAM
Am27LS07
Low-Power, Three-State, Noninverting-Output Bipolar RAM

## Valld Combinations

| Valid Combinations |  |
| :--- | :--- |
| AM27LS06 | /BEA, |
| AM27LS07 | /BFA, |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ABSOLUTE MAXIMUM RATINGS
Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$

## Ambient Temperature with

Power Applied .-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 V to +7.0 V
DC Voltage Applied to Outputs....... -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage $\qquad$ -0.5 V to +5.5 V
Output Current into Outputs .20 mA
DC Input Current ............................. -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES



Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 5

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Am27LS06/Am27LS07 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| $\begin{aligned} & \mathrm{VOH} \\ & \text { (Note 2) } \end{aligned}$ | Output HIGH <br> Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ | COM'L | 2.4 | 3.2 |  | Volts |
|  |  |  | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | MIL | 2.4 |  |  |  |
| VOL | Output LOW <br> Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{OLL}=8 \mathrm{~mA}$ |  |  | 350 | 450 | mV |
|  |  |  | $\mathrm{IOL}^{\prime}=10 \mathrm{~mA}$ |  |  | 380 | 500 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs (Note 3) |  | COM'L | 2.0 |  |  | Volts |
|  |  |  |  | MIL | 2.1 |  |  |  |
| VIL | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs (Note 3) |  | COM'L |  |  | 0.8 |  |
|  |  |  |  | MIL |  |  | 0.8 |  |
| IL | Input LOW Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{\mathbb{N}}=0.40 \end{aligned}$ | $\overline{W E}, D_{0}-D_{3}, A_{0}-A_{3}$ |  |  | -15 | -250 | $\mu \mathrm{A}$ |
|  |  |  | CS |  |  | -30 | -250 |  |
| ${ }_{\text {IIH }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 0 | 10 | $\mu \mathrm{A}$ |
| Isc (Note 2) | Output Short Circuit Current | $\begin{aligned} & V_{C C}=\text { Max., } \\ & V_{\text {OUT }}=0.0 \text { (Note 4) } \\ & \hline \end{aligned}$ |  |  | -20 | -45 | -90 | mA |
| Icc | Power Supply Current | $\begin{aligned} & \text { All Inputs = GND } \\ & \mathrm{V}_{C C}=\text { Max. } \end{aligned}$ |  | COM'L |  | 30 | 35 |  |
|  |  |  |  | MIL |  | 30 | 38 |  |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage | $V_{C C}=$ Min., $I_{1 N}=-18 \mathrm{~mA}$ |  |  |  | -0.85 | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{\text {CS }}=V_{\text {IH }} \text { or } V_{\overline{W E}}=V_{\text {IL }} \\ & V_{\text {OUT }}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ |  |  |  | 0 | 40 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & V_{C S}=V_{\text {IH }} \text { or } V_{\overline{W E}}=V_{\text {IL }} \\ & V_{\text {OUT }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ |  | (Note 2) | -40 | 0 |  |  |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. This applies to three-state devices only.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_{A}=T_{C}=T_{J}$.
$\theta_{\mathrm{JA}} \approx 50^{\circ} \%$ (with moving air) for Ceramic DIP.
$\theta_{\mathrm{JC}} \approx 10-17^{\circ} \%_{\mathrm{w}}$ for flatpack and leadless chip carrier.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUIT



SWITCHING TEST
WAVEFORM


KEY TO SWITCHING
WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROMHTOL | WILL BE CHANGING FROMHTOL |
|  | MAY CHANGE FROML TOH | WILL BE <br> ChANGING <br> FROMLTOH |
| way | OON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | 'Parameter Description | Am27LS06/Am27LS07 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C Devices |  | M Devices |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |
| 1 | tPLH $(A)$ | Delay from Address to Output | . | 55 |  | 65 | ns |
| 2 | $\mathrm{tPHL}^{\text {( }}$ ( $)$ |  |  |  |  |  |  |
| 3 | tPZH(CS) | Delay from Chip Select (LOW) to Active Output and Correct Data |  | 30 |  | 35 | ns |
| 4 | tPZL(CS) |  |  |  |  |  |  |
| 5 | $t_{\text {P }}$ | Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery-See Note 1) |  | 30 |  | 35 | ns |
| 6 | tpzL( $\overline{W E}$ ) |  |  |  |  |  |  |
| 7 | $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ | Setup Time Address (Prior to Initiation of Write) | 0 |  | 0 |  | ns |
| 8 | $t_{h}(A)$ | Hold Time Address (After Termination of Write) | 0 |  | 0 |  | ns |
| 9 | $t_{s}$ (DI) | Setup Time Data Input (Prior to Termination of Write) | 45 |  | 55 |  | ns |
| 10 | $t_{h}$ (DI) | Hold Time Data input (After Termination of Write) | 0 |  | 0 |  | ns |
| 11 | $t_{\text {pw }}(\overline{W E})$ | Min Write Enable Pulse Width to Insure Write | 45 |  | 55 |  | ns |
| 12 | $t_{\text {PHZ }}(\overline{\mathrm{CS}})$ | Delay from Chip Select (HIGH) to Inactive Output ( $\mathrm{HI}-\mathrm{Z}$ ) | - | 30 |  | 35 | ns |
| 13 | tplz('CS) |  |  |  |  |  |  |
| 14 | $t_{\text {tpl }}(\overline{W E})$ | Delay from Write Enable (LOW) to Inactive Output ( $\mathrm{H} \mathrm{H}-\mathrm{Z}$ ) |  | 30 |  | 35 | ns |
| 15 | $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{WE}})$ |  |  |  |  |  |  |

Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
2. $\operatorname{tpLH}(A)$ and $\operatorname{tPHL}^{(A)}$ ) are tested with $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
3. For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (Dout), tplz(WE),
 referenced to 1.5 V .
4. For 3-state output, tpZH $(\overline{\mathrm{WE}})$ and $\mathrm{tpZH}^{(\overline{C S})}$ are measured with $\mathrm{S}_{1}$ open, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V . tpZL $(\overline{\mathrm{WE}})$ and $\operatorname{tpzL}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ closed, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V . $\mathrm{tPHZ}(\overline{\mathrm{WE}})$ and $\mathrm{tPHZ}^{(\overline{\mathrm{CS}})}$ are measured with $\mathrm{S}_{1}$ open and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input to the $\mathrm{VOH}-500 \mathrm{mV}$ level on the output. $\mathrm{tpLZ}(\overline{\mathrm{WE}})$ and $\mathrm{tpLz}_{\mathrm{OLS}}\left(\overline{\mathrm{CS}}\right.$ ) are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ level on the output.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



Write Cycle Timing. The cycle in initiated by an address change. After $t_{s}(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_{h}(A)$ min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS07) while the write enable is LOW.


Read Mode
Switching delays from address and chip select inputs to the data output. For the Am27LS07, disabled output is "OFF', represented by a single center line. For the Am27LS06, disabled output is HIGH.

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {PLH }}(\mathrm{A})$ | 9, 10, 11 | 9 | $t_{s}$ (DI) | 9, 10, 11 |
| 2 | $t_{\text {PHL }}(\mathrm{A})$ |  |  |  |  |
| 3 | $\mathrm{tPZH}^{(\overline{\mathrm{CS}})}$ | 9, 10, 11 | 10 | $t_{\text {f }}(\mathrm{DI})$ | 9, 10, 11 |
| 4 | tPZL(CS) |  |  |  |  |
| 5 | tpZH( $\overline{W E}$ ) | 9, 10, 11 | 11 | $t_{p w}(\overline{W E})$ | 9, 10, 11 |
| 6 | tpZL( $\overline{\text { WE }}$ ) |  |  |  |  |
| 7 | $t_{s}(\mathrm{~A})$ | 9, 10, 11 | 12 | tPHZ $(\overline{\mathrm{CS}})$ | 9, 10, 11 |
|  |  |  | 13 | tplz(CS) |  |
| 8 | $t_{n}(A)$ | 9, 10, 11 | 14 | tplz( $\overline{W E}$ ) | 9, 10, 11 |
|  |  |  | 15 | $\mathrm{tPHZ}^{(\underline{W E})}$ |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S06/27S07 

64-Bit Noninverting-Output Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 16 -word $\times 4$-bit low power Schottky RAMs
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs (Am27S07/07A) or with open collector outputs (Am27S06/06A)
- Electrically tested and optically inspected die for the assemblers of hybrid products


## GENERAL DESCRIPTION

The Am27S06/06A and Am27S07/07A are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select ( $\overline{\mathrm{CS}}$ ) input and open collector OR tieable outputs or three-state outputs.

An active LOW Write line ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs $D_{0}$ to
$D_{3}$ is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."
Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four noninverting outputs $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$.
During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.

## CONNECTION DIAGRAM

## DIPs*


*Also available in 16-Pin Flatpack. Connections identical to DIPs.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS000312

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :--- | :--- |
| AM27S06 |  |
| AM27S06A | PC, PCB, |
| AM27S07 | DC, DCB |
| Am27S07A |  |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


## Valid Combinations

| Valld Combinations |  |
| :--- | :--- |
| AM27S06 | /BEA, |
| AM27S06A | /BAA, |
| AM27S07 | /B2C |
|  |  |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$
Ambient Temperature with
Power Applied -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs....... 0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage -0.5 V to +5.5 V
Output Current into Outputs ................................. 20 mA
DC Input Current ............................ - 30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature $\qquad$ 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage +4.75 V to +5.25 V

Military (M) Devices
Temperature .55 to $+125^{\circ} \mathrm{C}$
Supply Voltage
+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 5

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Am27S06/27S07, 27S06A/27S07A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ (Note 2) | $\begin{aligned} & \text { Output HIGH } \\ & \text { Voltage } \end{aligned}$ | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{10}$ | COM'L | 2.4 | 3.2 |  | Volts |
|  |  |  | $\mathrm{IOH}^{\text {}}$ | MIL |  |  |  | Vols |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  | 350 | 450 | mV |
|  |  |  | IOL |  |  | 380 | 500 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs (Note 3) |  | COM'L | 2.0 |  |  | Volts |
|  |  |  |  | MIL | 2.1 |  |  |  |
| VIL | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs (Note 3) |  | COM'L |  |  | 0.8 |  |
|  |  |  |  | MIL |  |  | 0.8 |  |
| ILL | Input LOW Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{\text {IN }}=0.40 \end{aligned}$ | WE, $\mathrm{D}_{0}-\mathrm{D}_{3}, A_{0}-\mathrm{A}_{3}$ |  |  | -15 | -250 | $\mu \mathrm{A}$ |
|  |  |  | CS |  |  | -30 | -250 |  |
| Ith | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  |  | 0 | 10 | $\mu \mathrm{A}$ |
| ISC (Note 2) | Output Short Circuit Current | $\begin{aligned} & V_{C C}=\text { Max., } \\ & V_{\text {OUT }}=0.0 V \text { (Note 4) } \\ & \hline \end{aligned}$ |  |  | -20 | -45 | -90 | mA |
| ICC | Power Supply Current | $\begin{aligned} & \text { All Inputs }=\text { GND } \\ & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ |  | COM'L |  | 75 | 100 |  |
|  |  |  |  | MIL |  | 75 | 105 |  |
| $\mathrm{V}_{C L}$ | Input Clamp Voltage | $V_{C C}=$ Min., $\mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |  |  |  | -0.85 | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{\text {CS }}=V_{1 H} \text { or } V_{W} \\ & V_{\text {OUT }}=2.4 \mathrm{~V}, \mathrm{~V}_{8} \end{aligned}$ |  |  |  | 0 | 40 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & V_{C S}=V_{I H} \text { or } V_{W E}=V_{H L} \\ & V_{O U T}=0.4 V_{1} V_{C C}=\text { Max. } \end{aligned}$ |  | (Note 2) | -40 | 0 |  |  |

Notes: 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
2. This applies to three-state devices only.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_{A}=T_{C}=T_{J}$. $\theta_{\mathrm{JA}} \approx 50^{\circ} \mathrm{C}$ w (with moving air) for Ceramic DIP. $\theta_{J C} \approx 10-17^{\circ} \%$ for Flatpack and leadless chip carrier.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUIT



KEY TO SWITCHING
WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS <br> MUST BE |
| :---: | :---: | :---: |
| STEADY |  |  |

KS000010
SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Am27S06A/27S07A |  |  |  | Am27S06/27S07 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C Devices |  | M Devices |  | C Devices |  | M Devices |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | tpLH(A) | Delay from Address to Output |  | 25 |  | 30 |  | 35 |  | 50 | ns |
| 2 | tPHL (A) |  |  | 25 |  | 3 |  | 35 |  | 50 | ns |
| 3 | tpZH(CS) | Delay from Chip Select (LOW) to Active Output and Correct Data |  | 15 |  | 20 |  | 17 |  | 25 | ns |
| 4 | tpzl(CS) |  |  |  |  |  |  |  |  |  |  |
| 5 | $t_{\text {PZH }}(\overline{W E})$ | Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery-See Note 1) |  | 20 |  | 25 |  | 35 |  | 40 | ns |
| 6 | tpZL( $\overline{\text { WE }}$ ) |  |  |  |  |  |  |  |  |  |  |
| 7 | $t_{s}(\mathrm{~A})$ | Setup Time Address (Prior to Initiation of Write) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 8 | $t_{\text {L }}(\mathrm{A})$ | Hold Time Address (After Termination of Write) | 0 |  | 0 | ; | 0 | : | 0 |  | ns |
| 9 | $\mathrm{t}_{\text {s }}$ (DI) | Setup Time Data Input (Prior to Termination of Write) | 20 |  | 25 |  | 25 |  | 25 |  | ns |
| 10 | $t_{h}(\mathrm{DI})$ | Hold Time Data Input (After Termination of Write) | 0 |  | 0 | $\cdots$ | 0 |  | 0 |  | ns |
| 11 | $t_{\text {pw }}(\overline{W E})$ | MIN Write Enable Width Pulse to Insure Write | 20 |  | 25 |  | 25 |  | 25 | ! | ns |
| 12 | tphz('СS) | Delay from Chip Select (HIGH) to inactive Output ( $\mathrm{HI}-\mathrm{Z}$ ) |  | 15 |  | 20 |  | 17 |  | 25 | ns |
| 13 | tplz( $\overline{\mathrm{CS}}$ ) |  |  |  |  |  |  |  |  |  |  |
| 14 | tplz( $\overline{W E}$ ) | Delay from Write Enable (LOW) to Inactive Output (HI-Z) |  | 20 |  | 25 |  | 25 |  | 35 | ns |
| 15 | tPhz( $_{\text {(WE) }}$ |  |  | 20 |  | 25 |  | 25 |  | 35 | ns |

Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
2. $t_{P L H}(A)$ and $t_{P H L}(A)$ are tested with $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
3. For open collector, all delays from Write Enable ( $\overline{\mathrm{WE}}$ ) or Chip Select ( $\overline{\mathrm{CS}}$ ) inputs to the Data Output (DOUT), tPLZ( $\overline{\mathrm{WE}})$, $\mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{CS}})$, $t_{P Z L}(\overline{W E})$ and $t_{P Z L}(\overline{C S})$ are measured with $S_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V .
4. For 3-state output, $t_{P Z H}(\overline{W E})$ and $t_{P Z H}(\overline{C S})$ are measured with $S_{1}$ open, $C_{L}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V . $\mathrm{t}_{\mathrm{PLL}}(\overline{\mathrm{WE}})$ and $\mathrm{t}_{P Z L}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ closed, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V . $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{WE}})$ and $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ open and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input to the $V_{O H}-500 \mathrm{mV}$ level on the output. $\mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{WE}})$ and $\mathrm{t}_{\mathrm{PL}}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ level on the output.
*See the last page of this spec for Group A Subgroup Testing information.



Switching delays from address and chip select inputs to the data output. For the Am27S07/07A disabled output is 'OFF', represented by a single center line. For the Am27S06A/06 disabled output is HIGH.

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | tpLH(A) | 9, 10, 11 | 9 | $t_{s}$ (DI) | 9, 10, 11 |
| 2 | $\mathrm{tPHL}^{\text {(A) }}$ |  |  |  |  |
| 3 | tpZH(CS) | 9, 10, 11 | 10 | $t_{n}(\mathrm{DI})$ | 9, 10, 11 |
| 4 | tPZL( $\overline{\mathrm{CS}}$ ) |  |  |  |  |
| 5 | ${ }_{\text {tPZH }}(\overline{W E})$ | 9, 10, 11 | 11 | $t_{\text {pw }}(\overline{W E})$ | 9, 10, 11 |
| 6 | tpZL ( $\overline{W E}$ ) |  |  |  |  |
| 7 | $t_{s}(\mathrm{~A})$ | 9, 10, 11 | 12 | tphz $^{\text {(CS }}$ ) | 9, 10, 11 |
|  |  |  | 13 | $t_{\text {PLz }}(\mathrm{CS})$ |  |
| 8 | $t_{\text {L }}(\mathrm{A})$ | 9, 10, 11 | 14 | $t_{\text {PLZ }}(\overline{W E})$ | 9, 10, 11 |
|  |  |  | 15 | tPHz(WE) |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am31L01/31L01A

64-Bit Low Power Write Transparent, Inverting Output, Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

- Standard version: Address access time 50 ns
- Low power: Icc typically 75 mA
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- High speed
- Fully decoded 16 -word x 4-bit Schottky RAMs


## GENERAL DESCRIPTION

The Am31L01/31L01A is comprised of 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16 -word memory of 4 bits per word. Easy memory expansion is provided by an activeLOW chip select ( $\overline{\mathrm{CS}}$ ) input and open-collector OR tieable outputs.

An active-LOW Write line ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select and write
lines are LOW, the information on the four data inputs, $D_{0}$ to $\mathrm{D}_{3}$, is written into the addressed memory word. During the write cycle, the outputs are active and invert the four data inputs, $D_{0}$ to $D_{3}$.

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs $\overline{\mathrm{O}}_{0}$ to $\overline{\mathrm{O}_{3}}$.

When the chip select line is HIGH, the four outputs of the memory go to an inactive high-impedance state.


MODE SELECT TABLE

| Input |  | Data Output <br> Status $\overline{\mathbf{O}_{\mathbf{0}}}-\overline{\mathbf{O}_{\mathbf{3}}}$ |  |
| :---: | :---: | :--- | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{WE}}$ | Mode |  |
| L | L | Data In (Inverted) | Write |
| L | H | Selected Word (Inverted) | Read |
| H | X | Output Disabled | Deselect |

H = HIGH L = LOW X= Don't Care

PRODUCT SELECTOR GUIDE

| Open Collector <br> (Write Transparent) | Am31LO1A | Am31L01A | Am31L01 | Am31L01 |
| :--- | :---: | :---: | :---: | :---: |
| Access Time | 55 ns | 65 ns | 80 ns | 90 ns |
| ICC | 35 mA | 38 mA | 35 mA | 38 mA |
| Temperature Range | C | M | C | M |


| Publication \# <br> 08063 <br> Issue Date: May$\quad \frac{\text { Rev }}{\text { Amendment }}$ |
| :--- |

## CONNECTION DIAGRAMS

Top View

## DIPs*


*Also available in 16-Pin Flatpack. Connections identical to DIPs.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS000211

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valld Combinations |  |
| :--- | :--- |
| AM31L01 | PC, PCB, |
| AM31LO1A | DC, DCB |

## Valld Combinations

OEVICE NUMBER/DESCRIPTION
Am31L01/31LOtA
64-Bit Write Transparent, Inverting Output, Bipolar RAM (Low Power)

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

Am31L01/31L01A
64-Bit Write Transparent, Inverting Output, Bipolar RAM (Low Power)

## Valid Combinations

| Valid Combinations |  |
| :--- | :--- |
| AM31L01 | /BEA, |
| AM31LO1A | /BFA, |
|  | /B2C |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

| Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$ Ambient Temperature with <br> Power Applied................................. 55 to $+125^{\circ} \mathrm{C}$ <br> Supply Voltage to Ground Potential <br> (Pin 18 to Pin 8) ...........................-0.5 V to +7.0 V <br> DC Voltage Applied to Outputs <br> for High Output State ...................-0.5 V to $\mathrm{V}_{\mathrm{CC}}$ Max. DC Input Voltage ............................... 0.5 V to +5.5 V Output Current, into Outputs ................................ 20 mA DC Input Current.......................... 30 mA to +5.0 mA |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (Note 3)



Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  |  | Am31L01/31L01A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Min. | Typ. | Max. |  |
| Vol | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 280 | 450 | mV |
|  |  |  | $\mathrm{lOL}=\mathrm{mA}$ |  |  |  | 310 | 500 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2) |  |  | COM'L | 2.0 |  |  | Voits |
|  |  |  |  |  | MIL. | 2.1 |  |  |  |
| VIL | Input LOW Level | Guaranteed Input Logical LOW Voltage for all Inputs (Note 2) |  |  | COM'L. |  |  | 0.8 |  |
|  |  |  |  |  | MIL. |  |  | 0.8 |  |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {IN }}=0.40 \mathrm{~V}$ |  | WE, $D_{0}-D_{3}, A_{0}-A_{3}$ |  |  | -30 | -250 | $\mu \mathrm{A}$ |
|  |  |  |  | CS |  |  | -30 | -250 |  |
| 1 IH | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 0 | 10 | $\mu \mathrm{A}$ |
| ICC | Power Supply Current | All inputs = GND $V_{C C}=$ Max. |  |  | COM'L |  | 25 | 35 | mA |
|  |  |  |  |  | MIL. |  | 25 | 38 |  |
| $V_{\text {cL }}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ Min., $\mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$. |  |  |  |  | -0.85 | -1.2 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & V_{C S}=V_{1 H} \text { or } V_{W E}=V_{1 L} \\ & V_{O U T}=2.4 \mathrm{~V}, V_{C C}=\mathrm{Max}^{2} . \end{aligned}$ |  |  |  |  | 0 | 40 | $\mu \mathrm{A}$ |

Notes: 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_{A}=T_{C}=T_{J}$. $\theta_{\mathrm{JA}} \approx 50^{\circ} \mathrm{F}$ (with moving air) for Ceramic DIP. $\theta_{\mathrm{JC}} \approx 10-17^{\circ}{ }^{\circ} / \mathrm{w}$ for Flatpack and Leadless Chip Carrier.
*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING TEST CIRCUIT

SWITCHING TEST WAVEFORM


KEY TO SWITCHING WAVEFORMS


KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Am31L01A |  |  |  | AM31L01 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C Devices |  | M Devices |  | C. Devices |  | M Devices |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | tpLH $(\mathrm{A})$ | Delay from Address to Output |  | 55 |  | 65 |  | 80 |  | 90 | ns |
| 2 | $\mathrm{tpHL}^{(A)}$ |  |  |  |  |  |  |  |  |  |  |
| 3 | tpzL(CS) | Delay from Chip Select (LOW) to Active Output and Correct Data |  | 30 |  | 35 |  | 60 |  | 70 | ns |
| 4 | tpzL(WE) | Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery - See Note 1) |  | 30 |  | 35 |  | 80 |  | 100 | ns |
| 5 | $\mathrm{ts}_{\text {s }}(\mathrm{A})$ | Setup Time Address (Prior to Initiation of Write) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 6 | $t_{\text {h }}(\mathrm{A})$ | Hold Time Address (After Termination of Write) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 7 | $\mathrm{t}_{\mathrm{s}}(\mathrm{DI})$ | Setup Time Data Input (Prior to Termination of Write) | 45 |  | 55 |  | 60 |  | 80 |  | ns |
| 8 | $t_{\text {h }}(\mathrm{DI})$ | Hold Time Data Input (After Termination of Write) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 9 | $\mathrm{t}_{\mathrm{pw}}$ (WE) | Min. Write Enable Pulse Width to Insure Write | 45 |  | 55 |  | 60 |  | 80 |  | ns |
| 10 | $t_{\text {PLZ }}(\mathrm{CS})$ | Delay from Chip Select (HIGH) to Inactive Output ( $\mathrm{Hi}-\mathrm{Z}$ ) |  | 30 |  | 35 |  | 50 |  | 60 | ns |
| 11 | tPLH(DI) | Delay from Data input to Correct Data Output ( $\mathrm{WE}=\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ ) |  | 55 |  | 65 |  | 80 |  | 90 | ns |
| 12 | tPHL(DI) |  |  |  |  |  |  |  |  |  |  |

Notes: 1. Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs during write and after write is terminated. (No write recovery glitch).
2. $\operatorname{tpLH}(A)$ and $\operatorname{tpHL}(A)$ are tested with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
3. All delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (DOUT), tpLZ (WE), tPLZ (CS), tpzL (WE) and tpzL(CS) are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V .
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



Write Cycle Timing. The cycle is initiated by an address change. After $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ Min., the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_{h}(A)$ Min. must be allowed before the address may be changed again. The output will be the complement of the data input while the write enable ( $\overline{\mathrm{WE}}$ ) is LOW.


Switching delays from address and chip select inputs to the data output.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{I}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{H}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :---: |
| 1 | $\mathrm{t}_{\mathrm{PLH}}(\mathrm{A})$ | $9,10,11$ |
| 2 | $\mathrm{t}_{\mathrm{PHL}}(\mathrm{A})$ | $9,10,11$ |
| 3 | $\mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{CS}})$ | $9,10,11$ |
| 4 | $\mathrm{t}_{\mathrm{tZL}}(\overline{\mathrm{WE}})$ | $9,10,11$ |
| 5 | $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ | $9,10,11$ |
| 6 | $\mathrm{t}_{\mathrm{h}}(\mathrm{A})$ | $9,10,11$ |
| 7 | $\mathrm{t}_{\mathrm{s}}(\mathrm{DI})$ | $9,10,11$ |
| 8 | $\mathrm{t}_{\mathrm{h}}(\mathrm{DI})$ | $9,10,11$ |
| 9 | $\mathrm{t}_{\mathrm{pW}}(\overline{\mathrm{WE}})$ | $9,10,11$ |
| 10 | $\mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{CS}})$ | $9,10,11$ |
| 11 | $\mathrm{t}_{\mathrm{PLH}}(\mathrm{DI})$ | $9,10,11$ |
| 12 | $\mathrm{t}_{\mathrm{PHL}}(\mathrm{DI})$ | $9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am3101/3101-1

## 64-Bit Write Transparent, Inverting Output, Bipolar RAM

## DISTINCTIVE CHARACTERISTICS

- Standard version: Address access time 50 ns
- Low power: Icc typically 75 mA
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- High speed
- Fully decoded 16 -word x 4-bit Schottky RAMs


## GENERAL DESCRIPTION

The Am3101/3101-1 is comprised of 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16 -word memory of 4 bits per word. Easy memory expansion is provided by an activeLOW chip select ( $\overline{\mathrm{CS}}$ ) input and open-collector OR tieable outputs. Chip selection for large memory systems can be controlled by active-LOW output decoders such as the Am74S138.

An active-LOW Write line ( $\overline{\text { WE }}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW, the information on the four data inputs, $D_{0}$ to $D_{3}$, is written into the addressed memory word. During the write cycle, the outputs are active and invert the four data inputs, $D_{0}$ to $D_{3}$.
Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs $\overline{O_{0}}$ to $\bar{O}_{3}$.

When the chip select line is HIGH, the four outputs of the memory go to an inactive high-impedance state.

MODE SELECT TABLE

| Input |  | Data Output <br> Status $\overline{\mathbf{O}_{\mathbf{0}}}-\overline{\mathbf{O}_{\mathbf{3}}}$ |  |
| :---: | :---: | :--- | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{WE}}$ | Mode |  |
| L | L | Output Disabled | Write |
| L | H | Selected Word (inverted) | Read |
| H | X | Output Disabled | Deselect |

MODE SELECT TABLE

| Input |  | Data Output <br> Status $\overline{\mathbf{O}_{\mathbf{0}}}-\overline{\mathbf{O}_{\mathbf{3}}}$ |  |
| :---: | :---: | :--- | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{WE}}$ | Mode |  |
| L | L | Data in (Inverted) | Write |
| L | H | Selected Word (Inverted) | Read |
| H | X | Output Disabled | Deselect |

H = HIGH L=LOW $X=$ Don't Care

PRODUCT SELECTOR GUIDE

| Open Collector <br> (Write Transparent) | Am3101-1 | Am3101-1 | Am3101 | Am3101 |
| :--- | :---: | :---: | :---: | :---: |
| Icc | 100 mA | 105 mA | 100 mA | 105 mA |
| Access Time | 35 ns | 50 ns |  | 60 ns |
| Temperature Range | C | M | C | M |

$\frac{\text { Publication \# }}{03203} \frac{\text { Rev. }}{\mathrm{C}}$
Issue Date: May 1986

*Also available in 16-Pin Flatpack. Connections identical to DIPs.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS000211

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

. DEVICE NUMBER/DESCRIPTION
Am3101/3101-1
64-Bit Write Transparent, Inverting Output, Bipolar RAM

| Valid Combinations |  |
| :--- | :--- |
| AM3101 | PC, PCB, |
| AM3101-1 | DC, DCB |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Device Class
D. Package Type
E. Lead Finish
AM3101
. DEVICE NUMBER/DESCRIPTION
Am3101/3101-1
64-Bit Write Transparent, Inverting Output, Bipolar RAM

| Valid Combinations |  |
| :--- | :--- |
| AM3101 | /BEA, |
| AM3101-1 | /BFA, |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$
Ambient Temperature with
Power.Applied.................................. -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential (Pin 18 to Pin 8) $-0.5 \vee$ to $+7.0 \vee$
DC Voltage Applied to Outputs
for High Output State
-0.5 V to Vcc Max.
DC Input Voltage -0.5 V to +5.5 V
Output Current, into Outputs $\qquad$
DC Input Current $\qquad$ 30 mA to +5.0 mA

OPERATING RANGES (Note 3)

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## SWITCHING TEST CIRCUIT



## SWITCHING TEST

WAVEFORM


KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROMHTOL | WILL BE CHANGING FROMHTOL |
|  | MAY CHANGE FROML TOH | WILL BE CHANGING FROML TOH |
|  | DON'T CARE: ANY CHANGE PERMITTED | CHANGING; STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF"STATE |

KS000010
SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter <br> Description | Am3101-1 |  |  |  | Am3101 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C Devices |  | M Devices |  | C Devices |  | M Devices |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

Standard Power Devices

| 1 | $t_{\text {PLH }}(A)$ | Delay from Address to Output |  | 35 |  | 50 |  | 50 |  | 60 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | $t_{\text {PHL }}(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |
| 3 | $t_{\text {Pzl }}(\overline{C S})$ | Delay from Chip Select (LOW) to Active Output and Correct Data |  | 17 |  | 25 |  | 30 |  | 40 | ns |
| 4 | tpzL( $\overline{W E}$ ) | Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery-See Note 1) |  | 35 |  | 50 |  | 50 |  | 60 | ns |
| 5 | $t_{s}(A)$ | Setup Time Address (Prior to Initiation of Write) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 6 | $t_{\text {L }}(\mathrm{A})$ | Hold Time Address (After Termination of Write) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 7 | $\mathrm{t}_{\mathbf{s}}(\mathrm{DI})$ | Setup Time Data Input (Prior to Termination of Write) | 25 |  | 25 |  | 30 |  | 30 |  | ns |
| 8 | $t_{\text {h }}(\mathrm{DI})$ | Hold Time Data Input (After Termination of Write) | 0 | , | 0 |  | 0 |  | 0 |  | ns |
| 9 | $t_{p w}(\overline{W E})$ | MIN Write Enable Pulse Width to Insure Write | 25 |  | 25 |  | 30 |  | 30 |  | ns |
| 10 | tplz( $\overline{C S}$ ) | Delay from Chip Select (HIGH) to Inactive Output ( $\mathrm{Hi}-\mathrm{Z}$ ) |  | 17 |  | 25 | - | 30 |  | 40 | ns |
| 11 | $\left.\mathrm{tPLH}^{(\mathrm{DI}}\right)$ | Delay from Data Input to Correct Data Output ( $\overline{\mathrm{WE}}=\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ ) |  | 35 |  | 50 |  | 50 |  | 60 | ns |
| 12 | $\left.\mathrm{tpHL}^{(\mathrm{DI}}\right)$ |  |  |  |  |  |  |  |  |  |  |

Notes: 1. Output is conditioned to data in (inverted) during write to insure correct data is present on all outputs during write and after write is terminated.
2. $t_{P L H}(A)$ and $t_{P H L}(A)$ are tested with $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
3. All delays from Write Enable ( $\bar{W} E$ ) or Chip Select ( $\overline{C S}$ ) inputs to the Data Output (DOUT), tpLZ (WE), tpLZ (CS), tpZL. (WE) and $t_{P Z L}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$; and with both the input and output timing referenced to 1.5 V .
*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS


WF001081
Write Mode
Write Cycle Timing. The cycle is initiated by an address change. After $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ Min., the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $\mathrm{t}_{\mathrm{h}}(\mathrm{A}) \mathrm{Min}$. must be allowed before the address may be changed again. The output will be the complement of the data input while the write enable ( $\overline{\mathrm{WE}}$ ) is LOW.


Switching delays from address and chip select inputs to the data output.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | $t_{\text {PLH }}(A)$ | $9,10,11$ |
| 2 | $t_{\text {PHL }}(A)$ | $9,10,11$ |
| 3 | $t_{\text {PZL }}(\overline{\mathrm{CS}})$ | $9,10,11$ |
| 4 | $\mathrm{t}_{\text {PZL }}(\overline{\mathrm{WE}})$ | $9,10,11$ |
| 5 | $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ | $9,10,11$ |
| 6 | $\mathrm{t}_{\mathrm{h}}(\mathrm{A})$ | $9,10,11$ |
| 7 | $\mathrm{t}_{\mathrm{s}}(\mathrm{DI})$ | $9,10,11$ |
| 8 | $\mathrm{t}_{\mathrm{h}}(\mathrm{DI})$ | $9,10,11$ |
| 9 | $\mathrm{t}_{\mathrm{PW}}(\overline{\mathrm{WE}})$ | $9,10,11$ |
| 10 | $\mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{CS}})$ | $9,10,11$ |
| 11 | $\mathrm{t}_{\text {PLH }}(\mathrm{DI})$ | $9,10,11$ |
| 12 | $\mathrm{t}_{\text {PHL }}(\mathrm{DI})$ | $9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am93L412/93L422 

## $256 \times 4$-Bit Low-Power TTL Bipolar IMOX ${ }^{\text {TM }}$ RAM

## DISTINCTIVE CHARACTERISTICS

- High-speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs or with open-collector outputs
- Power dissipation decreases with increasing temperature


## GENERAL DESCRIPTION

The Am93L412/L422 is comprised of 1024-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in high-speed control and buffer memory applications. Each memory is organized as a fully decoded 256 -word memory of four bits per word. Easy memory expansion is provided by an activeLOW chip select one ( $\overline{C S_{1}}$ ) and active HIGH chip select two $\left(\mathrm{CS}_{2}\right)$ as well as open collector OR tieable outputs (Am93L412) or three-state outputs (Am93L422).

An active-LOW write line ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select one ( $\left.\overline{\mathrm{CS}_{1}}\right)$ and write line ( $\overline{\mathrm{WE}}$ ) are LOW and chip select two $\left(\mathrm{CS}_{2}\right)$ is HIGH, the information on data inputs ( $\mathrm{D}_{0}$ through $\mathrm{D}_{3}$ ) is written into the addressed memory word and preconditions
the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."
Reading is performed with the chip select one ( $\mathrm{CS}_{1}$ ) LOW and the chip select two $\left(\mathrm{CS}_{2}\right)$ HIGH and the write line (WE) HIGH and with the output enable ( $\overline{O E}$ ) LOW. The information stored in the addressed word is read out on the noninverting outputs ( $\mathrm{O}_{0}$ through $\mathrm{O}_{3}$ ).

The outputs of the memory go to an inactive highimpedance state whenever chip select one ( $\overline{\mathrm{CS}_{1}}$ ) is HIGH, chip select two $\left(\mathrm{CS}_{2}\right)$ is LOW, output enable (OE) is HIGH, or during the writing operation when write enable (WE) is LOW.

## PRODUCT SELECTOR GUIDE

| Open-Collector <br> Part Number | Am93L412A | Am93L412A | Am93L412 | Am93L412 |
| :--- | :---: | :---: | :---: | :---: |
| Three-State <br> Part Number | Am93L422A | Am93L422A | Am93L422 | Am93L422 |
| Access Time | 45 ns | 55 ns | 60 ns | 75 ns |
| Temperature Range | C | M | C | M |



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :--- | :--- |
| AM93L422 |  |
| AM93L422A | PC, PCB, |
| AM93L412 | DC, DCB, |
| AM93L412A | LC, LCB |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish
AM93L422
A. DEVICE NUMBER/DESCRIPTION

Am93L412/93L422
$256 \times 4$-Bit TTL Bipolar IMOX RAM
Am93L412 = Open-Collector, Low Power
Am93L422 = Three-State, Low Power

| Valld Comblnations |  |
| :--- | :--- |
| AM93L422 |  |
| AM93L422A |  |
| AM93L412 | /DMC, |
| AM93L412A | /FMC, |

## Valld Comblnations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied .-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 V to +7.0 V
DC Voltage Applied to Outputs.i.....-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage $\qquad$ -0.5 V to +5.5 V
DC Input Current -30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES



Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | $\begin{gathered} \text { Typ } \\ \text { (Note 1) } \end{gathered}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH (Note 2) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n n ., ~^{\prime} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}=-5.2 \mathrm{~mA}$ | 2.4 | 3.6 |  | Volts |
| VoL | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{loL}=8.0 \mathrm{~mA}$ |  | 0.350 | 0.45 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level (Note 3) | Guaranteed input logical HIGH voltage for all inputs |  | 2.1 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level (Note 3) | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| ILL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=0.40 \mathrm{~V}$ |  |  | -100 | -300 | $\mu \mathrm{A}$ |
| IH | Input HIGH Current | $V_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  |  | 1 | 40 | $\mu \mathrm{A}$ |
| Isc (Note 2) | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ ( Note 4) |  | -10 |  | -90 | mA |
| ICC | Power Supply Current | $\begin{aligned} & \text { ALL inputs }=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ | Commercial |  |  | 80 | mA |
|  |  |  | Military |  |  | 90 |  |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{I}}=-10 \mathrm{~mA}$ |  |  | -0.850 | -1.5 | Volts |
| Icex | Output Leakage Current | $V_{\text {OUT }}=2.4 \mathrm{~V}$ | Am93L422A/L422 |  | 0 | 50 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & V_{\text {OUT }}=0.5 \mathrm{~V}, \\ & V_{\mathrm{CC}}=\mathrm{Max} . \end{aligned}$ | Am93L422A/L422 | -50 | 0 |  |  |
|  |  | $\mathrm{V}_{\text {OUT }}=4.5 \mathrm{~V}$ | Am93L412A/L412 |  | 0 | 100 |  |
| $\mathrm{Cl}_{\text {IN }}$ | Input Pin Capacitance | See Note 5 |  |  | 4 |  | pF |
| Cout | Output Pin Capacitance | See Note 5 |  |  | 7 |  | pF |

SWITCHING TEST CIRCUIT

SWITCHING TEST WAVEFORMS


KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROMHTOL | WILL BE changing FROM H TOL |
| $\sqrt{\pi I}$ | may change FROML TOH | WILL BE CHANGING FROMLTOH |
| W0xx | DON'T CARE: <br> any change <br> permitteo | Changing: state UNKNOWN |
|  | $\begin{aligned} & \text { DOES NOT } \\ & \text { APPLY } \end{aligned}$ | CENTER LINE IS HIOH IMPEDANGE "off" STATE |

KS000010
*See notes after Switching Characteristics.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Am93L412A/L422A |  |  |  | Am93L412/L422 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C devices |  | M devices |  | C devices |  | M devices |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $\mathrm{tpLH}^{(A)(\text { Note 2) }}$ | Delay from Address to Output (Address Access Time) |  | 45 |  | 55 |  | 60 |  | 75 | ns |
| 2 | $\mathrm{tpHL}^{(A)}$ (Note 2) |  |  |  |  |  |  |  |  |  |  |
| 3 | $\left.\operatorname{tpZH}^{\left(C C_{1}\right.}, \mathrm{CS}_{2}\right)$ | Delay from Chip Select to Active Output and Correct Data |  | 30 |  | 40 |  | 35 |  | 45 | ns |
| 4 | $\mathrm{tpZL}^{\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right)}$ |  |  |  |  |  |  |  |  |  |  |
| 5 | $\operatorname{tPZH}^{(W E)}$ | Delay from Write Enable to Active Output and Correct Data (Write Recovery) |  | 40 |  | 45 |  | 45 |  | 50 | ns |
| 6 | tpzL( $\overline{\mathrm{WE}})$ |  |  |  |  |  |  |  |  |  |  |
| 7 | $\mathrm{tPZH}^{(0)}$ | Delay from Output Enable to Active Output and Correct Data |  | 30 |  | 40 |  | 35 |  | 45 | ns |
| 8 | $t_{\text {PZL }}(\overline{O E})$ |  |  | 3 |  |  |  |  |  | 4 |  |
| 9 | $t_{s}(\mathrm{~A})$ | Setup Time Address (Prior to Initiation of Write) | 5 |  | 10 |  | 10 |  | 10 |  | ns |
| 10 | $t_{\text {L }}(A)$ | Hold Time Address (After Termination of Write) | 5 |  | 5 |  | 5 |  | 10 |  | ns |
| 11 | $t_{s}$ (DI) | Setup Time Data Input (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 12 | $t_{h}(\mathrm{DI})$ | Hold Time Data Input (After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 13 | $\mathrm{t}_{\mathbf{s}}\left(\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}\right)$ | Setup Time Chip Select (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 14 | $\mathrm{th}_{\mathrm{h}}\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right)$ | Hold Time Chip Select (After Termination of Write) | 5 |  | 5 |  | 5 |  | 10 |  | ns |
| 15 | $t_{p w}(\overline{W E})$ | Min Write Enable Pulse Width to Insure Write | 35 |  | 40 |  | 45 |  | 55 |  | ns |
| 16 | $t_{\text {PHZ }}\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right)$ | Delay from Chip Select to Inactive Output (Hi-Z) |  | 30 |  | 40 |  | 35 |  | 45 | ns |
| 17 | $\left.\mathrm{tplz}^{\left(\mathrm{CS}_{1}\right.}, \mathrm{CS}_{2}\right)$ |  |  |  |  |  |  |  |  |  |  |
| 18 | $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{WE}})$ | Delay from Write Enable to Inactive Output (Hi-Z) |  | 35 |  | 40 |  | 40 |  | 45 | ns |
| 19 | tplZ( $\overline{\mathrm{WE}})$ |  |  |  |  |  |  |  |  |  |  |
| 20 | $\mathrm{tPHZ}^{(\overline{O E})}$ | Delay from Output Enable to Inactive Output (Hi-Z) |  | 30 |  | 40 |  | 35 |  | 45 | ns |
| 21 | tplz( $\overline{\mathrm{OE}})$ |  |  |  |  |  |  |  |  |  |  |

Notes: 1. For $A C$ and Functional Testing, $\mathrm{V}_{\mathrm{IH}}=3.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IL}}=0.0 \mathrm{~V}$.
2. $\operatorname{tpLH}(A)$ and $\operatorname{tpHL}^{(A)}$ are tested with $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
3. For open collector devices, all delays from Write Enable ( $\overline{\mathrm{WE}}$ ) or selects ( $\overline{\mathrm{CS}}, \mathrm{CS}_{2}, \overline{\mathrm{OE}}$ ) inputs to the Data Output $\left(\mathrm{O}_{0}-\mathrm{O}_{3}\right)$
 with both the input and output timing referenced to 1.5 V .
4. For three-state output devices, $\operatorname{tPZH}^{(\overline{W E})}$, $\left.\operatorname{tPZH}^{(\overline{C S}}{ }_{1}, \mathrm{CS}_{2}\right)$ and $\mathrm{tPZH}^{(\overline{O E})}$ ) are measured with $\mathrm{S}_{1}$ open, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both

 open and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input to the $\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}$ level on the output. tplz $\left.\overline{\mathrm{WE}}\right)$, tpLZ $\left(\overline{C_{1}^{1}}, C S_{2}\right)$ and tPLZ $(\overline{\mathrm{OE}})$ are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ level on the output.
*See the last page of this spec for Group A Subgroup testing information.

SWITCHING WAVEFORMS


Diagram A. Write Mode (With $\overline{\mathbf{O E}}=$ LOW)


Diagram B. Read Mode
Switching delays form address input, output enable input and the chip select inputs to the data output. For the Am93422A/422 disabled output is OFF, represented by a single center line. For the Am93L412A/412, a disabled output is HIGH.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {PLL }}(\mathrm{A})$ | 9, 10, 11 | 12 | $t_{\text {h }}$ (DI) | 9, 10, 11 |
| 2 | $\mathrm{t}_{\text {PHL }}(\mathrm{A})$ | 9, 10, 11 | 13 | $\mathrm{t}_{\mathrm{s}}\left(\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}\right)$ | $9,10,11$ |
| 3 | ${ }_{\text {PRZH }}\left(\overline{\mathrm{CS}}{ }_{1}, \mathrm{CS}_{2}\right)$ | 9, 10, 11 | 14 | $\mathrm{th}^{\left(\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}\right)}$ | $9,10,11$ |
| 4 | $\mathrm{tPZL}^{\left(\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}\right)}$ | 9, 10, 11 | 15 | tpw( $\overline{W E 1})$ | $9,10,11$ |
| 5 | tPZH( $\overline{\mathrm{WE}})$ | 9, 10, 11 | 16 | $\left.\mathrm{tPHz}^{\left(\overline{C S}_{1}\right.}, \mathrm{CS}_{2}\right)$ | 9, 10, 11 |
| 6 | $t_{\text {PZL }}(\overline{\mathrm{WE}})$ | 9, 10, 11 | 17 | $t_{P L Z}\left(\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}\right)$ | 9, 10, 11 |
| 7 | $\mathrm{t}_{\text {PZH }}(\overline{\mathrm{OE}})$ | 9, 10, 11 | 18 | $\mathrm{tPHz}^{(\overline{W E})}$ | $9,10,11$ |
| 8 | tpzL( $\overline{\text { E }}$ ) | 9, 10, 11 | 19 | tplz ( $\overline{\mathrm{WE}}$ ) | 9, 10, 11 |
| 9 | ts $(\mathrm{A})$ | 9, 10, 11 | 20 | $\mathrm{tPHz}^{(\overline{O E})}$ | 9, 10, 11 |
| 10 | $t_{\text {L }}(\mathrm{A})$ | 9, 10, 11 | 21 | tplz( $\overline{O E}$ ) | 9, 10, 11 |
| 11 | $\mathrm{t}_{\mathrm{s}}(\mathrm{DI})$ | $9,10,11$ |  |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am93412/93422 

$256 \times 4$-Bit TTL Bipolar IMOX $^{\text {TM }}$ RAM

## DISTINCTIVE CHARACTERISTICS

- High-speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs or with open-collector outputs
- Power dissipation decreases with increasing temperature


## GENERAL DESCRIPTION

The Am93412/22 is comprised of 1024-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in high-speed control and buffer memory applications. Each memory is organized as a fully decoded 256 -word memory of four bits per word. Easy memory expansion is provided by an activeLOW chip select one ( $\overline{\mathrm{CS}_{1}}$ ) and active HIGH chip select two $\left(C S_{2}\right)$ as well as open collector OR tieable outputs (Am93412) or three-state outputs (Am93422).

An active-LOW write line ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select one ( $\overline{\mathrm{CS}}_{1}$ ) and write line ( $\overline{W E}$ ) are LOW and chip select two $\left(\mathrm{CS}_{2}\right)$ is HIGH, the information on data inputs ( $D_{0}$ through $D_{3}$ ) is written into the addressed memory word and preconditions
the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."
Reading is performed with the chip select one ( $\overline{\mathrm{CS}_{1}}$ ) LOW and the chip select two (CS2) HIGH and the write line (WE) HIGH and with the output enable ( $\overline{O E}$ ) LOW. The information stored in the addressed word is read out on the noninverting outputs ( $\mathrm{O}_{0}$ through $\mathrm{O}_{3}$ ).
The outputs of the memory go to an inactive highimpedance state whenever chip select one ( $\overline{\mathrm{CS}}$ ) is HIGH, chip select two $\left(\mathrm{CS}_{2}\right)$ is LOW, output enable $(\overline{\mathrm{OE}})$ is HIGH , or during the writing operation when write enable (WE) is LOW.


MODE SELECT TABLE

| Input |  |  |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{C S}_{\mathbf{2}}$ | $\overline{\mathbf{C S}_{\mathbf{1}}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{OE}}$ | $\mathbf{D}_{\mathbf{n}}$ | $\mathbf{O}_{\mathbf{n}}$ |  |
| L | X | X | X | X | *Hi-Z | Not Select |
| X | H | Z | X | X | *Hi-Z | Not Select |
| H | L | H | H | X | *Hi-Z | Output Disable |
| H | L | H | L | X | Selected <br> Data | Read Data |
| H | L | L | X | L | *Hi-Z | Write "O" |
| H | L | L | X | H | *Hi-Z | Write "1" |
| H | L | L | H | L | *Hi-Z | Write "O" Out- <br> put Disable |
| H | L | L | H | H | *Hi-Z | Write "1" Out- <br> put Disable |
| H= HIGH | L=LOW |  |  |  |  | X= Don't Care |

*Hi-Z implies outputs are disabled or off. This condition is defined as a high-impedance state for the Am93422A/422 and as output high level for the Am93412A/412.

PRODUCT SELECTOR GUIDE

| Open-Collector <br> Part Number | Am93412A | Am93412 | Am93412A | Am93412 |
| :--- | :---: | :---: | :---: | :---: |
| Three-State <br> Part Number | Am93422A | Am93422 | Am93422A | Am93422 |
| Access Time | 35 ns | 45 ns |  | 60 ns |
| Temperature Range | C | C | M | M |


| $\frac{\text { Publication \# }}{\mathbf{0 3 0 8 0}}$ <br> Issue Date: May$\frac{\text { Rev, }}{\mathrm{C}}$ | $\frac{\text { Amendment }}{1986}$ |
| :--- | :--- | :--- |

## CONNECTION DIAGRAMS

 Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
(2M93422
A. DEVICE NUMBER/DESCRIPTION

Am93412/93422
$256 \times 4$-Bit TTL Bipolar IMOX RAM
Am93412 $=$ Open-Collector, Standard Power
Am93422 $=$ Three-State, Standard Power

| Valld Combinations |  |
| :--- | :--- |
| AM93422 |  |
| AM93422A |  |
| AM93412 | DC, PCB, |
| DM93412A | LC, LCB, |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| AM93422 | /DMC, |
| AM993422A | /LMC |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ . -55 to $+125^{\circ} \mathrm{C}$

## Supply Voltage

$\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs....... -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage . -0.5 V to +5.5 V
DC Input Current............................ -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (Note 6)

> Commercial (C) Devices
> Temperature 0 to $+75^{\circ} \mathrm{C}$
> Supply Voltage es
> Temperature .-55 to $+125^{\circ} \mathrm{C}$
> Supply Voltage +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}$ <br> (Note 2) | Output HIGH Voitage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $1 \mathrm{OH}=-5.2 \mathrm{~mA}$ | 2.4 | 3.6 |  | Volts |
| V OL | Output LOW Voltage | $\begin{aligned} & \begin{array}{l} \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ \mathrm{V}_{\mathrm{iN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{array} \end{aligned}$ | $1 \mathrm{CL}=8.0 \mathrm{~mA}$ |  | 0.350 | 0.45 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level ( Note 3) | Guaranteed input logical HIGH voltage for all inputs |  | 2.1 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level (Note 3) | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| ILL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=0.40 \mathrm{~V}$ |  | , | -100 | -300 | $\mu \mathrm{A}$ |
| l H | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  |  | 1 | 40 | $\mu \mathrm{A}$ |
| Isc (Note 2) | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ ( Note 4) |  | -10 |  | -90 | mA |
| ICO | Power Supply Current | $\begin{aligned} & \text { ALL inputs }=G N D \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ | Commercial |  |  | 155 | mA |
|  |  |  | Military |  |  | 170 |  |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ Min., $\mathrm{I}_{\mathrm{N}}=-10 \mathrm{~mA}$ |  |  | -0.850 | -1.5 | Volts |
| ICEX | Output Leakage Current | $V_{\text {OUT }}=2.4 \mathrm{~V}$ | Am93422A/422 |  | 0 | 50 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & V_{\text {OUT }}=0.5 \mathrm{~V}, \\ & V_{\mathrm{CC}}=\text { Max. } \end{aligned}$ | Am93422A/422 | -50 | 0 |  |  |
|  |  | $\mathrm{V}_{\text {OUT }}=4.5 \mathrm{~V}$ | Am93412A/412 |  | 0 | 100 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | See Note 5 |  |  | 4 |  | pF |
| Cout | Output Pin Capacitance | See Note 5 |  |  | 7. |  | pF |

Notes: 1. Typical limits are at $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Applies only to devices with three-state outputs (Am93422 family).
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
5. Input and output capacitance measured on a sample basis © $f=1.0 \mathrm{MHz}$ at initial characterization.
6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_{A}=T_{C}=T_{j}$. $\theta_{j A} \cong 60^{\circ} \mathrm{q}$ w (with moving air) for Ceramic DIP.
$\theta_{\mathrm{jC}} \cong 36^{\circ} \mathrm{C} / \mathrm{W}$ for Flatpack and Leadless Chip Carrier.
*See the last page of this spec for Group A Subgroup testing information.


KEY TO SWITCHING WAVEFORMS

| WAVEFORM | inputs | Outputs |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
| $0111$ | may change FROMHTOL | WILL BE CHANGING FROMHTOL |
| $\sqrt{170}$ | MAY CHANGE <br> FROMLTOH | WILL BE CHANGING FROML TOH |
| $x W N$ | DON'T CARE; ANY CHANGE PERMITTED | Changing: <br> STATE <br> UNXNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

*See notes after Switching Characteristics.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Am93412A/93422A |  |  |  | Am93412/93422 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C Devices |  | M Devices |  | C Devlces |  | M Devices |  |  |
|  |  |  | MIn. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | tpl.H(A)(Note 2) | Delay from Address to Output (Address Access Time) |  | 35 |  | 45 | . | 45 |  | 60 | ns |
| 2 | $\mathrm{tPHL}^{(A)}$ (Note 2) |  |  |  |  |  |  |  |  |  |  |
| 3 | $\left.\mathrm{tPZH}^{(\overline{C S}}{ }_{1}, \mathrm{CS}_{2}\right)$ | Delay from Chip Select to Active Output and Correct Data |  | 25 |  | 35 |  | 30 |  | 45 | ns |
| 4 | $\mathrm{tPZL}^{\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right)}$ |  |  |  |  |  |  |  |  |  |  |
| 5 | $t_{\text {PZH }}(\overline{W E})$ | Delay from Write Enable to Active Output and Correct Data (Write Recovery) | . | 25 |  | 40 |  | 40 |  | 50 | ns |
| 6 | tpzL(WE) |  |  |  |  |  |  |  |  |  |  |
| 7 | $\mathrm{tPZH}^{(\overline{O E})}$ | Delay from Output Enable to Active Output and Correct Data |  | 25 |  | 35 | , | 30 |  | 45 | ns |
| 8 | tpzl( $\overline{\mathrm{OE}})$ |  |  |  |  |  |  |  |  |  |  |
| 9 | $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ | Setup Time Address (Prior to Initiation of Write) | 5 |  | 5 |  | 10 |  | 10 |  | ns |
| 10 | $t_{n}(A)$ | Hold Time Address (After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 11 | $t_{s}(\mathrm{DI})$ | Setup Time Data Input (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 12 | $t_{h}(\mathrm{DI})$ | Hold Time Data Input (After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 13 | $\mathrm{t}_{5}\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right)$ | Setup Time Chip Select (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 14 | $t_{\text {f }}\left(\overline{C S_{1}}, \mathrm{CS}_{2}\right)$ | Hold Time Chip Select (After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 15 | $t_{\text {pw }}(\overline{W E})$ | Min Write Enable Pulse Width to Insure Write | 20 |  | 35 |  | 30 |  | 40 |  | ns |
| 16 | ${ }_{\text {tPHZ }}\left(\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}\right)$ | Delay from Chip Select to Inactive Output (Hi-Z) |  | 30 |  | 35 |  | 30 |  | 45 | ns |
| 17 | $t_{\text {PLZ }}\left(\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}\right)$ |  |  |  |  |  |  |  |  |  |  |
| 18 | $t_{\text {PHZ }}(\overline{W E})$ | Delay from Write Enable to Inactive Output ( Hi Z Z) |  | 30 |  | 40 |  | 35 |  | 45 | ns |
| 19 | tplz( $\overline{\text { WE }}$ ) |  |  |  |  |  |  |  |  |  |  |
| 20 | tPhz( $\overline{O E}$ ) | Delay from Output Enable to Inactive Output ( $\mathrm{Hi}-\mathrm{Z}$ ) |  | 30 |  | 35 |  | 30 |  | 45 | ns |
| 21 | tplz (OE) |  |  |  |  |  |  |  |  |  |  |

Notes: 1. For $A C$ and Functional Testing, $\mathrm{V}_{\mathrm{IH}}=3.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IL}}=0.0 \mathrm{~V}$.
2. $\operatorname{tpLH}^{(A)}$ and $\operatorname{tpHL}^{(A)}$ are tested with $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
3. For open-collector devices, all delays from Write Enable ( $\overline{W E}$ ) or selects ( $\mathrm{CS}_{1}, \mathrm{CS}_{2}, \overline{\mathrm{OE}}$ ) inputs to the Data Output $\left(\mathrm{O}_{0}-\mathrm{O}_{3}\right)$ (tpLZ $(\overline{W E}), t_{P L Z}\left(\overline{C_{1}}, C_{2}\right), t_{P L Z}(\overline{O E}), t_{P Z L}(\overline{W E}), t_{P Z L}\left(\overline{C_{1}^{1}}, \mathrm{CS}_{2}\right)$ and $\operatorname{tPZL}(\overline{O E})$ ) are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$; and with both the input and output timing referenced to 1.5 V .
4. For three-state output devices, $t_{P Z H}(\overline{W E}), t_{P Z H}\left(\overline{C S}_{1}, \mathrm{CS}_{2}\right)$ and $t_{P Z H}(\overline{\mathrm{OE}})$ are measured with $\mathrm{S}_{1}$ open, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both
 and with both the input and output timing referenced to 1.5 V . $\left.\mathrm{tPHZ}^{(\mathrm{WE}),} \mathrm{tPHZ}^{\left(\mathrm{CS}_{1},\right.}, \mathrm{CS}_{2}\right)$ and $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{OE}})$ are measured with $\mathrm{S}_{1}$ open and $C_{L} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input to the $\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}$ level on the output. tpLz( $\left.\overline{\mathrm{WE}}\right)$, $\mathrm{t}_{\mathrm{PLZ}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ and $\mathrm{tPLZ}^{(\mathrm{OE})}$ ) are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ level on the output.

[^1]SWITCHING WAVEFORMS


Write Mode (With $\overline{\mathrm{OE}}=$ LOW)


Read Mode
Switching delays form address input, output enable input and the chip select inputs to the data output. For the Am93422A/422 disabled output is OFF, represented by a single center line. For the Am93412A/412, a disabled output is HIGH.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{ISC}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | tplH $(\mathrm{A})$ | 9, 10, 11 | 12 | $t_{h}(\mathrm{DI})$ | 9, 10, 11 |
| 2 | $\mathrm{tPHL}^{(A)}$ | 9, 10, 11 | 13 | $\mathrm{t}_{\mathrm{s}}\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right)$ | 9, 10, 11 |
| 3 | ${ }_{\text {tPZH }}\left(\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}\right)$ | 9, 10, 11 | 14 | $\mathrm{th}_{\mathrm{h}}\left(\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}\right)$ | 9, 10, 11 |
| 4 | $\left.\mathrm{tPZL}^{(\overline{\mathrm{CS}}}{ }_{1}, \mathrm{CS}_{2}\right)$ | 9, 10, 11 | 15 | tPW ( $\overline{\mathrm{WE}}$ ) | 9, 10, 11 |
| 5 | $t_{\text {PZH }}(\overline{W E})$ | 9, 10, 11 | 16 | ${ }_{\text {tPHz }}\left(\overline{C S}_{1}, \mathrm{CS}_{2}\right)$ | 9, 10, 11 |
| 6 | tpzL ( $\overline{\text { WE }}$ ) | 9, 10, 11 | 17 | $\mathrm{tpLZ}^{\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right)}$ | 9, 10, 11 |
| 7 | tPZH $^{(\overline{O E})}$ | 9, 10, 11 | 18 | $\mathrm{tPHZ}^{(\overline{W E})}$ | 9, 10, 11 |
| 8 | tpzL ( $\overline{\mathrm{OE}})$ | 9, 10, 11 | 19 | tplz(WE) | 9, 10, 11 |
| 9 | $\mathrm{ts}^{(A)}$ | $9,10,11$ | 20 | $\mathrm{t}_{\mathrm{PHz}}(\overline{\mathrm{OE}})$ | 9, 10, 11 |
| 10 | $t_{n}(\mathrm{~A})$ | 9, 10, 11 | 21 | tPLZ $(\overline{O E})$ | $9,10,11$ |
| 11 | $\mathrm{t}_{\mathrm{s}}$ (DI) | 9, 10, 11 |  | . |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am93L415/Am93L425 

$1024 \times 1$ Bit TTL Bipolar IMOX $^{\text {TM }}$ RAM

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 1024-word $\times$ 1-bit RAMs
- 93L415A/425A has a 35 ns maximum access time, 65 mA Icc
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs (Am93L425 series) or with open-collector outputs (Am93L415 series)
- Plug-in replacement for Fairchild 93L415A/415 and 93L425A/425, and Intel 2115/2125 series


## GENERAL DESCRIPTION

The Am93L415 and Am93L425 are fully decoded $1024 \times 1$ RAMs built with Schottky diode clamped transistors in conjunction with internal ECL circuitry. They are ideal for use in high-speed control and buffer memory applications. Easy memory expansion is provided by an active LOW chip select input (टS) and either open-collector (93L415) or three-state (93L425) output. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.

An active LOW write line ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select ( $\overline{\mathrm{CS}}$ ) and write lines ( $\overline{\mathrm{WE}}$ ) are LOW, the information on the data input
( $\mathrm{D}_{\mathrm{I}} \mathrm{N}$ ) is written into the addressed memory word and the output circuitry preconditioned so that true data is present at the output when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (DOUT).

During the reading and writing operation or any time the chip select line is HIGH, the output of the memory goos to an inactive high-impedance state.

| Access Time | 35 ns | 40 ns | 45 ns | 55 ns | 60 ns |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Temperature <br> Range | C | M | C | M | C |
| Open-Collector | Am93L415SA | Am93L415SA | Am93L415A | Am93L415A | Am93L415 |
| Three-State | Am93L425SA | Am93L425SA | Am93L425A | Am93L425A | Am93L425 |

## CONNECTION DIAGRAMS

Top View


CD000910

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :--- | :--- |
| AM93L415SA |  |
| AM93L425SA |  |
| AM93L415A |  |
| AM93L425A | PCB, |
| AM93L415 |  |
| AM93L425 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. CPL Status


## Valid Combinations

| Valid Combinations |  |
| :--- | :--- |
| AM93L425SA | /DMC, |
| AM93L415SA | /FMC, |
| AM93425A | /LMC |
| AM93L415A |  |

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

OPERATING RANGES (Note 6)
Commercial (C) Devices
Temperature
$\qquad$
Supply Voltage ......... 0 to $+75^{\circ} \mathrm{C}$

$$
0
$$

Military (M) Devices
Temperature -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH (Note 2) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}^{\prime}=-5.2 \mathrm{~mA}$ | 2.4 | 3.4 |  | Volts |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min., } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $I_{O L}=16 \mathrm{~mA}$ |  | 0.33 | 0.45 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level (Note 3) | Guaranteed input logical HIGH voltage for all inputs |  | 2.1 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level (Note 3) | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| ILL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=0.40 \mathrm{~V}$ |  |  | -90 | -300 | $\mu \mathrm{A}$ |
| 1 H | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  |  | 1 | 40 | $\mu \mathrm{A}$ |
| $\begin{gathered} \text { ISC } \\ \text { (Note 2) } \end{gathered}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\text { Max., } \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V} \\ & \text { (Note 5) } \end{aligned}$ |  | -20 | -50 | -100 | mA |
| ICC | Power Supply Current | All inputs $=$ GND $V_{C C}=$ Max. | Commercial |  |  | 65 | mA |
|  |  |  | Military |  |  | 75 |  |
| VCl | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{l}_{\text {IN }}=-10 \mathrm{~mA}$ |  |  | -0.850 | -1.5 | Volts |
| ICEX | Output Leakage Current | $\begin{aligned} & \overline{C S}=V_{I H} \text { or } \overline{W E}=V_{I L} \\ & V_{\text {OUT }}=2.4 \mathrm{~V} \end{aligned}$ | Am93L.415 Series Only |  | 0 | 100 | $\mu \mathrm{A}$ |
|  |  |  | Am93L425 Series Only |  | 0 | 50 |  |
|  |  | $\begin{aligned} & \overline{C S}=V_{I H} \text { or } \overline{W E}=V_{I L} \\ & V_{O U T}=0.5 \mathrm{~V}, V_{C C}=\mathrm{Max} . \end{aligned}$ | Am93L425 Series Only | -50 | 0 |  |  |
| $\mathrm{ClN}_{1}$ | Input Pin Capacitance | See Note 4 |  |  | 8 |  | pF |
| COUT | Output Pin Capacitance | See Note 4 |  |  | 10 |  | pF |

Notes: 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
2. This applies only to devices with three-state output. (Am93L425 series)
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. Input and output capacitance measured on a sample basis using pulse technique.
5. Duration of the short circuit should not be more than one second.
6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_{A}=T_{C}=T_{J}$.
$\theta_{\mathrm{JA}} \approx 60^{\circ} \%_{\mathrm{w}}$ (with moving air) for Ceramic DIP.
$\theta_{\mathrm{JC}} \approx 10-17^{\circ} q_{\mathrm{w}}$ for Flatpack.
*See the last page of this spec for Group A Subgroup Testing information.


SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Am93L415SA-Am93L425SA |  |  |  | Am93L415A-Am93L425A |  |  |  | $\begin{aligned} & \text { Am93L415/ } \\ & \text { Am93L425 } \\ & \hline \end{aligned}$ |  | Unlts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  | COM'L |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $t_{\text {PLH }}(\mathrm{A})$ | Delay from Address to Output (Note 1) |  | 35 |  | 40 |  | 45 |  | 55 |  | 60 | ns |
| 2 | $\mathrm{tPHL}^{(A)}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | tpZH(CS) | Delay from Chip Select to Active Output (Notes 2 and 3) |  | 25 |  | 40 |  | 30 |  | 45 |  | 40 | ns |
| 4 | tPZ (CS) |  |  | 2 |  | 40 |  |  |  | 4 |  | 40 | ns |
| 5 | tPZH( $\overline{W E}$ ) | Delay from Write Enable to Active Output (Write Recovery) (Note 2 and 3) |  | 20 |  | 30 |  | 25 |  | 35 |  | 45 | ns |
| 6 | tpZL ( $\overline{\mathrm{WE}})$ |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 | $t_{s}(\mathrm{~A})$ | Setup Time Address (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 8 | $t_{\text {l }}(\mathrm{A})$ | Hold Time Address (After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 9 | $\mathrm{t}_{\mathbf{s}}(\mathrm{DI})$ | Setup Time Data Input (Prior to Initiation of Write) | 0 |  | 5 |  | 0 |  | 5 |  | 5 |  | ns |
| 10 | $t_{n}(\mathrm{DI})$ | Hold Time Data Input (After Termination of Write) | 5 |  | 5 | . | 5 |  | 5 |  | 5 |  | ns |
| 11 | $\mathrm{t}_{\mathbf{s}}(\overline{\mathrm{CS}})$ | Setup Time Chip Select (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 12 | $t_{\text {h }}(\overline{\mathrm{CS}})$ | Hold Time Chip Select (After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 13 | $t_{p w}(\overline{W E})$ | Write Enable Pulse Width to Insure Write | 25 |  | 30 |  | 30 |  | 45 |  | 45 |  | ns |
| 14 | tPHZ(CS) | Delay from Chip Select to Inactive Output ( $\mathrm{Hi}-\mathrm{Z}$ ) (Notes 2 and 3) |  | 30 |  | 35 |  | 35 |  | 40 |  | 40 | ns |
| 15 | tPLZ(CS) |  |  |  |  |  |  |  |  |  |  |  |  |
| 16 | $t_{\text {PHZ }}(\overline{W E})$ | Delay from Write Enable to Inactive Output (Hi-Z) (Notes 2 and 3) |  | 30 |  | 35 |  | 35 |  | 40 |  | 45 | ns |
| 17 | tplz( $\overline{\mathrm{WE}})$ |  |  |  |  |  |  |  |  |  |  |  |  |

Notes: 1. $\operatorname{tpLH}(A)$ and $\operatorname{tpHL}^{(A)}$ are tested with $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
2. For open-collector devices ( $93 L 415$ series), delays for $\overline{W E}$ and $\overline{C S}$ to either an active or inactive output are measured with $\mathrm{S}_{1}$ clused and $C_{L}=30 \mathrm{pF}$; both input and output timing referenced to 1.5 V .
3. For three-state output devices ( $93 L 425$ series), delays for tpzH and tpzL are measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{S}_{1}$ open and $\mathrm{S}_{1}$ closed, respectively. Both input and output timing are referenced to 1.5 V . Delays for tpHZ with $\mathrm{S}_{1}$ open and tPLZ with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}} \leqslant$ 5 pF are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ level on the output, respectively.
*See the last page of this spec for Group A Subgroup Testing information.



WF001742
Read Mode
Switching delays from address and chip select inputs to the data output. For the Am93L425 series, a disabled output is OFF, represented by a single center line. For the Am93L415 series, a disabled output is HIGH.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| IIL | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{tpLH}^{(A)}$ | 9, 10, 11 | 10 | $t_{h}$ (DI) | 9, 10, 11 |
| 2 | $\mathrm{t}_{\mathrm{PHL}}(\mathrm{A})$ | $9,10,11$ | 11 | $\mathrm{t}_{\mathrm{s}}(\overline{\mathrm{CS}})$ | 9, 10, 11 |
| 3 | $t_{\text {PZH }}(\overline{\mathrm{CS}})$ | 9, 10, 11 | 12 | $t_{n}(\overline{C S})$ | 9, 10, 11 |
| 4 | tPZL ( $\overline{\mathrm{CS}}$ ) | 9, 10, 11 | 13 | $\mathrm{t}_{\mathrm{pw}}(\overline{\mathrm{WE}})$ | 9, 10, 11 |
| 5 | $t_{\text {PZH }}(\overline{W E})$ | 9, 10, 11 | 14 | $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{CS}})$ | 9, 10, 11 |
| 6 | $\mathrm{t}_{\text {PZL }}(\overline{\mathrm{WE}})$ | 9, 10, 11 | 15 | $t_{P L Z}(\overline{C S})$ | 9, 10, 11 |
| 7 | $t_{s}(\mathrm{~A})$ | 9, 10, 11 | 16 | tplz( $\overline{\mathrm{WE}})$ | $9,10,11$ |
| 8 | $\mathrm{th}_{n}(\mathrm{~A})$ | 9, 10, 11 | 17 | $\mathrm{t}_{\text {PHZ }}(\overline{\mathrm{WE}})$ | $9,10,11$ |
| 9 | $\mathrm{t}_{\text {s }}$ (DI) | $9,10,11$ |  |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am93415/Am93425 

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 1024-word x 1-bit RAMs
- Ultra-high speed (SA) version: Address Access time 20 ns
High Speed (A) version: Address Access time 30 ns
Standard version:
Address Access time 45 ns
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs (Am93425 series) or with open-collector outputs (Am93415 series)
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Plug in replacement for Fairchild 93415A/415 and 93425A/425, and Intel 2115/2125 series
- IcC decreases as temperature increases


## GENERAL DESCRIPTION

The Am93415 and Am93425 are fully decoded $1024 \times 1$ RAMs built with Schottky diode clamped transistors in conjunction with internal ECL circuitry. They are ideal for use in high-speed control and buffer memory applications. Easy memory expansion is provided by an active LOW chip select input (CS) and either open-collector or three-state outputs. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.

An active LOW write line ( $\overline{W E}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW, the information on the data input ( $\mathrm{D}_{\mathrm{IN}}$ ) is

written into the addressed memory word and the output circuitry preconditioned so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (DOUT).

During the writing operation or any time the chip select line is HIGH, the output of the memory goes to an inactive highimpedance state.

## PRODUCT SELECTOR GUIDE

| Access Time | 20 ns | 30 ns |  | 40 ns | 45 ns |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Temperature <br> Range | C | C | M | M | C |
| Open-Collector | Am93415SA | Am93415A | Am93415SA | Am93415A | Am93415A |
| Three-State | Am93425SA | Am93425A | Am93425SA | Am93425A | Am93425 |


| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| CS | WE | DIN | DOUT | Mode |
| H | X | X | "Hi-Z | Not Selected |
| L | L | L | "Hi-Z | Write "O" |
| L | L | H | "Hi-Z | Write "1" |
| L | H | $X$ | Selected <br> Data | Read |


| H $=$ HiGH |
| :--- |
| "Hi-Z implies outputs are disabled or off. |
| This condition is defined as a high-impedance state |
| for the Am93425 series and as an output high level |
| for the Am93415 series. |

## CONNECTION DIAGRAMS <br> Top View



Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :--- | :--- |
| AM93415SA |  |
| AM93425SA |  |
| AM93415A | PC, PCB, |
| AM93425A |  |
| AM93415 |  |
| AM93425 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific 'valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. CPL Status


## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$
Ambient Temperature with
Power Applied................................... -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage .................................. 0.5 V to +7.0 V
DC Voltage Applied to Outputs......-0.5 V to $+\mathrm{V}_{\text {cc }}$ Max.
DC Input Voltage
. 5 V to +5.5 V
DC Input Current............................ -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 6)


Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ (Note 2) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min} ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}=-10.3 \mathrm{~mA}$ |  | COM'L | 2.4 | 3.4 |  | Volts |
|  |  |  | $1 \mathrm{OH}=-5.2 \mathrm{~mA}$ |  | MIL |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | $\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.33 | 0.45 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level (Note 3) | Guaranteed input logical HIGH voltage for all inputs |  |  |  | 2.1 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level (Note 3) | Guaranteed input logical LOW voltage for all inputs |  |  |  |  |  | 0.8 | Volts |
| 1 LL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=0.40 \mathrm{~V}$ |  |  |  |  | -90 | -400 | $\mu \mathrm{A}$ |
| ${ }_{1 / \mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  |  |  |  | 1 | 40 | $\mu \mathrm{A}$ |
| Isc (Note 2) | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\text { Max., } \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V} \\ & \text { (Note 5) } \end{aligned}$ |  |  |  | -20 | -50 | -100 | mA |
| Icc | Power Supply Current | $\begin{aligned} & \text { All inputs }=\text { GND } \\ & V_{C C}=\text { Max. } \end{aligned}$ | SA Device |  |  |  |  | 150 | mA |
|  |  |  | A and STD Devices |  |  |  |  | 125 |  |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage | $V_{C C}=$ Min., $\mathrm{l}_{1} \mathrm{~N}=-10 \mathrm{~mA}$ |  |  |  |  | -0.850 | -1.5 | Volts |
| Icex | Output Leakage Current | $\begin{aligned} & V_{\text {CS }}=V_{I H} \text { or } V_{\overline{W E}}=V_{I L} \\ & V_{\text {OUT }}=2.4 \mathrm{~V} \end{aligned}$ |  | Am93 | Series Only |  | 0 | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | Am93 | Series Only |  | 0 | 50 |  |
|  |  | $\begin{aligned} & V_{C S}=V_{I H} \text { or } V_{W E}=V_{\text {IL }} \\ & V_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ |  | Am93 | Series Only | -50 | 0 |  |  |
| $\mathrm{CiN}^{\text {I }}$ | Input Pin Capacitance | See Note 4 |  |  |  |  | 8 |  | pF |
| COUT | Output Pin Capacitance | See Note 4 |  |  |  |  | 10 |  | pF |

Notes: 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
2. This applies only to devices with three-state output. (Am93L425 series)
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. Input and output capacitance measured on a sample basis using pulse technique.
5. Duration of the short circuit test should not be more than one second.
6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_{A}=T_{C}=T_{J}$.
$\theta_{\mathrm{JA}} \approx 60^{\circ} \% \mathrm{w}$ (with moving air) for CeramicDIP.
$\theta_{J C} \approx 10-17^{\circ} \%$ for Flatpack.
*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING TEST
CIRCUIT


SWITCHING TEST
WAVEFORM


KEY TO SWITCHING
WAVEFORMS


KS000010

See notes 1, 2 and 3 of Switching Characteristics.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Am93415SA/25SA |  |  |  | Am93415A/25A |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C devices |  | M devices |  | C devices |  | $M$ devices |  |  |
|  |  |  | Min. | Max. | MIn. | Max. | Mln. | Max. | Min. | Max. |  |
| 1 | $t_{\text {PLL }}(\mathrm{A})$ | Delay from Address to Output |  | 20 |  | 30 |  | 30 |  | 40 | ns |
| 2 | $\mathrm{tPHL}^{\text {(A) }}$ |  |  |  |  |  |  |  |  |  |  |
| 3 | tPZHCS | Delay from Chip Select to Active Output and Correct Data |  | 15 |  | 25 |  | 20 |  | 30 | ns |
| 4 | tpzLCS |  |  |  |  |  |  |  |  |  |  |
| 5 | tpZH( $\overline{W E}$ ) | Delay from Write Enable to Active Output and Correct Data (Write Recovery) |  | 15 |  | 25 |  | 25 |  | 35 | ns |
| 6 | tPZL( $\overline{\text { WE }}$ ) |  |  |  |  |  |  |  |  |  |  |
| 7 | $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ | Setup Time Address (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 8 | $t^{\prime}(\mathrm{A})$ | Hold Time Address (After Termination of Write) | 0 |  | 5 |  | 5 |  | 5 |  | ns |
| 9 | $t_{s}(\mathrm{DI})$ | Setup Time Data Input (Prior to Initiation of Write) | 0 |  | 5 |  | 5 |  | 5 |  | ns |
| 10 | $t_{h}(\mathrm{DI})$ | Hold Time Data Input (After Termination of Write) | 0 |  | 5 |  | 5 |  | 5 |  | ns |
| 11 | $\mathrm{t}_{\mathrm{s}}(\overline{\mathrm{CS}})$ | Setup Time Chip Select (Prior to Initiation of Write) | 5 | . | 5 |  | 5 |  | 5 |  | ns |
| 12 | $t_{n}(\overline{C S})$ | Hold Time Chip Select (After Termination of Write) | 0 |  | 5 |  | 5 |  | 5 |  | ns |
| 13 | ${ }_{\text {tow }}(\overline{\text { WE }}$ ) | Min. Write Enable Pulse Width to Insure Write | 15 |  | 25 |  | 20 |  | 30 |  | nS |
| 14 | $t_{\text {PHZ }}(\overline{\mathrm{CS}})$ | Delay from Chip Select to Inactive Output (Hi-Z) |  | 20 |  | 30 |  | 20 |  | 30 | ns |
| 15 | $t_{\text {PLZ }}(\overline{\mathrm{CS}}$ ) |  |  |  |  |  |  |  |  |  |  |
| 16 | tPHZ( $\overline{\mathrm{WE}})$ | Delay from Write Enable to Inactive Output (Hi-Z) |  | 15 |  | 25 |  | 20 |  | 30 | ns |
| 17 | tplz(\%E) |  |  |  |  |  |  |  |  |  |  |

*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | $\frac{\text { Am93415/25 }}{\text { C devices }}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Mln. | Max. |  |
| 1 | ${ }^{\text {PPLH }}$ ( $A$ ) | Delay from Address to Output (Address Access Time) |  | 45 | ns |
| 2 | $t_{\text {PHL }}(\mathrm{A})$ |  |  | 45 | ns |
| 3 | $\mathrm{tpzH}^{\text {(CS) }}$ ) | Delay from Chip Select to Active Output and Correct Data |  | 35 | ns |
| 4 | tpzL( $\overline{C S}$ ) |  |  | 3 | ns |
| 5 | $\mathrm{tPZH}^{(\overline{W E})}$ | Delay from Write Enable to Active Output and Correct Data (Write Recovery) |  | 40 | ns |
| 6 | tpzL( $\overline{W E}$ ) |  |  |  |  |
| 7 | $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ | Setup Time Address (Prior to Initiation of Write) | 10 |  | ns |
| 8 | $t_{h}(\mathrm{~A})$ | Hold Time Address (After Termination of Write) | 5 |  | ns |
| 9 | $t_{s}(\mathrm{DI})$ | Setup Time Data Input (Prior to Initiation of Write) | 5 |  | ns |
| 10 | $\mathrm{th}^{(\mathrm{DI}}$ ) | Hold Time Data Input (After Termination of Write) | 5 |  | ns |
| 11 | $\mathrm{t}_{\mathrm{s}}(\overline{\mathrm{CS}})$ | Setup Time Chip Select (Prior to Initiation of Write) | 5 |  | ns |
| 12 | $t_{n}(\overline{\mathrm{CS}})$ | Hold Time Chip Select (After Termination of Write) | 5 |  | ns |
| 13 | $t_{\text {pw }}(\overline{W E})$ | Min. Write Enable Pulse Width to Insure Write | 30 |  | ns |
| 14 | $\mathrm{tpHz}^{(\overline{\mathrm{CS}})}$ | Delay from Chip Select to Inactive Output ( Hi Z ) |  | 35 | ns |
| 15 | $t_{\text {PLZ }}(\overline{\mathrm{CS}})$ |  |  | 35 | ns |
| 16 | $\mathrm{tPHZ}^{(\overline{W E})}$ | Delay from Write Enable to Inactive Output ( $\mathrm{Hi}-\mathrm{Z}$ ) |  | 35 |  |
| 17 | tplz( $\overline{\mathrm{WE}})$ |  |  |  |  |

Notes: 1. $\operatorname{tpLH}(A)$ and $\operatorname{tpHL}(A)$ are tested with $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
2. For open-collector devices (Am93415 series), all delays from Write Enable ( $\overline{\mathrm{WE}}$ ) or Chip Select ( $\overline{\mathrm{CE}}$ ) inputs to the Data Output (DOUT), tPLZ( $\overline{\mathrm{WE}}), \operatorname{tPLZ}^{(\overline{C S})}$ ) $\operatorname{tPZL}^{(\mathrm{WE})}$ and $\operatorname{tPZL}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$; and with both the input and output timing referenced to 1.5 V .
3. For three-state output devices (Am93425 series), tpZH $(\overline{\mathrm{WE}})$ and $\mathrm{tPZH}^{(\overline{C S})}$ are measured with $\mathrm{S}_{1}$ open, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V . tpzL (WE) and tpzL (CS) are measured with $\mathrm{S}_{1}$ closed, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and with both the input and output timing referenced to 1.5 V . $\mathrm{t}_{\mathrm{HZ}}(\mathrm{WE})$ and $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ open and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input to the $\mathrm{VOH}-500 \mathrm{mV}$ level on the output. tplz $(\overline{\mathrm{WE}})$ and $\operatorname{tPLZ}(\overline{\mathrm{CS}})$ are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}} \leqslant 5 \mathrm{pF}$ and are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ level on the output.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



Switching delays from address and chip select inputs to the data output. For the Am93425SA/A/425, disabled output is OFF, represented by a single center line. For the Am93415SA/A/415, a disabled output is HIGH.

Read Mode

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{H}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{CL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{tPLH}^{(A)}$ | 9, 10, 11 | 10 | $t_{\text {h }}$ (DI) | 9, 10, 11 |
| 2 | $\mathrm{t}_{\text {PHL }}(\mathrm{A})$ | $9,10,11$ | 11 | $\mathrm{t}_{\text {s }}(\overline{C S}$ ) | 9, 10, 11 |
| 3 | $\mathrm{tpzH}^{(\overline{C S})}$ | 9, 10, 11 | 12 | $t_{\text {h }}(\overline{\mathrm{CS}})$ | 9, 10, 11 |
| 4 | $t_{\text {PZL }}(\overline{\mathrm{CS}}$ ) | 9, 10, 11 | 13 | $\mathrm{t}_{\mathrm{pw}}(\overline{\mathrm{WE}})$ | 9, 10, 11 |
| 5 | $\left.\mathrm{tPZH}^{(\bar{W} E}\right)$ | 9, 10, 11 | 14 | $\mathrm{tpHz}^{\text {(CS }}$ ) | 9, 10, 11 |
| 6 | $\mathrm{tpzL}^{(\overline{W E})}$ | 9, 10, 11 | 15 | tplz( ${ }^{\text {CS }}$ ) | 9, 10, 11 |
| 7 | $\mathrm{t}_{\mathrm{s}}(\mathrm{A})$ | 9, 10, 11 | 16 | tplz( $\bar{W} E)$ | 9, 10, 11 |
| 8 | $t_{h}(\mathrm{~A})$ | 9, 10, 11 | 17 | $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{WE}})$ | 9, 10, 11 |
| 9 | $\mathrm{t}_{\mathrm{s}}$ (DI) | 9, 10, 11 |  |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am93L469

$512 \times 9$ TTL Low-Power Tag Buffer

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- 45-ns address to comparator output (MATCH)
- Replaces six or more integrated circuits with a single device
- On-chip parity generator and checker


## GENERAL DESCRIPTION

The Am93L469 Low-Power Tag Buffer combines a $512 \times 9$ memory with a comparator. An internal parity generator and parity checker guarantee that no misoperation occurs.

The device has three operational modes: Compare, Write, and Reset. In Compare mode, data is compared to the contents of an address location. Write mode is used to store data. Reset mode is used to clear a single 'valid bit' stream.

The Tag Buffer is designed to be used in a cache memory system for the translation of virtual addresses to physical addresses. The device can also be used in the directory and data cache. It offers state-of-the-art technology performance, while combining the functions of six or more integrated circuits into a single device.

BLOCK DIAGRAM


$V_{C C}=$ Positive Power Supply GND = Ground

## PIN DESCRIPTION

$\mathbf{A}_{0}-\mathbf{A}_{\mathbf{8}} \quad$ Address (Inputs) Identifies memory locations.
$D_{0}-D_{7} \quad$ Data (Inputs) During Compare cycle, eight bits of data are compared with address location given by $A_{0}-A_{8}$ for equality. The result is indicated on the Comparator output pin, MATCH. When $\bar{W}$ is LOW, data is written into the address location given by $\mathrm{A}_{\mathrm{O}}-\mathrm{A}_{8}$.
$\overline{\text { R }} \overline{\text { Reset }}$ (Input, Active LOW) Resets $D_{3}$ to zero (all 512 locations).
$\overline{\mathbf{S}} \overline{\text { Chip }} \overline{\text { Select }}$ (Input, Active LOW)
When $\overline{\mathbf{S}}$ is LOW, the device is activated. A HIGH on this
input will disable the chip and force $\overline{\mathrm{PE}}$ and MATCH outputs HIGH, allowing easy vertical expansion.
$\bar{W} \quad \overline{\text { Write }}$ Enable (Input, Active LOW)
Must be LOW to write Data ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) into location given by $A_{0}-A_{8}$. MATCH is output HIGH during Write cycle.
MATCH Comparator Match (Output, Active HIGH)
HIGH when Data ( $D_{0}-D_{7}$ ) equals content of memory location specified by $A_{0}-A_{8}$. LOW when mismatch occurs.
$\overline{\text { PE Parity Error (Input/Output, Actlve LOW) }}$
LOW when the nine bits of internal data do not constitute even parity. If held LOW during Write Cycle, odd parity will be generated, forcing a parity error for that address upon input.

## FUNCTIONAL DESCRIPTION

The Am93L469 Low-Power Tag Buffer has three modes of operation: Compare, Write, and Reset. These modes are described as follows.

## Compare Mode

The eight bits of Data inputs are compared with the content of a given memory location for equality. The nine address inputs define each memory location. In this mode, $\bar{W}$ and $\bar{R}$ inputs are HIGH, and $\overline{\mathrm{S}}$ is LOW. If the eight bits of Data inputs are exactly the same as the eight bits of data in the given memory location, the MATCH output will be HIGH. If not, the MATCH output will be LOW. The parity bit is not compared.

## Write Mode

The eight bits of data inputs and the one bit of parity are written into the RAM array when both $\bar{S}$ and $\bar{W}$ are LOW, and $\overline{\mathrm{R}}$ is HIGH. The MATCH output is forced HIGH (the MATCH output is associated with the output enable of the data cache). Holding the Parity Error ( $\overline{\mathrm{PE}}$ ) LOW forces a Parity Error to be output during the later compare cycles.

## Reset Mode

When $\overline{\mathrm{R}}=$ LOW, $\overline{\mathrm{S}}=$ LOW, and $\bar{W}=$ HIGH, a dedicated section of the entire array, $D_{3}$, is reset to LOW. The $\overline{\mathrm{PE}}$ output is forced LOW during reset. The MATCH output is forced HIGH. All $512 \mathrm{D}_{3}$ data bits are reset to a low state. The other seven bits in each address location may change to an undetermined state (HIGH or LOW).

TABLE 1. FUNCTION TABLE

| INPUTS |  |  | INPUT/OUTPUT | OUTPUT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{S}}$ | $\bar{W}$ | $\overline{\mathbf{R}}$ | $\overline{\mathrm{PE}}$ (Note 1) | MATCH (Note 2) |  |
| H | X | X | Input Output Disabled | H (Forced) | Chip Disabled |
| L | H | H | Output <br> $H=$ No Parity Error <br> L = Parity Error | $\begin{aligned} & \mathrm{H}=\mathrm{MATCH} \\ & \mathrm{~L}=\mathrm{MISS} \end{aligned}$ | Compare |
| L | H | L | Output L | H (Forced) | Reset |
| L | L | H | $\begin{aligned} & \text { Input } \\ & \begin{array}{l} H=\text { Even Parity } \\ L=\text { Odd Parity } \end{array} \end{aligned}$ | H (Forced) | Write |
| L | L | L | Input Output Disabled | H (Forced) | Illegal |

Note: 1. $\overline{\mathrm{PE}}$ is an open-collector output, requiring an external Pull-up Resistor.
2. Match is an open-collector output, requiring an external Pull-up Resistor.

Key: $H=H$ IGH
$\mathrm{L}=\mathrm{LOW}$
$\mathrm{X}=$ Don't Care
TABLE 2. COMPARE CYCLE OUTPUT DESCRIPTION

| MATCH | $\overline{\text { PE }}$ | DESCRIPTION |
| :---: | :---: | :--- |
| L | L | Parity Error or After Reset |
| L | H | Not Equal |
| H | L | Undefined Error |
| H | H | Equal |

## ABSOLUTE MAXIMUM RATINGS



Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) ............................... 0 to $+70^{\circ} \mathrm{C}$ Supply Voltage (VCC) ...................... +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ (MATCH) | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=18 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OL}}(\overline{\mathrm{PE}})$ | Output LOW Voltage | $\mathrm{lOL}=12 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  | V |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=-10 \mathrm{~mA}$ - |  | -1.5 | V |
| IIL | Input LOW Current | $\mathrm{V}_{1 \mathrm{~N}}=0$ to 5.5 V |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ |  | 40 | $\mu \mathrm{A}$ |
| ICC | Supply Current |  |  | 80 | mA |

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)

| No. | Parameter Symbol | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Compare Mode |  |  |  |  |  |
| 1 | tavmV | Address to MATCH |  | 45.0 | ns |
| 2 | tovmv | Data to MATCH |  | 25.0 | ns |
| 3 | tavpl | Address to $\overline{\mathrm{PE}}$ |  | 55.0 | ns |
| 4 | tsLMV | $\overline{\mathrm{S}}$ to MATCH |  | 25.0 | ns |
| 5 | ISLPV | $\overline{\mathrm{S}}$ to $\overline{\text { PE }}$ |  | 25.0 | ns |
| 6 | ${ }^{\text {SHMMH }}$ | $\overline{\mathrm{S}}$ to MATCH Recovery |  | 25.0 | ns |
| 7 | $\mathrm{t}_{\text {SHPH }}$ | $\overline{\mathrm{S}}$ to $\overline{\text { PE }}$ Recovery |  | 25.0 | ns |
| Write Mode |  |  |  |  |  |
| 8 | twLWH | Write Pulse Width | 45.0 |  | ns |
| 9 | $t_{\text {AVWL }}$ | Address Setup | 5.0 |  | ns |
| 10 | $t_{\text {whax }}$ | Address to W Hold | 5.0 |  | ns |
| 11 | tovwh | Data to $\overline{\mathrm{W}}$ Setup | 40.0 |  | ns |
| 12 | twHDX | Data to $\overline{\mathrm{W}}$ Hold | 5.0 | . | ns |
| 13 | tSLWH | $\overline{\mathrm{S}}$ to Setup | 40.0 |  | ns |
| 14 | twhSH | $\overline{\mathrm{S}}$ to Select Hold | 5.0 |  | ns |
| 15 | tWLMH. | $\overline{\mathrm{W}}$ to MATCH |  | 20.0 | ns |
| 16 | tWHMV | Write Recovery (MATCH) |  | 45.0 | ns |
| 17 | tWLPH | $\bar{W}$ to $\overline{\text { FE }}$ |  | 20.0 | ns |
| 18 | twHPV | Write Recovery ( $\overline{\mathrm{PE}}$ ) |  | 45.0 | ns |
| 19 | tpuwh |  |  | 40.0 | ns |
| 20 | ${ }^{\text {W WHPH }}$ | $\overline{\text { PE }}$ Input to $\bar{W}$ Hold |  | 5.0 | ns |
| Reset Mode |  |  |  |  |  |
| 21 | $t_{\text {RLRH }}$ | $\overline{\text { A Pulse Width }}$ | 60.0 |  | ns |
| 22 | tsLaL | $\overline{\mathrm{S}}$ to $\overline{\mathrm{R}}$ Setup | 5.0 |  | ns |
| 23 | ${ }_{\text {trash }}$ | $\overline{\mathrm{S}}$ to $\overline{\mathrm{R}}$ Hold | 5.0 |  | ns |
| 24 | tWHRL | $\overline{\mathrm{W}}$ to $\overline{\mathrm{R}}$ Setup | 5.0 |  | ns |
| 25 | $t_{\text {RHWL }}$ | $\overline{\mathrm{W}}$ to $\overline{\mathrm{F}}$ Hold | 5.0 |  | ns |
| 26 | $t_{\text {RLM }}$ | $\overline{\mathrm{R}}$ to MATCH HIGH |  | 15.0 | ns |
| 27 | $t_{\text {RHM }}$ | $\overline{\bar{R}}$ to MATCH Recovery |  | 40.0 | ns |

Notes: 1. All Switching Characteristics are measured at $50 \%$ of input to valid output. Both input and output timings are referenced to 1.5 V .

## SWITCHING WAVEFORMS (Cont'd)



## SWITCHING WAVEFORMS



Reset Mode

## Am93469

$512 \times 9$ TTL Tag Buffer

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast address to comparator output (MATCH)
- Replaces six or more integrated circuits with a single device
- On-chip parity generator and checker
- Easy horizontal and vertical expansion
- Fully TTI compatible
- Integrated reset feature
- 24-pin Ceramic DIP ( 300 Mil ) and Flatpack packages


## GENERAL DESCRIPTION

The Am93469 Tag Buffer combines a $512 \times 9$ memory with a comparator. An internal parity generator and parity checker guarantee that no misoperation occurs.

The device has three operational modes: Compare, Write, and Reset. In Compare mode, data is compared to the contents of an address location. Write mode is used to store data. Reset mode is used to clear a single 'valid bit' stream.

The Tag Buffer is designed to be used in a cache memory system for the translation of virtual addresses to physical addresses. The device can also be used in the directory and data cache. It offers state-of-the-art technology performance, while combining the functions of six or more integrated circuits into a single device.

## BLOCK DIAGRAM




LOGIC SYMBOL


LS002201
$V_{C C}=$ Positive Power Supply
GND $=$ Ground

## PIN DESCRIPTION

$\mathbf{A}_{0}-A_{8}$ Address (Inputs)
Identifies memory locations.
$\mathrm{D}_{\mathbf{0}}-\mathrm{D}_{7} \quad$ Data (Inputs)
During Compare cycle, eight bits of data are compared with address location given by $A_{0}-A_{8}$ for equality. The result is indicated on the Comparator output pin, MATCH. When $\bar{W}$ is LOW, data is written into the address location given by $\mathrm{A}_{0}-\mathrm{A}_{8}$.
$\overline{\mathbf{R}} \overline{\text { Reset }}$ (Input, Active LOW)
Resets $\mathrm{D}_{3}$ to zero (all 512 locations).
$\overline{\mathbf{S}} \overline{\text { Chip }}$ Select (Input, Active LOW)
When $\overline{\mathbf{S}}$ is LOW, the device is activated. A HIGH on this
input will disable the chip and force $\overline{\text { PE }}$ and MATCH outputs HIGH, allowing easy vertical expansion.
$\bar{W} \quad \overline{\text { Write }} \overline{\text { Enable }}$ (Input, Active LOW)
Must be LOW to write Data ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) into location given by $A_{0}-A_{8}$. MATCH is output HIGH during Write cycle.
MATCH Comparator Match (Output, Active HIGH)
HIGH when Data ( $D_{0}-D_{7}$ ) equals content of memory location specified by $\mathrm{A}_{0}-\mathrm{A}_{8}$. LOW when mismatch occurs.
$\overline{\text { PE }} \overline{\text { Parity Error }}$ (Input/Output, Active LOW)
LOW when the nine bits of internal data do not constitute even parity. If held LOW during Write Cycle, odd parity will be generated, forcing a parity error for that address upon output.

## FUNCTIONAL DESCRIPTION

The Am93469 Tag Buffer has three modes of operation: Compare, Write, and Reset. These modes are described as follows.

## Compare Mode

The eight bits of Data inputs are compared with the content of a given memory location for equality. The nine address inputs define each memory location. In this mode, $\bar{W}$ and $\overline{\mathrm{R}}$ inputs are HIGH, and $\overline{\mathrm{S}}$ is LOW. If the eight bits of Data inputs are exactly the same as the eight bits of data in the given memory location, the MATCH output will be HIGH. If not, the MATCH output will be LOW. The parity bit is not compared.

## Write Mode

The eight bits of data inputs and the one bit of parity are written into the RAM array when both $\bar{S}$ and $\bar{W}$ are LOW, and $\bar{R}$ is HIGH. The MATCH output is forced HIGH (the MATCH output is associated with the output enable of the data cache). Holding the Parity Error ( $\overline{\mathrm{PE}}$ ) LOW forces a Parity Error to be output during the later compare cycles.

## Reset Mode

When $\overline{\mathrm{R}}=$ LOW, $\overline{\mathrm{S}}=$ LOW, and $\bar{W}=$ HIGH, a dedicated section of the entire array, $D_{3}$, is reset to LOW. The $\overline{P E}$ output is forced LOW during reset. The MATCH output is forced HIGH. All $512 \mathrm{D}_{3}$ data bits are reset to a low state. The other seven bits in each address location may change to an undetermined state (HIGH or LOW).

## TABLE 1. FUNCTION TABLE

| INPUTS |  |  | INPUT/OUTPUT | OUTPUT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{S}}$ | $\bar{W}$ | $\overline{\mathrm{R}}$ | $\overline{\text { PE }}$ (Note 1) | MATCH (Note 2) |  |
| H | X | X | Input Output Disabled | H (Forced) | Chip Disabled |
| L | H | H | Output <br> H = No Parity Error <br> L = Parity Error | $\begin{aligned} & H=\text { MATCH } \\ & L=\text { MISS } \end{aligned}$ | Compare |
| L | H | L | Output <br> L | H (Forced) | Reset |
| L | L | H | Input <br> $\mathrm{H}=$ Even Parity <br> L = Odd Parity | H (Forced) | Write |
| L | L | L | Input Output Disabled | H (Forced) | Illegal |

Notes: 1. $\overline{\mathrm{PE}}$ is an open-collector output, requiring an external Pull-up Resistor.
2. MATCH is an open-collector output, requiring an external Pull-up Resistor.

Key: $\mathrm{H}=\mathrm{HIGH}$
$L=L O W$
X = Don't Care
TABLE 2. COMPARE CYCLE OUTPUT DESCRIPTION

| MATCH | $\overline{\text { PE }}$ | DESCRIPTION |
| :---: | :---: | :--- |
| L | L | Parity Error or After Reset |
| L | H | Not Equal |
| H | L | Undefined Error |
| H | H | Equal |

## ABSOLUTE MAXIMUM RATINGS

## OPERATING RANGES

Storage Temperature ........................ -65 to $+150^{\circ} \mathrm{C}$ Ambient Temperature with

Power Applied ............................ -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage .............................. - 0.5 to +7.0 V
DC Voltage Applied to Outputs ......... -0.5 to $V_{C C}$ Max.
DC Input Voltage .............................. 0.5 to +5.5 V
DC Input Current ............................ - 30 to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage (VCC) ...................... +4.5 to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter <br> Symbol | Parameter <br> Description | Test <br> Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}(\mathrm{MATCH})$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=36 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{~V}_{\mathrm{OL}}(\overline{\mathrm{PE}})$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{CL}}$ | Input Clamp Voltage |  |  | -1.5 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | $\mathrm{I}_{\mathrm{IN}}=-10 \mathrm{~mA}$ |  |  |  |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ |  | -220 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  |  | 40 | $\mu \mathrm{~A}$ |

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)

| No. | Parameter <br> Symbol | Parameter <br> Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |

## Compare Mode

| 1 | $t_{\text {aVmV }}$ | Address to MATCH | 20.0 | ns |
| :---: | :---: | :---: | :---: | :---: |
| 2 | tovmv | Data to MATCH | 10.0 | ns |
| 3 | tavpl | Address to PE | 25.0 | ns |
| 4 | tslmv | $\overline{\mathrm{S}}$ to MATCH | 10.0 | ns |
| 5 | ISLPV | $\overline{\mathrm{S}}$ to $\overline{\text { PE }}$ | 10.0 | ns |
| 6 | ${ }_{\text {SHMH }}$ | $\overline{\mathrm{S}}$ to MATCH Recovery | 10.0 | ns |
| 7 | ISHPH | $\overline{\mathrm{S}}$ to $\overline{\mathrm{PE}}$ Recovery | 10.0 | ns |


| Write Mode |  |
| :---: | :---: |
| 8 |  |


| 8 | twlwh | Write Pulse Width | 20.0 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | $t_{\text {AVWL }}$ | Address Setup | 0.0 |  | ns |
| 10 | twhax | Address to $\overline{\mathrm{W}}$ Hold | 0.0 |  | ns |
| 11 | tovwh | Data to $\overline{\mathbf{W}}$ Setup | 20.0 |  | ns |
| 12 | twhox | Data to $\bar{W}$ Hold | 0.0 |  | ns |
| 13 | tsLWH | $\overline{\mathrm{S}}$ to Setup | 20.0 |  | ns |
| 14 | twhsh | $\overline{\mathrm{S}}$ to Select Hold | 0.0 |  | ns |
| 15 | IWLMH | $\bar{W}$ to MATCH |  | 10.0 | ns |
| 16 | IWHMV | Write Recovery (MATCH) |  | 20.0 | ns |
| 17 | IWLPH | $\bar{W}$ to $\overline{\text { PE }}$ |  | 10.0 | ns |
| 18 | IWHPV | Write Recovery ( $\overline{\mathrm{PE}}$ ) |  | 20.0 | ns |
| 19 | tPVWH | $\overline{\text { PE }}$ Input to $\overline{\mathrm{W}}$ Setup |  | 20.0 | ns |
| 20 | IWHPH | $\overline{\text { PE }}$ Input to $\overline{\mathrm{W}}$ Hold |  | 0.0 | ns |

Reset Mode

| 21 | $\mathrm{t}_{\text {RLRH }}$ | $\overline{\mathrm{R}}$ Pulse Width | 40.0 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 22 | $t_{\text {SLRL }}$ | $\overline{\mathbf{S}}$ to $\overline{\mathbf{R}}$ Setup | 0.0 |  | ns |
| 23 | $\mathrm{t}_{\text {RHSH }}$ | $\overline{\mathbf{S}}$ to $\overline{\mathbf{R}}$ Hold | 0.0 |  | ns |
| 24 | tWHRL | $\bar{W}$ to $\overline{\mathrm{R}}$ Setup | 0.0 |  | ns |
| 25 | $t_{\text {RHWL }}$ | $\bar{W}$ to $\overline{\bar{R}}$ Hold | 0.0 |  | ns |
| 26 | $t_{\text {RLMH }}$ | $\overline{\mathbf{R}}$ to MATCH HIGH |  | 10.0 | ns |
| 27 | $\mathbf{t}_{\text {RHMX }}$ | $\overline{\mathbf{R}}$ to MATCH Recovery |  | 20.0 | ns |

Notes: 1. All Switching Characteristics are measured at $50 \%$ of input to valid output. Both input and output timings are referenced to 1.5 V .

## SWITCHING WAVEFORMS (Cont'd)



WF021890
Compare Mode


WF021011
Write Mode


WF021021

Reset Mode

BIPOLAR PROGRAMMABLE
READ ONLY MEMORY (PROM)

## 2

BIPOLAR RANDOM-ACCESS
MEMORIES (RAM)

MOS RANDOM=ACCESS MEMORIES (RAM)

## MOS ELECTRICALLY ERASABLE

 PROGRAMMABLE ROM (EEPROM)
## 5

MOS UV ERASABLE
PROGRAMMABLE ROM (EPROM)

## MOS Random-Access Memories (RAM) Index

Am21L41<br>Am2130<br>Am2147<br>Am2148/2149<br>Am2167<br>Am2168/Am2169<br>Am90CL255<br>Am90CL256<br>Am90CL257<br>Am90C255<br>Am90C256<br>Am90C257<br>Am90C644<br>Am9044/9244<br>Am9101 Family<br>Am9111 Family<br>Am9112<br>Am9114/9124<br>Am9122<br>Am9128<br>Am9150/Am91L50<br>Am9151<br>Am99C10<br>Am99C164/Am99C165<br>Am99C19<br>Am99C328<br>Am99C416<br>Am99C58/Am99C59<br>Am99C60<br>Am99C641<br>Am99C68/Am99CL68<br>Am99C88/Am99CL88<br>Am99C88H<br>Am99C89

$4096 \times 1$ Static RAM ..... 4-1
$1024 \times 8$ Dual-Port Static Random-Access Memory ..... 4-9
$4096 \times 1$ Static RAM ..... 4-27
$1024 \times 4$ Static RAM ..... 4-37
$16,384 \times 1$ Static RAM ..... 4-47
$4096 \times 4$ Static R/W Random-Access Memory ..... 4-57
Low-Power $256 \mathrm{~K} \times 1$ CMOS Nibble Mode DRAM ..... 4-83
Low-Power 256K×1 CMOS Enhanced Page Mode DRAM ..... 4-108
Low-Power $256 \mathrm{~K} \times 1$ CMOS Static Column Mode DRAM ..... 4-131
256Kx1 CMOS Nibble Mode Dynamic RAM ..... 4-68
256K x 1 CMOS Enhanced Page Mode Dynamic RAM ..... 4-86
256K $\times 1$ CMOS Static Column Dynamic RAM ..... 4-111
$64 \mathrm{~K} \times 4$ CMOS DUAL - ARRAY MEMORY ..... 4-143
$4096 \times 1$ Static RAM ..... 4-134
$256 \times 4$ Static RAM ..... 4-164
$256 \times 4$ Static RAM ..... 4-176
$256 \times 4$ Static RAM ..... 4-188
$1024 \times 4$ Static RAM ..... 4-198
$256 \times 4$ Static RAM ..... 4-208
$2048 \times 8$ Static RAM ..... 4-217
$1024 \times 4$ High-Speed Static R/W RAM ..... 4-228
$1024 \times 4$ Registered Static RAM with SSR ${ }^{\text {TM }}$

- On-Chip Diagnostics Capability ..... 4-238
$256 \times 48$ Content Addressable Memory (CAM) ..... 4-251
$16,384 \times 4$ STATIC R/W RANDOM-ACCESS MEMORY ..... 4-253
$1024 \times 9$ First-In/First-Out (FIFO) ..... 4-255
$32,768 \times 8$ Static R/W Random-Access Memory ..... 4-257
$4096 \times 16$ Static Read/Write Random-Access Memory ..... 4-259
$4096 \times 4$ CMOS Static Random-Access Memory ..... 4-262
$4096 \times 4$ CMOS Static Random-Access Memory with Reset ..... 4-264
$65,536 \times 1$ Static Read/Write Random-Access Memory ..... 4-267
$4096 \times 4$ CMOS Static R/W Random-Access Memory ..... 4-279
$8 \mathrm{~K} \times 8$ CMOS Static Random-Access Memory ..... 4-289
$8192 \times 8$ CMOS Static Random-Access Memory ..... 4-300
$8192 \times 9$ Static R/W Random-Access Memory ..... 4-302


## DISTINCTIVE CHARACTERISTICS

－Fully static storage and interface circuitry
－Automatic power－down when deselected
－Low power dissipation
－Am21L41； 220 mW active， 27.5 mW power down
－High output drive
－TTL compatible interface levels
－No power－on current surge

## GENERAL DESCRIPTION

The Am21L41 is a high－performance，4096－bit，static，read／ write，random－access memory．It is organized as 4096 words by one bit per word．All interface signal levels are identical to TTL specifications，providing good noise immu－ nity and simplified system design．All inputs are purely capacitive MOS loads．The outputs will drive up to seven standard Schottky TTL loads or up to six standard TTL loads．

Only a single +5 －volt power supply is required．When deselected（ $\mathrm{CS} \geqslant \mathrm{V}_{\mathrm{IH}}$ ），the Am21L41 automatically enters
a power－down mode which reduces power dissipation by as much as $85 \%$ ．When selected，the chip powers up again with no access time penalty．

Data In and Data Out use separate pins on the standard 18－ pin package．Data Out is the same polarity as Data In．Data Out is a three－state signal allowing wired－OR operation of several chips．Data In and Data Out may be connected together for operation in a common data bus environment．

PRODUCT SELECTOR GUIDE

| Part Number | Am21L41－12 | Am21L41－15 | Am21L41－20 | Am21L41－25 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time（ns） | 120 | 150 | 200 | 250 |
| Maximum Active Current（mA） | 55 | 40 | 40 | 40 |
| Maximum Standby Current（mA） | 10 | 5 | 5 | 5 |

## CONNECTION DIAGRAM <br> Top View



Note: Pin 1 is marked for orientation.

METALLIZATION AND PAD LAYOUT

| Address Designators |  |
| :---: | :---: |
| External | Internal |
| $A_{0}$ | $A_{2}$ |
| $A_{1}$ | $A_{5}$ |
| $A_{2}$ | $A_{4}$ |
| $A_{3}$ | $A_{3}$ |
| $A_{4}$ | $A_{8}$ |
| $A_{5}$ | $A_{7}$ |
| $A_{6}$ | $A_{1}$ |
| $A_{7}$ | $A_{0}$ |
| $A_{8}$ | $A_{11}$ |
| $A_{9}$ | $A_{9}$ |
| $A_{10}$ | $A_{10}$ |
| $A_{11}$ | $A_{6}$ |



Die Size: $0.130^{\prime \prime} \times 0.106^{\prime \prime}$

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


DEVICE NUMBER/DESCRIPTION
Am21L41
$4 \mathrm{~K} \times 1$ Static RAM

| Valid Combinations |  |
| :--- | :--- |
| AM21L41-12 |  |
| AM21L41-15 | PC, PCB, DC, |
| AM21L41-20 |  |
| AM21L41-25 |  |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

PIN DESCRIPTION
$\mathbf{A}_{0}-\mathbf{A}_{11}$ Address (Inputs)
The address input lines select memory location from which to read or write.

## $\overline{\mathbf{C S}} \overline{\text { Chip Select }}$ (Input, Active LOW)

The Chip Select line selects the memory device for active operation.
WE Write Enable (Input, Active LOW) When both $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WE}}$ are LOW, data on the input lines is written to the location presented on the address input lines.

DIN Data In (Input)
This pin is used to enter data during write operations.
Dout Data Out (Output, Three-State)
The content of the selected memory location is presented on the Data Output line during read operations (CS LOW, WE HIGH). The line goes three-state during write operations.
VCC Power Supply
VSS Ground


#### Abstract

ABSOLUTE MAXIMUM RATINGS (Note 1) Storage Temperature $\qquad$ Ambient Temperature with Power Applied -65 to $+150^{\circ} \mathrm{C}$

Supply Voltage $\qquad$ 0 to $+70^{\circ} \mathrm{C}$

All Signal Voltage with Respect to Ground......................... - 1.5 V to +7.0 V Power Dissipation . 1.2 W DC Output Current.............................................. 20 mA Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.


OPERATING RANGES (Note 2)
Commcercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) .................................. 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage (VCC) .................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| ParameterSymbol | Parameter Description | Test Conditions |  | Am21L41-12 |  | Am21L41-15, Am21L41-20, Am21L41-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| IOH | Output HIGH Current | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | -4 |  | -4 |  | mA |
| lOL | Output LOW Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ | 8 |  | 8 |  | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | 6.0 | 2.0 | 6.0 | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -2.5 | 0.8 | -2.5 | 0.8 | Volts |
| IIX | Input Load Current | $V_{S S} \leqslant V_{1} \leqslant V_{C C}$ |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $V_{S S} \leqslant V_{O} \leqslant V_{C C}$ Output Disabled | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| los | Output Short-Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Ss}} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant \mathrm{~V}_{\mathrm{CC}} \\ & \text { (Note } 3 \text { ) } \end{aligned}$ | 0 to $+70^{\circ} \mathrm{C}$ | -120 | 120 | -120 | 120 | mA |
| ICC | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | Max. $\mathrm{V}_{\text {CC }}$, $\overline{\text { CS }} \leqslant \mathrm{V}_{\text {IL }}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  | 55 |  | 40 | mA |
| ISB | Automatic CS Power Down Current | $\begin{aligned} & \text { Max. } V_{C c},\left(\overline{C S} \geqslant V_{i H}\right) \\ & \text { (Note 5) } \end{aligned}$ |  |  | 10 |  | 5.0 | mA |
| $\mathrm{C}_{1}$ | Input Capacitance (Note 13) | Test Frequency $=1.0 \mathrm{MHz}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, All pins at 0 V |  |  | 5.0 |  | 5.0 | pF |
| Co | Output Capacitance (Note 13) |  |  |  | 6.0 |  | 6.0 |  |

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. Short-circuit test duration should not exceed 30 seconds. Actual testing is performed for only 5 ms .
4. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.5 V and output loading of the specified $\mathrm{IOL} / \mathrm{IOH}_{\mathrm{OH}}$ and $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ load capacitance (reference A . under Switching Test Circuit.).
5. The internal write time of the memory is defined by the overlap of CS LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the CS input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power up, otherwise ISB will exceed values given.
7. Chip deselected greater than 55 ns prior to selection.
8. Chip deselected less than 55 ns prior to selection.
9. Transtion is measured at $\mathrm{VOH}_{\mathrm{OH}}-500 \mathrm{mV}$ and $\mathrm{VOL}_{\mathrm{OL}}+500 \mathrm{mV}$ levels on the output from 1.5 V level on the input with load shown in Figure 1 using $C_{L}=5 \mathrm{pF}$.
10. WE is HIGH for read cycle.
11. Device is continuously selected, $\overline{C S}=V_{I L}$
12. Address valid prior to or coincident with CS transition LOW.
13. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at anytime the design is modified where capacitance may be affected.

# TYPICAL DC and AC CHARACTERISTICS 

Supply Current Versus Supply Voltage

Supply Current
Versus Ambient Temperature


Normallzed Access Tlme
Versus Amblent Temperature

vCe - $v$
OP000760
Typical Power-On Current Versus Power Supply



OP000851
Access Time Change Versus Input Voltage


Output Source Current Versus Output Voltage


OP000841
Output SInk Current Versus Output Voltage


OP000861
Access Time Change Versus Output Loading



## A. Output Load

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (See Notes 4-12)

| No. | Parameter Symbol | - | Parameter Description | Am21L41-12 |  | Am21L41-15 |  | Am21L41-20 |  | Am21L41-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

Read Cycle

| 1 | $t_{\text {RC }}$ | Address Valid to Address Do Not Care Time (Read Cycle Time) | 120 |  | 150 |  | 200 |  | 250 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | $t_{\text {AA }}$ | Address Valid to Data Out Valid Delay (Address Access Time) |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| 3 | $t_{\text {ASC1 }}$ | Chip Select LOW to Data (Note 7) |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| 4 | $\mathrm{t}_{\text {ASC2 }}$ | Out Valid (Note 8) |  | 130 |  | 160 |  | 200 |  | 250 | ns |
| 5 | tz | Chip Select LOW to Data Out On (Note 9, 13) | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| 6 | thz | Chip Select HIGH to Data Out Off (Note 9, 13) | 0 | 60 | 0 | 60 | 0 | 60 | 0 | 60 | ns |
| 7 | $\mathrm{tOH}^{\text {t }}$ | Address Unknown to Data Out Unknown Time | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| 8 | tpd | Chip Select HIGH to Power LOW Delay (Note 13) |  | 60 |  | 60 |  | 60 |  | 60 | ns |
| 9 | tpu | Chip Select LOW to Power HIGH Delay (Note 13) | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Write Cycle

| 10 | twc | Address Valid to Address Do Not Care Time (Write Cycle Time) | 120 |  | 150 |  | 200 |  | 250 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | twp | Write Enable LOW to Write Enable HIGH Time (Note 5) | 60 |  | 60 |  | 60 |  | 75 |  | ns |
| 12 | tWR | Write Enable HIGH to Address Do Not Care Time | 10 |  | 15 |  | 20 |  | 20 |  | ns |
| 13 | twz | Write Enable LOW to Data Out Off Delay (Notes 9, 13) | 0 | 70 | 0 | 80 | 0 | 80 | 0 | 80 | ns |
| 14 | tDW | Data in Valid to Write Enable HIGH Time | 50 |  | 60 |  | 60 |  | 75 |  | ns |
| 15 | tDH | Write Enable HIGH to Data In Do Not Care Time | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| 16 | $t_{\text {AS }}$ | Address Valid to Write Enable LOW Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 17 | tew | Chip Select LOW to Write Enable HIGH Time (Note 5) | 110 |  | 135 |  | 180 |  | 230 |  | ns |
| 18 | tow | Write Enable HIGH to Output Turn On (Notes 9, 13) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 19 | $t_{\text {AW }}$ | Address Valid to End of Write | 110 |  | 135 |  | 180 |  | 230 |  | ns |

Notes: See notes following DC Characteristics table.


WF000231
Read Cycle No. 1 (Notes 10 \& 11)


Read Cycle No. 2 (Notes 10 \& 12)

## SWITCHING WAVEFORMS



WF000211
Write Cycle No. 1 (WE Controlled)


WF000221
Write Cycle No. 2 ( $\overline{\mathrm{CS}}$ Controlled)
Note: If $\overline{C S}$ goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

## Am2130

## $1024 \times 8$ Dual-Port Static Random-Access Memory

## PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- Fast 70-ns access time
- Fully static operation
- Full TTL compatibility
- Interrupt function (NN)

Open drain for OR-tied operation

- Easy microprocessor interface
- $\overline{B U S Y}$ function to handle contention
- Open drain for OR-tied operation
- Automatic power down ( $\overline{\mathrm{CE}}$ )
- Output Enable function ( $\overline{\mathrm{OE}})$
- Both ports operate independently
- Each port accesses entire memory


## GENERAL DESCRIPTION

The Am2130 is an 8192-Bit Dual-Port Static RandomAccess Memory organized 1024 words by 8 bits. It is designed using fully static circuitry requiring no clocks or refresh to operate.
The Am2130 features two separate I/O ports which allow independent access for read or write to any location in the memory. The only situation where contention can occur is when both ports are active and both addresses match. In the event that contention occurs, on-chip control logic arbitrates delaying one port until the other port's operation is completed. A $\overline{B U S Y}$ flag is sent to the side whose operation is delayed. $\overline{B U S Y}$ is driven out at speeds that allow the port's processor to preserve its address and data.

An interrupt function (INT) is also provided to allow communication between systems. This function acts like a writable
flag. When the flag's location is written from one side, the other side's $\overline{\text { INT }}$ pin goes LOW until the flag location is read by that side. The INTs and $\overline{\mathrm{BUSY}}$ S have open-drain drivers to allow OR-tied operation.

The Am2130 has an automatic power-down feature which is controlled by the Chip Enable inputs. Each Chip Enable controls automatic power-down circuitry that allows its respective side of the device to remain in a standby power mode.

The Am2130 is packaged in 48-pin DIPs (Plastic or Ceramic Sidebrazed) and 52 -pin Chip Carriers (Plastic Leaded or Ceramic Leadless) for highest possible density. The device is fully TTL-compatible and requires a single +5 V power supply.

## BLOCK DIAGRAM



| $\frac{\text { Publication \# Rev. }}{05157}$ | $\frac{\text { Amendment }}{C}$ |
| :--- | :--- | :--- |
| Issue Date: May 1986 |  |

## CONNECTION DIAGRAMS <br> Top View

LCC/PLCC*



Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS002231
$V_{C C}=+5-V$ Power Supply
$V_{S S}=$ Ground

## ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


Valid Combinations
Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

| Valid Comblnations |  |
| :--- | :--- |
| AM2130-70 | PC, PCB, DC, |
| AM2130-10 |  |
| AM2130-12 |  |

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valld Combinations |  |
| :--- | :--- |
| AM2130-10 | /BXC, /BUC |
| AM2130-12 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\overline{\mathrm{CE}} \mathrm{L}_{\mathrm{L}}$ Left Port $\overline{\text { Chip Enable (Input) }}$
When $\overline{C E}_{L}$ goes HIGH, the left port of the RAM is deselected and the left-port control circuitry will automatically power down - excluding $\mathbb{N T}_{L}$ - and remain in a standby power mode as long as $\overline{C E}_{L}$ remains HIGH.

## $\overline{C E}_{\mathbf{R}} \quad$ Right Port $\overline{\text { Chip Enable (Input) }}$

When $\mathrm{CE}_{\mathrm{R}}$ goes HIGH, the right port of the RAM is deselected and the right-port control circuitry will automatically power down - excluding $\mathbb{I N T}_{R}$ - and remain in a standby power mode as long as $\overline{C E}_{\mathrm{R}}$ remains HIGH.

AO $\mathbf{L}_{\mathrm{L}}$ - $\mathbf{A} 9_{\mathrm{L}}$ Left Port Address (Inputs)
The 10 -bit field presented at the Left Port Address Inputs selects one of the 1024 memory locations to be read from - or written into - via the Left Port Data Input/Output Lines.
A0 $\mathbf{R}_{\mathrm{R}}-\mathbf{A} 9_{\mathrm{R}}$ Right Port Address (Inputs)
The 10-bit field presented at the Right Port Address Inputs selects one of the 1024 memory locations to be read from - or written into - via the Right Port Data Input/ Output Lines.
$\overline{\mathrm{OE}}_{\mathrm{L}} \quad \overline{\text { Output Enable }}$ for Left Port (Input)
When $\bar{O} E_{L}$ is HIGH, the left port outputs are disabled excluding $\overline{B U S Y} Y_{L}$ and $\overline{I N T}_{L}$. When LOW, the left port outputs are enabled.
$\overline{\mathrm{OE}}_{\mathbf{R}} \quad \overline{\text { Output Enable }}$ for Right Port (Input)
When $\overline{\mathrm{OE}}_{\mathrm{R}}$ is HIGH, the right port outputs are disabled excluding $\overline{\mathrm{BUSY}}_{\mathrm{R}}$ and $\overline{\mathrm{NT}}_{\mathrm{R}}$. When LOW, the right port outputs are enabled.

## I/O $O_{0 L}-1 / O_{7 L} \quad$ Left Port Data Input/Output Lines (Input/Output) <br> I/O $O_{0 R}-1 / O_{7 R} \quad$ Right Port Data Input/Output Lines (Input/Output)

## R/ $\bar{W}_{\mathrm{L}}$ Left Port Read/Write Enable (Input)

When $\overline{O E}_{L}$ is LOW and $R / \bar{W}_{L}$ is HIGH, data from the RAM location selected by the left address field is present at the Left Port Data I/O Lines. When R/ $\bar{W}_{L}$ is LOW, data present
on the Left Port Data I/O Lines is written into the RAM location selected by the left address field regardless of the state of $\overline{\mathrm{OE}}_{\mathrm{L}}$. These operations can be affected by contention (see Functional Description).
R/ $\bar{W}_{\mathbf{R}} \quad$ Right Port Read/Write Enable (Input)
When $\overline{O E}_{\mathrm{R}}$ is LOW and R/ $\bar{W}_{\mathrm{R}}$ HIGH, data from the RAM location selected by the right address field is present at the Right Port Data I/O Lines. When R/W $\mathrm{W}_{\mathrm{R}}$ is LOW, data present on the Right Port Data 1/O Lines is written into the RAM location selected by the right address field regardless of the state of $\overline{O E}_{\mathrm{R}}$. These operations can be affected by contention (see Functional Description).
$\overline{\text { BUSY }}_{\text {L }}$ Left Port Busy Flag (Output)
$\overline{B U S Y_{L}}$ remains HIGH at all times unless both ports initiate an operation to the same address location and the right port is given priority. When this occurs, $\overline{B U S Y}_{L}$ will go LOW and remain LOW until the right port operation is completed.
$\overline{\text { BUSY }}_{\text {R }}$ Right Port Busy Flag (Output)
$\overline{B U S Y}_{\mathrm{R}}$ remains HIGH at all times unless both ports initiate an operation to the same address location and the left port is given priority. When this occurs $\overline{\mathrm{BUSY}}_{\mathrm{R}}$ will go LOW and remain LOW until the left port operation is completed.
Both $\overline{B U S Y}_{R}$ and $\overline{B U S Y}_{L}$ are open drain, allowing OR-tied operation.
INTL Left Port Interrupt Flag (Output)
If the right port writes to memory location 3FE, then $\overline{N T}_{L}$ is latched LOW until the left port reads data from memory location 3FE. These operations can be affected by contention (see Functional Description).
$\overline{\text { INT }}_{\text {R }}$ Right Port Interrupt Flag (Output)
If the left port writes to memory location 3 FF , then $\overline{\mathrm{NT}}_{\mathrm{R}}$ is latched LOW until the right port reads data from memory location 3FF. These operations can be affected by contention (see Functional Description).
Both $\overline{\mathbb{N T}}_{\mathrm{R}}$ and $\overline{\mathbb{N T}}_{\mathrm{L}}$ are open drain, allowing OR-tied operation.

## FUNCTIONAL DESCRIPTION

The Am2130 is a 1024 -word by 8 -bit dual-port RAM that features two separate I/O ports. Each port allows independent access for read or write to any location in the memory.

The Am2130 features separate Left and Right Port Chip Enable controls ( $\overline{\mathrm{CE}} \mathrm{L}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}}$ ). Each Chip Enable activates its respective port when it goes LOW. When a port is active, it is allowed access to the entire memory array. When each Chip Enable goes HIGH, the automatic power-down circuitry returns its respective port to standby power mode.

Each port has an Output Enable control ( $\overline{O E_{L}}$ and $\bar{O} \bar{E}_{R}$ ) that keeps its respective outputs - excluding $\overline{B U S Y}$ and $\overline{\text { NT }}$ - in a high-impedance mode when HIGH. When $\overline{O E}$ is LOW, that port's output drivers are turned on providing its $R / \bar{W}$ control is HIGH.

Separate Read/Write Enable inputs ( $R / \bar{W}_{L}$ and $R / \bar{W}_{R}$ ) control writing of new data into any location in the RAM from either port. When R/ $\bar{W}_{\mathrm{L}}$ is LOW, new data is written into the location selected by the left address field. Likewise, when $R / \bar{W}_{R}$ is LOW, new data is written into the location selected by the right address field. When R/ $\bar{W}$ is HIGH, data can be read from that port if its respective $\overline{O E}$ is LOW. When $R / W_{L}$ is HIGH and $\overline{O E}$ L LOW, data is read from the location selected by the left address field. When $R / \bar{W}_{R}$ is HIGH and $\overline{O E}_{R}$ LOW, data is read from the location selected by the right address field.

There is one situation where contention can occur. It is when both left and right ports are active and both addresses match. For this condition, on-chip control logic arbitrates the situation.

Priority is given to the first port whose inputs are valid at the address match.
There are two possible ways a port becomes valid at an address match. One is where Address inputs are valid before the respective Chip Enable goes LOW. The other is where Chip Enable is LOW and an address change follows. Priority, then, is given to the first port that has both its Chip Enable LOW, and Address inputs valid, at the address match. The other port will not be allowed access to the memory core in contention until the first port's operation is complete.
Separate Busy Flags ( $\overline{B U S Y}_{L}$ and $\overline{B U S Y}_{\mathcal{R}}$ ) are provided to signal when a port's access to the memory core has been delayed. When both ports try to access the same memory location, the on-chip arbitration logic causes the Busy Flag to go LOW on the side that is delayed. The Busy Flag goes HIGH when either port is deselected, or either ports' addresses change to a non-matching location. These flags are provided to allow the user to stop the processor if desired. BUSY is driven out fast enough for the processor's address and data to be preserved if needed.
Interrupt logic is included on-chip to provide a means for two processors to communicate to one another. If the left port writes to memory location 3FF, the Right Port Interrupt Flag $\left(\overline{N T}_{\mathrm{R}}\right.$ ) is latched LOW until the right port reads data from that same location. If the right port writes to location 3FE, then the Left Port Interrupt Flag (iNTJ) is latched LOW until the left port reads data from that location. If both ports are enabled and contention occurs, only the port with priority may set or clear the Interrupt Flags. The other port may not set or clear the Interrupt Flags until the first port is either deselected or its addresses change to a different location.

TABLE 1. NON-CONTENTION READ/WRITE CONTROL

|  | Left Port Inputs |  |  | Right Port Inputs |  |  |  | Left Flags |  | Right Flags |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/ $/ \bar{W}_{L}$ | $\overline{C E}_{L}$ | $\overline{O E}_{L}$ | $A_{\text {OL }}-A_{\text {gl }}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | $\overline{C E}_{R}$ | $\overline{O E}_{R}$ | $A_{0 R}$ - AgR | BUSY | $\overline{\text { INTL }}$ L $^{\text {L }}$ | $\overline{\text { BUSY }}_{\text {R }}$ | $\overline{\mathrm{NT}}_{\mathrm{R}}$ |  |
| X | H | X | $X$ | X | X | $X$ | $X$ | H | X | H | X | Left port in powerdown mode |
| X | X | X | X | X | H | X | X | H | X | H | X | Right port in powerdown mode |
| L | L | X | X | X | X | X | X | H | X | H | X | Data on left port written to memory location AOL - AgL |
| H | L | L | $\bar{x}$ | X | X | X | $x$ | H | X | H | X | Data in memory location $\mathrm{AOL}_{\mathrm{OL}}$ - $\mathrm{AgL}_{\mathrm{gl}}$ output on left port |
| X | X | X | X | L | L | $x$ | X | H | $X$ | H | $x$ | Data on right port written to memory location $A_{0 R}$ - A9R |
| X | X | $\bar{X}$ | X | H | L | L | X | H | $x$ | H | $x$ | Data in memory location $A_{0 R}$ - Agr output on right port |
| L | L | X | 3FF | X | X | $x$ | X | H | X | H | $L$ | Left port flags right port to read memory location 3FF |
| X | X | X | X | L | L | X | 3FE | H | $L$ | H | $x$ | Right port flags left port to read memory location 3FE |

TABLE 2. BUSY ARBITRATION OF ADDRESS CONTENTION

| Left Port |  |  |  | Right Port |  |  |  | Flags <br> (Note 1) |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \bar{W}_{L}$ | $\overline{\mathrm{CE}} \mathrm{L}_{\text {L }}$ | $\overline{O E}_{L}$ | $A_{0 L}-A_{9 L}$ | $\mathrm{R} / \bar{W}_{\mathbf{R}}$ | $\overline{C E}_{\mathbf{R}}$ | $\overline{O E}_{\mathbf{R}}$ | AOR - Agr | $\overline{B U S Y}_{L}$ | $\overline{\text { BUSY }}_{\text {R }}$ |  |
| X | L (LIV) | X | Match | $X$ | L | X | Match | L | H | Right-Port operation only is permitted. (Note 3) |
| X | L | X | Match (LIV) | X | L | X | Match | L | H |  |
| X | L | X | Match | X | L (LIV) | X | Match | H | $L$ | Left-port operation only is permitted. (Note 4) |
| X | L | X | Match | X | L | X | Match (LIV) | H | L |  |

## TABLE 3. INTERRUPT FLAG

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}_{L}$ | $\overline{C E}_{L}$ | $\overline{O E}_{L}$ | $A_{0 L}$-AgL | $\mathrm{INT}_{L}$ | $\mathrm{R} / \bar{W}_{\mathrm{F}}$ | $\overline{C E}_{\text {R }}$ | $\overline{\mathrm{OE}}_{\mathbf{R}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{9 \mathrm{R}}$ | $\mathrm{INT}_{\text {R }}$ |  |
| L | L | X | 3FF | L | X | X | X | $\mathrm{X}_{1}$ | L | Set ${ }^{\text {NT }}$ R |
| X | X | X | $\mathrm{X}_{1}$ | H | H | L | L | 3FF | H | Reset $\overline{\text { INT }}_{\text {R }}$ |
| $\times$ | X | X | $\mathrm{X}_{1}$ | X | L | L | X | 3FE | X | Set $\mathbb{N T T}_{\text {L }}$ |
| H | L | L | 3FE | X | X | X | X | $\mathrm{X}_{1}$ | X | Reset $\mathbb{N T}^{\text {T }}$ |

Key: $\quad H=$ HIGH
$L=L O W$
LIV = Last input Valid; meets taPS spec (Note 2)
$X=$ Don't Care
$X_{1}=$ No Match, or
Same port deselected, or
Opposite port has priority
Notes: 1. INT Flags $=X$
2. If LIV violates $t_{A P S}$ spec then one of the two ports receives priority, and the remaining port's BUSY Flag goes LOW. However, there is an extremely rare metastable event which can occur when the arbitration circuitry cannot determine which port was "first" at the matching address. On this rare occurrence, both ports may momentarily receive $\overline{B U S Y}=$ LOW signals until the metastable state is resolved (usually within a fow nanoseconds). Thereafter, one port's BUSY remains LOW while the other completes its operation and resumes normal operation.
3. A Left-Port Read operation is also permitted if the Right-Port is also reading.
4. A Right-Port Read operation is also permitted if the Left-Port is also reading.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature
-65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied ............................. -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage
with Respect to Ground ......................-0.5 to +7.0 V
All Signal Voltages................................. 3.5 to +7.0 V
Power Dissipation 1.2. W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices (Note 8)
Temperature $\left(T_{A}\right)$.
.0 to $+70^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) +4.5 to +5.5 V

Military (M) Devices (Note 8)*
Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{VCC}_{\mathrm{C}}$ ) +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{T}^{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | 30 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| L | Input Load Current (All Input Pins) | $V_{C C}=$ Max., $V_{I N}=G N D$ to $V_{C C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\begin{aligned} & \overline{C E}=V_{H H}, V_{C C}=\text { Max. }^{\prime} \\ & V_{\text {OUT }}=G N D \text { to } 4.5 \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Icc | Power Supply Current (Both Ports Active) | $V_{C C}=M a x ., C E=V_{I L}$ Outputs Open | $\begin{aligned} & \hline \text { Cevices } \\ & \text { De } \end{aligned}$ |  | 170 | mA |
|  |  |  | M Devices |  | 185 |  |
| ISB1 | Standby Current (Both Ports Standby) | $V_{C C}=$ Min. to Max., $\overline{C E}_{L}$ and $\overline{C E}_{\mathrm{R}}=\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \text { C } \\ & \text { Devices } \end{aligned}$ |  | 30 | mA |
|  |  |  | M Devices |  | 40 |  |
| ISB2 | Standby Current (One Port Standby) | $\begin{aligned} & V_{C C}=M a x, \\ & C V_{L}-V_{I L} \text { and } C E_{R}=V_{I H} \text { or } \\ & C E_{L}-V_{I H} \text { and } C E_{R}=V_{I L} \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{C} \\ \text { Devices } \\ \hline \end{array}$ |  | 110 | mA |
|  |  |  | M Devices |  | 125 |  |
| $V_{\text {IL1 }}$ | input LOW Voltage $\left(1 / O_{n}\right)$ |  |  | -0.5 | 0.8 | V |
| $V_{\text {IL2 }}$ | Input LOW Voltage <br> (All Addresses \& Clocks) |  |  | -2.0 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | 6.0 | V |
| VOL1 | Output LOW Voltage $\left(1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}\right)$ | $\begin{aligned} & \mathrm{lOL}=3.2 \mathrm{~mA} . \\ & \text { (Note } 7 \text { ) } \end{aligned}$ |  |  | 0.4 | V |
| Vol2 | Open-Drain Output LOW Voltage (BUSY, INT) | $1 \mathrm{OL}=4 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \begin{array}{l} 10 \mathrm{H}=-1.0 \mathrm{~mA} \\ (\text { Note } 7) \end{array} \end{aligned}$ |  | 2.4 |  | V |

*See the last page of this spec for Group A Subgroup Testing information.

CAPACITANCE (Note 9)

| Parameter <br> Symbol | Parameter <br> Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance |  |  | 10 | y |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance |  |  | 10 |  |

Notes: See notes following Switching Waveforms.


SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Test Conditions | Am2130-70 |  | Am2130-10 |  | Am2130-12 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE (Note 10)

| 1 | - tre | Read Cycle Time |  | 70 |  | 100 |  | 120 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | $t_{\text {A }}$ | Address Access Time |  |  | 70 |  | 100 |  | 120 | ns |
| 3 | tace | Chip Enable Access Time |  |  | 70 |  | 100 |  | 120 | ns |
| 4 | taOE | Output Enable Access Time |  |  | 35 |  | 40 |  | 60 | ns |
| 5 | ${ }^{\text {tor }}$ | Output Hold from Address Change |  | 5 |  | 5 |  | 5 |  | ns |
| 6 | ${ }_{\text {t }}$ | Output Low Z Time | (Notes 5 \& 9) | 5 |  | 5 | \% | 5 |  | ns |
| 7 | thz | Output High Z Time | (Notes 5 \& 9) | 0 | 30 | 0 | 40 | 0 | 40 | ns |
| 8 | tpu | Chip Enable to Power Up Time |  | 0 | 4 | 0 |  | 0 |  | ns |
| 9 | tpD | Chip Disable to Power Down Time |  | ${ }^{2}$ | 35 | \% | 50 |  | 60 | ns |

## WRITE CYCLE (Note 10)

| 10 | twc | Write Cycle Time |  | 70 |  | 100 |  | 120 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | tew | Chip Enable to End of Write |  | 65 |  | 90 |  | 100 |  | ns |
| 12 | taw | Address Valid to End of Write |  | 65 |  | 90 |  | 100 |  | ns |
| 13 | $t_{\text {AS }}$ | Address Setup Time | - | 0 |  | 0 |  | 0 |  | ns |
| 14 | twp | Write Pulse Width |  | 50 |  | 60 |  | 70 |  | ns |
| 15 | tWR | Write Recovery Time |  | 0 |  | 0 |  | 0 |  | ns |
| 16 | tow | Data Valid to End of Write |  | 35 |  | 40 |  | 40 |  | ns |
| 17 | ${ }^{\text {t }}$ DH | Data Hold Time |  | 0 |  | 0 |  | 0 |  | ns |
| 18 | twz | Write Enabled to Output in High Z | (Note 9) | 0 | 30 | 0 | 40 | 0 | 50 | ns |
| 19 | tow | Output Active from End of Write | (Note 9) | 0 |  | 0 |  | 0 |  | ns |

## BUSY FLAG TIMING (Note 7)

| 20 | $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time |  | 70 |  | 100 |  | 120 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | twc | Write Cycle Time |  | 70 |  | 100 |  | 120 |  | ns |
| 22 | $t_{\text {BAA }}$ | BUSP Access Time to Address |  |  | 45 |  | 50 |  | 60 | ns |
| 23 | tBDA | BUSY Disable Time to Address | (Note 9) |  | 45 |  | 50 |  | 60 | ns |
| 24 | $t_{B A C}$ | BUSY Access Time to Chip Enable or Chip Select |  |  | 45 |  | 50 |  | 60 | ns |
| 25 | tBDC | BUSY Disable Time to Chip Enable or Chip Select | (Note 9) |  | 45 |  | 50 |  | 60 | ns |
| 26 | $t_{\text {APS }}$ | Arbitration Priority Setup Time |  | 10 |  | 10 |  | 10 |  | ns |

## INTERRUPT TIMING (Note 7)

| 27 | tWINS | Wé to Interrupt Set Time |  |  | 30 |  | 35 |  | 45 | ns |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 28 | tEINS | CE to Interrupt Set Time |  |  | 55 |  | 60 |  | 70 | ns |
| 29 | tINS | Address to Interrupt Set Time |  |  | 55 |  | 60 |  | 70 | ns |
| 30 | tOINR | Output Enable to Interupt Reset Time | (Note 9) |  | 30 |  | 35 |  | 45 | ns |
| 31 | tiNR | Address to Interupt Reset Time | (Note 9) |  | 55 |  | 60 |  | 70 | ns |
| 32 | tEINR | Chip Enable to Interrupt Reset Time | (Note 9) |  | 55 |  | 60 |  | 70 | ns |

Notes: See notes following Switching Waveforms.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS

READ CYCLE
(Either Side)


WF009391
Address Access
(Notes 1 \& 2)

$\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$-Controlled Access
(Notes 1 \& 3)

SWITCHING WAVEFORMS (Cont.)
WRITE CYCLE
(Either Side - Note 4)


WF009411
$\overline{\text { OE-Controlled Data Out }}$


WF009421
WE-Controlled Data Out
( $\overline{O E}=V_{\text {IL }}$ )

## SWITCHING WAVEFORMS (Cont.)

$\overline{B U S Y}$ FLAG TIMING (1 of 2) (Note 12) (Chip Enable Arbitration)


WF009431
$\overline{C E}_{\mathbf{R}}$ Valid Last


WF009432
$\overline{C E}$ Valid Last

## SWITCHING WAVEFORMS (Cont.)

BUSY FLAG TIMING (2 of 2)
(Address Arbitration)


WF00944
ADD $_{\text {R }}$ Valid Last


WF009442
ADD ${ }_{L}$ Valid Last

## SWITCHING WAVEFORMS (Cont.)

INTERRUPT TIMING (1 of 2)
(Set INT Flag - Note 11)


4

## SWITCHING WAVEFORMS

INTERRUPT TIMING (2 of 2)
(Clear INT Flag)


WF009485
Left Side Clears $\overline{\mathbb{N}}_{\mathbf{L}}$


WF009484
Right Side Clears $\overline{\mathbb{N T}}_{\text {R }}$

## Notes*

1. $R / \bar{W}$ is HIGH for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
3. Addresses valid prior to or coincident with $\overline{C E}$ transition LOW.
4. If $\overline{C E}$ and $\mathrm{R} / \overline{\mathrm{W}}$ go HIGH simultaneously, the outputs remain in the high-impedance state.
5. Output transition is measured at $\pm 500 \mathrm{mV}$ from the low- or high- impedance voltage levels using Load A.
6. $\overline{C E}_{L}=\overline{C E}_{\mathrm{R}}=\mathrm{V}_{\mathrm{IL}}$.
7. The $\overline{B U S Y}$ and $\overline{\mathrm{INT}}$ outputs are open drain. A pull-up resistor is required for system operation. For measurement purposes, Load C is used for HIGH-to-LOW transitions; output reference level is 1.5 V . Load D is used for LOW-to-HIGH transitions; output reference level is +500 mV from the output LOW voltage level.
8. For test and correlation purposes, temperature is defined as stabilized case temperature.

9 . This parameter is guaranteed by design but is not $100 \%$ tested.
10. Except where indicated, I/O pins use Load B.
11. For a given port to Set or Clear an Interrupt Flag, 1) that port must have priority if addresses match and both $\overline{C E}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{LOW}$; or 2) Addresses do not match; or 3) opposite port's $\overline{\mathrm{CE}}$ is HIGH.
12. If the last input valid transition, which would ordinarily cause a match, occurs at the same time that the opposite port address or $\overline{\mathrm{CE}}$ changes to a no-match condition, then $\overline{\mathrm{BUSY}}$ will remain HIGH (i.e., if there is never a match, then $\overline{\mathrm{BUSY}}$ remains HIGH).

* Notes listed correspond to reference made in the following sections: - Operating Ranges
- DC Characteristics table
- Switching Characteristics table
- Switching Waveforms


## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $I_{\mathrm{LI}}$ | $1,2,3$ |
| $I_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL} 1}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL} 2}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL} 1}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL} 2}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | $\begin{aligned} & \text { Parameter } \\ & \text { Symbol } \end{aligned}$ | Subgroups | No. | Parameter Symbol <br> Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\text {RC }}$ | 7, 8, 9, 10, 11 | 15 | twr | 7, 8, 9, 10, 11 |
| 2 | $t_{A A}$ | 7, 8, 9, 10, 11 | 16 | tow | 7, 8, 9, 10, 11 |
| 3 | $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10, 11 | 17 | $\mathrm{t}_{\mathrm{DH}}$ | 7, 8, 9, 10, 11 |
| 4 | taoe | 7, 8, 9, 10, 11 | 20 | $\mathrm{t}_{\text {RC }}$ | 7, 8, 9, 10, 11 |
| 5 | tor | 7, 8, 9, 10, 11 | 21 | twc | 7, 8, 9, 10, 11 |
| 8 | tpu | 7, 8, 9, 10, 11 | 22 | $t_{\text {baA }}$ | 7, 8, 9, 10, 11 |
| 9 | tPD | 7, 8, 9, 10, 11 | 24 | $t_{\text {BAC }}$ | 7, 8, 9, 10, 11 |
| 10 | twc | 7, 8, 9, 10, 11 | 26 | ${ }_{\text {A APS }}$ | 7, 8, 9, 10, 11 |
| 11 | tew | 7, 8, 9, 10, 11 | 27 | twins | 7, 8, 9, 10, 11 |
| 12 | $t_{\text {AW }}$ | 7, 8, 9, 10, 11 | 28 | ${ }^{\text {I EINS }}$ | 7, 8, 9, 10, 11 |
| 13 | $t_{\text {AS }}$ | 7, 8, 9, 10, 11 | 29 | tins | 7, 8, 9, 10, 11 |
| 14 | twp | 7, 8, 9, 10, 11 |  |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MLL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.
$4096 \times 1$ Static RAM

## DISTINCTIVE CHARACTERISTICS

－High speed－access times down to 35 ns maximum
－Automatic power－down when deselected
－Low power dissipation
－High output drive
－TTL compatible interface levels
－No power－on current surge

## GENERAL DESCRIPTION

The Am2147 is a high－performance， $4096 \times 1$－bit，static， read／write，random－access memory．It is organized as 4096 words by one bit per word．All interface signal levels are identical to TTL specifications，providing good noise immu－ nity and simplified system design．All inputs are purely capacitive MOS loads．The outputs will drive up to seven standard TTL loads or up to six Schottky．TTL loads．
Only a single +5 －volt power supply is required．When deselected（ $\overline{\mathrm{CS}} \geqslant \mathrm{V}_{\mathbb{H}}$ ），the Am2147 automatically enters a
power－down mode which reduces power dissipation by more than $85 \%$ ．When selected，the chip powers up again with no access time penalty．

Data In and Data Out use separate pins on the standard 18－ pin package．Data Out is the same polarity as Data In．Data Out is a three－state signal allowing wired－or operation of several chips．Data In and Data Out may be connected together for operation in a common data bus environment．


## CONNECTION DIAGRAMS <br> Top View



Note: Pin 1 is marked for orientation.

## BIT MAP

| Address Designators |  |
| :---: | :---: |
| External | Internal |
| $A_{0}$ | $A_{2}$ |
| $A_{1}$ | $A_{5}$ |
| $A_{2}$ | $A_{4}$ |
| $A_{3}$ | $A_{3}$ |
| $A_{4}$ | $A_{8}$ |
| $A_{5}$ | $A_{7}$ |
| $A_{6}$ | $A_{1}$ |
| $A_{7}$ | $A_{0}$ |
| $A_{8}$ | $A_{11}$ |
| $A_{9}$ | $A_{9}$ |
| $A_{10}$ | $A_{10}$ |
| $A_{11}$ | $A_{6}$ |



Die Size: $0.130 \times 0.106$

Figure 2. Bit Mapping Information

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid
Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
AM2147
A. DEVICE NUMBER/DESCRIPTION

Am2147
$4 K \times 1$ NMOS Static R/W RAM
Am21L47
$4 \mathrm{~K} \times 1$ Low-Power NMOS Static R/W RAM

| Valid Combinations |  |
| :---: | :---: |
| AM2147-35 | DC, DCB, LC, LCB |
| AM21L47-45 |  |
| AM21L47-55 |  |
| AM21L47-70 |  |
| AM21L47-45 | DC, DCB, DE, DEB, LC, LCB, LE, LEB, |
| AM2147-55 |  |
| AM2147-70 |  |

## Valid Combinations

* Military or Limited Military temperature range products are "NPL" (NonCompliant Products List) or Non-MIL-STD-883C Compliant products only.


## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

Am2147
$4 \mathrm{~K} \times 1$ NMOS Static RAM

| Valid Combinations |  |
| :--- | :--- |
| AM2147-45 <br> AM2147.55 <br> AM2147.70 | /BVA |
| AM214.45 <br> AM2147.55 <br> AM2147.70 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\mathbf{A}_{0}$ - $\mathbf{A}_{11}$ Address Inputs
The address input lines select the RAM location to be read or written.

## $\overline{\text { CS }}$ Chip Select (Input, Active LOW)

The Chip Select selects the memory device.
$\overline{\text { WE }}$ Write Enable (Input, Active LOW) When $\overline{W E}$ is LOW and $\overline{\mathrm{CS}}$ is also LOW, data is written into the location specified on the address pins.

DIN Data In (Input)
This pin is used for entering data during write operations.
Dout Data Out (Output, Three-State)
This pin is three state during write operations. It becomes active when $\overline{C S}$ is LOW and $\overline{W E}$ is HIGH.

VCC
Power Supply
VSS Ground


#### Abstract

ABSOLUTE MAXIMUM RATINGS Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$ Ambient Temperature with Power Applied................................. -55 to $+125^{\circ} \mathrm{C}$ Supply Voltage ...................................-0.5 V to +7.0 V Signal Voltages with respect to ground ...............................-3.5 V to +7.0 V Power Dissipation 1.2 W

DC Output Current 20. mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.


## OPERATING RANGES

Commercial (C) Devices

Military ( $M$ ) and Extended Commercial ( $E$ ) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ )* ........................... -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $\mathrm{V}_{\mathrm{CC}}$...................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

* $\mathrm{T}_{\mathrm{A}}$ is defined as the instant-on case temperature.

Absolute Maximum Ratings are for system-design reference; parameters given are not $100 \%$ tested.

DC CHARACTERISTICS over operating range unless otherwise specified**

| Parameter Symbol | Parameter Description | Test Conditions |  | Am2147-35 <br> Am2147-45 <br> Am2147-55 |  | Am21L47-45 <br> Am21L47-55 <br> Am21L47-70 |  | Am2147-70 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| IOH | Output High Current | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | -4 |  | -4 |  | -4 |  | mA |
| Iol | Output Low Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | $\mathrm{T}_{A}=70^{\circ} \mathrm{C}$ | 12 |  | 12 |  | 12 |  | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 8 |  | N/A |  | 8 |  |  |
| $\mathrm{V}_{\mathrm{iH}}$ | Input High Voltage |  |  | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | Volts |
| VIL | Input Low Voltage |  |  | -2.5 | 0.8 | -2.5 | 0.8 | -2.5 | 0.8 | Volts |
| IIX | Input Load Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\mathrm{cc}}$ |  | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $\mathrm{GND} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant \mathrm{~V}_{\mathrm{CC}}$ <br> Output Disables | $T_{A}=-55$ to $+125^{\circ} \mathrm{C}$ | -50 | 50 | -50 | 50 | -50 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance | Test Frequency $=1.0 \mathrm{MHz}$ (Note 4) $T_{A}=25^{\circ} \mathrm{C}$, All pins at $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 5 |  | 5 |  | 5 | pF |
| Co | Output Capacitance |  |  |  | 6 |  | 6 |  | 6 |  |
| Icc | VCc Operating Supply Current | $\begin{aligned} & \hline \text { Max. Vcc } \\ & \hline \mathrm{CS} \leqslant \mathrm{~V}_{1 \mathrm{C}} \\ & \text { Output Open } \\ & \hline \end{aligned}$ | $T_{A}=0$ to $70^{\circ} \mathrm{C}$ |  | 180 |  | 125 |  | 160 | mA |
|  |  |  | $T_{A}=-55$ to $125^{\circ} \mathrm{C}$ |  | 180 |  | N/A |  | 180 |  |
| ISB | Automatic $\overline{C S}$ Power Down Current | Max. $V_{C C}{ }^{-}(\overline{C S} \geqslant$ <br> $V_{I H}$ ) (Note 3) | $T_{A}=0$ to $70^{\circ} \mathrm{C}$ $T_{A}=-55$ to $+125^{\circ} \mathrm{C}$ |  | 30 |  | 15 |  | 20 | mA |

Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{IOL}_{\mathrm{OL}} / \mathrm{IOH}_{\mathrm{OH}}$ and 30 pF load capacitance. Output timing reference is 1.5 V for 2147-35 and $0.8 /$ $2.0 \vee$ for $-45,-55$ and -70 parts.
2. The internal write time of the memory is defined by the overlap of $\overline{C S}$ LOW and $\overline{W E}$ LOW. Both signals must be low to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. A pull-up resistor to $V_{C C}$ on the $\overline{C S}$ input is required to keep the device deselected during $V_{C C}$ power up. Otherwise ISB will exceed values given.
4. These parameters are not $100 \%$ tested, but guaranteed b y characterization.
5. Chip deselected greater than 55 ns prior to selection.
6. Chip deselected less than 55 ns prior to selection.
7. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2.
8. WE is HIGH for read cycle.
9. Device is continuously selected, $\mathrm{CS}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with ©S transition LOW.
**See the last page of this spec for Group A Subgroup Testing information.

## TYPICAL DC and AC CHARACTERISTICS

Supply Current
Versus Supply Voltage


Normalized Access Time Versus Supply Voltage


Typical Power-On Current Versus Power Supply


Supply Current
Versus Amblent Temperature


Normalized Access Time Versus Ambient Temperature


Access Time Change Versus Input Voltage


Output Source Current Versus Output Voltage


Output Sink Current
Versus Output Voltage


Access Time Change Versus Output Loading


## SWITCHING TEST CIRCUITS



Figure 1. Output Load


Figure 2. Output Load for $\mathrm{t}_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{Lz}}$, tow, $\mathrm{t}_{\mathrm{wz}}$

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)**

|  |  | Parameter Description |  | Am2147-35 |  | $\begin{gathered} \text { Am2147-45 } \\ \text { Am21L47-45 } \end{gathered}$ |  | $\begin{gathered} \text { Am2147-55 } \\ \text { Am21L47-55 } \end{gathered}$ |  | $\begin{gathered} \text { Am2147-70 } \\ \text { Am21L47-70 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Symbol |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | ${ }^{\text {tRC }}$ | Address Valid to Address Do Not Care Time (Read Cycle Time) |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| 2 | ${ }^{\text {AAA }}$ | Address Valid to Data Out Valid Delay (Address Access Time) |  |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| 3 | $t_{\text {ACS } 1}$ | Chip Select LOW to Data Out Valid | (Note 5) |  | 35 |  | 45 |  | 55 |  | 70 |  |
| 4 | $t_{\text {ACS }}$ |  | (Note 6) |  | 35 |  | 45 |  | 65 |  | 80 | ns |
| 5 | tlz | Chip Select LOW to Data Out On (Notes 4 \& 7) |  | 5 |  | 5(10*) |  | 10 |  | 10 |  | ns |
| 6 | thz | Chip Select HIGH to Data Out Off (Notes 4 \& 7) |  | 0 | 30 | 0 | 30 | 0 | 30 | 0 | 40 | ns |
| 7 | tor | Address Unknown to Data Out Unknown Time |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 8 | tPD | Chip Select HIGH Power Down Delay (Note 4) |  |  | 20 |  | 20 |  | 20 |  | 30 | ns |
| 9 | tpu | $\begin{aligned} & \text { Chip Select LOW to Power Up Delay } \\ & \text { (Note 4) } \\ & \hline \end{aligned}$ |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Write Cycle |  | Address Valid to Address Do Not Care (Write Cycle Time) |  |  |  |  |  |  |  |  |  |  |
| 10 | twc |  |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| 11 | twp | Write Enable LOW to Write Enable High (Note 2) |  | 20 |  | 25 |  | 25 |  | 40 |  | ns |
| 12 | twr | Write Enable HIGH to Address |  | 0 |  | 0 |  | 10 |  | 15 |  | ns |
| 13 | twz | Write Enable LOW to Output in Hi Z (Notes 4 \& 7) |  | 0 | 20 | 0 | 25 | 0 | 25 | 0 | 35 | ns |
| 14 | tow | Data In Valid to Write Enable HIGH |  | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| 15 | ${ }_{\text {t }}$ H | Data Hold Time |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| 16 | $t_{\text {AS }}$ | Address Valid to Write Enable LOW |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 17 | ${ }_{\text {t }} \mathrm{W}$ | $\qquad$ (Note 2) |  | 35 |  | 45 |  | 45 |  | 55 |  | ns |
| 18 | tow | Write Enable HIGH to Output in Low Z (Notes 4 \& 7) |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 19 | $t_{\text {aw }}$ | Address Valid to End of Write |  | 35 |  | 45 |  | 45 |  | 55 |  | ns |

*Military version only.
**Notes: See notes following DC Characteristics table.
*See the last page of this spec for Group A Subgroup Testing information.


Read Cycle No. 1 (Notes 8, 9)


Read Cycle No. 2 (Notes 8, 10)

SWITCHING WAVEFORMS


WF000211
Write Cycle No. 1 (WE Controlled)


Write Cycle No. 2 ( $\overline{\text { CS }}$ Controlled)
Note: If $\overline{C S}$ goes HIGH simultaneously with $\overline{W E}$ high, the output remains in a high impedance state.

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{IL}}$ | 7,8 |
| $\mathrm{I}_{\mathrm{I}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| Parameter <br> Symbol | Subgroups | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{WP}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}} 1$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OH}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{CW}}$ | $7,8,9,10,11$ |
|  |  | $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am2148／2149

## DISTINCTIVE CHARACTERISTICS

－High speed－access times as fast as 35 ns
－Fully static storage and interface circuitry
－Automatic power－down when deselected（Am2148）
－TTL－compatible interface levels
－Low power dissipation
－Am2148： 990 mW active， 165 mW power down
－Am21L48： 688 mW active， 110 mW power down
－High output drive
－Up to seven standard TTL loads

## GENERAL DESCRIPTION

The Am2148 and Am2149 are high－performance，static，N－ Channel，read／write，random－access memories，organized as $1024 \times 4$ ．Operation is from a single $5-\mathrm{V}$ supply，and all input／output levels are identical to standard TTL specifica－ tions．The Am2148 and Am2149 are the same except that the Am2148 offers an automatic $\overline{\mathrm{CS}}$ power－down feature．

The Am2148 remains in a low－power standby mode as long as $\overline{\mathrm{CS}}$ remains HIGH，thus reducing its power requirements．

The Am2148 power decreases from 990 mW to 165 mW in the standby mode．The $\overline{\mathrm{CS}}$ input does not affect the power dissipation of the Am2149．

Data readout is not destructive and has the same polarity as data input．CS provides for easy selection of an individual package when the outputs are OR－tied．

| Part Number |  | $\begin{gathered} \text { Am2 } 148 / 9 \\ -35 \end{gathered}$ | $\begin{gathered} \text { Am2148/9 } \\ -45 \end{gathered}$ | $\begin{gathered} \text { Am21L48/9 } \\ -45 \end{gathered}$ | $\begin{gathered} \text { Am2148/9 } \\ -55 \end{gathered}$ | $\begin{gathered} \text { Am21L48/9 } \\ -55 \end{gathered}$ | $\begin{gathered} \text { Am2148/9 } \\ -70 \end{gathered}$ | $\begin{gathered} A m 21 L 48 / 9 \\ -70 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time （ns） |  | 35 | 45 | 45 | 55 | 55 | 70 | 70 |
| Icc Max．（mA） | $\begin{array}{r} 0 \text { to } \\ +70^{\circ} \mathrm{C} \end{array}$ | 180 | 180 | 125 | 180 | 125 | 180 | 125 |
| $\mathrm{I}_{\text {SB＊}}{ }^{\text {Max．（mA）}}$ |  | 30 | 30 | 20 | 30 | 20 | 30 | 20 |
| Icc Max．（mA） | $\begin{aligned} & -55 \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | N／A | 180 | N／A | 180 | N／A | 180 | N／A |
| $I_{\text {SB }}{ }^{\text {Max．（mA）}}$ |  | N／A | 30 | N／A | 30 | N／A | 30 | N／A |

[^2]| $\frac{\text { Publication \＃}}{03210}$ | $\frac{\text { Rev．}}{E}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :--- | :--- |
| Issue Date：May | 1986 |  |

## CONNECTION DIAGRAMS

Top View


Note: Pin 1 is marked for orientation.

METALLIZATION AND PAD LAYOUT

| Address Designators |  |
| :---: | :---: |
| External | Internal |
| $A_{0}$ | $A_{7}$ |
| $A_{1}$ | $A_{8}$ |
| $A_{2}$ | $A_{9}$ |
| $A_{3}$ | $A_{6}$ |
| $A_{4}$ | $A_{5}$ |
| $A_{5}$ | $A_{4}$ |
| $A_{6}$ | $A_{3}$ |
| $A_{7}$ | $A_{2}$ |
| $A_{8}$ | $A_{1}$ |
| $A_{9}$ | $A_{0}$ |



Die Size: $0.107^{\prime \prime} \times 0.145{ }^{\prime \prime}$

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optlonal Processing

AM2148

. DEVICE NUMBER/DESCRIPTIION
Am2148 - $1 \mathrm{~K} \times 4$ NMOS Static RAM with Power-Down Am21L48-1K×4 Low-Power NMOS Static RAM with Power-Down
Am2149-1K $\times 4$ NMOS Static RAM
Am21L49 - 1K $\times 4$ Low-Power NMOS Static RAM
"Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD883C Compliant products only.

| Valid Combinations |  |
| :---: | :---: |
| AM2148-35 | DC, DCB, LC, LCB |
| AM2149-35 |  |
| AM21L48-45 |  |
| AM21L49-45 |  |
| AM21L48-55 |  |
| AM21L49-55 |  |
| AM21L48-70 |  |
| AM21L49-70 |  |
| AM2148-45 | DC, DCB, DE, DEB, LC, LCB, LE, LEB, |
| AM2149-45 |  |
| AM2148-55 |  |
| AM2149-55 |  |
| AM2148-70 |  |
| AM2149-70 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| AM2148-45 |  |
| AM2149-45 |  |
| AM2148-55 |  |
| AM2149-55 | /BVA |
| AM2148-70 |  |
| AM2149-70 |  |
| AM2148-45 |  |
| AM2149-45 |  |
| AM2148-55 |  |
| AM2149-55 | IBUC |
| AM2148-70 |  |
| AM2149-70 |  |

## Valid Comblnations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## $\mathbf{A}_{0}-\mathbf{A}_{\mathbf{9}} \quad$ Address Inputs

The address input lines select the RAM location to be read or written.

## CS Chip Select (Input; Active LOW)

The Chip Select selects the memory device.
WE Write Enable (Input, Active LOW)
When $\overline{W E}$ is LOW and $\overline{\mathrm{CS}}$ is also LOW, data is written into the location specified on the address pins.
$1 / O_{1}-1 / O_{4}$ Data In/Out Bus (Bldirectional, Active HIGH)
These I/O lines provide the path for data to be read from or written to the selected memory location.

| VCC | Power Supply |
| :--- | :--- |
| V SS | Ground |

VSS Ground

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to $+150^{\circ} \mathrm{C}$ Ambient Temperature with
Power Applied -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage -0.5 V to +7.0 V
Signal Voltages with
Respect to Ground -3.5 V to +7.0 V
Power Description 1.2 W

DC Output Current 20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Absolute Maximum Ratings are for system-design
reference; parameters given are not $100 \%$ tested.

## OPERATING RANGES

Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) $\ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 0 ~ t o ~+70^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) ................... +4.5 V to +5.5 V
Military ( M ) and Extended Commercial ( E ) Devices
Temperature ( $T_{A}{ }^{*}$ ) ... -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage (VCC)
+4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
" $\mathrm{T}_{\mathrm{A}}$ is defined as the "instant-ON" case temperature.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Standard |  | Low Power |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| ${ }^{1} \mathrm{OH}$ | Output HIGH Current | $\mathrm{VOH}=2.4 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | -4 |  | -4 |  | mA |
|  | Output LOW Current | V | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ | 8 |  | 8 |  | mA |
| IoL | Output LOW Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 8 |  | N/A |  | mA |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | 6.0 | 2.0 | 6.0 | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | -0.5 | 0.8 | Volts |
| IIX | Input Load Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {CC }}$ |  | -10 | 10 |  | 10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $\text { GND } \leqslant V_{0} \leqslant V_{C C}$ <br> Output Disabled | $T_{A}=-55$ to $+125^{\circ} \mathrm{C}$ | -50 | 50 | -50 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance | Test Frequency $=1.0 \mathrm{MHz}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, All Pins at $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ (Note 12) |  |  | 5 |  | 5 | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | Input/Output Capacitance |  |  |  | 7 |  | 7 |  |
| Icc | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \leqslant \mathrm{~V}_{\mathrm{IL}} \\ & \text { Output Open } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$ |  | 180 |  | 125 | mA |
|  |  |  | $T_{A}=-55$ to $+125^{\circ} \mathrm{C}$ |  | 180 |  | N/A |  |
| ISB | Automatic $\overline{C S}$ Power Down Current | $\begin{aligned} & \text { Max. } V_{C C} \\ & \left(\overline{C S} \geqslant V_{I H}\right) \end{aligned}$ | $\mathrm{T}_{A}=0$ to $+70^{\circ} \mathrm{C}$ |  | 30 |  | 20 | mA |
|  |  |  | $T_{A}=-55$ to $+125^{\circ} \mathrm{C}$ |  | 30 |  | N/A |  |
| Ipo | Peak Power-On Current | Max. $V_{C C}$. <br> ( $\overline{\mathrm{CS}} \geqslant \mathrm{V}_{\mathrm{IH}}$ ) <br> (Notes 3 \& 12) | $\mathrm{T}_{A}=0$ to $+70^{\circ} \mathrm{C}$ |  | 50 |  | 30 | mA |
|  |  |  | $\mathrm{T}_{A}=-55$ to $+125^{\circ} \mathrm{C}$ |  | 50 |  | N/A |  |
| los | Output Short-Circuit Current | $\begin{aligned} & \text { GND } \leqslant V_{O} \leqslant V_{C C} \\ & \text { (Notes } 11,12 \text { ) } \end{aligned}$ | $T_{A}=0$ to $+70^{\circ} \mathrm{C}$ |  | $\pm 275$ |  | $\pm 275$ | mA |
|  |  |  | $T_{A}=-55$ to $+125^{\circ} \mathrm{C}$ |  | $\pm 350$ |  | $\pm 350$ |  |

Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{l}_{\mathrm{OH}}$ and 30 pF load capacitance. Output timing reference is 1.5 V .
2. The internal write time of the memory is defined by the overlap of CS LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. A pullup resistor to $V_{C C}$ on the $\overline{C S}$ input is required to keep the device deselected during $V_{C C}$ power up. Otherwise lpo will exceed values given (Am2148 only).
4. The operating ambient temperature is defined as the "instant-ON" case temperature.
5. Chip deselected greater than 55 ns prior to selection.
6. Chip deselected less than 55 ns prior to selection.
7. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. These parameters are sampled and not $100 \%$ tested.
8. $\overline{W E}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
11. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
12. This parameter is sampled and not $100 \%$ tested, but guaranteed by characterization.
*See the last page of this spec for Group A Subgroup Testing information.

## TYPICAL DC and AC CHARACTERISTICS

Supply Current
Versus Supply Voltage


Normalized Access Time Versus Supply Voltage


Typical Power-On Current Versus Power Supply


Supply Current
Versus Ambient Temperature


Normalized Access Time Versus Amblent Temperature

$r_{A}-{ }^{\circ} \mathrm{C}$ OP000771
Access TIme Change Versus Input Voltage

$v_{w}-v$
OP000801

Output Source Current Versus Output Voltage


Output Sink Current Versus Output Voltage


Vout - V
OP001091
Access Time Change Versus Output Loading

$C_{L}-\mathrm{pF}$
OP001101

## SWITCHING TEST CIRCUITS



Figure 1. Output Load


Figue 2. Output Load for $t_{H Z}, t_{L Z}, t_{0 w}, t_{w z}$

SWITCHING CHARACTERISTICS over operating range unless otherwise specified* (Note 1)**

| No. | Parameter Symbol | Parameter Description | Am2148/9-35 |  | Am2148/9-45 Am21L48/9-45 |  | $\begin{array}{\|c} \text { Am2148/9-55 } \\ \text { Am21L48/9-55 } \end{array}$ |  | $\left\lvert\, \begin{array}{c\|} \text { Am2148/9-70 } \\ \text { Am21L48/9-70 } \end{array}\right.$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |


| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\mathrm{RC}}$ | Address Valid to Address Do Not Care Time (Read Cycle Time) |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| 2 | $t_{\text {A }}$ | Address Valid to Data Out Valid Delay (Address Access Time) |  |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| 3 | $t_{\text {ACS } 1}$ | Chip Select LOW to Data Out Valid (Am2148 only) | (Note 5) |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| 4 | $t_{\text {ACS2 }}$ |  | (Note 6) |  | 45 |  | 55 |  | 65 |  | 80 |  |
| 5 | $t_{\text {ACS }}$ | Chip Select LOW to Data Out Valid (Am2149 only) |  |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| 6 |  | Chip Select LOW to | Am2148 | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| 6 | tz | Data Out On (Notes 7 \& 12) | Am2149 | 5 |  | 5 |  | 5 |  | 5 |  |  |
| 7 | $t_{\text {thz }}$ | Chip Select HIGH to Data Out Off (Notes 7 \& 12) |  | 0 | 20 | 0 | 20 | 0 | 20 | 0 | 20 | ns |
| 8 | tor | Address Unknown to Data Out Unknown Time |  | 0 |  | 5 |  | 5 |  | 5 |  | ns |
| 9 | tPD | Chip Select HIGH to Power Down Delay (Note 12) | Am2148 |  | 30 |  | 30 |  | 30 |  | 30 | ns |
| 10 | tPU | Chip Select LOW to Power Up Delay (Note 12) | Am2148 | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Write Cycle

| 11 | twc | Address Valid to Address Do Not Care (Write Cycle Time) | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | twP | Write Enable LOW to Write Enable HIGH (Note 2) | 30 |  | 35 |  | 40 |  | 50 |  | ns |
| 13 | twa | Write Enable HIGH to Address | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 14 | twz | Write Enable LOW to Output in High Z (Notes 7 \& 12) | 0 | 10 | 0 | 15 | 0 | 20 | 0 | 25 | ns |
| 15 | tow | Data In Valid to Write Enable HIGH | 20 |  | 20 |  | 20 |  | 25 |  | ns |
| 16 | ${ }_{\text {toh }}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 17 | $t_{\text {AS }}$ | Address Valid to Write Enable LOW | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 18 | tcw | Chip Select LOW to Write Enable HIGH (Note 2) | 30 |  | 40 |  | 50 |  | 65 |  | ns |
| 19 | tow | Write Enable HIGH to Output in Low $Z$ (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 20 | $t_{\text {AW }}$ | Address Valid to End of Write | 30 |  | 40 |  | 50 |  | 65 |  | ns |

**Notes: See notes following DC Characteristics table.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS (Cont'd.)



Read Cycle No. 1 (Notes 8, 9)


Read Cycle No. 2 (Notes 8, 10)

## SWITCHING WAVEFORMS



WF000711
Write Cycle No. 1 (WE Controlled)


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled)
Note: If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## GROUP A SUBGROUP TESTING

dC ChARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :--- | :---: |
| $V_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{IL}}$ | 7,8 |
| $\mathrm{I}_{\mathrm{X}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | (Am2148 <br> only) |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\text {RC }}$ | 7, 8, 9, 10, 11 | 12 | twp | 7, 8, 9, 10, 11 |
| 2 | $t_{\text {AA }}$ | 7, 8, 9, 10, 11 | 13 | twr | 7, 8, 9, 10, 11 |
| 3 | $t_{\text {ACS1 }} \begin{aligned} & \text { (Am2148 } \\ & \text { only) } \end{aligned}$ | 7, 8, 9, 10, 11 | 15 | tow | 7, 8, 9, 10, 11 |
| 4 | $\begin{aligned} & \text { (Am2148 } \\ & \text { tanly) } \end{aligned}$ | 7, 8, 9, 10, 11 | 16 | $t_{\text {th }}$ | 7, 8, 9, 10, 11 |
| 5 | $\text { tacs }^{\text {(Am2149 }} \begin{aligned} & \text { only) } \end{aligned}$ | 7, 8, 9, 10, 11 | 17 | $t_{\text {AS }}$ | 7, 8, 9, 10, 11 |
| 8 | ${ }^{\mathrm{t}} \mathrm{OH}$ | 7, 8, 9, 10, 11 | 18 | tcw | 7, 8, 9, 10, 11 |
| 11 | twc | 7, 8, 9, 10, 11 | 20 | $t_{\text {AW }}$ | 7, 8, 9, 10, 11 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am2167

## $16,384 \times 1$ Static RAM

## DISTINCTIVE CHARACTERISTICS

- High speed - access times as fast as 35 ns maximum
- Automatic power down when deselected
- Low power dissipation
- Am2167: 660 mW active, 110 mW power down
- High output drive
- Up to seven standard TTL loads or six Schottky TTL loads
- TTL-compatible interface levels
- No power-on current surge


## GENERAL DESCRIPTION

The Am2167 is a high-performance, 16,384-bit, static, read/write, random-access memory. It is organized as 16,384 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to six standard Schottky TTL loads or up to seven standard TTL loads.

Only a single +5 -volt power supply is required. When deselected ( $\overline{C E} \geqslant \mathrm{~V}_{\mathrm{IH}}$ ), the Am2167 automatically enters a power-down mode which reduces power dissipation by 80\%.

Data In and Data Out use separate pins and are the same polarity allowing them to be connected together for operation in a common data bus environment. Data Out is a three-state output allowing similar devices to be wire-OR'd together.


CD009680


CD009690

Note: Pin 1 is marked for orientation.

## BIT MAP

| Address Designators |  |
| :---: | :---: |
| External | Internal |
| $A_{0}$ | $A_{1}$ |
| $A_{1}$ | $A_{6}$ |
| $A_{2}$ | $A_{2}$ |
| $A_{3}$ | $A_{5}$ |
| $A_{4}$ | $A_{3}$ |
| $A_{5}$ | $A_{0}$ |
| $A_{6}$ | $A_{4}$ |
| $A_{7}$ | $A_{13}$ |
| $A_{8}$ | $A_{10}$ |
| $A_{9}$ | $A_{6}$ |
| $A_{10}$ | $A_{11}$ |
| $A_{11}$ | $A_{9}$ |
| $A_{12}$ | $A_{12}$ |
| $A_{13}$ | $A_{7}$ |



Die Size: $0.121 \times 0.249$

Figure 3. Bit Mapping Information

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if. applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


* Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD883C Compliant products only.

| Valid Combinations |  |
| :--- | :--- |
| AM2167-35 | PC, PCB, DC, DCB, LC, LCB |
| AM2167-45 | PC, PCB, DC, |
| AM2167-55 |  |
| AM2167-70 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Devlce Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

Am2167
$16 \mathrm{~K} \times 1$ NMOS Static RAM

| Valld Combinations |  |
| :---: | :---: |
| AM2167-45 | /BRA /BUC |
| AM2167-55 |  |
| AM2167.70 |  |
| AM2167-45 |  |
| AM2167.55 |  |
| AM2167-70 |  |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\mathbf{A}_{0}-A_{13} \quad$ Address (Inputs)
The address input lines select the RAM location to be read or written.
$\overline{\mathbf{C E}}$ Chip Enable (Input, Active LOW) The Chip Enable selects the memory device.
$\overline{\text { WE }}$ Write Enable (Input, Active LOW)
When Write Enable is LOW and Chip Enable is also LOW, data is written into the location specified on the address pins.

DIN Data (Input)
This pin issued for entering data during write operation.
DOUT Data (Output, Three State)
This pin is three state during write operation. It becomes active when $\overline{C E}$ is LOW and $\overline{W E}$ is HIGH.

Vcc Power Supply
VSS Ground

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $\qquad$
Signal Voltages with
Respect to Ground..........................-3.5 V to +7.0 V
Power Description 1.2 W

DC Output Current.............................................. 50 mA
Maximum rating are to be for system design reference, parameters given may not be $100 \%$ tested by AMD.

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGES



Operating ranges define those limits between which the functionality of the device is guaranteed.
*TA, Ambient temperature is defined to be the "instant on" case temperature

DC CHARACTERISTICS over operating range unless otherwise specified (Note 4)*

| Parameter Symbol | Parameter Description | Test Conditions |  | Am2167-35 |  | $\begin{aligned} & \text { Am2167-45, } \\ & \text { Am2167-55, } \\ & \text { Am2167-70 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| OH | Output HIGH Current | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | -4 |  | -4 |  | mA |
| lol | Output LOW Current | $\mathrm{VOL}_{\text {L }}=0.4 \mathrm{~V}$ | COM'L | 16 |  | 16 |  | mA |
|  |  |  | MIL | 12 |  | 12 |  |  |
| $\mathrm{V}_{1 H}$ | Input HIGH Voltage |  |  | 2.2 | 6.0 | 2.2 | 6.0 | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -2.5 | 0.8 | -2.5 | 0.8 | Volts |
| 1 X | Input Load Current | $\mathrm{V}_{\mathrm{SS}} \leqslant \mathrm{~V}_{1} \leqslant \mathrm{~V}_{\mathrm{CC}}$ |  | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $G N D \leqslant V_{O} \leqslant V_{C C}$ Output Disabled |  | -50 | 50 | -50 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance | Test Frequency $=1.0 \mathrm{MHz}$ <br> $T_{A}=25^{\circ} \mathrm{C}$, All pins at $0 \mathrm{~V}, \mathrm{~V}_{C C}=5 \mathrm{~V}$ (Note 9) |  |  | 5 |  | 5 | pF |
| Co | Output Capacitance |  |  |  | 6 |  | 6 |  |
| Icc | Vcc Operating | Max $\mathrm{V}_{\text {CC }}, C E \leqslant \mathrm{~V}_{\text {IL }}$ | COM'L |  | 120 |  | 120 | mA |
|  | Supply Current | Output Open | MIL |  | N/A |  | 160 | , |
| ISB | Automatic CE Power | MAX VCC, $\left(C E \geqslant V_{1 H}\right)$ | COM'L |  | 20 |  | 20 | mA |
|  | Down Current | (Note 3) | MIL |  | N/A |  | 30 |  |

Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{lOL}_{\mathrm{OH}} / \mathrm{OH}$ and 30 pF load capacitance. Output timing reference is 1.5 V .
2. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. A pull-up resistor to $V_{C C}$ on the $\overline{C E}$ input is required to keep the device deselected during $V_{C C}$ power up. Otherwise ISB will exceed values given.
4. The operating ambient temperature range is guaranteed at the "instant-on" case temperature.
5. The device must be selected during the previous cycle. Otherwise $t_{A A}$ and $t_{R C}$ are equivalent to $t_{A C S}$.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with load specified in Figure 2 for $t_{H Z}, t_{L Z}$, tow and twZ
7. $\overline{W E}$ is HIGH for read cycle.
8. Address valid prior to or coincident with CE transition LOW.
9. Parameter not $100 \%$ tested. Guaranteed by characterization.
*See last page of Spec for Group A Subgroup Testing Information.

Supply Current
versus Supply Voltage

$v_{\mathrm{cc}}-\mathrm{V}$
OP000940
Normalized Access Time versus Supply Voltage


OP000970
Typical Power-On Current versus Power Supply


Supply Current
versus Amblent Temperature


OP000950
Normalized Access Time versus Amblent Temperature


OP000980
Access Time Change versus Input Voltage


Output Source Current versus Output Voltage


Output Sink Current
versus Output Voltage


OP000990
Access Time Change versus Output Loading


## SWITCHING TEST CIRCUITS



Figure 1. Output Load


Figure 2. Output Load for $\mathbf{t}_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{LZ}}$, tow, $\mathbf{t w Z}^{\mathbf{W}}$

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)*

*See last page of specification for Group A Subgroup 8 Testing Information.

## SWITCHING WAVEFORMS

READ CYCLE NO. 1 (Notes 5, 7)


READ CYCLE NO. 2 (Notes 7, 8)


WRITE CYCLE NO. 1 (WE CONTROLLED)


WRITE CYCLE NO. 2 ( $\overline{C E}$ CONTROLLED)


Note: If CE goes high simultaneously with $\overline{W E}$ high, the output remains in a high impedance state.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbols | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{IL}}$ | 7,8 |
| $\mathrm{I}_{\mathrm{X}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| Parameter <br> Symbols | Subgroups | Parameter <br> Symbols | Subgroups |
| :---: | :---: | :---: | :---: |
| $t_{\mathrm{AC}}$ | $7,8,9,10,11$ | $t_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| $t_{\mathrm{AA}}$ | $7,8,9,10,11$ | $t_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $t_{\mathrm{ACS}}$ | $7,8,9,10,11$ | $t_{\mathrm{CW}}$ | $7,8,9,10,11$ |
| $t_{\mathrm{OH}}$ | $7,8,9,10,11$ | $t_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $t_{\mathrm{WC}}$ | $7,8,9,10,11$ | $t_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $t_{\mathrm{WP}}$ | $7,8,9,10,11$ | $t_{\mathrm{AS} 2}$ | $7,8,9,10,11$ |
| $t_{\mathrm{WR}}$ | $7,8,9,10,11$ |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test Conditions are selected at AMD's option.

# Am2168／Am2169 

$4096 \times 4$ Static R／W Random－Access Memory

## DISTINCTIVE CHARACTERISTICS

－High speed－access times as fast as 40 ns
－Fully static storage and interface circuitry
－No clocks or timing signals required
－Automatic power down when deselected（Am2168）
－Power dissipation
－Am2168： 660 mW active， 165 mW standby Am2169： 660 mW
－Standard 20 －pin， 300 inch dual－in－line package
－Standard 20－pin rectangular ceramic leadless chip carrier
－High output drive
－Up to seven standard TTL loads or six Schottky TTL loads
－TTL－compatible interface levels

## GENERAL DESCRIPTION

The Am2168 and Am2169 are high－performance，static， N － channel，read／write，random－access memories organized as 4096 words of 4 bits．Operation is from a single 5 V supply，and all input／output levels are identical to standard TTL specifications．The Am2168 and Am2169 are the same except that the Am2168 offers an automatic Chip Enable （ $\overline{\mathrm{CE}})$ power－down feature．

The Am2168 remains in a low－power standby mode as long as $\overline{C E}$ remains HIGH，thus reducing its power requirements from 660 mW to 165 mW maximum．

The data read out is not destructive and has the same polarity as the input data．The device is packaged in either a .300 slim DIP or 20 －pin leadless chip carrier．The outputs of similar devices can be OR－tied and easy selection obtained by use of the $\overline{\mathrm{CE}}$ ．

## CONNECTION DIAGRAM

Top View


Note: Pin 1 is marked for orientation.

METALLIZATION AND PAD LAYOUT

| Address Designators |  |
| :---: | :---: |
| External | Internal |
| $A_{0}$ | $A_{0}$ |
| $A_{1}$ | $A_{1}$ |
| $A_{2}$ | $A_{2}$ |
| $A_{3}$ | $A_{3}$ |
| $A_{4}$ | $A_{4}$ |
| $A_{5}$ | $A_{5}$ |
| $A_{6}$ | $A_{6}$ |
| $A_{7}$ | $A_{7}$ |
| $A_{8}$ | $A_{8}$ |
| $A_{9}$ | $A_{11}$ |
| $A_{10}$ | $A_{10}$ |
| $A_{11}$ | $A_{9}$ |



Die Size: 0.12

## ORDERING INFORMATION (Cont'd)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


* Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD883C Compliant products only.

| Valid Combinations |  |
| :---: | :---: |
| AM2168-35 | PC, PCB, DC, DCB, LC, LCB |
| AM2169-40 |  |
| AM2168-45 | PC, PCB, DC, DCB LE, LEB |
| AM2168-55 |  |
| AM2169-50 |  |
| AM2168-70 |  |
| AM2169.70 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

Am2168 - Am2169 4096×4 Static R/W Random Access Memory

| Valid Combinations |  |
| :--- | :--- |
| AM2168-45 |  |
| AM2168-55 |  |
| AM2169-50 |  |
| AM2168-70 |  |
| AM2169-70 |  |
| AM2168-45 |  |
| AM2168-55 |  |
| AM2169-50 |  |
| AM2168-70 |  |
| AM2169-70 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ,PIN DESCRIPTION

$A_{0}-A_{11}$ Address Inputs (Inputs)
The address input lines select the RAM location to be read or written.
$\overline{\text { CE }} \overline{\text { Chip Enable }}$ (Input, Active LOW) The Chip Enable selects the memory device.
$\overline{W E} \overline{\text { Write Enable (Input, Active LOW) }}$
When Write Enable is LOW and Chip Enable is also LOW, data is written into the location specified on the address pins.
$\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{4}$
Data In/Out Bus (Bidirectional Active HIGH)
These I/O lines provide the path for data to be read from or written to the selected memory location.

VCc Power Supply
VSS Ground


## OPERATING RANGES

Commercial (C) Devices
Temperature ( $T_{A}$ )* 0 to $+70^{\circ} \mathrm{C}$

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) 4.5 V to +5.5 V

Extended Commercial ( E ) and Military ( M ) Devices Temperature
( $T_{A}-E$ Devices) ( $T_{C}-M$ Devices) ...... -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage (VCC) ........................ 4.5 to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*TA, ambient temperature, is defined as the "instant-on" case temperature.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Am2168-35,$-45, \&-40$ |  | $\begin{gathered} \text { Am2168-55 } \\ \&-70 \\ \text { Am2169-50 } \\ \&=70 \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| IOH | Output HIGH Current | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | -4 |  | -4 |  | mA |
| Iol | Output LOW Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | COM'L | 8 |  | 8 |  | mA |
|  |  |  | MIL | 8 |  | 8 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | 6.0 | 2.2 | 6.0 | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Note 3 |  | -0.5 | 0.8 | -0.5 | 0.8 | Volts |
| IIX | Input Load Current | GND $\leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\mathrm{CC}}$ |  | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $\mathrm{GND} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant \mathrm{~V}_{\mathrm{CC}}$ <br> Output Disabled |  | -50 | 50 | -50 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance | Test Frequency $=1.0 \mathrm{MHz}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, All Pins at $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ (Note 5) |  |  | 5 |  | 5 | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | Input/Output Capacitance |  |  |  | 7 |  | 7 |  |
| Icc | $V_{C C}$ Operating Supply Current | Max. $\mathrm{V}_{\mathrm{CC}}, \mathrm{CE} \leqslant \mathrm{V}_{\mathrm{IL}}$ Output Open | COM'L |  | 120 |  | 120 | mA |
|  |  |  | MIL |  | N/A |  | 160 |  |
| ISB | Automatic $\overline{\mathrm{CE}}$ Power Down Current (Am2168 Only) | Max. $V_{C C},\left(C E \geqslant V_{I H}\right)$ | COM'L |  | 30 |  | 30 | mA |
|  |  |  | MIL |  | N/A |  | 30 |  |

Notes: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{IOL} / \mathrm{lOH}$ and 30 pF load capacitance. Output timing reference is 1.5 V .
2. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. $\mathrm{V}_{1 \mathrm{~L}}$ voltages of less than -0.5 V on the I/O pins will cause the output current to exceed the maximum rating and thus should not exceed 30 seconds in duration.
4. At any given temperature and voltage condition, $t_{H Z}$ is less than $t_{L Z}$ and $t_{W Z}$ is less than tow for all devices. Transition is measured at 1.5 V on the input to $\mathrm{VOH}_{\mathrm{OH}}-500 \mathrm{mV}$ and $\mathrm{VOL}_{\mathrm{OL}}+500 \mathrm{mV}$ on the outputs using the load shown in B . under Switching Test Circuits. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.
5. Not $100 \%$ tested parameter; parameter guaranteed by characterization.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUITS



## A. Output Load

B. Output Load for $\mathbf{t}_{\mathbf{H z}}, \mathrm{t}_{\mathrm{Lz}}$, tow, $^{\mathbf{t}} \mathbf{w z}$

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)*

| No. | Parameter Symbol | Parameter Description |  |  | Am2168-35 |  | Am2168-45, <br> Am2169-40 |  | Am2168-55, <br> Am2169-50 |  | Am2168-70, <br> Am2169-70 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | $t_{\text {R }}$ | Address Valid to Address Do Not Care Time (Read Cycle Time) |  |  | 35 |  | 40 |  | 50 |  | 70 |  | ns |
| 2 | $t_{\text {AA }}$ | Address Valid to Data Out Valid Delay (Address Access Time) |  |  |  | 35 |  | 40 |  | 50 |  | 70 | ns |
| 3 | $t_{\text {ACS }}$ | Chip Enable LOW to Data Out Valid (Chip Enable Access Time) | Am2168 |  |  | 35 |  | 45 |  | 55 |  | 70 | ns |
|  |  |  | Am2169 |  |  | 35 |  | 20 |  | 25 |  | 30 |  |
| 4 | $t_{L Z}$ | Chip Enable LOW to Data Out On | Am2168 | $\left\{\begin{array}{l} \text { Notes 4, } \\ 5 \end{array}\right.$ | 5 |  | 5 |  | 5 |  | 5 |  |  |
|  |  |  | Am2169 |  | 2 |  | 2 |  | 2 |  | 2 |  |  |
| 5 | ${ }_{\text {thz }}$ | Chip Enable HIGH to Data Out Off |  | $\left\lvert\, \begin{aligned} & \text { Notes 4, } \\ & 5 \end{aligned}\right.$ | 0 | 20 | 0 | 20 | 0 | 25 | 0 | 30 | ns |
| 6 | ${ }^{\text {toh }}$ | Address Unknown to Data Out Unknown Time | COM'L |  | 3 |  | 3 |  | 3 |  | 3 |  |  |
|  |  |  | MIL |  |  |  | 1 |  | 1 |  | 1 |  |  |
| 7 | tpo | Chip Enable HIGH to Power-Down Delay | Am2168 |  |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| 8 | tpu | Chip Enable LOW to Power-Up Delay | Am2168 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | twg | Address Valid to Address Do Not Care (Write Cycle Time) |  |  | 35 |  | 40 |  | 50 |  | 70 |  | ns |
| 10 | twp | Write Enable LOW to Write Enable HIGH |  | Note 2 | 30 |  | 35 | , | 45 |  | 65 |  | ns |
| 11 | tWR | Write Enable HIGH to Address Do Not Care |  |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 12 | twz | Write Enable LOW to Output in $\mathrm{Hi}-\mathrm{Z}$ |  | $\begin{aligned} & \text { Notes 4, } \\ & 5 \end{aligned}$ | 0 | 15 | 0 | 15 | 0 | 20 | 0 | 25 | ns |
| 13 | tow | Data In Valid to Write Enable HIGH |  |  | 20 | . | 20 |  | 25 |  | 35 |  | ns |
| 14 | ${ }_{\text {t }} \mathrm{DH}$ | Data Hold Time |  |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 15 | $t_{\text {AS }}$ | Address Valid to Write Enable LOW |  |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 16 | tCW | Chip Enable LOW to Write Enable HIGH |  | Note 2 | 30 |  | 35 |  | 45 |  | 65 |  | ns |
| 17 | tow | Write Enable HIGH to Output in Low-Z |  | $\left.\right\|_{5} ^{\text {Notes 4, }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 18 | taw | Address Valid to End of Write |  |  | 30 |  | 35 |  | 45 |  | 65 |  | ns |

*See the last page of this spec for Group A Subgroup Testing information.


Read Cycle No. 2 ( $\overline{W E}$ HIGH, Address Valid Prior to $\overline{\text { CE }}$ Transition to LOW)

## SWITCHING WAVEFORMS



WF021970
Write Cycle No. 1 (WE Controlled)


Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled)
Note: If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## TYPICAL PERFORMANCE CURVES

Supply Current versus Supply Voltage



Typical Power-On Current versus Power Supply


Supply Current
versus Ambient Temperature


Normalized Access Time versus Ambient Temperature


Access Time Change versus Input Voltage


Output Source Current versus Output Voltage


Output Sink Current versus Output Voltage


Access Time Change versus Output Loading


## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{IOH}_{\mathrm{OH}}$ | $1,2,3$ |
| IOL | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{IL}}$ | 7,8 |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{IOZ}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{ICC}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{ISB}_{\mathrm{SB}}$ <br> $(2168$ <br> $\mathrm{only})$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | $t_{\text {R }}$ | 7, 8, 9, 10, 11 |
| 2 | $t_{\text {AA }}$ | 7, 8, 9, 10, 11 |
| 3 | $t_{\text {ACS }}$ | 7, 8, 9, 10, 11 |
| 6 | $\mathrm{t}_{\mathrm{O}} \mathrm{H}$ | 7, 8, 9, 10, 11 |
| 9 | twe | 7, 8, 9, 10, 11 |
| 10 | twp | 7, 8, 9, 10, 11 |
| 11 | tWR | 7, 8, 9, 10, 11 |
| 13 | tow | 7, 8, 9, 10, 11 |
| 14 | ${ }_{\text {toh }}$ | 7, 8, 9, 10, 11 |
| 15 | $t_{\text {AS }}$ | 7, 8, 9, 10, 11 |
| 16 | tow | 7, 8, 9, 10, 11 |
| 18 | $t_{\text {AW }}$ | $7,8,9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Introduction

This document presents preliminary specifications on the $256 \mathrm{~K} \times 1$ CMOS Dynamic RAM Family of products. The family consists of three device types, each with its own distinct addressing scheme. The Am90C255 features Nibble Mode addressing which allows high-speed serial access of up to 4 bits of data, resulting in significant bandwidth improvement over conventional Page Mode addressing. The Am90C256 supports Enhanced Page Mode which permits random or serial access of up to 512 bits within a row. The Static Column Mode DRAM, the Am90C257, offers a new addressing scheme which significantly reduces access times. In this method, $\overline{\text { RAS latches the row addresses are read directly from the address bus as in }}$ a static RAM. CAS can either be tied to ground or used as a chip select. Access time of $80 \mathrm{~ns}, 100 \mathrm{~ns}$ and 120 ns are offered on all three device types.

All three devices types have corresponding low-power versions which offer very low CMOS standby power of 0.5 mW (Max.), ideal for battery-operated or battery back-up applications. During standby (Refresh-only cycles), the refresh period can be extended to 32 ms to reduce the total current required for data retension to less than $230 \mu \mathrm{~A}$ (Max.). All three low standby power versions are screened for $100-\mathrm{ns}, 120-\mathrm{ns}$ and $150-$ ns access times. The low-power versions share the same AC and DC characteristics with the standard CMOS versions, except for one addition to the DC characteristics, viz CMOS standby current specified at $100 \mu \mathrm{~A}$ (Max.). These additions are presented in the Low-Power DRAMM overview. All other data is supplied in the respective standard DRAM data sheet. The three low-power devices are identified as the Am90CL255 (Nibble Mode DRAM), the Am90CL256 (Enhanced Page Mode DRAM) and the AM90CL257 (Static Column Mode DRAM).

The three addressing schemes, along with the low-power options, support a wide range of applications requiring superior speed-power characteristics, such as mini-computers, professional computers, workstations, CAD/CAM systems, buffer memories, peripheral storage, etc. Besides low standby power, the CMOS process permits significantly improved soft-error immunity ( $<100$ FITS*), thus significantly improving system reliability.

Both families are available in a $16-$ Pin Plastic DIP or 18 -Pin Plastic Leaded Chip Carrier. Physical dimensions for these packages are provided in Section 7 of this book.

[^3]
## Am90C255

## $256 \mathrm{~K} \times 1$ CMOS Nibble Mode Dynamic RAM

## PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- High density $256 \mathrm{~K} \times 1$
- Low-power dissipation - 358 mW active
- High-speed operation - 80-ns access, 130-ns cycle times
- High-speed Nibble Mode
- 15 -ns access, 35 -ns cycle times
- Fast Read-Modify-Write Cycle time
- Single 5-V supply
- Fast CAS output control
- Back biased substrate for high performance
- RAS-only refresh


## GENERAL DESCRIPTION

The Am90C255 is a fully decoded, CMOS Dynamic Ran-dom-Access Memory organized as 262,144 one-bit words. The design is optimized for high-speed, high-performance applications such as mainframe memory, graphics, buffer memory and peripheral storage, and battery operated applications.

The Am90C255 features "nibble mode" which allows highspeed serial access of up to four bits of data. This results in significant bandwidth improvement over conventional page mode, while simplifying system design.

The Am90C255 is fabricated using silicon gate CMOS process which permits significant improvements in speedpower characteristics. It has an on-chip fully regulated substrate bias generator which significantly improves transistor performance, and also functions as a power-up clamp which serves to protect the device from latch-ups.

The device operates on a single $5-\mathrm{V}$ supply and is stable over a wide range. All inputs and outputs are TTLcompatible. The Am90C255 is housed in a standard 16-pin, 0.3 -inch wide plastic DIP.

BLOCK DIAGRAM


80005141

## CONNECTION DIAGRAMS

Top View


CD005843
LOGIC SYMBOL



CD007080

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :--- | :--- |
| AM90C255-08 | PC, PCB |
| AM90C255-10 |  |
| AM90C255-12 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


## ROW ADDRESS TOPOLOGICAL BIT MAP



AF003970
Note: Quad 2 is a mirror image of $A X_{2}$ thru $A X_{7}$ in Quad 1. $A X_{0}$ and $A X_{1}$ are repeated in both quads.

## PIN DESCRIPTION

$A_{0}-A_{8} \quad$ Nine multiplexed inputs, initially provides nine row address inputs and then nine column address inputs, all within one normal cycle. The nine row address inputs (meeting the set-up and hold times, $\mathrm{t}_{\mathrm{ASR}}$ and $\mathrm{t}_{\mathrm{RAH}}$ ) are latched in by $\overline{\mathrm{RAS}} \downarrow$. The nine column address inputs (meeting the setup and hold times, $t_{\text {ASC }}$ and $\mathrm{t}_{\mathrm{CAH}}$ ) are latched in by CAS $\downarrow$. The combined row and column address inputs ( 18 total) will select one of 262,144 memory bits for Read, Write or Read-Modify-Write operation. During Nibble Mode operation, $A_{8}$ determines the starting point of the circular 4-bit nibble. Row $A_{8}$ and Column $A_{8}$ provide two binary bits needed to select one of four bits (see Section on Nibble Mode Cycles).
DIN The Data Input (meeting set-up and hold times, $t_{D S}$ and $\left.t_{D H}\right)$ is latched in by either $\overline{W E} \downarrow$ or $\overline{\mathrm{CAS}} \downarrow$, whichever comes later, while $\overline{\mathrm{RAS}}$ is LOW.
$\overline{\text { RAS }} \quad$ The Row Address Strobe control clock. $\overline{\text { RAS }} \downarrow$ latches the row address on $A_{0}-A_{8}$ and activates a memory cycle and precharges the memory's dynamic circuits. Memory cycle time, as defined by the RAS clock, has a very large operating range. However, $\overline{R A S}$ LOW pulse width (tras) and $\overline{\text { RAS }}$ HIGH pulse width (tRP) must satisfy the specified minimum and maximum values in order to maintain continuous memory operation and data retention. $\overline{\mathrm{RAS}}$ alone controls memory refresh function.

The Write Enable control clock. $\overline{W E}$ timing, relative to $\overline{C A S}$ and $\overline{R A S}$, will define one of three memory cycles. RAS and CAS, both LOW, and 1) WE HIGH, will define a Read Cycle; 2) WE LOW (meeting the set-up and hold time twCS), will define an Early Write Cycle; 3) $\overline{W E}$, first HIGH and then LOW (meeting the towD delay time), will define a Read-Write/Read-Modify-Write Cycle.
DOUT The three-state output. DOUT is controlled by $\overline{\text { CAS. Valid output appears on DOUT in a Read }}$ Cycle after access time has elapsed (tCAC or $t_{\text {RAC }}$, whichever applies). Last valid DOUT remains valid as long as $\overline{\text { CAS }}$ is LOW. DOUT can be turned off only with CAS.

## FUNCTIONAL DESCRIPTION

## Device Initialization

Since the Am90C255 dynamic RAM is a single supply 5 V -only device, the need for power supply sequencing is no longer required as was the case in older generation dynamic RAMs. On power-up, an initial pause of 100 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 4 ms with device powered up), the wake-up sequence ( 8 active cycles) will be necessary to assure proper device operation.

## Addressing The RAM

The nine address pins on the device are time multiplexed with two separate 9 -bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative), the row address strobe and the column address strobe. A total of eighteen address bits will decode one of the 262,144 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called 'tRCD,' which is the row-to-column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, two other variations in addressing the Am90C255. One is called the $\overline{R A S}-o n l y ~ r e f r e s h ~ c y c l e ~(d e-~$ scribed later), where an 8-bit row address field is presented on the input pins and latched by the $\overline{\mathrm{AAS}}$ clock. The most significant bit on row address $A_{8}$ (pin 1 ) is not required for refresh. The other variation, which is called Nibble Mode
allows the user to address 4 bits of data (serially) at a very high data rate.

## Operating Cycles

## Read Cycle

A Read Cycle is referred to as a Normal Read Cycle to differentiate it from a Nibble Mode Read Cycle, a Read-Write Cycle, and Read-Modify-Write Cycle which are covered in later sections.

The Memory Read Cycle begins with the row addresses valid and the $\overline{\text { RAS }}$ clock transitioning from HIGH to LOW. The $\overline{\text { CAS }}$ clock must also make a transition from HIGH to LOW, at the specified $t_{\text {RCD }}$ timing limits, when the column addresses are latched. These clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. However, the $\overline{C A S}$ clock must be active before or at the $t_{R C D}$ maximum for an access (data valid) from the $\overline{\mathrm{RAS}}$ clock edge to be valid (tRAC). If the $t_{\text {RCD }}$ maximum condition is not met, the access (tcAC) from the CAS clock active transition will determine read access time. The external $\overline{\text { CAS }}$ signal is ignored until an internal $\overline{\text { AAS signal is available, }}$ as shown in the block diagram. This gating feature on the $\overline{\mathrm{CAS}}$ clock allows the external CAS signal to become active as soon as the row address hold time (trAH) specification has been met, and thus defines the $t_{R C D}$ minimum specification. The time difference between $t_{R C D}$ minimum and $t_{R C D}$ maximum can be used to absorb skew delays in switching the address bus from row-to-column addresses to generate the CAS clock.
Once the clocks have become active they must stay active for certain minimums (tras for RAS clock, tCAS for the CAS clock), and the $\overline{R A S}$ clock must stay inactive for a minimum time ( $\mathrm{tRP}_{\mathrm{RP}}$ ). The former is for the completion of the cycle in progress and the latter allows the device internal circuitry to be precharged for the next active cycle.

DOUT is not latched and is valid as long as the CAS clock is active. The output will switch to the high impedance mode when the $\overline{\mathrm{CAS}}$ clock goes inactive. The $\overline{\mathrm{CAS}}$ clock can remain active before the start of the next cycle. To perform a Read Cycle, the Write Enable ( $\overline{\mathrm{WE}}$ ) input must be held HIGH from the time the CAS clock makes its active transition (tRCS), to the time when it transitions into the inactive mode ( $\mathrm{t}_{\mathrm{RCH}}$ ).

## Write Cycle

A Write Cycle is similar to a Read Cycle except that the Write Enable (WE) clock must go active LOW at or before the time the $\overline{\mathrm{CAS}}$ clock goes active. In this case the cycle in progress is referred to as an early Write Cycle. In an early Write Cycle, the Write Clock and $\mathrm{D}_{\mathrm{IN}}$ are referenced to the active transition of the $\overline{\mathrm{CAS}}$ clock edge. There are two important parameters with respect to the Write Cycle: the column-strobe-to-write lead time (tCWL) and the row-strobe-to-write lead time (tRWL). These are the minimum times that the $\overline{\text { RAS }}$ and $\overline{\mathrm{CAS}}$ clocks need to be active after the write operation has started (WE clock LOW).
It is also possible to perform a late Write Cycle. For this cycle, the Write Clock is activated after CAS goes LOW, which is beyond twes minimum time so the parameters tcWL and tRWL must be satisfied before terminating this cycle. The difference between an early Write Cycle and late Write Cycle is that in a late Write Cycle the Write Enable clock can occur much later in time with respect to the active transition of the CAS clock.
At the start of an Early Write Cycle, Dout is in a Hi-Z condition and remains so throughout the cycle. It remains $\mathrm{Hi}-\mathrm{Z}$ because the active transition of the Write Enable clock prevents the CAS clock from enabling the output buffers, as shown in the Block Diagram. This characteristic can be effectively utilized in a system that has a common input/output bus, with the only stipulation being the system must use only the early write mode.

## Read-Modify-Write And Read-Write Cycles

As the name implies, both a Read and a Write Cycle are accomplished at the same cell location during a single access. The Read-Modify-Write Cycle is similar to the late Write Cycle discussed above.

For the Read-Modify-Write Cycle, a normal Read Cycle is initiated with the $\overline{\text { WE clock HIGH. After the data is read, } \overline{W E} \text { is }}$ transitioned to LOW and $D_{\mathbb{I}}$ is set up and held with respect to the active edge of $\bar{W} E$. This cycle assumes a zero modify time between read and write.

Another variation of the Read-Modify-Write Cycle is the ReadWrite Cycle, in which the one parameter (tCWD) plays an important role. A Read-Write Cycle starts as a normal Read Cycle with the WE clock being transitioned at minimum tcWD time, depending upon the application. This results in starting a write operation to the selected cell even before DOUT occurs. In this case, $\mathrm{D}_{\mathbf{I N}}$ is set up with respect to the $\overline{\mathrm{WE}}$ clock active edge.

## Refresh Cycles

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 4 ms . This is accomplished by sequentially cycling through the 256 row address locations every 4 ms . A normal read or write operation to the RAM will serve to refresh all the bits (1024) associated with that particular row decoded.

## RAS-Only Refresh

One method to ensure data retention is to employ the $\overline{\text { RAS. }}$ only refresh scheme. In this refresh method, the system must perform a $\overline{\text { RAS-only cycle on all } 256 \text { row addresses every } 4}$ ms. The row addresses are latched with the RAS clock, and the associated internal row locations are refreshed. The CAS clock is not required and must be inactive or HIGH to conserve power.

## Nibble Mode Cycles

Nibble Mode operation allows faster successive data operation on 4 bits. The first of 4 bits is accessed in the usual manner with read data coming out at tCAC time. By keeping RAS LOW, CAS can be cycled up and then down, to read or write the next three bits at a high data rate (faster than tCAC). Row and column addresses need only be supplied for the first access of the cycle. From then on, the falling edge of $\overline{\mathrm{CAS}}$ will activate the next bit. After four bits have been accessed, the next bit will be the same as the first bit accessed (wrap-around method).
$\square[0,0] \quad[0,1] \quad[1,0] \quad[1,1] \square$

Pin one ( $A_{8}$ ) determines the starting point of the circular 4-bit nibble. Row $A_{8}$ and Column $A_{8}$ provide the two binary bits needed to select one of four bits. The user can start the Nibble Mode at any one of the four bits. From then on, successive bits come out in a binary fashion (i.e., $00 \rightarrow 01 \rightarrow 10 \rightarrow 11$ ) with Row $A_{8}$ being the least significant address.

If more than 4 bits are accessed during Nibble Mode, the address will begin to repeat. If any bit is written during Nibble Mode, the new data will be written to the memory cells selected, but the new data will not be read during the same nibble sequence.

In Nibble Mode, the three-state control of DOUT is determined by the first normal access cycle.
The data output is controlled only by the WE state referenced at the $\overline{\text { CAS }}$ negative transition of the normal cycle [first nibble bit]. That is, when twes $>$ twos minimum is met, the data output will remain open circuit throughout the succeeding Nibble Cycle regardless of the WE state. The write operation is done during the period in which the WE and CAS clock are LOW. This is demonstrated in Figures 1, 2 and 3.


Figure 1.


Figure 2. Case One (Nibble Cycle is an Early-Write Cycle)


WF009681
Figure 3. Case Two (Nibble Cycle is a delayed Write, Read-Write Cycle)

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied $\qquad$ -10 to $+80^{\circ} \mathrm{C}$
Voltage on Any Pin Relative to VSS (Except $\mathrm{V}_{\mathrm{Cc}}$ ) -2 to +7.5 V
Voltage on VCC Supply
Relative to $V_{S S}$ -1 to +7.5 V
Short Circuit Output Current ................................... 50 mA
Power Dissipation ............................................. 1.0 W
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature ( $T_{A}$ ). .0 to $+70^{\circ} \mathrm{C}$
Supply Voltage (VCC) +4.5 V to +5.5 V
Input High Voltage (VIH) 2.4 V to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$

Input Low Voltage (VIL)
$\qquad$

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Part No. | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output Levels | Output HIGH Voltage ( $1 \mathrm{OH}=-5.0 \mathrm{~mA}$ ) Output LOW Voltage ( $(\mathrm{OL}=4.2 \mathrm{~mA})$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ |  |  |  |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant+70^{\circ} \mathrm{C}$ |  | 2.4 | $\mathrm{v}_{\mathrm{CC}}+1.0 \mathrm{v}$ | V |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  | -1.0 | 0.8 | V |
| 1 (L) | Input Leakage Current | $0 \leqslant v_{I N} \leqslant 5.5 v, v \varepsilon_{C}=5.5 v, v_{S S}=0 V$ <br> All Other Pins Not Under Test $=0 \mathrm{~V}$ | 4. ${ }^{\text {a }}$ | -10 | 10 | $\mu \mathrm{A}$ |
| 10 (L) | Output Leakage Current | Data-Out Disabled, $0 \mathrm{~V}<\mathrm{V}_{\text {Out }}<5.5 \mathrm{~V}$ |  | -10 | 10 | $\mu \mathrm{A}$ |
| lcCl | Operating Current | बAS, CAS Cycling $t_{\mathrm{RC}}=\mathrm{Min}$. | Am90C255-08 |  | 85 | mA |
|  |  |  | Am90C255-10 |  | 65 |  |
|  |  |  | Am90C255-12 |  | 60 |  |
| 1 CC 2 | Standby Current | $\widehat{\text { RAS }}=$ CAS $=\mathrm{V}_{1 H}$ (TTL Level) |  |  | 4 | mA |
| Icca | $\mathrm{V}_{\mathrm{CC}}$ Supply Current RAS-Only Refresh | RAS Cycling, CAS $=V_{I H}$ $t_{\text {RC }}=$ Min. | Am90C255-08 |  | 85 | mA |
|  |  |  | Am90C255-10 |  | 60 |  |
|  |  |  | Am90C255-12 |  | 55 |  |
| 1 CCC 4 | Nibble Mode Operating Current | $\overline{A A S}=V_{1 L}, \overline{C A S}$ Cycling $\mathrm{ZNC}=\mathrm{Min}$. | Am90C255-8 |  | 25 | mA |
|  |  |  | Am90C255-10 |  | 20 |  |
|  |  |  | Am90C255-12 |  | 18 |  |

Notes: 1. All voltages referenced to $\mathrm{V}_{\mathrm{SS}}$.
2. Specified ICC (Max.) is measured with output open.
3. Test Conditions apply for DC Characteristics only.

## CAPACITANCE*

$\left(T_{A}=+25^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V}_{,} \mathrm{f}=1.0 \mathrm{MHz}\right.$ )

| Parameter <br> Symbol | Parameter Description | Max. | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN1}}$ | Input Capacitance $\mathrm{A}_{0}$ to $\mathrm{A}_{8}, D_{\mathrm{IN}}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{IN} 2}$ | Input Capacitance $\overline{\text { RAS, } \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}}$ | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance DOUT | 6 | pF |

*Measured with a Booton Meter or calculated from the equation $C=I \Delta t / \Delta V$.

## SWITCHING TEST CIRCUIT



TC002323

## SWITCHING TEST WAVEFORM



KEY TO SWITCHING WAVEFORMS

| WAVEFORM | InPuts | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  |  |  |
|  | MAY CHANGE FROMH TOL | WILL BE CHANGING FROMHTOL |
| $\sqrt{7 T I}$ | MAY CHANGE FROML TOH | WILL BE CHANGING FROMLTOH |
| W0XX | DON'T CARE; <br> ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | does not APPLY | CENTER <br> INE IS HIGH impedance "OFF" STATE |

SWITCHING CHARACTERISTICS $\left(T_{A}=0\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise noted)

| No. | Parameter Symbol | Parameter Description | Am90C255-08 |  | Am90C255-10 |  | Am90C255-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ/WRITE/READ-MODIFY-WRITE CYCLE

| 1 | $t_{\text {RAC }}$ | Access Time from $\overline{\mathrm{RAS}}$ (Note 10) |  | 80 |  | 100 |  | 120 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | $t_{\text {cac }}$ | Access Time from CAS (Note 10) |  | 35 |  | 40 |  | 50 | ns |
| 3 | $t_{\text {RP }}$ | AAS Precharge Time | 40 |  | 65 |  | 70 |  | ns |
| 4 | $t_{\text {RC }}$ | R/W Cycle Time (Note 3) | 130 |  | 175 |  | 200 |  | ns |
| 5 | tras | $\overline{\text { RAS Pulse Width }}$ | 80 | 10,000 | 100 | 10,000 | 120 | 10,000 | ns |
| 6 | tCAS | CAS Pulse Width | 35 | 10,000 | 40 | 10,000 | 50 | 10,000 | ns |
| 7 | tCRP | CAS-to- $\overline{\mathrm{RAS}}$ Precharge Time | 0 |  | 0 | 4 | 0 |  | ns |
| 8 | $t_{\text {RCD }}$ | RAS-to-CAS Delay Time (Note 4) | 20 | 45 | 22 | 60 | 25 | 70 | ns |
| 9 | trsh | RAS Hold Time | 35 |  | 40 | \% | 50 |  | ns |
| 10 | tcsi | CAS Hold Time | 80 | , | 100 |  | 120 |  | ns |
| 11 | $t_{\text {ASR }}$ | Row Address Setup Time | 3 |  | 0 |  | 0 |  | ns |
| 12 | $t_{\text {RAH }}$ | Row Address Hold Time | 10 | . | 12 |  | 15 |  | ns |
| 13 | $t_{\text {ASC }}$ | Column Address Setup Time | 0 | $\square$ | 0 |  | 0 |  | ns |
| 14 | $\mathrm{t}_{\text {CAH }}$ | Column Address Hold Time | -12 | 4 | 15 |  | 20 |  | ns |
| 15 | $t_{\text {AR }}$ | Column Address Hold Time to $\overline{\mathrm{AAS}}$ (Note 12) |  |  |  |  |  |  | ns |
| 16 | $t_{T}$ | Transition Time | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| 17 | tofF | Output Disable Time | 0 | 20 | 0 | 20 | 0 | 25 | ns |
| 18 | tref | Time Between Refresh | \% | 4 | - | 4 |  | 4 | ms |

READ CYCLE

| 19 | $t_{\text {tacs }}$ | Read Command Setup Time | 0 | 0 | 0 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold to CAS | 0 | 0 | 0 | ns |
| 21 | $t_{\text {RRH }}$ | Read Command Hold to RAS | 20 | 20 | 20 | ns |

WRITE CYCLE

| 22 | twcs | Write Command Setup | 0 | 0 | 0 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 23 | ${ }^{\text {W }} \mathrm{WCH}$ | Write Command Hold Time | 12 | 15 | 20 | ns |
| 24 | twp | Write Command Pulse Width | 12 | 15 | 20 | ns |
| 25 | trwL | Write Command to RAS | 15 | 20 | 25 | ns |
| 26 | t CWL | Write Command to CAS Setup Time | 15 | 20 | 25 | ns |
| 27 | $t_{\text {DS }}$ | Data-In Setup Time | 0 | 0 | 0 | ns |
| 28 | ${ }_{\text {t }}{ }_{\text {DH }}$ | Data-In Hold Time | 12 | 15 | 20 | ns |

## READ-MODIFY-WRITE CYCLE

| 29 | trwe | RMW Cycle Time (Note 5) | 130 |  | 175 |  | 200 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 30 | tcw | CAS-to-WE Delay Time | 12 |  | 15 |  | 20 |  | ns |
| 31 | trRW | RMW RAS Pulse Width (Note 6) | 80 | 10,000 | 100 | 10,000 | 120 | 10,000 | ns |
| 32 | tcrw | RMW CAS Pulse Width (Note 7) | 32 |  | 40 |  | 50 |  | ns |

## NIBBLE MODE READ CYCLE

| 33 | $\mathrm{t}_{\mathrm{NC}}$ | Nibble R/W Cycle Time (Note 8) | 35 |  | 40 |  | 50 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 34 | $\mathrm{t}_{\text {NCAC }}$ | Nibble CAS Access Time |  | 15 |  | 20 |  | 25 | ns |
| 35 | ${ }^{\text {t }}$ NCAS | Nibble CAS Pulse Width | 15 |  | 20 |  | 25 |  | ns |
| 36 | ${ }^{\text {t }}$ CPP | Nibble C̄AS Precharge Time | 10 |  | 10 |  | 15 |  | ns |
| 37 | $t_{\text {NRSH }}$ | Nibble $\overline{\mathrm{RAS}}$ Hold Time | 15 |  | 20 |  | 25 |  | ns |

Notes: See next page for notes.

SWITCHING CHARACTERISTICS (Cont.) ( $\mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise noted)

| No. | Parameter Symbol | Parameter Description | Am90C255-08 |  | Am90C255-10 |  | Am90C255-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | MIn. | Max. | Min. | Max. |  |
| NIBBLE MODE WRITE CYCLE |  |  |  |  |  |  |  |  |  |
| 38 | ${ }^{\text {t }}$ CCWL | Nible Mode Write-to-CAS Lead Time | 15 |  | 20 |  | 25 |  | ns |
| 39 | ${ }^{\text {InCWD }}$ | Nibble CAS-to-WE Delay Time (Note 11) | 0 |  | 0 |  | 0 |  | ns |
| 40 | tncrw | Nibble Mode RMW CAS Pulse Width | 15 |  | 20 |  | 25 |  | ns |
| 41 | ${ }_{\text {tnwr }}$ | Nible RAS Hold Time | 25 |  | 30 |  | 35 |  | ns |
| 42 | t $^{\text {NRWC }}$ | Nibble RMW Cycle Time (Note 9) | 40 |  | 45 |  | 55 |  | ns |

Notes: 1. An initial pause of $100 \mu \mathrm{~s}$ is required after power-up, followed by any B RAS cycles, before proper device operation is achieved.
2. Switching characteristics assume $\mathrm{t} T=5 \mathrm{~ns}$. $\mathrm{t} \boldsymbol{T}$ is measured between $\mathrm{V}_{\mathrm{IH}}$ (Min.) and $\mathrm{V}_{\mathrm{IL}}$ (Max.).
3. $t_{R C}=t_{R A S}+t_{T}+t_{R P}+t_{T}$.
4. $t_{R C D}=t_{\text {RAH }}+t_{T}+t_{A S C}+t_{T}$.
5. $t_{R W C}=t_{R R W}+t_{R P}+t_{T}+t_{T}$.
6. $t_{\text {RRW }}=t_{\text {RCD }}(M a x)+t_{C W D}+t_{T}+t_{\text {RWL }}$.
7. $\mathrm{t}_{\mathrm{CR}}=\mathrm{t}_{\mathrm{CWD}}+\mathrm{t}_{T}+\mathrm{t}_{\mathrm{CW}}$.
8. $t_{N C}=t_{N C A S}+t_{T}+t_{N C P}+t_{T}$
9. $t_{\text {NRWC }}=t_{N C W D}+t_{T}+t_{N C W L}+t_{T}+t_{N C P}+t_{T}$.
10. All switching characteristic parameters are measured with a load equivalent of two TTL loads and 100 pF .
11. If the first Nibble Cycle is a Read-Modify-Write, the same cycle can be performed on the next three bits if WE stays LOW, or Read Cycle if WE is pulled HIGH prior to start of Nibble Cycle.
12. Timing requirements referenced to $\overline{R A S}$ are non-restrictive and are deleted from the data sheet. These include $t_{A R}, t_{W C R}, t_{D H R}$ and $t_{R W D}$. The hold times of the Column Address, $D_{I N}$ and $W E$, as well as $t_{C W D}$ (CAS-to-WE delay) are not restricted by $t_{R C D}$.

SWITCHING WAVEFORMS (Cont'd.)


## Read Cycle

## SWITCHING WAVEFORMS (Cont'd.)

WRITE CYCLE


READ-MODIFY-WRITE CYCLE




## Am90CL255

Low-Power $256 \mathrm{~K} \times 1$ CMOS Nibble Mode DRAM

## OVERVIEW

The $256 \mathrm{~K} \times 1$ CMOS Low-Power ('L') DRAM versions share common functional descriptions, $D C$ and $A C$ characteristics with the corresponding standard CMOS (non-'L') versions. The only additions to these sections are:

## DISTINCTIVE CHARACTERISTICS

- Extended refresh period -32 ms (Max.) during standby
- Low data retention current $-230 \mu \mathrm{~A}$ (Max.)


## ORDERING INFORMATION

The Ordering Information for the Low-Power DRAM versions are the same as for the Standard CMOS DRAMs, with the exception of an 'L' inserted within the device number to denote 'Low-Power.' For example, the Am90CL 255 is $=\mathrm{a} 256 \mathrm{~K} \times 1$ CMOS 'Low-Power" Nibble Mode DRAM. All temperature ranges, speed and package options remain the same as those listed in Ordering Information sections for the respective Standard CMOS DRAMs.

## DC CHARACTERISTICS

The low-power version DRAMs are screened for one additional parameter, viz, CMOS standby current. All other DC characteristics remain the same for both families.

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC5 | VCC Supply Current CMOS Standby | $\overline{\mathrm{RAS}} \geqslant V_{C C}-0.5 \mathrm{~V}$ and $\overline{C A S}$ at $V_{I H}$, all other inputs and outputs $\geqslant V_{S S}$ | Am90CL255 |  | 0.1 | mA |

The Am90CL255-15 is screened for $\operatorname{ICC} 1=55 \mathrm{~mA}, \operatorname{ICC} 3=50 \mathrm{~mA}$, and $\operatorname{ICC}=16 \mathrm{~mA}$.

## AC CHARACTERISTICS

AC Characteristics remain unchanged on the low-power 100 ns and 120 ns versions. The AC characteristics corresponding to the 150 ns speed are on the following pages.

## FUNCTIONAL DESCRIPTION

The Functional Descriptions for low-power versions are the same as the corresponding standard versions. The low-power devices, however, support Extended Refresh cycles described below:

## Extended Refresh Cycle

All low-power versions extend the Refresh Cycle period to 32 ms for $\overline{\text { RAS }}$-Only Refresh cycles. This feature reduces the total current consumption to a maximum of $230 \mu \mathrm{~A}$ for data retention. The low-standby current can significantly extend battery life in battery back-up applications. Current consumption is calculated from the following equation:

$$
\begin{aligned}
& \mathrm{I}=\frac{\left(\mathrm{t}_{\mathrm{RC}}\right)\left(I_{\mathrm{ACTIVE}}\right)+\left(\mathrm{t}_{\mathrm{RI}}-\mathrm{t}_{\mathrm{RC}}\right)\left(I_{\text {STANDBY }}\right)}{T_{\mathrm{RI}}} \\
& \text { where } \mathrm{t}_{\mathrm{RC}}=\text { Refresh Cycle Time } \\
& \text { and } \mathrm{t}_{\mathrm{RI}}=\text { Refresh Interval Time or } t_{\mathrm{REF}} / 256
\end{aligned}
$$

Before entering or leaving an Extended Refresh period, the entire array must be refreshed at the normal interval of 4 ms . This can be accomplished by either a burst or distributed refresh.

- Low-power dissipation -0.55 mW (Max.)

SWITCHING CHARACTERISTICS $\left(T_{A}=0\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise noted)

| No. | Parameter Symbol | Parameter Description | Am90CL255-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| READ/WRITE/READ-MODIFY-WRITE CYCLE |  |  |  |  |  |
| 1 | $t_{\text {RAC }}$ | Access Time from RAS (Note 10) |  | 150 | ns |
| 2 | ${ }_{\text {t }}^{\text {cac }}$ | Access Time from CAS (Note 10) |  | 60 | ns |
| 3 | trp | पASS Precharge Time | 85 |  | ns |
| 4 | $t_{\text {RC }}$ | R/W Cycle Time (Note 3) | 245 |  | ns |
| 5 | $t_{\text {RAS }}$ | RAS Pulse Width | 150 | 10,000 | ns |
| 6 | tcas | CAS Pulse Width | 60 | 10,000 | ns |
| 7 | tCRP | CAS-to-RAS Precharge Time | 0 |  | ns |
| 8 | $t_{\text {RCD }}$ | FAS-to-CAS Delay Time (Note 4) | 30 | 90 | ns |
| 9 | $\mathrm{t}_{\text {RSH }}$ | RAS Hold Time | 60 |  | ns |
| 10 | ${ }_{\text {t }}$ | CAS Hold Time | 150 |  | ns |
| 11 | tASR | Row Address Setup Time | 0 |  | ns |
| 12 | $\mathrm{t}_{\text {RAH }}$ | Row Address Hold Time | 20 |  | ns |
| 13 | $\mathrm{t}_{\text {ASC }}$ | Column Address Setup Time | 0 |  | ns |
| 14 | tcah | Column Address Hold Time | 25 |  | ns |
| 15 | $t_{\text {AR }}$ | Column Address Hold Time to $\overline{\text { RAS }}$ (Note 12) |  |  | ns |
| 16 | ${ }_{\text {t }}$ | Transition Time | 3 | 50 | ns |
| 17 | toff | Output Disable Time | 0 | 30 | ns |
| 18 | treF | Time Between Refresh |  | 4 | ms |
| READ CYCLE |  |  |  |  |  |
| 19 | $t_{\text {RCS }}$ | Read Command Setup Time | 0 |  | ns |
| 20 | $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold to CAS | 0 |  | ns |
| 21 | trah | Read Command Hold to $\overline{\text { AAS }}$ | 20 |  | ns |
| WRITE CYCLE |  |  |  |  |  |
| 22 | twCS | Write Command Setup | 0 |  | ns |
| 23 | twCH | Write Command Hold Time | 25 |  | ns |
| 24 | twp | Write Command Pulse Width | 25 |  | ns |
| 25 | trwL | Write Command to RAS | 30 |  | ns |
| 26 | tcWL | Write Command to CAS Setup Time | 30 | . | ns |
| 27 | tos | Data-In Setup Time | 0 |  | ns |
| 28 | $\mathrm{t}_{\mathrm{DH}}$ | Data-In Hold Time | 25 |  | ns |

READ-MODIFY-WRITE CYCLE

| 29 | $t_{\text {trw }}$ | RMW Cycle Time (Note 5) | 245 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 30 | towd | CAS-to-WE Delay Time | 25 |  | ns |
| 31 | $t_{\text {RRW }}$ | RMW RAS Pulse Width (Note 6) | 150 | 10,000 | ns |
| 32 | tCRW | RMW CAS Pulse Width (Note 7) | 60 |  | ns |

## NIBBLE MODE READ CYCLE

| 33 | $t_{\text {NC }}$ | Nibble R/W Cycle Time (Note 8) | 60 |  | ns |
| :---: | :--- | :--- | :--- | :---: | :---: |
| 34 | $t_{\text {NCAC }}$ | Nibble CAS Access Time | 30 |  | ns |
| 35 | $t_{\text {NCAS }}$ | Nibble CAS Pulse Width | 30 |  | ns |
| 36 | $\mathrm{t}_{\text {NCP }}$ | Nibble $\overline{\text { CAS }}$ Precharge Time | 20 |  | ns |
| 37 | $t_{\text {NRSH }}$ | Nibble $\overline{\text { RAS }}$ Hold Time | 30 |  | ns |

Notes: See next page for notes.

SWITCHING CHARACTERISTICS $\left(T_{A}=0\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise noted)

| No. | Parameter Symbol | Parameter Description | Am90CL255-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| NIBBLE MODE WRITE CYCLE |  |  |  |  |  |
| 38 | ${ }^{\text {N }}$ NCWL | Nibble Mode Write-to-CAS Lead Time | 30 |  | ns |
| 39 | $t_{\text {NCWD }}$ | Nibble CAS-to-WE Delay Time (Note 11) | 0 |  | ns |
| 40 | $t_{\text {NCRW }}$ | Nibble Mode RMW CAS Pulse Width | 30 |  | ns |
| 41 | ${ }^{\text {NWWRH }}$ | Nibble $\overline{\text { RAS }}$ Hold Time | 40 |  | ns |
| 42 | $t_{\text {NRWC }}$ | Nibble RMW Cycle Time (Note 9) | 65 |  | ns |

Notes: 1. An initial pause of $100 \mu \mathrm{~s}$ is required after power-up, followed by any 8 RAS cycles, before proper device operation is achieved.
2. Switching characteristics assume $t_{T}=5 \mathrm{~ns}$. $t_{T}$ is measured between $\mathrm{V}_{I H}$ (Min.) and $\mathrm{V}_{\mathrm{IL}}$ (Max.).
3. $t_{R C}=t_{R A S}+t_{T}+t_{R P}+t_{T}$.
4. $t_{R C D}=t_{R A H}+t_{T}+t_{A S C}+t_{T}$.
5. $t_{\text {RWC }}=t_{\text {RRW }}+t_{R P}+t_{T}+t_{T}$.
6. $t_{\text {RRW }}=t_{\text {RCD }}($ Max $)+t_{C W D}+t_{T}+t_{\text {RWL }}$.
7. $\mathrm{t}_{\mathrm{CR}}=\mathrm{t}=\mathrm{CWD}+\mathrm{t}_{\mathrm{T}}+\mathrm{t}_{\mathrm{C} W} \mathrm{CL}$.
8. $t_{N C}=t_{N C A S}+t_{T}+t_{N C P}+t_{T}$.
9. $\mathrm{t}_{\mathrm{NRWC}}=\mathrm{t}_{\mathrm{NCWD}}+\mathrm{t}_{\mathrm{T}}+\mathrm{t}_{\mathrm{NCWL}}+\mathrm{t}_{\mathrm{T}}+\mathrm{t}_{\mathrm{NCP}}+\mathrm{t}_{\mathrm{T}}$.
10. All switching characteristic parameters are measured with a load equivalent of two TTL loads and 100 pF .
11. If the first Nibble Cycle is a Read-Modify-Write, the same cycle can be performed on the next three bits if WE stays LOW, or Read Cycle if WE is pulled HIGH prior to start of Nibble Cycle.
12. Timing requirements referenced to RAS are non-restrictive and are deleted from the data sheet. These include taR, $t_{W C R}, t_{D H R}$ and $t_{\text {RWD }}$. The hold times of the Column Address, $D_{I N}$ and $\overline{W E}$, as well as tcWD (CAS-to-WE delay) are not restricted by $t_{\text {RCD }}$.

## Am90C256

## $256 \mathrm{~K} \times 1$ CMOS Enhanced Page Mode Dynamic RAM

PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- Continuous data rate over 25 MHz
- Random access within a row
- Flow-through column latch for pipelining
- Low operating current-70 mA
- High-speed operation-80-ns RAS access, 130-ns $\overline{\text { RAS }}$ cycle time -20-ns CAS access
- Fully TTL compatible


## GENERAL DESCRIPTION

The Am90C256 is a fully decoded, CMOS Dynamic Ran-dom-Access Memory organized as 262,144 one-bit words. The device offers an Enhanced Page Mode Feature which permits very high-speed accesses ideal for graphics, digital signal processing and cache applications.

The Enhanced Page Mode allows random or sequential access of up to 512 bits within a row, with cycle times as fast as 45 ns . Because of static column circuitry, the CAS clock is no longer in the critical timing path. The flow-
through column latch allows address pipelining while relaxing many critical system requirements.
The Am90C256 is fabricated using silicon gate CMOS process which permits significant improvements in speedpower characteristics.
The device operates on a single $5-\mathrm{V}$ supply and is stable over a wide range. All inputs and outputs are TTL. compatible. The Am90C256 is housed in a standard 16-pin, 0.3 -inch wide plastic DIP.

BLOCK DIAGRAM


BD005142

PRODUCT SELECTOR GUIDE

| Part Number | Am90C256-08 | Am90C256-10 | Am90C256-12 |
| :--- | :---: | :---: | :---: |
| RAS Access Time | 80 ns | 100 ns | 120 ns |
| Temperature Range | Commercial | Commercial | Commercial |


| $\frac{\text { Publication \# }}{06954}$ | $\frac{\text { Rev. }}{B}$ | $\frac{\text { Amendment }}{10}$ |
| :---: | :---: | :---: |
| Issue Date: May 1986 |  |  |

## CONNECTION DIAGRAMS

Top View



CD007080

LOGIC SYMBOL


METALLIZATION AND PAD LAYOUT


## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing



## ROW ADDRESS TOPOLOGICAL BIT MAP



AF003970
Note: Quad 2 is a mirror image of $A X_{2}$ thru $A X_{7}$ in Quad 1. $A X_{0}$ and $A X_{1}$ are repeated in both quads.
$A_{0}-A_{8} \quad$ Nine multiplexed address inputs, initially provides nine row address inputs and then nine column address inputs, all within one normal cycle. The nine row address inputs (meeting the set-up and hold times, $\mathrm{t}_{\text {ASR }}$ and $\mathrm{t}_{\mathrm{AAH}}$ ) are latched in by RAS $\downarrow$. The nine column address inputs (meeting the set-up and hold times, $t_{\text {ASC }}, t_{C A H}$ and $t_{A R}$ ) are latched in by $\overline{C A S} \downarrow$. The combined row and column address inputs ( 18 total) will select one of 262,144 memory bits for Read, Write or Read-Modify-Write operation.
DIN The Data Input (meeting set-up and hold times, $t_{D S}$ and $t_{D H}$ ) is latched in by either $\overline{W E} \downarrow$ or $\overline{C A S} \downarrow$, whichever comes later, while $\overline{\mathrm{RAS}}$ is LOW.
$\overline{\text { RAS }} \quad$ The Row Address Strobe control clock. $\overline{\text { RAS }} \downarrow$ latches the row address on $A_{0}-A_{8}$ and activates a memory cycle and precharges the memory's dynamic circuits. Memory cycle time, as defined by the RAS clock, has a very large operating range. However, $\overline{\text { RAS }}$ LOW pulse width ( $\mathrm{t}_{\text {RAS }}$ ) and $\overline{\text { RAS }}$ HIGH pulse width (tRP) must satisfy the specified minimum and maximum values in order to maintain continuous memory operation and data retention. $\overline{R A S}$ alone controls memory refresh function.

The Column Address Strobe control clock. With $\overline{\text { RAS }}$ LOW, $\overline{C A S} \downarrow$ latches the column address and activates the memory input and output operations. With WE LOW, CAS controls the input timing; with WE HIGH, CAS controls the timing of valid output. CAS HIGH turns off DOUT (DOUT = high impedance). In Page Mode, CAS and tCAA define the Page Mode Cycle time. In Enhanced Page Mode operation, $\overline{\text { CAS }}$ is cycled while maintaining $\overline{\text { RAS }}$ LOW. The column address buffer acts as a flowthrough latch while CAS is HIGH.
$\overline{W E} \quad$ The Write Enable control clock. $\overline{W E}$ timing, relative to CAS and RAS, will detine one of three memory cycles. $\overline{\text { RAS }}$ and $\overline{\text { CAS, both LOW, and 1) }}$ WE HIGH, will define a Read Cycle; 2) WE LOW (meeting the set-up and hold time twCS), will define an Early Write Cycle; 3) $\overline{\text { WE, first HIGH and }}$ then LOW (meeting the tCWD delay time), will define a Read-Write/Read-Modify-Write Cycle.
DOUT The three-state output. DOUT is controlled by CAS. Valid output appears on DOUT in a Read Cycle after access time has elapsed (tCAC or $t_{\text {RAC, }}$ whichever applies). Last valid DOUT remains valid as long as CAS is LOW. DOUT can be turned off only with CAS.

## FUNCTIONAL DESCRIPTION

## Device Initialization

An initial pause of $100 \mu \mathrm{~s}$ is required after $\mathrm{V}_{\mathrm{CC}}$ power-up. This time delay is needed for the on-chip substrate-bias generator to pump enough negative charge into the substrate to establish the operating back-bias voltage. This is followed by a wake-up sequence of eight $\overline{R A S}$ cycles to initialize the internal dynamic circuits. If the device remains in standby mode for more than 4 ms while $\mathrm{V}_{\mathrm{CC}}$ is on, the wake-up sequence of any eight $\overline{\mathrm{RAS}}$ cycles will be necessary prior to normal operation. On-chip circuits prevent current surges during initial system power-up.

## Operating Cycles

## Memory Cycle

The Memory Cycle begins with $\overline{\text { RAS }}$ being pulled LOW. Once started, the Memory Cycle must not be aborted prior to fulfilling the minimum $t_{\text {RAS }}$ timing specification to ensure data integrity. Furthermore, a new cycle cannot be initiated until the minimum precharge time, trP and tCP, has elapsed.

## Read Cycle

A Read Cycle is performed by maintaining the Write Enable ( $\overline{W E}$ ) signal HIGH during the $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ operation. The column address must be held for a minimum time specified by taR. Data-out becomes valid only when $\mathrm{t}_{\text {RAC }}, \mathrm{t}_{\mathrm{CAA}}$ and $\mathrm{t}_{\mathrm{CAC}}$ are all satisfied. Consequently, the access time is dependent upon the timing relationship among $t_{R A C}, t_{C A A}$ and $t_{C A C}$. For example, the access time is limited by tcAA when trac and tcac are both satisfied.

## Write Cycle

A Write Cycle is performed by taking $\overline{W E}$ and $\overline{\text { CAS }}$ LOW during a $\overline{R A S}$ operation. The column address is latched in by CAS. The Write Cycle can be WE-controlled or CAS-controlled depending upon the later of WE or CAS LOW transition. Consequently, the input data must be valid at or before the falling edge of $\overline{W E}$ or CAS, whichever occurs last. In a CAS-

Controlled Write Cycle (the leading edge of $\overline{W E}$ occurs prior to, or coincident with, the CAS LOW transition), the output (DOUT) pin will be in the high impedance state at the beginning of the write function. Terminating the write action with CAS will maintain the output in the high impedance state.
The write function is internally timed on a write command which allows for a fast write pulse width and a fast write precharge time, thus eliminating the need for critical placement of transitions during the Write Cycle.

## Refresh Cycle

To retain data, a refresh operation is performed by clocking each of the 256 row addresses ( $A_{0}-A_{7}$ ) with RAS at least every 4 milliseconds. Any Read, Write, Read-Modify-Write, or RAS-Only Cycle will perform refresh.

## Data Output

The Am90C256 Data Output (DOUT), which has three-state capability, is controlled by $\overline{\mathrm{CAS}}$. During $\overline{\mathrm{CAS}}$ HIGH state ( $\overline{\mathrm{CAS}}$ at $\left.V_{\mid H}\right)$, the output is in the high impedance state. Table 1 summarizes the Dout state for various types of cycles.

## Enhanced Page Mode Operation

Enhanced Page Mode operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining $\overline{\text { RAS }}$ LOW while successive CAS cycles are performed, retains the row address internally, eliminating the need to reapply it. The column address buffer acts as a transparent or flow-through latch while CAS is HIGH. Access begins from the valid column address rather than from $\overline{C A S}$, eliminating $t_{A S C}$ and $t_{T}$ from the critical timing path. $\overline{C A S}$ latches the addresses into the column address buffer and acts as an output enable.

During this operation, Read, Write, Read-Modify-Write, or Read-Write-Read Cycles are possible at random or sequential addresses within a row. Following the entry cycle into Enhanced Page Mode operation, access time is tCAA or tCAP dependent. If the column address is valid prior to, or coincident with, the rising edge of CAS, then the access time is
determined by the rising edge of CAS specified by tcAP, as shown in Figure 1. If the column address is valid after the rising edge of CAS, then the access time is determined by the valid column address specified by tcaA. For both cases, the falling edge of CAS latches the address and enables the output.
Enhanced Page Mode operation provides a sustained data rate over 18 MHz for applications that require high data rate such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the data rate:

$$
\text { Data Rate }=\frac{512}{t_{R C}+511 t_{P C}}
$$

## Read-Modify-Write And Read-Write Cycles

As the name implies, both a Read and a Write Cycle are accomplished at the same cell location during a single access.

The Read-Modify-Write Cycle is similar to the late Write Cycle discussed above.

For the Read-Modity-Write Cycle, a normal Read Cycle is initiated with the $\overline{\text { WE }}$ clock HIGH. After the data is read, $\overline{\text { WE }}$ is transitioned to LOW and DIN is set up and held with respect to the active edge of $\overline{W E}$. This cycle assumes a zero modify time between read and write.

Another variation of the Read-Modify-Write Cycle is the ReadWrite Cycle, in which the two parameters (tawD and towd) play an important role. A Read-Write Cycle starts as a normal Read Cycle with the $\overline{W E}$ clock being transitioned at minimum $t_{\text {RWD }}$ or minimum tcwD time, depending upon the application. This results in starting a write operation to the selected cell even before DOUT occurs. in this case, $\mathrm{D}_{\mathrm{IN}}$ is set up with respect to the WE clock active edge.

TABLE 1. Am90C256 DATA OUTPUT OPERATION FOR VARIOUS TYPES OF CYCLES

| Cycle | Data Out of State |
| :--- | :--- |
| Read Cycle | Data from Addressed Memory Cell |
| CAS-Controlled Write Cycle (Early Write) | High Impedance |
| WE-Controlled Write Cycle (Late Write) | Active, Not Valid |
| Read-Modify-Write Cycle | Data from Addressed Memory Cell |
| Read-Write-Read Cycle (CAS Controlled) | Data from Addressed Memory Cell |
| Read-Write-Read Cycle (̄WE Controlled) | Data from Addressed Memory Cell and Active, Not Valid |
| $\overline{\text { RAS-Only Refresh Cycle }}$ | High Impedance |
| $\overline{\text { CAS-Only Cycle }}$ | High Impedance |



WF010510
Figure 1. Enhanced Page Mode Access Time Determination

## APPLICATIONS

## Device Description

The Am90C256 is a state-of-the-art, high-performance CMOS 256K DRAM which combines the fastest DRAM speed available ( 80 ns access time) with low power (standby current <4 mA ). It is designed to operate with a single $+5-\mathrm{V}$ power supply, and all input/output voltage levels are TTL-compatible, making the Am90C256 easy to integrate into a wide range of systems. The Am90C256 features the static column access method which is ideal for high data bandwidth applications. Eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the Am90C256. Nine row address bits are established on the input pins $\left(A_{0}-A_{8}\right)$ and latched with $\overline{R A S}$. After a minimum $t_{\text {RAH }}$ timing specification
has been fulfilled, the column address flows through the internal address buffer and is latched by a column address strobe.

The Am90C256 improves system reliability by means of the following on-chip features:

- Allows $V_{C C}$ power-up with floating input levels without causing excess ICC surges (see Device Initialization).
- Tolerates real-time $\mathrm{V}_{\mathrm{CC}}$ fluctuation between 4.5 V and 5.5 V while memory chip is in operation.
- Accepts input voltage transition overshoot $\left(\mathrm{V}_{C C}+1 \mathrm{~V}\right)$ and undershoot (-1 V).
- Fabricated with a CMOS technology that is optimized to provide very high device latch-up voltage in excess of 10 volts.


## ABSOLUTE MAXIMUM RATINGS



[^4]Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Part No. | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Levels | Output HIGH Voltage ( $\mathrm{IOH}=-5.0 \mathrm{~mA}$ ) <br> Output LOW Voltage ( $\mathrm{lOL}=4.2 \mathrm{~mA}$ ) |  | 2.4 |  | V |
| VOL |  |  |  |  | 0.4 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | $0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant+70^{\circ} \mathrm{C}$ |  | 2.4 | $\mathrm{V}_{C C}+1.0 \mathrm{~V}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | -1.0 | 0.8 |  |
| M(L) | Input Leakage Current | $0 \leqslant V_{I N} \leqslant 5.5 \quad V_{V} V_{C C}=5.0 \vee, V_{S S}=0 \mathrm{~V}$ <br> All Other Pins Not Under Test $=0 \mathrm{~V}$ | \% | -10 | +10 | $\mu \mathrm{A}$ |
| lo(L) | Output Leakage Current | Data-Out Disabled, $0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<5.5 \mathrm{~V}$ | \% | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{lcC1}$ | Operating Current Average Power Supply Current | $\overline{\text { RAS, }}$ CAS Cycling$t_{R C}=M i n .$ | Am90C256-08 |  | 85 | mA |
|  |  |  | Am90C256-10 |  | 70 |  |
|  |  |  | Am90C256-12 |  | 65 |  |
| ICC2 | Standby Current | $\overline{\text { RAS }}=\overline{C A S}=V_{\text {IH }}$ (TTL Level) |  |  | 4 | mA |
| loca | VCC Supply Current RAS-Only Refresh | $t_{R C}=\operatorname{Min}$. | Am90C256-08 |  | 85 | mA |
|  |  |  | Am90C256-10 |  | 70 |  |
|  |  |  | Am90C256-12 |  | 65 |  |
| ICC4 | VCC Supply Current Enhanced Page Mode | $\mathrm{tPC}=\mathrm{Min}$. | Am90C256-08 |  | 85 | mA |
|  |  |  | Am90C256-10 |  | 70 |  |
|  |  |  | Am90C256-12 |  | 65 |  |
| ICC5 | VCC Supply Current Standby, Output Enabled | $\overline{\mathrm{RAS}}=\mathrm{V}_{1 H}, \overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 6 | mA |

Notes: 1. All voltages referenced to $\mathrm{V}_{\mathrm{SS}}$.
2. Specified ICC (Max.) is measured with output open.
3. Test conditions apply for DC Characteristics only.

## CAPACITANCE*

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Max. | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbf{I N} 1}$ | Input Capacitance $\mathrm{A}_{0}$ to $\mathrm{A}_{8}, \mathrm{D}_{\mathrm{iN}}$ | 5 | pF |
| $\mathrm{C}_{\mid \mathrm{N} 2}$ | Input Capacitance $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance $\mathrm{D}_{\mathrm{OUT}}$ | 6 | pF |

[^5]

## SWITCHING TEST WAVEFORM



## KEY TO SWITCHING WAVEFORMS

| WAvEFORM | inputs | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | may Change FAOMH TOL | WILL BE CHANGING FROMHTOL |
|  | MAY Change FROML TON | WILL BE CHANGING FROML TOH |
| WNOX | DON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH impedance "OFF" STATE |

KS000010

SWITCHING CHARACTERISTICS $\left(T_{A}=0\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$ unless otherwise noted)

|  | Parameter Symbol | Parameter Description | Am90C256-08 |  | Am90C256-10 |  | Am90C256-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ/WRITE/READ-MODIFY-WRITE AND REFRESH CYCLES

| 1 | tras | $\overline{\overline{R A S}}$ Pulse Width | 80 | 75,000 | 100 | 75,000 | 120 | 75,000 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | ${ }^{\text {t }} \mathrm{C}$ | Random R/W Cycle Time | 130 |  | 170 |  | 200 |  | ns |
| 3 | $t_{\text {RP }}$ | $\overline{\text { AAS }}$ Precharge Time | 40 |  | 60 |  | 70 |  | ns |
| 4 | ${ }^{\text {t }}$ CSH | CAS Hold Time | 80 |  | 100 |  | 120 |  | ns |
| 5 | tCAS | CAS Puise Width | 20 | 75,000 | 25 | 75,000 | 30 | 75,000 | ns |
| 6 | tWRP | Write-to-¢AS Precharge Time (Note 10) | - |  | - |  | - |  | ns |
| 7 | $t_{\text {RWH }}$ | $\overline{\text { AAS-to-Write Hold Time (Note 10) }}$ | - |  | - |  | - |  | ns |
| 8 | $t_{\text {ASR }}$ | Row Address Setup Time | 3 |  | 0 |  | 0 |  | ns |
| 9 | $t_{\text {RAH }}$ | Row Address Hold Time | 10 |  | 20 |  | 20 |  | ns |
| 10 | ${ }^{\text {t }}$ CP | CAS Precharge Time | 10 |  | $\square 10$ |  | 10 |  | ns |
| 11 | tCRP | CAS-to- $\overline{\mathrm{RAS}}$ Precharge Time | 0 |  | 10 | - | 10 |  | ns |
| 12 | tRCD | RAS-to-CAS Delay Time (Note 1) | 20 | 60 | 30 | 75 | 30 | 90 | ns |
| 13 | $t_{\text {ASC }}$ | Column Address Setup Time | 0 | , | 0 |  | 0 |  | ns |
| 14 | ${ }^{\text {t CAH }}$ | Column Address Hold Time | 12 | , 4 | 15 |  | 20 |  | ns |
| 15 | $t_{\text {AR }}$ | Column Address Hold Time from $\overline{\text { RAS }}$ | 32 |  | 45 |  | 60 |  | ns |
| 16 | treF | Time Between Refresh |  | 4 |  | 4 |  | 4 | ms |
| 17 | ${ }_{\text {t }}$ | Transition Time (Rise and Fall) (Note 2) | 3 | 25 | 3 | 25 | 3 | 25 | ns |
| 18 | ton | Output Buffer Turn-On Delay | 0 |  | 0 |  | 0 |  | ns |
| 19 | tofF | Output Buffer Turn-Off Delay |  | 20 |  | 20 |  | 25 | ns |

## READ CYCLE

| 20 | $t_{\text {RAC }}$ | Access Time From $\overline{\mathrm{RAS}}$ (Notes 3 \& 5) |  | 80 |  | 100 |  | 120 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | ${ }^{\text {t CaC }}$ | Access Time From CAS (Notes 4885 |  | 20 |  | 25 |  | 25 | ns |
| 22 | tCAA | Access Time from Column Address (Note 5) |  | 35 |  | 40 |  | 55 | ns |
| 23 | $\mathrm{t}_{\text {RSH }}(\mathrm{R})$ | $\overline{\text { RAS }}$ Hold Time (Read Cycle) | 20 |  | 25 |  | 30 |  | ns |
| 24 | tres | Read Command Setup Time | 0 |  | 0 |  | 0 |  | ns |
| 25 | tCAR | Column Address-to- $\overline{\mathrm{RAS}}$ Setup Time | 35 |  | 40 |  | 55 |  | ns |
| 26 | $t_{\text {fre }}$ | Read Command Hold Time Reference to CAS (Note 6). | 5 |  | 5 | - | 5 |  | ns |
| 27 | $t_{\text {RRH }}$ | Read Command Hold Time Reference to $\overline{\text { RAS }}$ (Note 6) | 10 |  | 10 |  | 10 |  | ns |

## WRITE CYCLE

| 28 | $\mathrm{t}_{\text {RSH }}(\mathrm{W})$ | TAS Hold Time (Write Cycle) | 20 | 25 | 30 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 29 | $t_{\text {RWL }}$ | Write Command to $\overline{\text { RAS Setup Time }}$ | 20 | 25 | 30 | ns |
| 30 | t CWL | Write Command to CAS Setup Time | 20 | 25 | 30 | ns |
| 31 | twp | Write Command Pulse Width | 12 | 15 | 20 | ns |
| 32 | twCs | Write Command Setup Time (Note 7) | 0 | 0 | 0 | ns |
| 33 | ${ }^{\text {W }} \mathrm{WCH}$ | Write Command Hold Time | 15 | 20 | 25 | ns |
| 34 | $t_{\text {DS }}$ | Data-In Setup Time | 0 | 0 | 0 | ns |
| 35 | toh | Data-In Hold Time | 12 | 20 | 25 | ns |

[^6]
## SWITCHING CHARACTERISTICS (Cont'd.)

( $\mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise noted)

| No. | Parameter Symbol | Parameter Description | Am90C256-08 |  | Am90C256-10 |  | Am90C256-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ-MODIFY-WRITE (RMW) CYCLE

| 36 | $t_{\text {taw }}$ | RMW Cycle Time | 155 |  | 200 |  | 235 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 37 | trRW | RMW $\overline{\text { AAS }}$ Pulse Width | 105 | 75,000 | 130 | 75,000 | 155 | 75,000 | ns |
| 38 | tcrw | RMW Cycle CAS Pulse Width | 45 | 75,000 | 55 | 75,000 | 65 | 75,000 | ns |
| 39 | $\mathrm{t}_{\text {RWD }}$ | TAS-to-WE Delay Time (Note 7) | 80 |  | 100 |  | 120 |  | ns |
| 40 | tCWD | CAS-to-WE Delay Time (Note 7) | 20 |  | 25 |  | 30 |  | 'ns |
| 41 | $t_{\text {AWD }}$ | Column Address-to-WE Delay Time (Note 7) | 35 |  | 40 |  | 50 |  | ns |

## ENHANCED PAGE MODE CYCLE

| 42 | tcap | Access Time from Column Precharge Time (Note 8) |  | 40 |  | 45 |  | 55 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 43 | $t_{\text {PC }}$ | Enhanced Page Mode Read/Write Cycle Time (Note 8) | 45 |  | 50 |  | 60 |  | ns |
| 44 | tPCM | Enhanced Page Mode RMW Cycle Time | 65 |  | 75 |  | 95 |  | ns |

Notes: 1. $\mathrm{t}_{\text {RCD }}$ (Max.) is specified for reference only.
2. $\mathrm{t}_{\mathrm{T}}$ is measured between $\mathrm{V}_{\mathrm{IH}}$ (Min.) and $\mathrm{V}_{\mathrm{IL}}$ (Max.).
3. Assumes that $t_{R C D} \leqslant t_{R C D}$ (Max.). If $t_{R C D}>t_{R C D}$ (Max.), then $t_{R A C}$ will increase by an amount that $t_{R C D}$ exceeds $t_{R C D}$ (Max.).
4. Assumes $t_{R C D} \geqslant t_{\text {RCD }}$ (Max.).
5. If tasc < (tCAA (Max.) - $t_{C A C}\left(\right.$ Max. $\left.\left.^{\prime}\right)-t_{\top}\right)$, then access time is defined by tCAA rather than by tCAC.
6. Either $t_{R C H}$ or $t_{R R H}$ must be satisfied.
7. twCS, thWD. tCWD and $t_{A W D}$ are specified as reference points only. If twCS $\geqslant t_{W C S}$ (Min.), the cycle is a CAS-controlled write cycle (early write cycle) and DOUT pin will remain in high impedance throughout the entire cycle. If tcwD $\geqslant \mathrm{t}_{\mathrm{CWD}}$ (Min.) and $\mathrm{t}_{\text {RWD }} \geqslant \mathrm{t}_{\text {RWD }}$ (Min.) and $t_{A W D} \geqslant t_{\text {AWD }}$ (Min.), then the cycle is a RMW cycle and the data-out will contain the data read from the selected address. If any of these conditions are not satistied, the condition of data-out is indeterminate.
8. Access time and cycle time are determined by the longer of tCAA or tCAC or tCAP.
9. All AC parameters are measured with a load equivalent to two TTL loads and 100-pF capacitive load.
10. Timing parameters twRP and trwh (see below), referenced to RAS, are redundant on the Am90C256, and hence, not specified in the data sheet.



Notes: a,b. $\mathrm{V}_{\mathrm{IH}}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{IL}}(\max )$ are reference levels for measuring timing of input signals.
c,d. $\mathrm{V}_{\mathrm{OH}}$ (min) and $\mathrm{V}_{\mathrm{OL}}$ (max) are reference levels for measuring timing of DOUT-
$e$. Either $t_{\text {RCH }}$ or $t_{\text {RRH }}$ must be satisfied.
f. toff is measured to lout $\leqslant \|_{\mathrm{O}(\mathrm{L})} \mid$.

SWITCHING WAVEFORMS (Cont'd.)
WRITE CYCLE (CAS Controlled)


Notes: a,b. $V_{I H}(\min )$ and $V_{I L}(\max )$ are reference levels for measuring timing of input signals
$\mathrm{c}, \mathrm{d}$. $\mathrm{VOH}_{\mathrm{OH}}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{OL}}(\mathrm{max}$ ) are reference levels for measuring timing of DOUT.
e. WE is low prior to or simultaneously with CAS low transition, CAS latches column address and data-in.

WRITE CYCLE ( $\overline{\text { WE }}$ Controlled)


Notes: a,b. $\mathrm{V}_{\mathrm{IH}}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{IL}}$ (max) are reference levels for measuring timing of input signals.
$\mathrm{c}, \mathrm{d}$. $\mathrm{V}_{\mathrm{OH}}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{OL}}$ (max) are reference levels for measuring timing of DOUT.
e. TOFE is measured to louT $\leqslant \| O(L) \mid$.
e. LOFF is measured to loUT $\leqslant$ lo(L).

SWITCHING WAVEFORMS (Cont'd.)
READ/MODIFY/WRITE CYCLE

c,d. $V_{O H}(\mathrm{~min})$ and $V_{O L}$ (max) are reference levels for measuring timing of DOUT.
e. tOFF is measured to lOUT $\leqslant \| \mathrm{O}(\mathrm{L})$.
f. $\mathrm{t}_{\mathrm{DS}}$ and $\mathrm{t}_{\mathrm{DH}}$ are referenced to CAS or $\overline{\mathrm{WE}}$, whichever occurs last.


## SWITCHING WAVEFORMS (Cont'd.)

## ENHANCED PAGE MODE READ CYCLE



Notes: a,b. $V_{I H}(\min )$ and $V_{I L}(\max )$ are reference levels for measuring timing of input signals.
c,d. $V_{\mathrm{OH}}$ (min) and $\mathrm{V}_{\mathrm{OL}}(\max )$ are reference levels for measuring timing of DOUT.
e. either $t_{\text {RCH }}$ or $t_{\text {RRH }}$ must be satisfied.
f. toff is measured to lOUT $\leqslant \|_{I_{(L)}} \mid$.

## SWITCHING WAVEFORMS (Cont'd.)

enhanced page mode write cycle ( $\overline{\mathrm{CAS}}$ Controlled)


Notes: a,b. $\mathrm{V}_{\mathrm{IH}}(\min )$ and $\mathrm{V}_{\mathrm{IL}}(\max )$ are reference levels for measuring timing of input signals.
$c$, d. $V_{\mathrm{OH}}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{OL}}(\max )$ are reference levels for measuring timing of DOUT.
e. WE is low prior to or simultaneously with CAS low transition. CAS latches column addresses and data-in.

## SWITCHING WAVEFORMS (Cont'd.)

ENHANCED PAGE MODE WRITE CYCLE ( $\overline{\mathrm{WE}}$ CONTROLLED)


Notes: a,b. $\mathrm{V}_{\mathrm{IH}}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{IL}}(\max )$ are reference levels for measuring timing of input signals
c,d. $\mathrm{V}_{\mathrm{OH}}$ (min) and $\mathrm{V}_{\mathrm{OL}}$ (max) are reference levels for measuring timing of DOUT.
e. $\frac{\text { tOFE }}{}$ is measured to lOUT $\leqslant$ lon CL ).

## SWITCHING WAVEFORMS (Cont'd.)

ENHANCED PAGE MODE READ-MODIFY-WRITE CYCLE


Notes: a,b. $\mathrm{V}_{\mathrm{IH}}$ (min) and $\mathrm{V}_{\mathrm{IL}}$ (max) are reference levels for measuring timing of input signals.
c,d. $\mathrm{V}_{\mathrm{OH}}(\min )$ and $\mathrm{V}_{\mathrm{OL}}$ (max) are reference levels for measuring timing of DOUT.
e. tOFE is measured to $l_{\text {OUT }} \leqslant l_{\mathrm{O}(\mathrm{L})} l_{\text {. }}$
f. CAS is low prior to the WE low transition. $\overline{C A S}$ latches the column address while $\overline{W E}$ latches the data-in.

## SWITCHING WAVEFORMS (Cont'd.)

enhanced page mode read-write-read ... Cycle ( $\overline{\text { CAS }}$ Controlled)


WF010491

Notes: $\mathrm{a}, \mathrm{b}$. $\mathrm{V}_{\mathbb{I H}}(\min )$ and $\mathrm{V}_{\mathrm{IL}}$ (max) are reference levels for measuring timing of input signals. $\mathrm{c}, \mathrm{d}$. $\mathrm{V}_{\mathrm{OH}}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{OL}}$ (max) are reference levels for measuring timing of DOUT.

解 $\overline{\text { CAS }}$ latches column address and data-in. g. The cycle can be terminated either by a read or a write operation followed by a RAS high transition.

## SWITCHING WAVEFORMS (Cont'd.)

enhanced page mode read-write-read ... cycle ( $\overline{\text { We }}$ Controlled)


Notes: $a, b$. $V_{I H}(\min )$ and $V_{I L}$ (max) are reference levels for measuring timing of input signals c,d. $V_{O H}$ (min) and VOL (max) are reterence levels for measuring timing of DOUT
e. TOFE is measured to loUT $\leqslant\left\|_{\mathrm{O}(\mathrm{L})}\right\|^{\text {CAS }}$
f. CAS is low prior to WE low transition. $\overline{C A S}$ latches the column address while $\overline{\text { WE }}$ latches data-in.
g. The cycle can be terminated either by a read or a write operation followed by a $\overline{\text { RAS }}$ high transition.

Low-Power 256K x 1 CMOS Enhanced Page Mode DRAM

## OVERVIEW

The $256 \mathrm{~K} \times 1$ CMOS Low-Power ('L') DRAM versions share common functional descriptions, DC and AC characteristics with the corresponding standard CMOS (non-'L') versions. The only additions to these sections are:

## DISTINCTIVE CHARACTERISTICS

- Extended refresh period
-32 ms (Max.) during standby
- Low data retention current $-230 \mu \mathrm{~A}$ (Max.)
- Low-power dissipation
-0.55 mW (Max.)


## ORDERING INFORMATION

The Ordering Information for the Low-Power DRAM versions are the same as for the Standard CMOS DRAMs, with the exception of an 'L' inserted within the device number to denote 'Low-Power.' For example, the Am90CL255 is $=\mathrm{a} 256 \mathrm{~K} \times 1$ CMOS "Low-Power" Nibble Mode DRAM. All temperature ranges, speed and package options remain the same as those listed in Ordering Information sections for the respective Standard CMOS DRAMs.

## DC CHARACTERISTICS

The low-power version DRAMs are screened for one additional parameter, viz, CMOS standby current. All other DC characteristics remain the same for both families.

| Parameter <br> Symbol | Parameter <br> Description | Test <br> Conditions | Min. | Max. | Units |
| :---: | :--- | :--- | :--- | :--- | :---: |
| ICC6 | $V_{C C}$ Supply Current <br> CMOS Standby | $\overline{R A S} \geqslant V_{C C}-0.5 \mathrm{~V}$ <br> and CAS at $V_{I H}$, <br> all other inputs and <br> outputs $\geqslant V_{S S}$ | Am90CL256 |  | 0.1 |
| mA |  |  |  |  |  |

The Am90CL256-15 is screened for $\mathrm{I}_{\mathrm{CC}}=60 \mathrm{~mA}, \mathrm{I}_{\mathrm{CC}}=60 \mathrm{~mA}$, and $\mathrm{I}_{\mathrm{CC}}=60 \mathrm{~mA}$

## AC CHARACTERISTICS

AC Characteristics remain unchanged on the low-power 100 ns and 120 ns versions. The AC characteristics corresponding to the 150 ns speed are on the following page.

## FUNCTIONAL DESCRIPTION

The Functional Descriptions for low-power versions are the same as the corresponding standard versions. The low-power devices, however, support Extended Refresh cycles described below:

## Extended Refresh Cycle

All low-power versions extend the Refresh Cycle period to 32 ms for $\overline{\text { RAS }}$-Only Refresh cycles. This feature reduces the total current consumption to a maximum of $230 \mu \mathrm{~A}$ for data retention. The low-standby current can significantly extend battery life in battery back-up applications. Current consumption is calculated from the following equation:

$$
\begin{aligned}
& \mathrm{I}=\frac{\left(\mathrm{t}_{\mathrm{RC}}\right)\left(\mathrm{I}_{\mathrm{ACTIVE}}\right)+\left(\mathrm{t}_{\mathrm{RI}}-\mathrm{t}_{\mathrm{RC}}\right)(\mathrm{ISTANDBY}}{T_{\mathrm{RI}}} \\
& \text { where } \mathrm{t}_{\mathrm{RC}}=\text { Refresh Cycle Time } \\
& \text { and } \mathrm{t}_{\mathrm{RI}}=\text { Refresh Interval Time or } \mathrm{t}_{\text {REF }} / 256
\end{aligned}
$$

Before entering or leaving an Extended Refresh period, the entire array must be refreshed at the normal interval of 4 ms . This can be accomplished by either a burst or distributed refresh.

SWITCHING CHARACTERISTICS $\left(T_{A}=0\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise noted)

| No. | Parameter Symbol | Parameter Description | Am90CL256-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| READ/WRITE/READ-MODIFY-WRITE AND REFRESH CYCLES |  |  |  |  |  |
| 1 | tras | $\overline{\text { RAS Pulse Width }}$ | 150 | 75,000 | ns |
| 2 | $t_{\text {f }}$ | Random R/W Cycle Time | 245 |  | ns |
| 3 | $t_{\text {RP }}$ | RAS Precharge Time | 85 |  | ns |
| 4 | ${ }_{\text {t CSH }}$ | $\overline{\text { CAS Hold Time }}$ | 150 |  | ns |
| 5 | tCAS | CAS Pulse Width | 35 | 75,000 | ns |
| 6 | tWRP | Write-to-T-TAS Precharge Time (Note 10) | - |  | ns |
| 7 | $t_{\text {RWH }}$ | $\overline{\text { RAS-to-Write Hold Time (Note 10) }}$ | - |  | ns |
| 8 | $t_{\text {ASR }}$ | Row Address Setup Time | 0 |  | ns |
| 9 | trah | Row Address Hold Time | 20 |  | ns |
| 10 | $\mathrm{t}_{\mathrm{CP}}$ | CAS Precharge Time | 10 |  | ns |
| 11 | ${ }_{\text {t }}$ | CAS-to-र्RAS Precharge Time | 10 |  | ns |
| 12 | $\mathrm{t}_{\mathrm{RCD}}$ | त्रAS-to-CAS Delay Time (Note 1) | 30 | 120 | ns |
| 13 | tasc | Column Address Setup Time | 0 |  | ns |
| 14 | ${ }_{\text {t }}$ | Column Address Hold Time | 20 |  | ns |
| 15 | $\mathrm{t}_{\text {AR }}$ | Column Address Hold Time from $\overline{\mathrm{AAS}}$ | 65 |  | ns |
| 16 | $\mathrm{t}_{\text {REF }}$ | Time Between Refresh |  | 4 | ms |
| 17 | ${ }_{\text {t }}$ | Transition Time (Rise and Fall) (Note 2) | 1 | 25 | ns |
| 18 | ton | Output Buffer Turn-On Delay | 0 |  | ns |
| 19 | toff | Output Buffer Turn-Off Delay |  | 25 | ns |

## READ CYCLE

| 20 | $t_{\text {RAC }}$ | Access Time From $\overline{\mathrm{RAS}}$ (Notes 3 \& 5) |  | 150 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | ${ }_{\text {t }}$ | Access Time From CAS (Notes 4 \& 5) |  | 30 | ns |
| 22 | ${ }^{\text {t }}$ CAA | Access Time from Column Address (Note 5) |  | 70 | ns |
| 23 | $\mathrm{t}_{\text {RSH }}$ (R) | RAS Hold Time (Read Cycle) | 30 |  | ns |
| 24 | tres | Read Command Setup Time | 0 |  | ns |
| 25 | tcan | Column Address-to-®্RAS Setup Time | 70 |  | ns |
| 26 | $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold Time Reference to CAS (Note 6) | 5 |  | ns |
| 27 | $\mathrm{t}_{\text {RRH }}$ | Read Command Hold Time Reference to $\overline{\mathrm{RAS}}$ (Note 6) | 10 |  | ns |

WRITE CYCLE

| 28 | $\mathrm{t}_{\text {RSH }}$ (W) | RAS Hold Time (Write Cycle) | 30 | ns |
| :---: | :---: | :---: | :---: | :---: |
| 29 | ${ }_{\text {t }}{ }_{\text {RWL }}$ | Write Command to $\overline{\text { RAS }}$ Setup Time | 30 | ns |
| 30 | tCWL | Write Command to CAS Setup Time | 30 | ns |
| 31 | twp | Write Command Pulse Width | 25 | ns |
| 32 | twCs | Write Command Setup Time (Note 7) | 0 | ns |
| 33 | twCH | Write Command Hold Time | 30 | ns |
| 34 | tDS | Data-In Setup Time | 0 | ns |
| 35 | tDH | Data-In Hold Time | 25 | ns |

READ-MODIFY-WRITE (RMW) CYCLE

| 36 | trwe | RMW Cycle Time | 280 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 37 | trRW | RMW $\overline{\text { RAS }}$ Pulse Width | 185 | 75,000 | ns |
| 38 | tcrw | RMW Cycle $\overline{\text { CAS }}$ Pulse Width | 65 | 75,000 | ns |
| 39 | trwD | RAS-to-WE Delay Time (Note 7) | 150 |  | ns |
| 40 | tcwo | CAS-to- $\bar{W} E$ Delay Time (Note 7) | 30 |  | ns |
| 41 | $t_{\text {AWD }}$ | Column Address-to-WE Delay Time (Note 7) | 65 |  | ns |

[^7]
## SWITCHING CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise noted)

| No. | Parameter Symbol | Parameter Description | Am90CL256-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| ENHANCED PAGE MODE CYCLE |  |  |  |  |  |
| 42 | $\mathrm{t}_{\text {cap }}$ | Access Time from Column Precharge Time (Note 8) |  | 70 | ns |
| 43 | tpC | Enhanced Page Mode Read/Write Cycle Time (Note 8) | 75 |  | ns |
| 44 | tPCM | Enhanced Page Mode RMW Cycle Time | 110 |  | ns |

Notes: 1. $\mathrm{t}_{\mathrm{RCD}}$ (Max.) is specified for reference only.
2. $t_{T}$ is measured between $V_{I H}$ (Min.) and $V_{I L}$ (Max.).
3. Assumes that $t_{R C D} \leqslant t_{R C D}$ (Max.). If $t_{R C D}>t_{R C D}$ (Max.), then $t_{R A C}$ will increase by an amount that $t_{R C D}$ exceeds $t_{R C D}$ (Max.).
4. Assumes $t_{R C D} \geqslant t_{\text {RCD }}$ (Max.).
5. If $\mathrm{t}_{\mathrm{ASC}}<\left(\mathrm{t}_{\mathrm{CAA}}\right.$ (Max.) - $\mathrm{t}_{\mathrm{CAC}}$ (Max.) - t ), then access time is defined by $\mathrm{t}_{\mathrm{CAA}}$ rather than by $\mathrm{t}_{\mathrm{CAC}}$.
6. Either $t_{R C H}$ or $t_{R R H}$ must be satisfied.
7. twCs, trawd t twd and tawd are specified as reference points only. If twCS $\geqslant$ twCs (Min.), the cycle is a CAS-controlled write cycle (early write cycle) and DOUT pin will remain in high impedance throughout the entire cycle. If tcwD $\geqslant$ tcwo (Min.) and trwD $\geqslant t_{\text {awd }}$ (Min.) and $t_{A W D} \geqslant t_{A W D}$ (Min.), then the cycle is a RMW cycle and the data-out will contain the data read from the selected address. If any of these conditions are not satisfied, the condition of data-out is indeterminate.
8. Access time and cycle time are determined by the longer of tcaA or tcac or tcap.
9. All AC parameters are measured with a load equivalent to two TTL loads and $100-\mathrm{pF}$ capacitive load.
10. Timing parameters tWRP and $t_{\text {RWH }}$ (see below), referenced to $\overline{R A S}$, are redundant on the Am90CL256, and hence, not specified in the data sheet.


## Am90C257

## DISTINCTIVE CHARACTERISTICS

- Continuous data rate over 25 MHz
- Lower power dissipation via

CMOS process $-20-\mathrm{mW}$ standby mode
$-300-\mathrm{mW}$ operating mode

- High-speed operation-80-ns RAS access times

130-ns RAS cycle times
-35-ns $\overline{\mathrm{CAS}}$ access times

- Fully TTL compatible
- Fast CS output control

GENERAL DESCRIPTION

The Am90C257 is a fully decoded, CMOS static column random-access memory organized as 262,144 one-bit words. The design is optimized for high-speed, highperformance applications such as main frame memory, graphics, buffer memory and peripheral storage digital signal processing, and battery-operated applications.

The device offers a new addressing technique-static column addressing which significantly reduces access times. In the static column technique, the $\overline{\mathrm{RAS}}$ latches the row address, and column addresses are read directly from the address bus. By changing the column address, all 512
bits in a row can be randomly or sequentially accessed. A continuous data rate of over 18 million bits per second can be achieved by this method, which is ideal for high-data bandwidth applications.
The Am90C257 is fabricated using silicon gate CMOS process which permits significant improvements in speedpower characteristics.

The device operates on a single $5-\mathrm{V}$ supply and is stable over a wide range. All inputs and outputs are TTLcompatible. The Am90C257 is housed in a standard 16-pin, 0.3 -inch wide DIP.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Part Number | Am90C257-08 | Am90C257-10 | Am90C257-12 |
| :--- | :---: | :---: | :---: |
| RAS Access Time | 80 ns | 100 ns | 120 ns |
| Temperature Range | Commercial | Commercial | Commercial |

## CONNECTION DIAGRAMS

Top View


## LOGIC SYMBOL



## ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


## ROW ADDRESS TOPOLOGICAL BIT MAP



## PIN DESCRIPTION

$A_{0}-A_{8} \quad$ Nine multiplexed address inputs, initially provides the nine row address inputs and then the nine column address inputs, all within one normal cycle. The nine row address inputs (meeting the set-up and hold times, $t_{\text {ASR }}$ and $\mathrm{t}_{\text {RAH }}$ ) are latched in by $\overline{\text { AS }} \downarrow$. The nine column address inputs flow through the column address buffer during a Read cycle. In a Write cycle the column addresses are latched by the latter of $\overline{W E}$ and $\overline{C S}$. The combined row and column address inputs ( 18 total) will select one of 262,144 memory bits for Read, Write or Read-Modify-Write operation.
$\mathrm{D}_{\mathrm{IN}} \quad$ The Data input (meeting set-up and hold times, $t_{D S}$ and $t_{D H}$ ) is latched in by either $\overline{W E} \downarrow$ or $\overline{C S} \downarrow$, whichever comes later, while $\overline{R A S}$ is LOW.
$\overline{\text { RAS }} \quad$ The Row Address Strobe control clock. $\overline{R A S} \downarrow$ latches the row address on $A_{0}-A_{8}$ and activates a memory cycle and precharges the memory's dynamic circuits. Memory cycle time, as defined by the $\overline{\mathrm{AAS}}$ clock, has a very large operating range. However, $\overline{\text { RAS }}$ LOW pulse width (tras) and RAS HIGH pulse width (tRP) must satisty the specified minimum and maximum values in order to maintain continuous memory operation and data retention. $\overline{\mathrm{RAS}}$ alone controls memory refresh function.

The Chip Select signal. With RAS LOW, CS $\downarrow$ enables the column address and activates the memory input and output operations. With WE LOW, CS controls the input timing; with WE HIGH, CS controls the timing of valid output. CS HIGH turns off DOUT (DOUT $=$ high impedance). टड may be held LOW or pulsed.
WE The Write Enable control clock. WE timing, relative to CS and RAS, will define one of three memory cycles. $\overline{R A S}$ and $\overline{C S}$, both LOW, and 1) WE HIGH, will define a Read Cycle; 2) WE LOW (meeting the set-up and hold time twCS), will define an Early Write Cycle; 3) WE, first HIGH and then LOW (meeting the tCWD delay time), will define a Read-Write/Read-Modify-Write Cycle. During a Write Cycle, $\overline{W E} \downarrow$ strobes $D_{I N}$ and nine column addresses.
DOUT The three-state output. DOUT is controlled primarily by CS. Valid output appears on DOUT in a Read Cycle after access time has elapsed (tCAC or $t_{\text {RAC }}$, whichever applies). Last valid DOUT remains valid as long as CS is LOW. DOUT can be turned off with $\overline{C S}$. DOUT is not controlled by CS during a memory cycle initialization.

## FUNCTIONAL DESCRIPTION

## Device Initialization

An initial pause of $100 \mu \mathrm{~s}$ is required after $V_{C C}$ power-up. This time delay is needed for the on-chip substrate-bias generator to pump enough negative charge into the substrate to establish the operating back-bias voltage. This is followed by a wake-up sequence of eight $\overline{\text { RAS }}$ cycles to initialize the internal dynamic circuits. If the device remains in standby mode for more than 4 ms while $\mathrm{V}_{\mathrm{CC}}$ is on, the wake-up sequence of any eight $\overline{\text { RAS }}$ cycles will be necessary prior to normal operation. On-chip circuits prevent current surges during initial system power-up.

## Operating Cycles

## Memory Cycle

The Memory Cycle begins with $\overline{\mathrm{RAS}}$ being pulled LOW. Once started, the Memory Cycle must not be aborted prior to meeting the minimum tras timing specification to ensure data integrity. Furthermore, a new cycle cannot be initiated until the minimum precharge time, $\mathrm{t}_{\mathrm{RP}}$, has elapsed. DOUT will always switch into the high impedance state when a memory cycle is initiated and remain in that state for a minimum period specified by $t_{\text {RLZ }}$, after which the output can change impedance states.

## Read Cycle

The WE control input is used to select read and write modes. A logic HIGH initiates a Read Cycle. The row address must be held for a minimum time, specified by $\mathrm{t}_{\mathrm{RAH}}$, while the column
 LOW or pulsed.
In applications where $\overline{C S}$ is held LOW, DOUT is in a low impedance state except when the cycle is initiated. DOUT becomes valid when trac and tCAA are both satisfied.
In applications where $\overline{\mathrm{CS}}$ is pulsed, DOUT will remain in a high impedance state until both $t_{\text {RLZ }}$ and $t_{L Z}$ are satisfied. DOUT
becomes valid only when ICAC, ICAA and trac are satisfied. Consequently, the access time is dependent upon the timing relationship between $\mathrm{t}_{\mathrm{CAC}}$, tcAA and $\mathrm{t}_{\mathrm{RAC}}$. For example, when $t_{\text {RAC }}$ and $\mathrm{t}_{\mathrm{CAC}}$ are satisfied, access time is limited to tCAA.

## Write Cycle

A Write Cycle is performed by taking $\overline{W E}$ LOW during an $\overline{\text { RAS }}$ operation. It begins with the last falling edge of CS or $\bar{W} E$. As in the read cycle, $\overline{\mathrm{CS}}$ may be either held LOW or pulsed.

In applications where $\overline{C S}$ is held LOW, DIN must be valid at or before the falling edge of $\overline{\mathrm{WE}}$. DOUT is in a low impedance state except when the cycle is initiated.

In applications where $\overline{\mathrm{CS}}$ is pulsed, $\mathrm{D}_{\text {IN }}$ must be valid at or before the falling edge of $\overline{W E}$ or $\overline{\mathrm{CS}}$, whichever occurs last. In an Early Write Cycle (the leading edge of WE occurs prior to or coincident with $\overline{C S}$ LOW transition), DOUT will be in a high impedance state at the beginning of the Write Cycle. Terminating the Write Cycle with CS will maintain DOUT in the high impedance state, while terminating with $\overline{W E}$ allows DOUT to go active.

## Refresh Cycle

To retain data, a refresh operation is performed by clocking each of the 256 row addresses ( $A_{0}-A_{7}$ ) with RAS at least every 4 milliseconds. Any Read, Write, Read-Modify-Write, or $\overline{R A S}-O n l y$ Cycle will perform refresh. $\overline{C S}$ is not required.

## Data Output

The Am90C257 Data Output (Dout), is controlled by $\overline{C S}$ and secondarily by $\overline{R A S}$ and $\overline{W E}$. $\overline{C S}$ acts only as an output enable. By bringing CS HIGH, DOUT switches to the high impedance state within the time specified by $\mathrm{t}_{\mathrm{Hz}}$. By taking $\overline{\mathrm{CS}}$ LOW, DOUT switches to a low impedance state after the time specified by tLz.
DOUT is not controlled by $\overline{C S}$ during memory cycle initialization. By bringing $\overline{\text { RAS }}$ LOW to initiate a memory cycle, DOUT automatically switches to the high impedance state within the
time specified by $\mathrm{t}_{\mathrm{RHZ}}$ and will remain in that state for at least the period specified by triz. In an Early Write Cycle, when WE is asserted before CS, DOUT will remain in the high impedance state until the end of write.

## Static Column Mode Operation

Static Column Mode Operation permits all 512 columns within a selected row to be randomly accessed at a high data rate. Read, Write and Read-Modify-Write Cycles can be performed during Static Column Mode Operation. The row address is latched by RAS. Following the entry cycle into Static Column Mode Operation, the data is accessed simply by changing the column address. The column address buffer acts as a transparent or flow-through buffer. Therefore, access begins from a valid column address. Thus, the Am90C257 behaves
like a static RAM permitting multiple accesses within the same row.

In a Static Column Read Cycle, $\overline{C S}$ serves only as an output enable. Once $\overline{R A S}$ has been strobed to latch in the row address, and $\overline{\mathrm{CS}}$ is pulled LOW to enable the outputs, the column addresses can simply be cycled, with data appearing tCAA after each new column address. CS can remain LOW during this entire cycle, simplifying the circuitry needed to implement the Static Column Mode. CS can also be tied to ground as long as active data outputs do not cause bus contention.

In Static Column Mode Write Cycles, the addresses are latched internally to avoid disrupting valid data. The latter of $\overline{W E}$ and $\overline{C S}$ will latch in both addresses and data.

## APPLICATIONS

## Device Description

The Am90C257 is a state-of-the-art, high-performance CMOS 256K DRAM which combines the fastest DRAM speed available (100-ns access time) with low power (standby current $<4 \mathrm{~mA}$ ). It is designed to operate with a single $+5-\mathrm{V}$ power supply, and all input/output voltage levels are TTL-compatible, making the Am90C257 easy to integrate into a wide range of systems. The Am90C257 features the static column access method which is ideal for high-data bandwidth applications. Eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the Am90C257. Nine row address bits are established on the input pins ( $A_{0}-A_{B}$ ) and latched with $\overline{R A S}$. After a minimum $t_{\text {RAH }}$ timing specification
has been met, the column address flows through the internal address buffer and is not latched by a column address strobe.

The Am90C257 improves system reliability by means of the following on-chip features:

- Allows VCC power-up with floating input levels without causing excess IcC surges (see Device Initialization).
- Tolerates real-time $\mathrm{V}_{\mathrm{CC}}$ fluctuation between 4.5 V and 5.5 V while memory chip is in operation.
- Accepts input voltage transition overshoot (VCC + 1 V ) and undershoot (-1 V).
- Fabricated with a CMOS technology that is optimized to provide very high device latch-up voltage in excess of 10 volts.


## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied $\qquad$
$\qquad$
Voltage on Any Pin Relative to $V_{S S}$
(Except VCc) -10 to $+80^{\circ} \mathrm{C}$

Voltage on VCC Supply Relative to $V_{S S}$ $\qquad$ -2 to $+7.5 \vee$ -1 to +7.5 V
Short Circuit Output Current .............................. 50 mA
Power Dissipation 1.0 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage (VCC) +4.5 V to +5.5 V
Input High Voltage $\left(\mathrm{V}_{\mathrm{IH}}\right) \ldots . . . . . .2 .4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ Input Low Voltage ( $\mathrm{V}_{\mathrm{IL}}$ ) .................... -1.0 V to 0.8 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Part No. | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output Levels. | Output HIGH Voltage ( $1 \mathrm{OH}=5.0 \mathrm{~mA}$ ) |  | 2.4 |  |  |
| VOL |  | Output LOW Voltage ( $10 \mathrm{~L}=4.2 \mathrm{~mA}$ ) |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ |  | 2.4 | $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | -1.0 | 0.8 | V |
| ${ }_{1}(\mathrm{~L})$ | Input Leakage Current | $\begin{aligned} & 0 \leqslant \mathrm{~V}_{\text {IN }} \leqslant 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \text { All Other Pins Not Under Test }=0 \mathrm{~V} \end{aligned}$ |  | -10 | 10 | $\mu \mathrm{A}$ |
| lo(L) | Output Leakage Current | Data-Out Disabled, $0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<5.5 \mathrm{~V}$ |  | -10 | 10 | $\mu \mathrm{A}$ |
| Icc1 | Operating Current | $\begin{aligned} & \overline{\text { RAS, }} \overline{\text { CS }} \text { Cycling } \\ & \text { tre }^{2}=\text { Min. } \end{aligned}$ | Am90C257-08 |  | 85 | mA |
|  |  |  | Am90C257-10 |  | 65 |  |
|  |  |  | Am90C257-12 |  | 60 |  |
| ICC2 | Standby Current | $\overline{\mathrm{AAS}}=\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}$ (TTL Level) |  |  | 4 | mA |
| Icc3 | $V_{C C}$ Supply Current RAS-Only Refresh | $\overline{\text { RAS }}$ Cycling, $\overline{C S}=V_{1 H}$ $\mathrm{t}_{\mathrm{RC}}=\mathrm{Min}$. | Am90C257-08 |  | 85 | mA |
|  |  |  | Am90C257-10 |  | 65 |  |
|  |  |  | Am90C257-12 |  | 60 |  |
| IcC4 | Static Column Mode Operating Current | $\begin{aligned} & \overline{\text { RAS }}=V_{I L} \\ & t_{\text {RC }}=\text { Min. } \end{aligned}$ | Am90C257-08 |  | 85 | mA |
|  |  |  | Am90C257-10 |  | 65 |  |
|  |  |  | Am90C257-12 |  | 60 |  |
| Icc5 | $V_{C C}$ Supply Current Standby Output Enabled | $\overline{\mathrm{RAS}}=\mathrm{V}_{\mathrm{IH}}, \overline{C S}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 6 | mA |

Notes: 1. All voltages referenced to $\mathrm{V}_{\mathrm{SS}}$.
2. Specified icc (Max.) is measured with output open.
3. Test conditions apply for DC Characteristics only.

## CAPACITANCE*

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Max. | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN1 }}$ | Input Capacitance $\mathrm{A}_{0}$ to $\mathrm{A}_{8}, \mathrm{D}_{\text {IN }}$ | 5 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance $\overline{\mathrm{RAS}}, \overline{\mathrm{CS}}, \overline{\mathrm{WE}}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance $\mathrm{D}_{\mathrm{OUT}}$ | 6 | pF |

*Measured with a Boonton Meter or calculated from the equation $C=1 \Delta t / \Delta V$.


## SWITCHING TEST WAVEFORM



## KEY TO SWITCHING WAVEFORMS

| WAVEFORM | inputs | outputs |
| :---: | :---: | :---: |
|  | must be STEADY | WILL BE STEADY |
| 0111 | MAY CHANGE FROM H TOL | WILL BE CHANGING FROMHTOL |
|  | MAY CHANGE <br> FROML TOH | WILL BE CHANGING FROML TOH |
| $x \times 0 x$ | DON'T CARE ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | $\begin{aligned} & \text { DOES NOT } \\ & \text { APPLY } \end{aligned}$ | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

SWITCHING CHARACTERISTICS $\left(T_{A}=0\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise noted) (Table continued on next page)

| No. | Parameter Symbol | Parameter Description | Am90C257-08 |  | Am90C257-10 |  | Am90C257-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ, REFRESH and WRITE CYCLES |  |  |  |  |  |  |  |  |  |
| 1 | $t_{\text {RAS }}$ | $\overline{\text { RAS }}$ Pulse Width | 80 | 75,000 | 100 | 75,000 | 120 | 75,000 | ns |
| 2 | $t_{\text {AC }}$ | Random R/W Cycle Time | 130 |  | 170 |  | 200 |  | ns |
| 3 | $\mathrm{t}_{\text {RP }}$ | RAS Precharge Time | 40 |  | 60 |  | 70 |  | ns |
| 4 | $\mathrm{t}_{\mathrm{CSH}}{ }^{*}$ | CS Hold Time | 80 |  | 100 |  | 120 |  | ns |
| 5 | twrp | Write-to- $\overline{R A S}$ Precharge Time | 0 |  | 0 |  | 0 |  | ns |
| 6 | $t_{\text {ASR }}$ | Row Address Setup Time | 3 |  | 3 |  | 3 |  | ns |
| 7 | $t_{\text {RAH }}$ | Row Address Hold Time | 12 |  | 15 |  | 15 |  | ns |
| 8 | $t_{\text {AR }}$ | Column Address Hold Time from $\overline{\mathrm{RAS}}$ | 80 |  | 100 |  | 120 |  | ns |
| 9 | $\mathrm{t}_{\mathrm{RHZ}}$ | $\overline{\text { RAS-to-Output High Impedance (Note 1) }}$ |  | 15 |  | 20 |  | 20 | ns |
| 10 | trlz | $\overline{\text { RAS-to-Output Low Impedance (Note 1) }}$ | 30 |  | 30 |  | 30 |  | ns |
| 11 | ${ }^{\text {th }} \mathrm{Z}{ }^{\text {* }}$ | CS-to-Output High Impedance (Notes 1 \& 2) |  | 15 |  | 20 |  | 25 | ns |
| 12 | tı** | CS-to-Output Low Impedance (Notes 1 \& 2) |  |  |  |  |  |  |  |
| 13 | $t_{\text {REF }}$ | Time Between Refresh |  | 4 |  | 4 |  | 4 | ms |
| 14 | ${ }_{\text {t }}$ | Transition Time (Rise and Fall) (Note 3) | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| READ CYCLE |  |  |  |  |  |  |  |  |  |


| 15 | $t_{\text {RAC }}$ | Access Time From $\overline{\mathrm{RAS}}$ (Notes 4 \& 5) |  | 80 |  | 100 |  | 120 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | tcac* | Access Time From CS (Note 5) |  | 15 |  | 20 |  | 25 | ns |
| 17 | ${ }^{\text {t CAA }}$ | Access Time from Column Address (Note 5) |  | 30 |  | 35 |  | 40 | ns |
| 18 | tcs (R)* | CS Pulse Width (Read Cycle) | 15 |  | 20 |  | 25 |  | ns |
| 19 | $t_{\text {RSH }}(\mathrm{R})^{*}$ | RAS Hold Time (Read Cycle) | 10 |  | 10 |  | 10 |  | ns |
| 20 | $t_{\text {RCS }}{ }^{*}$ | Read Command Setup Time | 0 |  | 0 |  | 0 |  | ns |
| 21 | tCAR | Column Address-to- $\overline{\mathrm{RAS}}$ Setup Time | 30 |  | 35 |  | 40 |  | ns |
| 22 | $t_{\text {RCH }}{ }^{*}$ | Read Command Hold Time Referenced to CS | 0 |  | 0 |  | 0 |  | ns |
| 23 | trRH | Read Command Hold Time Referenced to $\overline{\text { RAS }}$ | 10 |  | 10 |  | 10 |  | ns |
| 24 | $t_{\text {ARH }}$ | Column Address Hold Time Referenced to $\overline{\mathrm{RAS}}$ | 10 |  | 10. |  | 10 |  | ns |
| 25 | $t_{\text {RAD }}$ | RAS-to-Column Address Delay Time (Note 6) | 17 | 50 | 20 | 65 | 20 | 80 | ns |
| 26 | tcs $(W)^{*}$ | $\overline{\text { CS Pulse Width (Write Cycle) }}$ | 15 |  | 20 |  | 25 |  | ns |
| 27 | trish ( $^{\text {W }}{ }^{*}$ | $\overline{\text { RAS }}$ Hold Time (Write Cycle) | 15 |  | 20 |  | 25 |  | ns |

WRITE CYCLE

| 28 | tWDR | $\overline{\text { RAS-to-Write Command Delay Time }}$ | 20 | 25 | 25 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 29 | $t_{\text {RWL }}$ | Write Command to $\overline{\mathrm{RAS}}$ Lead Time | 15 | 20 | 25 | ns |
| 30 | $\mathrm{t}_{\text {CWL }}{ }^{\text {* }}$ | Write Command to CS Lead Time | 15 | 20 | 25 | ns |
| 31 | twp | Write Command Pulse Width | 15 | 20 | 25 | ns |
| 32 | twCP | Write Command Precharge Time | 10 | 10 | 10 | ns |
| 33 | twCs* | Write Command Setup Time | 0 | 0 | 0 | ns |
| 34 | ${ }_{\text {t }}^{\text {WCH }}{ }^{*}$ | Write Command Hold Time | 15 | 20 | 25 | ns |
| 35 | twCR | Write Command Hold Time from RAS | 80 | 100 | 120 | ns |
| 36 | $t_{\text {aWS }}$ | Column Address-to-Write Command Setup Time | 5 | 5 | 5 | ns |
| 37 | $t_{\text {tawh }}$ | Column Address-to-Write Command Hold Time | 12 | 15 | 20 | ns |
| 38 | $t_{\text {DS }}$ | Data-In Setup Time | 5 | 5 | 5 | ns |
| 39 | ${ }_{\text {t }}$ H | Data-In Hold Time | 12 | 15 | 20 | ns |
| 40 | tow | Output Active from End of Write | 0 | 0 | 0 | ns |

[^8]SWITCHING CHARACTERISTICS ( $T_{A}=0$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise noted)

|  | Parameter Symbol | Parameter Description | Am90C257-08 |  | Am90C257-10 |  | Am90C257-12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ-MODIFY-WRITE (RMW) CYCLE

| 41 | $t_{\text {RWC }}$ | RMW Cycle Time | 150 |  | 195 |  | 230 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 42 | trRW | RMW Cycle $\overline{\mathrm{RAS}}$ Pulse Width | 100 | 75,000 | 125 | 75,000 | 150 | 75,000 | ns |
| 43 | tCRW* | RMW Cycle CS Pulse Width | 35 |  | 45 |  | 55 |  | ns |
| 44 | tWRH | WE-to- $\overline{\text { RAS }}$ Hold Time | 5 |  | 5 |  | 5 |  | ns |
| 45 | $t_{\text {RWD }}$ | $\overline{\text { AAS-to-WE Delay Time (Note 7) }}$ | 80 |  | 100 |  | 120 |  | ns |
| 46 | $t_{\text {AWD }}$ | Column Address-to-WE Delay Time (Note 7) | 30 |  | 35 |  | 40 |  | ns |
| 47 | tCWD | CS-to-WE Delay Time (Note 7) | 15 |  | 20 |  | 25 |  | ns |

STATIC COLUMN MODE CYCLE

| 48 | toha | Output Hold Time from Address Change | 0 |  | 0 |  | 0 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 49 | tohw | Output Hold Time from End of Write | 0 |  | 0 |  | 0 |  | ns |
| 50 | tWPA | RMW Write Precharge Access Time |  | 40 |  | 45 |  | 50 | ns |
| 51 | tWRA | RMW Write-Read Access Time |  | 60 |  | 70 |  | 80 | ns |
| 52 | tWPS | RMW Write Command Precharge Time | 40 |  | 45 |  | 50 |  | ns |

*This parameter not applicable if operated with CS grounded.
Notes:

1. Assumes three-state test load ( 5 pF and a $380 \Omega$ Thevenin equivalent).
2. At any given temperature and voltage combination, $t_{H Z}$ (Max.) is less than $t_{L Z}$ (Min.) from device to device.
3. $T_{T}$ is measured between $\mathrm{V}_{\mathbb{H}}$ (Min.) and $\mathrm{V}_{\mathrm{IL}}$ (Max.).
4. Assumes that $t_{R A D} \leqslant t_{\text {RAD }}$ (Max.). If $t_{R A D}>t_{\text {RAD }}$ (Max.), then $t_{R A C}$ will increase by the amount that $t_{R A D}$ exceeds to $t_{R A D}$ (Max.).
5. Load $=2$ TTL loads and 100 pF .
6. trad specified for reference only.
7. twCS, tRWD, tCWD and $t_{A W D}$ are specified as reference points only. If twcs $\geqslant t_{w C S}$ (Min.), the cycle is an Early Write Cycle and the data-out pin will remain in high impedance for the duration of $\bar{W} E$. If $t_{W C D} \geqslant t_{C W D}$ (Min.) and $t_{A W D} \geqslant t_{A W D}$ (Min.), then the cycle is a Read-Modify-Write Cycle and the data-out will contain the data read from the selected address. If any of the above conditions are not satisfied, data-out is indeterminate.
8. Access time from a write command to a read command is determined by the latter of TCAA or tWPA or tWRA.


WF010800

## Read Cycle

Notes: a \& b. $\mathrm{V}_{\mathrm{IH}}$ (Min.) and $\mathrm{V}_{\mathrm{IL}}$ (Max.) are reference levels for measuring timing of input signals.
c \& d. $\mathrm{V}_{\mathrm{OH}}$ (Min.) and $\mathrm{V}_{\mathrm{OL}}$ (Max.) are reference levels for measuring timing of DOUT.
e. twRP is referenced to $\overline{\mathrm{CS}}$ or $\overline{W E}$ high transition, whichever occurs first
f. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified three-state load ( 5 pF and a $380 \Omega$ Thevenin equivalent).
g. Either $t_{R C H}$ or $t_{R R H}$ must be satisfied.
h. If $t_{\text {ARH }} \geqslant t_{\text {ARH }}$ (Min.), then data from the last address will be latched on DOUT, as long as DOUT is held in low impedance by $\overline{\text { CS. }}$


Notes: a \& b. $V_{I H}$ (Min.) and $V_{I L}$ (Max.) are reference levels for measuring timing of input signals.
$c$ \& d. $\mathrm{V}_{\mathrm{OH}}$ (Min.) and $\mathrm{V}_{\mathrm{OL}}$ (Max.) are reference levels for measuring timing of DOUT.
e. tWRP is referenced to $\overline{C S}$ or $\overline{W E}$ high transition, whichever occurs first.
f. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified three-state load ( 5 pF and a $380 \Omega$ Thevenin equivalent).
g. $t_{A W S}, t_{A W H}, t_{D S}, t_{D H}$ and $t_{W D R}$ are referenced to CS or WE low transition, whichever occurs last.
h. twCP (Min.) is measured from the earlier of $\overline{\mathrm{CS}}$ or WE high transition to the later of CS or WE low transition.
i. If CS and WE simultaneously make a high transition, the output will remain in high impedance.


WF010820

## Read - Modify - Write Cycle

Notes: a \& b. $V_{I H}$ (Min.) and $V_{I L}$ (Max.) are reference levels for measuring timing of input signals.
c \& d. $\mathrm{V}_{\mathrm{OH}}$ (Min.) and VOL (Max.) are reference levels for measuring timing of DOUT signals.
e. twRP is referenced to $\overline{C S}$ or $\overline{W E}$ high transition, whichever occurs first.
f. Transition is measured $\pm 500 \mathrm{MV}$ from steady state voltage with specified three-state load ( 5 pF and a $380 \Omega$ Thevenin equivalent).
g. $t_{A W H}, t_{D S}$ and $t_{D H}$ are referenced to CS or WE low transition, whichever occurs last
h. DOUT is valid after RAS high transition, if and only if tWRH $\geqslant$ tWRH (Min.).

$D_{\text {OUT }} V_{\text {OH }}{ }^{(c)}$ HIGH Z

## RAS-Only Refresh Cycle

Notes: a \& b. $\mathrm{V}_{\mathrm{IH}}$ (Min.) and $\mathrm{V}_{\mathrm{IL}}$ (Max.) are reference levels for measuring timing of input signals. c \& d. $\mathrm{V}_{\mathrm{OH}}$ (Min.) and $\mathrm{V}_{\mathrm{OL}}$ (Max.) are reference levels for measuring timing of DOUT.


WF010840
Static Column Mode Read Cycle
Notes: a \& b. $\mathrm{V}_{\mathrm{IH}}$ (Min.) and $\mathrm{V}_{\mathrm{IL}}$ (Max.) are reference levels for measuring timing of input signals.
c \& d. $\mathrm{V}_{\mathrm{OH}}$ (Min.) and $\mathrm{V}_{\mathrm{OL}}$ (Max.) are reference levels for measuring timing of DOUT.
e. tWRP is referenced to CS or WE high transition, whichever occurs firs
f. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified three-state load ( 5 pF and a $380 \Omega$ Thevenin equivalent).
g. Either $t_{R C H}$ or trRH must be satisfied.
g. Either $\mathrm{D}_{\text {RCH }}$ or valid as shown if and only if $t_{\text {ARH }} \geqslant t_{\text {ARH }}$ (Min.).
i. CS pulse is shown for reference in this case. DOUT will go to high impedance.

## SWITCHING WAVEFORMS (Cont.)



WF010850

## Static Column Mode Write Cycle

Notes: a \& b. $V_{I H}$ (Min.) and $V_{I L}$ (Max.) are reference levels for measuring timing of input signals.
c \& d. VOH (Min.) and VOL (Max.) are reference levels for measuring timing of DOUT.
e. twRP is referenced to CS or WE high transition, whichever occurs first.
f. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified three-state load ( 5 pF and a $380 \Omega$ Thevenin equivalent)
g. taws, $t_{A W H}$, tDS, tDH and twDR are referenced to CS or WE low transition, whichever occurs last.
h. tWCP (Min.) is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ high transition to the later of $\overline{C S}$ or $\overline{W E}$ low transition.
i. If CS and WE simultaneously make a high transition, the output will remain in high impedance.


Notes: $a \& b . V_{I H}$ (Min.) and $V_{I L}$ (Max.) are reference levels for measuring timing of input signals.
$\mathrm{c} \& \mathrm{~d}$. $\mathrm{V}_{\mathrm{OH}}$ (Min.) and $\mathrm{V}_{\mathrm{OL}}$ (Max.) are reference levels for measuring timing of DOUT.
e. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified three-state load ( 5 pF and a $380 \Omega$ Thevenin equivalent).


Static Column Mode Read-Modify - Write Cycle
Notes: a \& b. $V_{I H}$ (Min.) and $V_{I L}$ (Max.) are reference levels for measuring timing of input signals.
c \& d. $\mathrm{V}_{\mathrm{OH}}$ (Min.) and $\mathrm{V}_{\mathrm{OL}}$ (Max.) are reference levels for measuring timing of DOUT.
e. IWRP is referenced to $\overline{\mathrm{CS}}$ or $\overline{W E}$ high transition, whichever occurs first.
f. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified three-state load ( 5 pF and a $380 \Omega$ Thevenin equivalent).
g. $t_{A W H}, t_{D S}$ and $t_{D H}$ are referenced to CS or WE low transition, whichever occurs last
h. tWPS (Min.) is measured from the earlier of CS or WE high transition to the later of CS or WE low transition.
i. DOUT is valid after RAS high transition, if and only if twRH $\geqslant$ twRH (Min.).


Notes: a \& b. $\mathrm{V}_{\mathrm{HH}}$ (Min.) and $\mathrm{V}_{\mathrm{II}}$ (Max.) are reference levels for measuring timing of input signals.
$c$ \& d. $V_{O H}$ (Min.) and $V_{O L}$ (Max.) are reference levels for measuring timing of DOUT.
e. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified three-state load ( 5 pF and $380 \Omega$ Thevenin equivalent).
f. DOUT is valid after RAS high transition, if and only if twRH $\geqslant$ tWRH (Min.).

## Am90CL257

## Low-Power $256 \mathrm{~K} \times 1$ CMOS Static Column Mode DRAM

## OVERVIEW

The 256K x 1 CMOS Low-Power ('L') DRAM versions share common functional descriptions, DC and AC characteristics with the corresponding standard CMOS (non-'L') versions. The only additions to these sections are:

## DISTINCTIVE CHARACTERISTICS

- Extended refresh period
- 32 ms (Max.) during standby
- Low data retention current
$-230 \mu \mathrm{~A}$ (Max.)


## ORDERING INFORMATION

The Ordering Information for the Low-Power DRAM versions are the same as for the Standard CMOS DRAMs, with the exception of an 'L' inserted within the device number to denote 'Low-Power.' For example, the Am90CL255 is $=$ a $256 \mathrm{~K} \times 1$ CMOS 'Low-Power' Nibble Mode DRAM. All temperature ranges, speed and package options remain the same as those listed in Ordering Information sections for the respective Standard CMOS DRAMs.

## DC CHARACTERISTICS

The low-power version DRAMs are screened for one additional parameter, viz, CMOS standby current. All other DC characteristics remain the same for both families.

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC6 | VCC Supply Current CMOS Standby | $\overline{\mathrm{RAS}} \geqslant \mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V}$ and $\overline{\mathrm{CAS}}$ at $\mathrm{V}_{\mathrm{IH}}$, <br> all other inputs and outputs $\geqslant \mathrm{V}_{\mathrm{SS}}$ | Am90CL257 |  | 0.1 | mA |

The Am90CL257-15 is screened for $\mathrm{ICC1}=55 \mathrm{~mA}, \mathrm{ICC} 3=55 \mathrm{~mA}$, and $\mathrm{ICC} 4=55 \mathrm{~mA}$.

## AC CHARACTERISTICS

AC Characteristics remain unchanged on the low-power 100 ns and 120 ns versions. The AC characteristics corresponding to the 150 ns speed are on the following page.

## FUNCTIONAL DESCRIPTION

The Functional Descriptions for low-power versions are the same as the corresponding standard versions. The low-power devices, however, support Extended Refresh cycles described below:

## Extended Refresh Cycle

All low-power versions extend the Refresh Cycle period to 32 ms for $\overline{\text { RAS-Only Refresh cycles. This feature reduces the total }}$ current consumption to a maximum of $230 \mu \mathrm{~A}$ for data retention. The low-standby current can significantly extend battery life in battery back-up applications. Current consumption is calculated from the following equation:

$$
\begin{aligned}
& I=\frac{\left(t_{R C}\right)\left(I_{A C T I V E}\right)+\left(t_{R I}-t_{R C}\right)(I S T A N D B Y)}{T_{R I}} \\
& \text { where } t_{R C}=\text { Refresh Cycle Time } \\
& \text { and } t_{R I}=\text { Refresh Interval Time or } t_{R E F} / 256
\end{aligned}
$$

Before entering or leaving an Extended Refresh period, the entire array must be refreshed at the normal interval of 4 ms . This can be accomplished by either a burst or distributed refresh.

SWITCHING CHARACTERISTICS $\left(T_{A}=0\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$ unless otherwise noted)

| No. | Parameter <br> Symbol | Parameter <br> Description | $\|c\|$ |  | Mm90CL257-15 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Units |  |  |

## READ/WRITE/READ-MODIFY-WRITE AND REFRESH CYCLES

| 1 | $t_{\text {RAS }}$ | $\overline{\text { RAS Pulse Width }}$ | 150 | 75,000 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | $t_{\text {R }}$ | Random R/W Cycle Time | 245 |  | ns |
| 3 | trp | RAS Precharge Time | 85 |  | ns |
| 4 | tCSH* | CS Hold Time | 150 |  | ns |
| 5 | twRP | Write-to- $\overline{\text { AS }}$ Precharge Time | 0 |  | ns |
| 6 | $t_{\text {ASR }}$ | Row Address Setup Time | 0 |  | ns |
| 7 | $t_{\text {RAH }}$ | Row Address Hold Time | 15 |  | ns |
| 8 | $t_{\text {AR }}$ | Column Address Hold Time from R RAS | 130 |  | ns |
| 9 | $\mathrm{t}_{\text {RHZ }}$ | $\overline{\text { RAS-to-Output High Impedance (Note 1) }}$ |  | 20 | ns |
| 10 | triz | $\overline{\text { AAS-to-Output Low Impedance (Note 1) }}$ | 30 |  | ns |
| 11 | ${ }^{\text {t }} \mathrm{HZ}{ }^{*}$ | CS-to-Output High Impedance (Notes 1 \& 2) |  | 25 | ns |
| 12 | tLz* |  |  |  |  |
| 13 | $t_{\text {REF }}$ | Time Between Refresh |  | 4 | ms |
| 14 | tT | Transition Time (Rise and Fall) (Note 3) | 3 | 50 | ns |

## READ CYCLE

| 15 | $t_{\text {RAC }}$ | Access Time From $\overline{\text { RAS }}$ (Notes 4 \& 5) |  | 150 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | tcac* | Access Time From CS (Note 5) |  | 30 | ns |
| 17 | tcas | Access Time from Column Address (Note 5) |  | 65 | ns |
| 18 | tcs (R)* | $\overline{C S}$ Pulse Width (Read Cycle) | 30 |  | ns |
| 19 | trsh (R)* | RAS Hold Time (Read Cycle) | 10 |  | ns |
| 20 | $\mathrm{t}_{\text {RCS }}{ }^{*}$ | Read Command Setup Time | 0 |  | ns |
| 21 | tcar | Column Address-to-MAS Setup Time | 65 |  | ns |
| 22 | $\mathrm{trCH}^{*}$ | Read Command Hold Time Referenced to CS | 0 |  | ns |
| 23 | trRH | Read Command Hold Time Referenced to RAS | 10 |  | ns |
| 24 | ${ }_{\text {taRH }}$ | Column Address Hold Time Referenced to RAS | 0 |  | ns |
| 25 | trad | तिAS-to-Column Address Delay Time (Note 6) | 20 | 85 | ns |
| 26 | tcs (W)* | CS Pulse Width (Write Cycle) | 30 |  | ns |
| 27 | trsh $^{\text {( }}$ )* | RAS Hold Time (Write Cycle) | 30 |  | ns |

## WRITE CYCLE

| 28 | tWDR | RAS-to-Write Command Delay Time | 20 | ns |
| :---: | :---: | :---: | :---: | :---: |
| 29 | $t_{\text {RWL }}$ | Write Command to $\overline{\mathrm{RAS}}$ Lead Time | 30 | ns |
| 30 | tcwL* | Write Command to CS Lead Time | 30 | ns |
| 31 | twp | Write Command Pulse Width | 30 | ns |
| 32 | twCP | Write Command Precharge Time | 10 | ns |
| 33 | twCs* | Write Command Setup Time | 0 | ns |
| 34 | ${ }^{\text {W }}$ WCH* | Write Command Hold Time | 30 | ns |
| 35 | tWCR | Write Command Hold Time from RAS | 120 | ns |
| 36 | $t_{\text {AWS }}$ | Column Address-to-Write Command Setup Time | 0 | ns |
| 37 | $t_{\text {AWH }}$ | Column Address-to-Write Command Hold Time | 25 | ns |
| 38 | tDS | Data-In Setup Time | 0 | ns |
| 39 | $t_{\text {DH }}$ | Data-In Hold Time | 25 | ns |
| 40 | tow | Output Active from End of Write | 0 | ns |

*This parameter not applicable if operated with CS grounded.
Notes: See next page for notes.

## SWITCHING CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$ unless otherwise noted)

| No. | Parameter Symbol | Parameter Description | Am90CL257-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| READ-MODIFY-WRITE (RMW) CYCLE |  |  |  |  |  |
| 41 | $\mathrm{t}_{\text {RWC }}$ | RMW Cycle Time | 280 |  | ns |
| 42 | traw | RMW Cycle $\overline{\mathrm{RAS}}$ Pulse Width | 185 | 75,000 | ns |
| 43 | tCRW* | RMW Cycle CS Pulse Width | 65 |  | ns |
| 44 | twRH | $\overline{\text { WE-to- } \overline{\text { AAS }} \text { Hold Time }}$ | 5 |  | ns |
| 45 | trwd | $\overline{\mathrm{RAS}}$-to-WE Delay Time (Note 7) | 150 |  | ns |
| 46 | tawd | Column Address-to-WE Delay Time (Note 7) | 75 |  | ns |
| 47 | tcwo | CS-to-WE Delay Time (Note 7) | 30 |  | ns |
| STATIC COLUMN MODE CYCLE |  |  |  |  |  |
| 48 | tora | Output Hold Time from Address Change | 10 |  | ns |
| 49 | torw | Output Hold Time from End of Write | 0 |  | ns |
| 50 | twPA | RMW Write Precharge Access Time |  | 75 | ns |
| 51 | twra | RMW Write-Read Access Time |  | 110 | ns |
| 52 | tWPS | RMW Write Command Precharge Time | 75 |  | ns |

*This parameter not applicable if operated with $\overline{C S}$ grounded.
Notes: 1. Assumes three-state test load ( 5 pF and a $380 \Omega$ Thevenin equivalent).
2. At any given temperature and voltage combination, $t_{H Z}$ (Max.) is less than $t_{L Z}$ (Min.) from device to device.
3. $t_{T}$ is measured between $V_{I H}$ (Min.) and $V_{I L}$ (Max.).
4. Assumes that $t_{R A D} \leqslant t_{\text {RAD }}$ (Max.). If $t_{R A D}>t_{\text {RAD }}(M a x$.$) , then t_{R A C}$ will increase by the amount that traD exceeds to tRAD (Max.).
5. Load $=2 \mathrm{TTL}$ loads and 100 pF .
6. trad specified for reference only.
7. twCs, tRWD, tcwd and tawd are specified as reference points only. If twos $\geqslant$ twCs (Min.), the cycle is an Early Write Cycle and the data-out pin will remain in high impedance for the duration of $W$. If $t_{W C D} \geqslant t_{C W D}$ (Min.) and $t_{A W D} \geqslant t_{A W D}$ (Min.), then the cycle is a Read-Modify-Write Cycle and the data-out will contain the data read from the selected address. If any of the above conditions are not satisfied, data-out is indeterminate.
8. Access time from a write command to a determined by the latter of tCAA or TWPA or twRA.

## Am9044/9244

## DISTINCTIVE CHARACTERISTICS

- Low operating and standby power
- Access times down to 200 ns
- Am9044 is a direct plug-in replacement for 4044
- Am9244 pin and function compatible with Am9044 and 4044 plus $\overline{\mathrm{CS}}$ power-down feature
- High output drive - 4.0 mA sink current @ 0.4 V
- TTL identical interface logic levels


## GENERAL DESCRIPTION

The Am9044 and Am9244 are high-performance, static, N Channel, read/write, random-access memories organized as $4096 \times 1$. Operation is from a single 5 V supply, and all input/output levels are identical to standard TTL specifications. Low-power versions of both devices are available with power savings of about $30 \%$. The Am9044 and Am9244 are the same except that the Am9244 offers an automatic $\overline{\mathrm{CS}}$ power-down feature.
The Am9244 remains in a low-power standby mode as long as $\overline{\mathrm{CS}}$ remains HIGH, thus reducing its power requirements.

The Am9244 power decreases from 385 mW to 165 mW in the standby mode, and the Am92L44 from 275 mW to 110 mW . The $\overline{\mathrm{CS}}$ input does not affect the power dissipation of the Am9044.

Data readout is not destructive and the same polarity as data input. $\overline{C S}$ provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 4.0 mA for Am9244 and Am9044 provide increased shortcircuit current for improved drive.

BLOCK DIAGRAM


BD000091

| $\frac{\text { Publication \# }}{03254}$ | $\frac{\text { Rev }}{\mathrm{D}}$ | $\frac{\text { Amendment }}{10}$ |
| :---: | :---: | :---: |
| Issue Date: May | 1986 |  |

## PRODUCT SELECTOR GUIDE

| Part Number |  |  | Am9044/90L44 and Am9244/92L44 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Speed Indicator |  |  | B | C | D | E |
| Maximum <br> Access Time (ns) |  |  | 450 | 300 | 250 | 200 |
| 0 to $+70^{\circ} \mathrm{C}$ | $\operatorname{Icc}(\mathrm{mA})$ | Standard | 70 | 70 | 70 | 70 |
|  |  | Low-Power | 50 | 50 | 50 | - |
|  | IPD (mA) (Note 1) | Standard | 30 | 30 | 30 | 30 |
|  |  | Low-Power | 20 | 20 | 20 | - |
| -55 to $+125^{\circ} \mathrm{C}$ | Icc (mA) | Standard | 80 | 80 | 80 | - |
|  |  | Low-Power | 60 | 60 | - | - |
|  | IPD (mA) (Note 1) | Standard | 33 | 33 | 33 | - |
|  |  | Low-Power | 22 | 22 | - | - |

Notes: 1. Am9244/92L44 only.

## CONNECTION DIAGRAM

Top View


Note: Pin 1 is marked for orientation.

| Address Designators |  |
| :---: | :---: |
| External | Internal |
| $A_{0}$ | $A_{2}$ |
| $A_{1}$ | $A_{1}$ |
| $A_{2}$ | $A_{0}$ |
| $A_{3}$ | $A_{8}$ |
| $A_{4}$ | $A_{9}$ |
| $A_{5}$ | $A_{10}$ |
| $A_{6}$ | $A_{3}$ |
| $A_{7}$ | $A_{4}$ |
| $A_{8}$ | $A_{5}$ |
| $A_{9}$ | $A_{7}$ |
| $A_{10}$ | $A_{6}$ |
| $A_{11}$ | $A_{11}$ |



## ORDERING INFORMATION (Con'td.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :---: | :---: |
| AM9044B |  |
| AM90L44B |  |
| AM9244B |  |
| AM92L44B |  |
| AM9044C |  |
| AM90L44C |  |
| AM9244C |  |
| AM92L44C |  |
| AM9044D | DC, DCB |
| AM90L44D |  |
| AM9244D |  |
| AM92L44D |  |
| AM9044E | , |
| AM90L44E |  |
| AM9244E |  |
| AM92L44E |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| AM9044B |  |
| AM9244B |  |
| AM92L44B |  |
| AM9044C |  |
| AM9244C |  |
| AM92L44C |  |
| AM9044D |  |
| Am90L44D |  |
| AM9244D |  |
| AM92L44D |  |

## PIN DESCRIPTION

$\mathrm{A}_{0}-\mathrm{A}_{11}$ Address Inputs (Inputs)
The address input lines select the memory location from which to read or write.

## $\overline{\text { CS }}$ Chip Select (Input, Active LOW)

The $\overline{\mathrm{CS}}$ line selects the memory device for active operation.
WE Write Enable (Input, Active LOW)
When both $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WE}}$ are LOW, data on the input lines is written to the location presented on the address input lines.

DIN Data In (Input)
This pin is used to enter data during write operations.
Dout Data Out (Output, Three-State)
The content of the selected memory location is presented on the Data Output line during read operations ( $\overline{C S}$ LOW, $\overline{W E}$ HIGH). The line goes three-state during write operations.

Vcc Power Supply
VSS Ground


#### Abstract

ABSOLUTE MAXIMUM RATINGS (Note 1) Storage Temperature -65 to $+150^{\circ} \mathrm{C}$ Ambient Temperature with Power Applied................................... -55 to $+125^{\circ} \mathrm{C}$ Supply Voltage.................................. -0.5 V to +7.0 V All Signal Voltage with Respect to Ground..........................-0.5 V to +7.0 V Power Description $\qquad$ 1.0 W

DC Output Current .10 mA The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.


OPERATING RANGES (Note 2)
Commercial (C) Devices
Temperature $\qquad$ 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ +4.5 V to +5.5 V

Military (M) Devices
Temperature .-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
Military products $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+75^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Іон | Output HIGH Current | $\begin{aligned} & \mathrm{VOH}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | -1.0 |  | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | -0.4 |  |  |
| 1 OL | Output LOW Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | $\mathrm{T}^{\prime}=70^{\circ} \mathrm{C}$ |  | 4.0 |  | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 3.2 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | -0.5 | 0.8 | V |
| 1 X | Input Load Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
|  | Output Leakage Current | $0.4 V \leqslant v_{o} \leqslant V_{c c},$Output Disabled | $\mathrm{T}^{\prime}=+70^{\circ} \mathrm{C}$ |  | -50 | 50 | $\mu \mathrm{A}$ |
| loz |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | -10 | 10 |  |
| Icc | Operating Supply Current | $V_{C C}=M a x .$ <br> CS $\leqslant V_{\text {IL }}$ <br> (9244/92L44 only) | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | Standard devices |  | 70 | mA |
|  |  |  |  | L devices |  | 50 |  |
|  |  |  | $T_{A}=-55^{\circ} \mathrm{C}$ | Standard devices |  | 80 |  |
|  |  |  |  | L devices |  | 60 |  |
| IPD | Automatic CS PowerDown Current (9244/92L44 only) | $\begin{aligned} & V_{C C}=\text { Max. } \\ & C S \geqslant V_{I H} . \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | 9244 |  | 30 | mA |
|  |  |  | $T_{A}=0$ | 92L44 |  | 20 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | 8244 |  | 33 |  |
|  |  |  | $T_{A}=-65{ }^{\circ}$ | 92L44 |  | 22 |  |
| $\mathrm{C}_{1}$ | Input Capacitance (Note 6) | Test Frequency $=1.0 \mathrm{MHz}$ $T_{A}=25^{\circ} \mathrm{C}$, All pins at 0 V |  |  |  | 7.0 | pF |
| $\mathrm{C}_{0}$ | Output Capacitance (Note 6) |  |  |  |  | 7.0 |  |

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V and output loading of one standard TTL gate plus 100 pF .
4. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
5. Chip Select access time (tco) is longer for the Am9244 than for the Am9044. The specified address access time will be valid onty when CS is LOW soon enough for tco to elapse.
6. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.
*See last page of this spec for Group A Subgroup Testing information.

## TYPICAL DC and AC CHARACTERISTICS

Normalized Suplly Current Versus Supply Voltage


Normalized Access Time Versus Supply Voltage


OP000901

Normalized Access Time Versus Output Loading

Normalized Access Time Versus Ambient Temperature


OP000921

Normalized Supply Current Versus Ambient Temperature


OP000931

SWITCHING CHARACTERISTICS over operating range unless otherwise specified* (Notes 3-6)

| No. | Parameter Symbol | Parameter Description |  | B devices |  | C devices |  | D devices |  | E devices |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | $t_{\text {RC }}$ | Address Valid to Address Do Not Care Time (Read Cycle Time) |  | 450 |  | 300 |  | 250 |  | 200 |  |  |
| 2 | $t_{A}$ | Address Valid to Data Out Valid Delay (Address Access Time) |  |  | 450 |  | 300 |  | 250 |  | 200 |  |
| 3 | tco | Chip Select LOW to Data Out Valid (Note 5) | Am9044 |  | 100 |  | 100 |  | 70 | . | 70 | ns |
|  |  |  | Am9244 |  | 450 |  | 300 |  | 250 |  | 200 |  |
| 4 | tcx | Chip Select LOW to Data Out On (Note 6) |  | 10 |  | 10 |  | 10 |  | 10 |  |  |
| 5 | tord | Chip Select HIGH to Data Out Off (Note 6) |  |  | 100 |  | 80 |  | 60 |  | 60 |  |
| 6 | toha | Address Unknown to Data Out Unknown Time |  | 20 |  | 20 |  | 20 |  | 20 |  |  |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 | twc | Address Valid to Address Do Not Care Time (Write Cycle Time) |  | 450 |  | 300 |  | 250 |  | 200 |  |  |
| 8 | tw | Write Enable LOW to Write Enable HIGH Time (Note 4) | Am9044 | 200 |  | 150 |  | 100 |  | 100 |  |  |
|  |  |  | Am9244 | 250 |  | 200 |  | 150 |  | 150 |  |  |
| 9 | twR | Write Enable HIGH to Address Do Not Care Time |  | 0 |  | 0 |  | 0 |  | 0 |  |  |
| 10 | totw | Write Enable LOW to Data Out Off Delay (Note 6) |  |  | 100 |  | 80 |  | 60 |  | 60 |  |
| 11 | tow | Data In Valid to Write Enable HIGH Time |  | 200 |  | 150 |  | 100 |  | 100 |  |  |
| 12 | ${ }_{\text {t }}$ H | Write Enable HIGH to Data In Do Not Care Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 13 | taw | Address Valid to Write Enable LOW Time |  | 0 |  | 0 |  | 0 |  | 0 |  |  |
| 14 | tPD | Chip Select HIGH to Power LOW Delay (Am9244 only Note 6) |  |  | 200 |  | 150 |  | 100 |  | 100 |  |
| 15 | tpu | Chip Select LOW to Power HIGH Delay (Am9244 only Note 6) |  | 0 |  | 0 |  | 0 |  | 0 |  |  |
| 16 | tow | Chip Select LOW to Write Enable HIGH Time (Note 4) | Am9044 | 200 |  | 150 |  | 100 |  | 100 |  |  |
|  |  |  | Am9244 | 250 |  | 200 |  | 150 |  | 150 |  |  |
| 17 | two | Write Enable HIGH To Output Turn On (Note 6) |  |  | 100 |  | 100 |  | 70 |  | 70 |  |

Notes: See notes following DC Characteristics table.
*See the last page of this spec for Group A Subgroup Testing information.


Power-Down Waveform (Am9244 only)

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{IL}}$ | 7,8 |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PD}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| Parameter <br> Symbol | Subgroups | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ | torw $^{7}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{A}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CX}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OTD}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{PU}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{CW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{W}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{WO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test Conditions are selected at AMD's option.

## Am90C644

## $64 \mathrm{~K} \times 4$ CMOS DUAL - ARRAY MEMORY

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- $64 \mathrm{~K} \times 4$ organization
- High-speed access: $\mathrm{t}_{\mathrm{RAC}}-100 \mathrm{~ns}$
- Write-per-Bit mask allows separate write controls for each of the four DRAM input bits
- On-chip video shifter with up to 100 Megapixel/sec. bandwidth
- Dual-port access permits shifter operation independent of DRAM
- Bi-directional interface between DRAM and shifter
- Shifter port can serve as a serial input port
- Single cycle reset of shifter on command
- CMOS technology


## GENERAL DESCRIPTION

The Am90C644 is a fully decoded, high-speed, dual access 262,144-bit dynamic random-access memory fabricated on CMOS technology. The random-access port comprises a 64Kx4 DRAM array which operates independently from the sequential access port. The sequential access port has four 256-bit shift registers which can be accessed serially and independently from the DRAM. The interface between the DRAM array and the shifter is bi-directional, permitting transfers between the two.

The 64K x 4 DRAM array has an Enhanced Page Mode feature which permits cycle times as short as 70 ns. The Shifter is organized as a $256 \times 4$ static RAM with an 8 -bit programmable Address Counter. This permits pixel-by-pixel resolution in graphics applications, thereby supporting
smooth panning and windowing. The Shifter has a $25-\mathrm{MHz}$ shift rate (equivalent to 100 Megapixel/second video rate) which is ideal for high-resolution screens.

The Am90C644 reduces device count in graphics applications and improves bus bandwidth while significantly increasing system performance. Although several of its features are well suited for video applications, the Am90C644 can also be used as a general-purpose memory in mainframes and minicomputers, as well as in peripherals such as printers.

All inputs and outputs are TTL-compatible. The device is assembled in a 24 -pin, $400-\mathrm{mil}$ wide Plastic DIP and operates from a single +5 V power supply.

BLOCK DIAGRAM

BD005601



CD008001

LOGIC SYMBOL


LS001981

## PIN DESCRIPTION

## $\mathrm{A}_{0}-\mathrm{A}_{7}$ Addresses (Inputs, TTL)

The address pins are used to reference the desired location inside the DRAM. This $64 \mathrm{~K} \times 4$ array requires sixteen address lines to access 65,536 locations, each of which contains four bits. Thus, the address inputs are timemultiplexed two ways. During the row address interval, as determined by the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ), the eight address lines are interpreted by the device as a row address which selects one of 256 rows inside the device. The address lines are latched internally and then allowed to change to a column address. They are strobed (latched) into the device by the Column Address Strobe ( $\overline{\mathrm{CA}} \mathbf{S}$ ), selecting one of 256 sets of four columns to be connected to the output circuitry. During a Transfer cycle, when data is transferred from the DRAM to the Shifter, or vice versa, the Shifter start address is loaded from the DRAM address lines into the internal Address Counters at the time of the falling edge of $\overline{C A S}$.

## RAS Row Address Strobe (Input, TTL)

The Row Address Strobe serves three major functions. First, $\overline{\text { RAS }}$ performs the major chip enable function. On a HIGH-to-LOW transition of RAS, the device changes from the standby power mode to the active mode. $\overline{\text { RAS }}$ must be LOW for at least the minimum specified interval, $t_{\text {RAS }}$, and must be HIGH for at least the minimum specified precharge time, $t_{R P}$. The precharge time is required to initialize the dynamic circuitry in the RAM. The second function that RAS performs is the latching of the row address from $A_{0}-A_{7}$, the Reset or Write mask from $D_{0}-D_{3}$, and the Transfer Control signals $\bar{W}, \overline{\text { SG}}-\mathrm{R}$ and $\overline{\mathrm{XF}-G .} \overline{\mathrm{RAS}}$ is used to initiate all DRAM memory cycles - Read/Write, Read-ModifyWrite, Page Mode, Enhanced Page Mode, Transfer and Refresh. Thirdly, $\overline{\mathrm{RAS}}$ terminates those control functions used only during a Transfer cycle on its LOW-to-HIGH transition at the end of the Transfer cycle.

## CAS Column Address Strobe (Input, TTL)

The Column Address Strobe serves three major purposes. First, during a regular DRAM cycle, when CAS makes a HIGH-to-LOW transition, the column addresses that are present at the $A_{0}-A_{7}$ inputs are latched into the chip. Secondly, during a Transfer cycle when data is transferred between the DRAM and the Shitter, $\overline{\mathrm{CAS}}$ serves as the strobe to load the Shifter counter with the address on the $\mathrm{A}_{0}-\mathrm{A}_{7}$ inputs. The Shifter Reset command and Read/ Write command are also presented to the device on the falling edge of $\overline{\mathrm{CAS}}$. Thirdly, $\overline{\mathrm{CAS}}$ activates the outputs, serving as an Output Enable. Thus, cycles that are initiated by $\overline{R A S}$ and do not assert $\overline{\text { CAS }}$ leave the outputs in the high-impedance state. Further, following a specified period of time after CAS goes HIGH, the $\mathrm{D}_{0}-\mathrm{D}_{3}$ outputs assume the high-impedance state.

## $\overline{\text { XF-G }}$ Transfer/Output Enable (Input, TTL)

The Transfer/Output Enable input is a multifunction pin. When XF-G is LOW prior to the HIGH-to-LOW transition of $\overline{\text { RAS, }}$ the execution of a Transfer cycle commences on that edge. XF-G behaves as an Output Enable except just before and just after the falling edge of $\overline{\text { RAS }}$. During a Read cycle when the $\overline{X F}-G$ line is LOW, the $D_{0}-D_{3}$ output buffers are enabled (assuming $\overline{C A S}$ is LOW). If the XF-G line is HIGH at this time, then the $D_{0}-D_{3}$ output buffers will be in their high-impedance state. If XF-G is HIGH at the HIGH-toLOW transition of $\overline{\text { RAS, }}$ a regular DRAM cycle is performed. In such a case, the $\overline{\mathrm{XF}}-\mathrm{G}$ line must go LOW, enabling the $D_{0}-D_{3}$ outputs to perform a Read cycle.

W Write Enable (input, TTL)
The Write Enable input is active-LOW. For regular DRAM cycles, $\bar{W}$ behaves in the same manner as for standard address-multiplexed DRAMs, except at the beginning of a Write cycle when the Write-per-Bit function is desired. $\bar{W}$ must be LOW prior to RAS going LOW to latch the Write mask on the falling edge of $\overline{R A S}$. When $\bar{W}$ is LOW prior to the HIGH-to-LOW transition of CAS, an Early-Write cycle is performed. When $\bar{W}$ remains HIGH during that transition, a Read or Read-Modify-Write cycle is performed. $\bar{W}$ is timemultiplexed during Transfer cycles. When $\overline{\text { RAS }}$ makes a HIGH-to-LOW transition in a Transfer cycle, $\bar{W}$ determines the direction of data transfer between the DRAM and Shifter. When $\bar{W}$ is LOW during that transition, the data is transferred from the Shifter to the DRAM. When $\bar{W}$ is HIGH, data is transferred from the DRAM to the Shifter. When CAS makes a HIGH-to-LOW transition during a Transfer cycle, $\bar{W}$ is used to provide the Read or Write command for the Shifter. If $\bar{W}$ is HIGH during that transition, the Shifter will execute Read cycles until the next Transfer cycle where $\bar{W}$ is LOW during $\overline{\text { CAS's }}$ falling edge. If $\bar{W}$ is LOW during that transition, the Shifter will execute Write cycles until the next Transfer cycle where $\bar{W}$ is HIGH during CAS's falling edge.

## $\mathrm{D}_{0}-\mathrm{D}_{3} \quad$ BI-directional Data Lines (Input/Output, TTL, Three-state)

$D_{0}-D_{3}$ are the data lines which data is read from or written to the DRAM. There is no binary significance to the four data lines. During normal DRAM Read cycles, data from the addressed location in the memory is available at the appropriate $1 / \mathrm{O}$ pin as outputs, after sufficient response time has elapsed from the start of the cycle. Data is written into the DRAM on data lines where the Write mask contains a logic '1.' Writing is inhibited on data lines where the mask contains a logic ' 0 .' During normal DRAM Write cycles, the Write mask is latched from the $D_{0}-D_{3}$ lines on the falling edge of $\overline{\text { RAS; }}$ the data to be written is then supplied on the $D_{0}-D_{3}$ lines and is latched by the falling edge of CAS (for Early-Write cycles) or the falling edge of $\bar{W}$ (for Read/Write or Read-Modify-Write cycles). During Transfer cycles the $D_{0}-D_{3}$ lines are used to input a data pattern that is to be written into the Shifter in a Reset cycle. This Reset mask is latched by the falling edge of $\overline{R A C}$ and remains valid until $\overline{\text { RAC goes HIGH at the end of a Reset cycle. For example, if }}$ $D_{1}$ is LOW in the Reset mask, all 256 locations of $\mathrm{SD}_{1}$ in the Shifter will be reset to a LOW level when the Reset operation is performed.

The three-state condition of the $D_{0}-D_{3}$ lines is controlled by various combinations of $\overline{\operatorname{RAS}}, \overline{\mathrm{CAS}}, \bar{W}$ and $\overline{X F-G}$. For normal DRAM cycles ( $\overline{\mathrm{XF}-\mathrm{G}}$ is HIGH when $\overline{\mathrm{RAS}}$ goes LOW) the output buffers driving the $D_{0}-D_{3}$ lines are in the highimpedance state except during a Read or Read-ModifyWrite cycle. The output buffers are in the high-impedance state during a Transfer cycle and during an Early-Write cycle.

VCLK Video Clock (Input, TTL)
The Video Clock is a high-speed clock input used to increment the Address Counter and to synchronize the Shifter Write and Read operations. The minimum cycle time is the propagation delay through the Address Counter plus the Shifter SRAM access time. The Address Counter is incremented on the LOW-to-HIGH transition of VCLK. The initiation of a Transfer cycle must not occur at the same time as the rising edge of VCLK.

SG-R Shifter Output Enable and Reset Control (Input, TTL)
The SG-R pin accepts the buffer-enable signal for the Shifter outputs except when CAS goes LOW during a Transfer cycle. When LOW, SG-R causes the buffers to assume a low-impedance state. When SG-R is HIGH, the Shifter outputs are in the high-impedance state. The SG-R line is used as the Shifter select line when Shifters are cascaded in a system.
During a Transfer cycle the signal on the SG-R pin is interpreted as a Shifter Reset (active-HIGH). Thus, when SG-R is HIGH, meeting the specified set-up and hold times, during the falling edge of CAS, the SRAM is reset to a background state. That background state is defined by the Reset mask of four bits which is entered into the Reset mask latch via the $D_{0}-D_{3}$ lines when $\overline{R A S}$ goes LOW during a DRAM-to-Shifter Transfer cycle.

## $\mathrm{SD}_{\mathbf{0}}-\mathrm{SD}_{3} \quad$ Bl-directional Shifter Data Lines (Input/Output, Three-state)

These four common I/O data lines are used to write and read data to and from the Shifter. Read or Write cycles are specified by the state of $\bar{W}$ when CAS makes a HIGH-toLOW transition during a Transfer cycle. Changing from Read cycles to Write cycles or vice versa requires the execution of a Transfer cycle with $\bar{W}$ in the appropriate state when CAS makes that transition. The three-state condition of the output buffers is controlled by the SG-R pin except during Transfer cycles when $\mathrm{SD}_{0}-\mathrm{SD}_{3}$ are in the highimpedance state.
$V_{C C}$ and $V_{S S}$ Positive Power Supply and Ground The VCC supply is nominally +5 volts with respect to the $V_{S S}$ pin which is connected to the system ground.

## FUNCTIONAL DESCRIPTION

The Am90C644 is a composite read/write memory consisting of two arrays (see Block Diagram). The first is a 262,144-bit Dynamic Random-Access Memory (DRAM) configured as 65,536 four-bit words. The second is a high-speed serial Shifter consisting of a $256 \times 4$-bit static read/write memory with an on-chip, presettable Address Counter. These two memory arrays can operate independently to perform, screen refresh and display update, the two necessary memory functions of a bit-mapped graphics memory. Information is transferred between the two memory elements on command utilizing a Transfer cycle.
The DRAM element features a standard interface consisting of two control signals ( $\overline{\mathrm{RAS}}$ and CAS), four common 1/O data lines ( $D_{0}-D_{3}$ ), a write enable $(\bar{W})$ and eight time-multiplexed address lines ( $A_{0}-A_{7}$ ), all of which are TTL-compatible. The DRAM requires periodic refreshing of the data by accessing all 256 rows through the use of any RAS initiated cycle within 4 milliseconds.
The data to be loaded into the DRAM may be masked to select which memory bits are updated in a memory Write cycle. The Write mask is latched from the $D_{0}-D_{3}$ lines on the falling edge of $\overline{\text { RAS }}$ while $\bar{W}$ is LOW. The mask is only updated on RAS-initiated non-Transfer cycles.

The serial Shifter outputs four new data bits on each rising edge of the Video Clock (VCLK) except during Transfer cycles. The data rate of the Shifter is 25 MHz which permits a singlebit rate of 100 MHz , consistent with the needs of highperformance bit-mapped graphics and other scanning systems. Higher rates can be achieved by paralleling Shifters. Data is loaded into the Shifter from the DRAM when a Transfer cycle is performed. At the same time, the presettable Address Counter is parailel-loaded from the DRAM address lines at the falling edge of CAS. The address loaded into the Address Counter serves as the start address for the shifting operation. Therefore, shifting can start at any arbitrary Shifter location, which provides support for smooth panning features, such as those in bit-mapped graphics systems. The Shifter can also be reset to a selectable background state to facilitate the clearing of a screen.

Functional descriptions of the key arrays in the Block Diagram are detailed as follows:

## 64K x 4 DRAM

The DRAM consists of a standard dynamic RAM with timemultiplexed addresses ( $A_{0}-A_{7}$ ), two address strokes ( $\overline{R A S}$ and $\overline{C A} \bar{S}$ ), a Write Enable ( $\bar{W}$ ) and four bi-directional data lines ( $D_{0}-D_{3}$ ). A Write mask latch is provided that allows selected
bits to be written from the $D_{0}-D_{3}$ lines by gating the individual Write-Enable inputs to the DRAM via NAND gates. This latch is loaded from the $D_{0}-D_{3}$ on the falling edge of $\overline{\text { RAS }}$ at the beginning of a Write cycle, while $\bar{W}$ is LOW. If $\bar{W}$ is HIGH as RAS falls, the Write mask is ignored and all four data bits are written during the Write cycle. Thus, the $D_{0}-D_{3}$ lines are timemultiplexed during a Write cycle, carrying the Write mask on the falling edge of $\overline{\text { RAS }}$ and the data to be written on the falling edge of CAS, or on the falling edge of $\bar{W}$ in a Read-ModifyWrite cycle.

The DRAM array consists of 256 rows of 1024 bits per row. Refresh is done on a row-at-a-time basis where all 256 rows are refreshed in a single interval of 4 ms . The output buffers for the data lines are controlled by a combination of RAS, CAS and XF-G. If XF-G is LOW when $\overline{\mathrm{AAS}}$ makes a HIGH-to-LOW transition, a Transfer cycle is initiated and the output buffers are disabled. If the converse is true, the Transfer Control logic allows $\overline{X F}-\mathrm{G}$ to act as the enable signal for the output buffers. The buffers are enabled if XF-G is LOW and CAS is LOW.

## Transfer Gating Logic

Each of the DRAM's bit lines is connected to the Transfer Gating logic. Data flows through the Transfer Gating logic between the DRAM and the Shifter when a Transfer cycle occurs. The direction of the data flow is determined by the state of the $\bar{W}$ line when $\overline{\text { RAS }}$ makes a HIGH-to-LOW transition during a Transfer cycle. When $\bar{W}$ is HIGH during that transition, the data flows from the DRAM to the Shifter. Data flows from the Shifter to the DRAM when $\bar{W}$ is LOW. The Transfer Gating logic is only enabled when RAS is LOW during a Transfer cycle.

## Transfer Control Logic

The Transfer Control logic in the Am90C644 is used to modify the definitions of some of the pins and operations during a Transfer cycle. The pins that are affected are the $\bar{W}$, SG-R, $\overline{X F}-\mathrm{G}, \mathrm{D}_{0}-\mathrm{D}_{3}$ and $\mathrm{A}_{0}-\mathrm{A}_{7}$ pins. The $\bar{W}$ pin is time-multiplexed both during a Transfer cycle and a regular DRAM cycle. The $\bar{W}$ pin indicates the direction of transfer when RAS goes LOW during a Transfer cycle. When CAS goes LOW, the $\bar{W}$ pin indicates whether Read cycles ( $\bar{W}=$ HIGH ) or Write cycles ( $\bar{W}=$ LOW) will be executed by the Shifter after completion of the Transfer cycle. A subsequent Transfer cycle is required to change the type of Shifter cycle to be performed.
The SG-R signal determines whether a Reset cycle is to be executed during the DRAM-to-Shifter Transfer cycle. If SG-R is HIGH when CAS goes LOW during the Transfer cycle, the Shifter will be reset to the background state specified by the data on the $D_{0}-D_{3}$ lines (the Reset mask) when $\overline{\text { RAS }}$ went

LOW during that same Transfer cycle. The Reset mask is latched into the Transfer Control logic by the falling edge of $\overline{R A S}$ during a DRAM-to-Shifter Transfer cycle. if $\overline{\mathrm{SG}}-\mathrm{R}$ is LOW, a Reset cycle will not be executed. Except during Transfer cycles, the $\overline{\mathrm{XF}}$-G pin is used as the DRAM Output Enable. When $\overline{X F}-G$ is LOW during regular cycles, the DRAM output buffers are enabled. When $\overline{X F}-\mathrm{G}$ is HIGH, the buffers are in the high-impedance state.
The Transfer Control logic provides the Video Clock Enable (VCE) signal. During Transfer cycles, the Video Clock (VCLK) is prevented from incrementing the Address Counter. The Transfer Control logic also provides the Address Counter Load command (LD) causing the data on the $A_{0}-A_{7}$ lines to be loaded into the Address Counter in parallel on the falling edge of $\overline{\mathrm{CAS}}$. Control signals for the transfer direction and transfer enable operations are also provided by the Transfer Control logic.

## Shifter

The Shifter consists of a resettable $256 \times 4$ SRAM array, a parallel-loadable Address Counter, and four three-state, bidirectional output buffers. The output buffers are enabled when SG-R is LOW during normal Shifter cycles and disabled
(high-impedance state) when $\overline{\text { SG-R }}$ is HIGH. The address inputs for the SRAM are supplied by the Address Counter. The SRAM inputs are connected to the Transfer Gating logic as described in the preceding section. The four data channels in the SRAM array are connected to the DRAM array such that picture elements (pixels), written to $D_{0}-D_{3}$ in the DRAM array, appear at one SRAM address on $\mathrm{SD}_{0}-\mathrm{SD}_{3}$. In other words, data written into the DRAM array on $\mathrm{D}_{0}$, for example, will appear on $\mathrm{SD}_{0}$ at the Shifter output (see Figure 1).

The Address Counter is a synchronous binary counter eight bits in length, parallel-loadable from the $A_{0}-A_{7}$ inputs during a Transfer cycle on the falling edge of $\overline{C A S}$, and incremented by the rising edge of the Video Clock (VCLK). The data, at the address initially contained in the Address Counter, that is transferred from the DRAM to the Shifter in a Transfer cycle appears on the Shifter outputs, $\mathrm{SD}_{0}-\mathrm{SD}_{3}$, prior to the first VCLK rising edge. One new 4-bit output occurs after each subsequent rising edge of VCLK. The Address Counter continues to count in a wraparound manner after reaching the all-l's state. This fall-through read feature allows data to be moved from the Shifter on one device to that on another without external logic.


## APPLICATIONS

## Operational Modes

The Am90C644 can be used in high-speed bit-mapped graphics systems where the graphics memory has two major functions: 1) screen refresh at nominal video rates and 2) display update where the memory interfaces to the graphics processor. The following description of the operating modes of
the Am90C644 revolves around these two functions. The Transfer function permits communication between these two functions, which otherwise operate separately and independently.

## Display Update

Operating the display update function resembles the normal use of any other dynamic RAM, with the exception of the Write-per-Bit function. The $\overline{\mathrm{XF}-\mathrm{G}}$ input is HIGH during the

HIGH-to-LOW transition of $\overline{\text { RAS }}$ to allow display update access to the Video DRAM. In this case, the DRAM is organized with 65,5364 -bit words. Data can be written to the DRAM up to four bits at a time using an Early-Write cycle, a Read/Write or Read-Modify-Write cycle, or a Page-Mode Write or Enhanced-Page-Mode Write cycle. At the beginning of the Write cycle the Write mask is latched from the input lines. The Write mask determines which of the four data inputs, $D_{0}-D_{3}$, are written to the DRAM during that cycle. For Write cycles not initiated by the falling edge of $\overline{\text { RAS (e.g., }}$ Page-Mode or Enhanced-Page Mode cycles), the Write mask cannot be changed from the previous value set on the last falling edge of $\overline{R A S}$ when $\bar{W}$ was LOW. All DRAM cycles are initiated by the falling edge of RAS. The row addresses are latched at this time. Also, during a Write cycle the Write mask is read from the data input lines if $\bar{W}$ is LOW at the time $\overline{R A S}$ goes LOW. Following the row-address-hold interval, the system is permitted to change the addresses to a valid column address which is read from the address inputs and latched by the falling edge of CAS. Following the column-address-hold interval, the addresses are again free to change. This sequence is followed for all DRAM cycles except the chip Refresh cycle (not to be confused with the screen refresh discussed later), which requires no column address or CAS signals. In Page Mode and Enhanced Page Mode cycles, multiple column addresses can be entered and the corresponding data read or written by asserting multiple CAS pulses while RAS is still LOW. An Early-Write cycle occurs when the Write Enable $(\bar{W})$ signal goes LOW prior to the falling edge of $\overline{\mathrm{CAS}}$. In this mode the DRAM produces an internal Write signal corresponding to the CAS signal. The output buffers remain in the high-impedance state, and the data on the input lines ( $\mathrm{D}_{0}-\mathrm{D}_{3}$ ) is loaded into the chip on the falling edge (HIGH-toLOW transition) of CAS.

In a Read/Write cycle, data is read from the currently addressed location in the DRAM after which new data is written into the same location. In a Read-Modify-Write cycle, data is first read from the currently addressed location, modified and rewritten into the same location. Read/Write and Read-Modify-Write take place within a single memory cycle. The data is set up and held with respect to the falling edge of $\bar{W}$. The XF-G signal, in its output enable mode, can assist in the timing of the Read/Write cycle by disabling the output buffers at the appropriate time. External latches will be needed to execute a Read-Modify-Write cycle since the Data Lines ( $\mathrm{D}_{0}-\mathrm{D}_{3}$ ) are used for both inputs and outputs. The various types of Write cycles are terminated in the same fashion as all other cycles when $\overline{\text { RAS }}$ goes HIGH. A minimum specified precharge interval is required before a new cycle can be initiated.

Data is retrieved from the DRAM by using a Read cycle which is initiated by the falling edge of $\overline{\text { RAS. The same sequence of }}$ signals occurs for the Read cycle as for the Write cycles, except that the $\bar{W}$ signal remains HIGH throughout the cycle and XF-G is used to enable the output. Data appears at the output pins ( $\mathrm{D}_{0}-\mathrm{D}_{3}$ ) no later than the specified $\overline{\mathrm{RAS}}$ access time or the CAS access time, whichever is later. The Read cycle terminates in the same manner as the Write cycle, (ie., when $\overline{R A S}$ goes HIGH). Page-Mode and Enhanced-PageMode Read cycles are also permitted, as shown in the Switching Characteristics section.

The data in the DRAM element needs periodic refreshing to prevent data loss. Refreshing is accomplished by using any
 each of the 256 rows of cells in the DRAM array within the specified refresh interval ( 4 ms ). If refreshing is the only object of a given cycle, column addresses need not be valid. The refresh operation requires about $3 \%$ or less of the display
update bandwidth and is usually controlled by the graphics processor.

## Screen Refresh

The Shifter element is used for the screen refresh function. Data from the DRAM element is transferred to and from the Shifter element during a Transfer cycle as explained in the Transfer function description. The Shifter presents data to the four output buffers and to the off-chip environment on the Shifter Data pins $\left(\mathrm{SD}_{0}-\mathrm{SD}_{3}\right)$ during a Shifter Read cycle. Read cycles are specified if the $\bar{W}$ line is HIGH when $\overline{\text { CAS }}$ goes LOW during a Transfer cycle. Following a a Transfer cycle, the data presented during the subsequent Shifter Read cycles is stored in the SRAM at the location pointed to by the Address Counter. A new Shifter Read cycle is initiated when the Address Counter is incremented by a LOW-to-HIGH transition of VCLK. The maximum specified frequency of the VCL.K input is 25 MHz . Since four bits are presented in parallel, the pixel rate out is up to 100 MHz for stripe mapping. Stripe mapping is so called because one memory location holds a number of bits each representing one attribute of a number of adjacent pixels which map to a stripe on the screen. External serialization of the data is then required to supply data for refreshing the screen. In point mapping, each of the four bits is an attribute of a single pixel, thus requiring no external serialization. The dot clock in this case would be limited to 25 MHz . The first Read cycle occurs without the need for a VCLK transition. The data stored at the address initially loaded into the Address Counter is passed directly through to the $\mathrm{SD}_{0}-\mathrm{SD}_{3}$ as part of the Transfer cycle operation. This feature allows data to be transferred from the Shifter on one device to that on another without external logic.

Data can also be loaded into the Shifter from the outside environment through the use of a Shifter Write cycle. The writing operation is specified if $\bar{W}$ is LOW when CAS goes LOW during a Transfer cycle. The data on $\mathrm{SD}_{0}-\mathrm{SD}_{3}$ is written into the Shifter at the address contained in the Address Counter on the rising edges of VCLK until the Write command is cancelled by a subsequent Transfer cycie. Note that when cascading Shifters and transferring data from one Shifter to another, the source Shifter is in the Read mode, and the destination Shifter is in the Write mode. Two Transfer cycles are required to set up this configuration with only the appropriate $\overline{R A S}$ active for each. Since data falls directly through to the Shifter outputs for the Read operation and is not written into the destination Shifter until the first VCLK transition, the Shifters can be directly cascaded. Data must meet specified set-up and hold times with respect to the VCLK transition.
A parallel Reset function allows the SRAM to be cleared to a background state to facilitate the rapid resetting of the entire display. If SG-R is HIGH when CAS goes LOW during a DRAM-to-Shifter Transfer cycle, the Shifter is reset according to the Reset mask which is stored in the Reset mask latch. The Reset cycle ends on the rising edge of RAS at the end of the DRAM-to-Shifter Transfer cycle. The screen is then reset by simply executing Shifter Read cycles. Once the Reset mask latch has been loaded, the entire display memory can be rapidly reset by executing a sufficient number of Transfer cycles with $\bar{W}$ in the LOW state during the falling edge of $\overline{\mathrm{RAS}}$.

## Transfer Function

Data moves between the DRAM element and the Shifter through the use of a Transfer cycle. A Transter cycle is initiated when $\overline{\text { RAS }}$ makes a HIGH-to-LOW transition and $\overline{X F}-\bar{G}$ is LOW. During a Transfer cycle the Row addresses are interpreted on the falling edge of $\overline{\text { RAS }}$ as the Row address to or from which the data transfers take place. During the Transfer cycle the column addresses are interpreted as the data to be loaded into the Address Counter on the falling edge
of $\overline{C A S}$. The $D_{0}-D_{3}$ lines are used to input data to the Reset mask latch in preparation for resetting the Shifter. This data is loaded on the falling edge of $\overline{\text { RAS }}$, during a DRAM-to-Shifter Transfer cycle, whether or not a Reset cycle is desired. As discussed above, the Reset command is given by the SG-R input when CAS goes LOW. The output buffers connected to the $D_{0}-D_{3}$ remain in the high-impedance state during the entire Transfer cycle.

The direction in which the data moves between the DRAM element and the Shifter element is determined by the $\bar{W}$ line when RAS goes LOW during a Transfer cycle. If the $\bar{W}$ line is LOW during that transition the data moves from the Shifter to the DRAM. If $\bar{W}$ is HIGH, the data moves from the DRAM to the Shifter.
When data is written to the DRAM, each of the Data input lines is connected to a $64 \mathrm{~K} \times 1$ section (see example in Figure 1). Thus, at a given row and column address, four data bits are written into four sections of the $64 \mathrm{~K} \times 4$ DRAM element. When data is transferred to the Shifter, only a row address is specified. The 256 bits (one per column) in each section are loaded into the 256 locations in each of the corresponding sections of the SRAM. Thus, for a given SRAM address (contained in the Address Counter), one bit from each of the four DRAM sections is presented at the four Shifter Data lines $\left(S D_{0}-S D_{3}\right)$ in parallel. In other words, a pixel written into the DRAM on Data Input $D_{1}$ will appear on $\mathrm{SD}_{1}$ of the Shifter at the SRAM address which corresponds to the DRAM column address at which the data was written. This mapping structure allows the video data to be serialized externally and presented to the screen such that adjacent pixels on the graphicsprocessor data bus are also adjacent pixels on the screen.

## Bit-Map Graphics Application

The following applications discussion centers around the use of the Am90C644 in bit-mapped graphics terminal.
For the following example, assume that the graphics subsystem is controlled by a Graphics Engine. The screen is $1024 \times$ 1024 pixels, the display memory is $2048 \times 2048$, and the screen display is composed of stripes with a width of 64 pixels and a height of one scan line (linear architecture). In this simplified example, the aspect ratio of the screen is assumed to be square. More realistically, the aspect ratio is four-tothree. Figure 2 is a simplified block diagram of an Am90C644based graphics display memory architecture. In this example, no hardware windows are supported. The Graphics Engine is used to compute the pertinent addresses for the start of the screen display. This system supports horizontal panning on a pixel-by-pixel basis in point mapping architecture because the Shifter consists of a RAM and an Address Counter rather than a shift register. In stripe mapped applications, a similar structure may also be required for the external serializer to support pixel-by-pixel panning. Generally the Transfer cycles will be timed to occur during the horizontal blanking interval of the display.

The Shifter Read operation will be interrupted to permit the Transfer cycle which loads the configuration of the next screen scan line into the dual-port, Video DRAM. The Graph-
ics Engine selects the nature of the Shifter cycle (whether the Shifter is to be reset to a background pattern) and the type of pattern. The DRAM Controller block shown in Figure 2 performs the address multiplexing, DRAM refresh, DRAM clock driving and timing functions for the Graphics Engine. This interface is a standard DRAM interface, similar to that of the Am9064, 64K x 1 DRAM. The Am90C644 supports an Enhanced Page Mode not found on the the 64K DRAM. This access method is similar to Page Mode with considerably higher performance. The Graphics Engine also supplies the data for the display memory and the necessary control functions for the DRAM Controller, such as the latch enable, the mode controls and the cycle start signals (see Figure 3). In our current example, suppose that a Shifter Read function is desired. The screen start address will be loaded into the Address Counter from the Am90C644 Address inputs by the falling edge of CAS. When the VCLK signal resumes the scanning process, the SRAM will present sequential nibbles of the scan line pixels for external serialization on the $\mathrm{SD}_{0}-\mathrm{SD}_{3}$ lines starting at the address initially in the Address Counter. The first VCLK rising edge upon resuming the scanning operation will increment the Address Counter to START + 1 , and the second nibble will follow. The subsystem of Figure 2 uses sixteen Am90C644s in parallel, supplying 64 pixels at a time. As a result, four scan lines of 1024 pixels each can be transferred in one Transfer cycle. If the required dot rate is 100 MHz , the VCLK signal rate is about 1.56 MHz , well within the specified upper limit of 25 MHz . Since several microseconds are allotted for horizontal blanking, the Graphics Engine has sufficient time to execute one or more Transfer cycles of 190 ns each.

If hardware windows are desired, the Am90C644 can be easily configured to support this feature. If the display needs to start a window at another arbitrary address (refer again to Figure 2), the Graphics Engine merely executes a Transfer cycle at that time to reconfigure the Video DRAM. The mid-line Transfer cycle reloads the Address Counter with an initial value corresponding to the window offset from the start of the scan line. The SRAM is also loaded with the window data at the appropriate address. The external serializer will need to contain some elastic buffering (FIFO) to smooth out the timing anomaly caused by the mid-line Transfer cycle. In multi-bank systems the selection between the banks for the scanning operation is done by using the $\overline{\text { SG}}-\mathrm{R}$ signal, which is supplied by the Graphics Engine as a high-order address. More than one hardware window is generally not required since, even in multi-window systems, usually only one is active at any given time.

Display update operations are handled in the same manner as for any other DRAM. After the Am90C644 is initiated, the Graphics Engine may begin loading the display memory for subsequent scanning for screen display. The Dynamic Memory Controller, the Am2968 in this example, controls the refresh address, but the Graphics Engine or a separate Timing Controller is required to handle the timing control along with the Am2971 Programmable Event Generator, used here as a timing reference.


Dat CLDCK
BD005620


Figure 2. Graphics Display Memory Architecture


Figure 3. Interface Detall

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied ...-10 to $+80^{\circ} \mathrm{C}$ Voltage on Any Pin Relative to Ground
(except Vcc) $\qquad$ .-2 to +7.5 V
Voltage on Vcc Supply Relative to Ground .. -1 to +7.5 V
DC Output Short Circuit Current .50 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices

Supply Voltage (VCC) ........................ 4.5 to +5.5 V
Input HIGH Voltage ( $\mathrm{V}_{\mathrm{IH}}$ ) ............... 2.4 to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$
Input LOW Voltage $\left(V_{\text {IL }}\right) . . . . . . . . . . . . . . . . .-2.0$ to +0.8 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{IOH}=-5.0 \mathrm{~mA}$ | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{OLL}=4.2 \mathrm{~mA}$ | 0.4 |  | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{A} \leqslant 70^{\circ} \mathrm{C}$ | 2.4 | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -2.0 | +0.8 | V |
| ${ }^{\text {c CCl }}$ | Average Operating Power Supply Current w/o Shifter (Note 1) | तिAS, CAS cycling at Min. cycle time |  | 70 | mA |
| ${ }^{\text {c CC2 }}$ | Average Operating Power Supply Current with Shifter Operating (Note 1) | RAS, $\overline{\text { CAS }}$, VCLK cycling at Min. cycle time |  | 90 | mA |
| ${ }^{\text {c CC3 }}$ | Standby Power Supply Current w/o Shifter | $\begin{aligned} & \text { RAS }=\overline{\text { CAS }}=\mathrm{V}_{\mathrm{IH}} \\ & \text { VCLK }=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 12 | mA |
| ${ }^{\text {c CC4 }}$ | Standby Power Supply Current with Shifter (Note 1) | $\overline{\mathrm{AAS}}=\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}$ VCLK cycling at Min. cycle time |  | 32 | mA |
| ICC5 | Average Power Supply Current during Refresh w/o Shitter (Note 1) | $\begin{aligned} & \overline{\mathrm{AAS}} \text { cycling, } \\ & \mathrm{CAS}=\mathrm{V}_{1 H} \end{aligned}$ |  | 60 | mA |
| Icc6 | Average Power Supply Current during Refresh with Shifter (Note 1) | RAS cycling, CAS $=\mathrm{V}_{\text {IH }}$, VCLK cycling |  | 80 | mA |
| ${ }^{\prime} \mathrm{CC7}$ | Average Power Supply Current in Page Mode w/o Shifter (Note 1) | $\overline{\text { RAS }}=\mathrm{V}_{\text {IL }}$, CAS cycling |  | 50 | mA |
| IcC8 | Average Power Supply Current in Page Mode with Shifter (Note 1) | $\overline{\mathrm{AAS}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CAS}}$, VCLK cycling |  | 70 | mA |
| Icc9 | Average Power Supply Current in Enhanced Page Mode with Shifter (Note 1) | $\overline{\mathrm{AAS}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CAS}}$, VCLK cycling |  | 110 | mA |
| ICC10 | Average Power Supply Current in Enhanced Page Mode w/o Shifter (Note 1) | $\overline{\text { RAS }}, \mathrm{VCLK}=\mathrm{V}_{\mathrm{IL}}$ CAS cycling |  | 90 | mA |
| ICC11 | Average Power Supply Current in Data Transfer cycle w/o Shifter (Note 1) | $\overline{\text { RAS, }} \overline{\text { CAS }}$ cycling at Min. cycle time VCLK $=V_{\text {IL }}$ |  | 90 | mA |
| ${ }^{\text {CCC12 }}$ | Average Power Supply Current in Data Transfer cycle with Shifter (Note 1) | RAS, $\overline{\text { CAS, }}$, VCLK cycling at Min. cycle time |  | 110 | mA |
| II(L) | Input Leakage Current | $\begin{aligned} & \text { All inputs except } D_{n}, S_{n}, \\ & V_{S S} \leqslant V_{\mathbb{I N}} \leqslant V_{C C} \end{aligned}$ | -10 | + 10 | UA |
| Iblk | Data Line Leakage Current | Outputs disabled $\mathrm{V}_{\mathrm{SS}} \leqslant \mathrm{~V}_{I N} \leqslant \mathrm{~V}_{\mathrm{CC}}$ | -10 | + 10 | UA |

CAPACITANCE: (Note 2)

| Parameter <br> Symbol | Parameter <br> Description | Max. | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{N} 1}$ | Input Capacitance, Except Clocks, $\overline{\mathrm{W}}$ | 5 | pF |
| $\mathrm{C}_{\mathbb{N} 2}$ | Input Capacitance, $\overline{\mathrm{RAS}, \overline{\mathrm{CAS}}, \bar{W}, \mathrm{VCLK}}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{D}}$ | Data Line Capacitance $\left(\mathrm{D}_{\mathrm{n}}, \mathrm{SD}_{n}\right)$ | 7 | pF |

Notes: See notes following Switching Characteristics table.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | InPuTS | outputs |
| :---: | :---: | :---: |
|  | MUST BE STEADY | $\begin{aligned} & \text { WILL BE } \\ & \text { STEADY } \end{aligned}$ |
|  | MAY CHANGE FROMHTOL | WILL BE CHANGING FROMHTOL |
|  | MAY CHANGE FROMLTOH | WILL BE ChANGING FROML TOH |
| $\mathrm{XNO}$ | DON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 3, 4, \& 5)

| No. | Parameter Symbol | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| READ OR WRITE CYCLES |  |  |  |  |  |
| 01 | $t_{\text {tac }}$ | Access Time from $\overline{\mathrm{RAS}}$ (Notes 5 \& 6) |  | 100 | ns |
| 02 | tcac | Access Time from $\overline{C A S}$ (Notes 5 \& 6) |  | 30 | ns |
| 03 | $t_{\text {teF }}$ | Refresh Interval |  | 4 | ms |
| 04 | $t_{\text {RP }}$ | $\overline{\text { RAS Precharge Time }}$ | 80 |  | ns |
| 05 | tCPN | $\overline{\mathrm{CAS}}$ Precharge Time (non-Page Mode) | 25 |  | ns |
| 06 | tCRP | CAS-RAS Precharge Time | 20 |  | ns |
| 07 | $\mathrm{t}_{\text {RCD }}$ | $\overline{\text { RAS }}$-to-CAS Delay Time (Notes 5, 6 \& 7) | 25 | 70 | ns |
| 08 | trsh | $\overline{\text { RAS }}$ Hold Time from $\overline{\mathrm{CAS}}$ | 55 |  | ns |
| 09 | tcsh | $\overline{\mathrm{CAS}}$ Hold Time from $\overline{\mathrm{RAS}}$ | 100 |  | ns |
| 10 | $t_{\text {ASR }}$ | Row Address Setup Time | 0 |  | ns |
| 11 | trah | Row Address Hold Time | 15 |  | ns |
| 12 | $t_{\text {ASC }}$ | Column Address Setup Time | 0 |  | ns |
| 13 | tcAH | Column Address Hold Time | 20 |  | ns |
| 14 | $\dagger_{T}$ | Rise or Fall Times | 3 | 50 | ns |
| 15 | toff | $\mathrm{D}_{\mathrm{n}}$ Buffer Turn-off ( $\overline{\mathrm{CAS}}$ ) (Note 8) | 0 | 20 | ns |
| 16 | toez | $\mathrm{D}_{\mathrm{n}}$ Buffer Turn-off ( $\overline{\mathrm{XF}-\mathrm{G}}$ ) | 0 | 15 | ns |
| 17 | toE | $\mathrm{D}_{\mathrm{n}}$ Buffer Turn-on ( $\overline{\mathrm{XF}-\mathrm{G}}$ ) |  | 30 | ns |

READ AND REFRESH CYCLES

| 18 | $\mathrm{t}_{\mathrm{RC}}$ | Random Read or Write Cycle | 190 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 19 | $t_{\text {RAS }}$ | $\overline{\text { AAS }}$ Pulse Width | 100 | 75,000 | ns |
| 20 | $t_{\text {cha }}$ | $\overline{\text { CAS }}$ Pulse Width | 30 | 75,000 | ns |
| 21 | $t_{\text {RCS }}$ | Read Command Setup Time | 0 |  | ns |
| 22 | $t_{\text {R }}$ | Read Command Hold ( $\overline{\mathrm{CAS}}$ ) (Note 9) | 0 |  | ns |
| 23 | $t_{\text {RRH }}$ | Read Command Hold ( $\overline{\mathrm{RAS}}$ ) (Note 9) | 0 |  | ns |
| 24 | toEP | $\overline{\text { XF-G Pulse Width }}$ | 30 |  | ns |

SWITCHING CHARACTERISTICS (Cont.)

| No. | Parameter Symbol | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |
| 25 | twCs | Write Command Setup Time (Note 10) | 0 |  | ns |
| 26 | twCH | Write Command Hold Time | 20 |  | ns |
| 27 | twp | Write Pulse Width | 20 |  | ns |
| 28 | tos | Data Setup Time (Note 11) | 0 |  | ns |
| 29 | $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time (Note 11) | 20 |  | ns |
| 30 | toen | XF-G HIGH Hold from W LOW | 30 |  | ns |
| 31 | WBS | Write-per-Bit Command Setup Time | 0 |  | ns |
| 32 | twBH | Write-per-Bit Command Hold Time | 20 |  | ns |
| 33 | twMS | Write Mask Setup Time | 0 |  | ns |
| 34 | twMH | Write Mask Hold Time | 15 |  | ns |
| READ-MODIFY-WRITE CYCLE |  |  |  |  |  |
| 35 | $t_{\text {RWC }}$ | Read-Modify-Write (RMW) Cycle | 240 |  | ns |
| 36 | trwL | Write-to-RAS Lead Time | 30 |  | ns |
| 37 | tCWL | Write-to-CAS Lead Time | 30 |  | ns |
| 38 | $t_{\text {RWD }}$ | RAS-to-Write Enable Delay (Note 10) | 115 |  | ns |
| 39 | tcwo | CAS-to-Write Enable Delay (Note 10) | 45 |  | ns |
| 40 | - $\times$ XDD | $\overline{\text { XF-G }}$ HIGH-to-Data Setup | 15 |  | ns |
| 41 | txws | XF-G HIGH-to-W Setup | 15 |  | ns |
| 42 | $t_{\text {AWD }}$ | Column Address-to-W Delay Time (Note 10) | 65 |  | ns |

ENHANCED PAGE MODE

| 43 | tPC | Enhanced Page Mode Cycle Time | 70 |  | ns |
| :--- | :--- | :--- | :---: | :---: | :---: |
| 44 | tPRWM | Enhanced Page Mode RMW Cycle | 100 |  | ns |
| 45 | tCP | CAS Precharge Time (Enhanced Page Mode) | 10 |  |  |
| 46 | tCAA | Address-to-Data-Out Valid |  | ns |  |
| 47 | twCs | CAS-to-W Setup Time | 0 | 50 | ns |

TRANSFER CYCLE

| 48 | ${ }^{1} \times \mathrm{H}$ | Transfer Hold Time | 20 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 49 | txs | Transfer Setup Time | 0 |  | ns |
| 50 | tcs | Command Setup Time | 0 |  | ns |
| 51 | ${ }^{\text {t }} \mathrm{CH}$ | Command Hold Time | 15 |  | ns |
| 52 | tws | Transfer Direction Setup | 0 |  | ns |
| 53 | tWH | Transfer Direction Hold | 15 |  | ns |
| 54 | txc | Transfer Cycle Time | 190 |  | ns |
| 55 | tves | Video Clock Set-up Time to $\overline{\mathrm{RAS}}$ | 0 |  | ns |
| 56 | $\mathrm{t}_{\mathrm{ROL}}$ | RAS-to-Serial Out High-Z | 10 | 40 | ns |
| 57 | $t_{\text {RS }}$ | Reset Setup-to-CAS | 0 |  | ns |
| 58 | $t_{\text {RH }}$ | Reset Hold-from-CAS | 15 |  | ns |
| 59 | thsac | RAS-to-Serial Data Access | 115 | 140 | ns |
| 60 | tesac | CAS-to-Serial Data Access | 70 | 95 | ns |
| 61 | tXR | Transfer Recovery Time | 10 | 40 | ns |
| 62 | tVHR | Video Clock Hold-from-र्RAS | 60 |  | ns |

## SWITCHING CHARACTERISTICS (Cont.)

| No. | Parameter Symbol | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SHIFTER CYCLES |  |  |  |  |  |
| 63 | tvcyc | Video Clock Cycle Time | 40 |  | ns |
| 64 | tVCLKH | Video Clock HIGH Time | 10 |  | ns |
| 65 | tVCLKL | Video Clock LOW Time | 10 |  | ns |
| 66 | tKQ | Video Clock-to-Data Out Delay | 5 | 35 | ns |
| 67 | tsoe | SG LOW-to-Output Low-Z | 0 | 15 | ns |
| 68 | tsoz | SG HIGH-to-Output High-Z |  | 15 | ns |
| 69 | tSDS | Shifter Data Setup Time | 10 |  | ns |
| 70 | $t_{\text {SDH }}$ | Shifter Data Hold Time | 20 |  | ns |
| 71 | tVOH | Serial Output Hold after Video Clock High | 3 |  | ns |
| 72 | tSEP | SG-R Pulse Width | 10 |  | ns |
| 73 | tsop | $\overline{\text { SG-R Precharge Time }}$ | 10 |  | ns |

Notes: 1. ICC is dependent on output loading and cycle times. Specified values are with outputs open.
2. Capacitance is measured with a Boonton Meter or calculated from the equation $C=I(\Delta t) /(\Delta V)$, at $T_{A}=+25^{\circ} \mathrm{C}, V_{C C}=5.0 \mathrm{~V}$, $f=1 \mathrm{MHz}$.
3. An initial pause of $100 \mu \mathrm{~s}$ is required after power-up, followed by any eight $\overline{\text { RAS }}$ cycles before proper device operation is guaranteed.
4. $\mathrm{V}_{\mathrm{IH}}$ (Min.) and $\mathrm{V}_{\mathrm{IL}}$ (Max.) are reference levels for measuring the timing of input signals. Also, transition times are measured between these two levels. Timing Parameters assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}$.
5. Maximum $t_{R C D}$ is specified as a reference level only. If $t_{R C D} \leqslant M a x$. allowed, access time is $t_{R A C}$. If $t_{R C D}>t_{R C D}(M a x$.$) , either$ access time is controlled exclusively by $t_{C A C}$ or $t_{R A C}$ and will increase by the amount that $t_{R C D}$ exceeds the specified maximum.
6. Output load is equivalent to two standard TTL loads and 100 pF .
7. $\mathrm{t}_{\text {RCD }}($ Min. $)=\mathrm{t}_{\text {RAH }}+\mathrm{t}_{\text {ASC }}+2 \mathrm{t}_{\mathrm{T}}$.
8. toff(Max.) defines the time at which the outputs assume the open-circuit condition and is not referenced to output voltage levels.
9. Either $t_{\text {RRH }}$ or $t_{\text {RCH }}$ and $t_{\text {AWD }}$ must be satisfied for a Read cycle.
10. twCS, $t_{\text {CWD }} t_{\text {RWD }}$ and $t_{A W D}$ are specified as reference points and are not restrictive operating parameters.
11. These parameters are referenced to the leading edge of CAS in Early-Write cycles and to the leading edge of $W$ in Delayed-Write or Read-Modify-Write cycles.
12. Positive, non-zero setup time permits a shorter trah.







SWITCHING WAVEFORMS (Cont'd.)


SWITCHING WAVEFORMS


# Am9101 Family 

$256 \times 4$ Static RAM

## DISTINCTIVE CHARACTERISTICS

- Low operating power

125 mW typ.; 290 mW maximum - standard power
100 mW typ.; 175 mW maximum - low power

- Logic voltage levels identical to TTL
- High output drive - two full TTL loads
- High noise immunity - full 400 mV
- Two chip enable inputs
- Output disable control


## GENERAL DESCRIPTION

The Am9101/Am91L01 series of devices are high-performance, low-power, 1024-bit, Static, Read/Write Random Access Memories. They offer a wide range of access times including versions as fast as 200 ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth.

These memories may be operated in a DC standby mode for reductions of as much as $84 \%$ of the normal power dissipation. Data can be retained with a power supply as low as 1.5 volts. The low power Am91L01 series offer
reduced power dissipation during normal operating conditions and even lower dissipation in the standby mode.

The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers. The Output Disable signal provides independent control over the output state of enabled chips.

These devices are fully static and no refresh operations, sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL loads for increased fan-out and better bus interfacing capability.

BLOCK DIAGRAM


BD000100


Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT



Die Size $0.132^{\prime \prime} \times 0.131^{\prime \prime}$

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION

Am9101
$256 \times 4$ Static RAM
Am91L01 = Low-Power Version

| Valid Combinations |  |
| :---: | :---: |
| AM9101A | PC, PCB, DC, DCB |
| AM9101B |  |
| AM9101C |  |
| AM9101D |  |
| AM91L01A |  |
| AM91L01B |  |
| Am91L01C |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. CPL Status


| Valid Combinations |  |
| :--- | :--- |
| AM9101A |  |
| AM9101B |  |
| AM9101C |  |
| AM91L01A |  |
|  |  |
|  |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ORDERING INFORMATION

## Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Temperature Range
B. Package Type
C. Device Number
D. Speed Option


## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## PIN DESCRIPTION

$\mathrm{A}_{0}-\mathrm{A}_{7}$ Addresses (Input)
The 8-bit field presented at the address inputs selects one of the 256 memory locations to be read from - or written into - via the Data Input/Output lines.
$\mathrm{Dl}_{1}-\mathrm{DI}_{4}$ Data In Lines (Input)
The inputs whose states represent the data to be stored in memory.
$\mathrm{DO}_{1}-\mathrm{DO}_{4}$ Data In Lines (Output)
The outputs whose states represent the data to be stored in memory.
$\overline{C E 1}, \mathrm{CE} 2$ Chip Enable Signals (Input)
Read and Write cycles can be executed only when $\overline{\mathrm{CE}} \overline{1}$ is LOW and CE2 is HIGH.
$\overline{\text { WE }} \overline{\text { Write Enable }}$ (Input, Active LOW)
Data is written into the memory if $\overline{W E}$ is LOW and read from the memory if WE is HIGH.

## OD Output Disable (Input)

Read cycles can be executed only when OD is LOW.

## FUNCTIONAL DESCRIPTION

## Applications

Refer to Figure 1 for Memory System information.


Figure 1. Memory System 768 Words by 12 Bits Per Word

ABSOLUTE MAXIMUM RATINGS (Note 1)
Storage Temperature $\qquad$
Ambient Temperature with
Power Applied -65 to $+150^{\circ} \mathrm{C}$

Supply Voltage -55 to $+125^{\circ} \mathrm{C}$

DC Voltage Applied to Outputs............ - 0.5 V to +7.0 V
DC Layout Voltage............................. -0.5 V to +7.0 V
Power Description . 1.0 W
DC Output Current
.20 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 2)
Commercial (C) Devices
Temperature ......... 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage +4.75 V to +5.25 V
Military (M) Devices*
Temperature .. -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage ............................. +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{T}^{\circ}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | $\begin{aligned} & \text { Am9101/ } \\ & \text { Am91L01 } \end{aligned}$ |  | Am2101 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| VOH | Output HIGH Voltage | $V_{C C}=\operatorname{Min}$. | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ |  | 2.4 |  |  |  | v |
|  |  |  | $1 \mathrm{OH}=-150$ |  |  |  | 2.2 |  |  |
| Vol | Output LOW Voltage | $V_{C C}=$ Min. | $10 \mathrm{~L}=3.2 \mathrm{~mA}$ |  |  | 0.4 |  |  | V |
|  |  |  | $\mathrm{I}_{\text {OL }}=2.0 \mathrm{~mA}$ |  |  |  |  | 0.45 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.0 | $\mathrm{V}_{\text {CC }}$ | 2.0 | $\mathrm{V}_{\text {cc }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | -0.5 | 0.8 | -0.5 | 0.65 | V |
| ILI | Input Load Current | $V_{C C}=$ Max., $0 \leqslant V_{\text {IN }} \leqslant V_{C C}$ |  |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $V_{C E}=V_{1 H}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{Cc}}$ | C devices |  | 5.0 |  | 15 | $\mu \mathrm{A}$ |
|  |  |  |  | M devices |  | 10 |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -10 |  | -50 |  |
| $\mathrm{Icc}_{1}$ | Power Supply Center | $\begin{aligned} & \text { Data Out Open } \\ & V_{C C}=M_{a x .} \\ & V_{I N}=V_{C C} \end{aligned}$ | $\begin{aligned} & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & (\text { Note 3) } \end{aligned}$ | Am9101A/B |  | 50 |  |  | mA |
|  |  |  |  | Am9101/C/D/E |  | 55 |  |  |  |
|  |  |  |  | Am91L01A/B |  | 31 |  |  |  |
|  |  |  |  | Am91L01C/D/E |  | 34 |  |  |  |
|  |  |  |  | Am2101 |  |  |  | 60 |  |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \\ & \mathrm{C}= \\ & \text { only) } \\ & \text { onvices } \end{aligned}$ | Am9101A/B |  | 55 |  |  |  |
|  |  |  |  | Am9101C/D/E |  | 60 |  |  |  |
|  |  |  |  | Am91L01A/B |  | 33 |  |  |  |
|  |  |  |  | Am91L01C/D/E |  | 36 |  |  |  |
|  |  |  |  | Am2101 |  |  |  | 70 |  |
|  |  |  | $\begin{aligned} & T_{A}=-55^{\circ} \mathrm{C} \\ & \text { (M devices } \\ & \text { only) } \end{aligned}$ | Am9101A/B |  | 60 |  |  |  |
|  |  |  |  | Am9101C/D/E |  | 65 |  |  |  |
|  |  |  |  | Am91L01A/B |  | 37 |  |  |  |
|  |  |  |  | Am91L01C/D/E |  | 40 |  |  |  |
|  |  |  |  | Am2101 |  |  |  |  |  |
| $\mathrm{CiN}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{iN}}=0 \mathrm{~V}$ (Note 3) |  |  |  | 9 |  | 9 | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ (Note 3) |  |  |  | 12 |  | 12 |  |

Notes: 1. Absolute maximum ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. Guaranteed by characterization data. Data will be updated upon any process or design change which affects this parameter.
4. Test conditions assume signal transition times of 10 ns or less. Output load equals 1 TTL gate +100 pF . Input signal timing reference level $=1.5 \mathrm{~V}$, with input pulse levels of 0 to 3.0 V . Data output timing reference levels $=0.8$ and 2.0 V .
5. Both CE1 and CE2 must be true to enable the chip.
*See the last page of this spec for Group A Subgroup Testing information.

STANDBY OPERATING CONDITIONS over temperature range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VPD | $V_{\text {CC }}$ in Standby Mode |  |  |  | 1.5 |  |  |  |
| IPD | Icc in Standby Mode | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \\ & \text { All Inputs }=\mathrm{V}_{\mathrm{PD}} \end{aligned}$ | $V_{P D}=1.5 \mathrm{~V}$ | Am91L01 |  | 11 | 25 | mA |
|  |  |  | $V_{P D}=1.5 \mathrm{~V}$ | Am9101 |  | 13 | 31 |  |
|  |  |  | $\mathrm{V}_{\mathrm{PD}}=2.0 \mathrm{~V}$ | Am91L01 |  | 13 | 31 |  |
|  |  |  |  | Am9101 |  | 17 | 41 |  |
|  |  | $\begin{aligned} & T_{A}=-55^{\circ} \mathrm{C} \\ & \text { All Inputs }=V_{P D} \end{aligned}$ | $\mathrm{V}_{\mathrm{PD}}=1.5 \mathrm{~V}$ | Am91L01 |  | 11 | 28 | mA |
|  |  |  |  | Am9101 |  | 13 | 34 |  |
|  |  |  | $\mathrm{V}_{\mathrm{PD}}=2.0 \mathrm{~V}$ | Am91L01 |  | 13 | 34 |  |
|  |  |  |  | Am9101 |  | 17 | 46 |  |
| dv/dt | Rate of Change of $\mathrm{V}_{\text {CC }}$ |  |  |  |  |  | 1.0 | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}}$ | Standby Recovery Time |  |  |  | trc |  |  | ns |
| $\mathrm{t}_{\text {cP }}$ | Chip Deselect Time |  |  |  | 0 |  |  | ns |
| $V_{\text {CES }}$ | $\overline{\mathrm{CE}}$ Bias in Standby |  |  |  | $\mathrm{V}_{\mathrm{PD}}$ |  |  | Volts |

## Power-Down Standby Operation

The Am9101/AM91L01 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering $V_{C C}$ to around 1.5-2.0 volts (see table and graph). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated
backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high-impedance OFF state during standby, the chip select should be held at $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{CES}}$ during the entire standby cycle.

## TYPICAL DC AND AC CHARACTERISTICS

## Typlcal Power Supply Current Versus Voltage

Typical Output Current Versus Voltage



Access Time Versus Vcc Normalized to $V_{C C}=+5.0$ Volts


Typical Power Supply Current Versus Amblent Temperature


Typical VIN Limits Versus Amblent Temperature


Typical $t_{A}$ Versus Amblent Temperature


OP001040


OP001050

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 4)*

| No. | Parameter Symbol | Parameter Description | Am2101 |  | Am2101-2 |  | Am2101-1 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | ${ }_{\text {t }} \mathrm{C}$ | Read Cycle Time | 1000 |  | 650 |  | 500 |  | ns |
| 2 | $t_{\text {A }}$ | Access Time |  | 1000 |  | 650 |  | 500 | ns |
| 3 | tco | Chip Enable to Output ON Delay (Note 5) |  | 800 |  | 400 |  | 350 | ns |
| 4 | tod | Output Disable to Output ON Delay |  | 700 |  | 350 |  | 300 | ns |
| 5 | $\mathrm{tOH}^{\text {r }}$ | Previous Read Data Valid with Respect to Address Change | 0 |  | 0 |  | 0 |  | ns |
| 6 | tDF1 | Output Disable to Output OFF Delay (Note 3) | 0 | 200 | 0 | 150 | 0 | 150 | ns |
| 7 | tDF2 | Chip Enable to Output OFF Delay (Note 3) | 0 | 200 | 0 | 150 | 0 | 150 | ns |
| 8 | twc | Write Cycle Time | 1000 |  | 650 |  | 500 |  | ns |
| 9 | taw | Address Set-up Time | 150 |  | 150 |  | 100 |  | ns |
| 10 | twp | Write Pulse Width | 750 |  | 400 |  | 300 |  | ns |
| 11 | tcw | Chip Enable Set-up Time (Note 5) | 900 | ; | 550 |  | 400 |  | ns |
| 12 | twr | Address Hold Time | 50 |  | 50 |  | 50 |  | ns |
| 13 | tow | Input Data Set-up Time | 700 |  | 400 |  | 280 |  | ns |
| 14 | ${ }_{\text {t }}$ | Input Data Hold Time | 100 |  | 100 |  | 100 |  | ns |


| No. | Parameter Symbol | Parameter Description | $\begin{aligned} & \text { Am9101A } \\ & \text { Am91L01A } \end{aligned}$ |  | Am9101B Am91L01B |  | $\begin{gathered} \text { Am9101C } \\ \text { Am91L01C } \end{gathered}$ |  | Am9101D |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $\mathrm{t}_{\mathrm{R} C}$ | Read Cycle Time | 500 |  | 400 |  | 300 |  | 250 |  | ns |
| 2 | $t_{A}$ | Access Time |  | 500 |  | 400 |  | 300 |  | 250 | ns |
| 3 | tco | Chip Enable to Output ON Delay (Note 5) |  | 200 |  | 175 |  | 150 |  | 125 | ns |
| 4 | top | Output Disable to Output ON Delay |  | 175 |  | 150 |  | 125 |  | 100 | ns |
| 5 | tor | Previous Read Data Valid with Respect to Address Change | 40 |  | 40 |  | 40 |  | 30 | . | ns |
| 6 | tDF1 | Output Disable to Output OFF Delay | 5.0 | 125 | 5.0 | 100 | 5.0 | 100 | 5.0 | 75 | ns |
| 7 | tDF2 | Chip Enable to Output OFF Delay | 10 | 125 | 10 | 125 | 10 | 100 | 10 | 100 | ns |
| 8 | twe | Write Cycle Time | 500 |  | 400 |  | 300 |  | 250 |  | ns |
| 9 | $t_{\text {AW }}$ | Address Set-up Time | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| 10 | twp | Write Pulse Width | 225 |  | 200 |  | 175 |  | 150 |  | ns |
| 11 | tcw | Chip Enable Set-up Time (Note 5) | 175 |  | 150 |  | 125 |  | 100 |  | ns |
| 12 | twa | Address Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 13 | tow | Input Data Set-up Time | 150 |  | 125 |  | 100 |  | 85 |  | ns |
| 14 | toh | Input Data Hold Time | 15 |  | 15 |  | 15 |  | 15 |  | ns |

See notes following DC Characteristics table.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{I}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{PD}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PD}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | $t_{\text {RC }}$ | $7,8,9,10,11$ |
| 2 | $t_{\mathrm{A}}$ | $7,8,9,10,11$ |
| 3 | $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| 4 | $\mathrm{t}_{\mathrm{OD}}$ | $7,8,9,10,11$ |
| 5 | $\mathrm{t}_{\mathrm{OH}}$ | $7,8,9,10,11$ |
| 8 | $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| 9 | $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| 10 | $\mathrm{t}_{\mathrm{WP}}$ | $7,8,9,10,11$ |
| 11 | $\mathrm{t}_{\mathrm{CW}}$ | $7,8,9,10,11$ |
| 12 | $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| 13 | $\mathrm{t}_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| 14 | $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |

## RILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am9111 Family

## DISTINCTIVE CHARACTERISTICS

- Low operating power dissipation

125 mW typ.; 290 mW maximum - standard power
100 mW typ.; 175 mW maximum - low power

- DC standby mode reduces power up to $84 \%$
- High noise immunity - full 400 mV
- Uniform switching characteristics - access times insensitive to supply variations, addressing patterns and data patterns
- Output disable control
- Zero address setup and hold times for simplified timing


## GENERAL DESCRIPTION

The Am9111/Am91L11 series of devices are high-performance, low-power, 1024-bit, Static, Read/Write Random Access Memories. They offer a wide range of access times including versions as fast as 200 ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth. The input data and output data signals are bussed together to share common I/O pins. This feature not only decreases the package size, but also helps eliminate external logic in bus-oriented memory systems

These memories may be operated in a DC standby mode for reductions of as much as $84 \%$ of the normal power dissipation. Data can be retained with a power supply as
low as 1.5 volts. The low power Am91L11 series offer reduced power dissipation during normal operating conditions and even lower dissipation in the standby mode.

The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers. The Output Disable signal provides independent control over the output state of enabled chips.

These devices are fully static and no refresh operations, sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL foads for increased fan-out and better bus interfacing capability.

BLOCK DIAGRAM


BD000220

## CONNECTION DIAGRAM

 Top View

CD000320

## METALLIZATION AND PAD LAYOUT



Die Size: $0.132^{\prime \prime} \times 0.131^{\prime \prime}$

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
AM9111
A. DEVICE NUMBER/DESCRIPTION

Am9111
$256 \times 4$ Static RAM
Am91L11 = Low-Power Version

| Valid Combinations |  |
| :---: | :---: |
| AM9111A | $\mathrm{PC}, \mathrm{DC}$ |
| AM9111B |  |
| AM9111C |  |
| AM9111D |  |
| AM91L11A |  |
| AM91L11B |  |
| AM91L11C |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| AM9111A |  |
| AM9111B |  |
| AM9111C |  |
| AM91L11A |  |
| AM91L11B |  |
| AM91L11C |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ORDERING INFORMATION

## Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Temperature Range
B. Package Type
C. Device Number
D. Speed Option

D. SPEED OPTION Blank $=1000 \mathrm{~ns}$ $-1=500 \mathrm{~ns}$
$\mathrm{A}-4=400 \mathrm{~ns}$
$\mathrm{A}=300 \mathrm{~ns}$
$A-4=250 \mathrm{~ns}$
C. DEVICE NUMBER/DESCRIPTION

2111
$256 \times 4$ Static RAM
B. PACKAGE TYPE
$P=18$-Pin Plastic DIP (PD 018)
$C=18-\mathrm{Pin}$ Ceramic DIP (CD 018)
A. TEMPERATURE RANGE

Blank $=$ Commercial ( 0 to $+70^{\circ} \mathrm{C}$ )

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## PIN DESCRIPTION

## $\mathrm{A}_{0}-\mathrm{A}_{7}$ Addresses (Input)

The 8 -bit field presented at the address inputs selects one of the 256 memory locations to be read from - or written into - via the Data Input/Output lines.
$\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{4}$ Data Input/Output Lines (Input/Output) If $\overline{W E}$ is LOW, the data represented on the Data I/O lines can be written into the selected memory location. If $\overline{W E}$ is HIGH, the Data I/O lines represent the data read from the selected memory location.
$\overline{C E 1}, \overline{C E 2}$ Chip Enable Signals (Input)
Read and Write cycles can be executed only when both $\overline{\mathrm{CE}} 1$ and $\overline{\mathrm{CE} 2}$ are LOW.
$\overline{\text { WE }} \overline{\text { Write Enable (Input, Active LOW) }}$
Data is written into the memory if $\overline{W E}$ is LOW and read from the memory if $\overline{W E}$ is HIGH.

OD Output Disable (Input)
Read cycles can be executed only when OD is LOW.
tional data bus. The Am9111 memories can connect directly to such a processor since the common l/O pins act as a bidirectional data bus.

The Output Disable control signal is provided to prevent signal contention for the bus lines, and to simplify tri-state bus control in the external circuitry. If the chip is enabled and the output is enabled and the memory is in the Read state, then the output buffers will be impressing data on the bus lines. At that point, if the external system tries to drive the bus with data, in preparation for a write operation, there will be conflict for domination of the bus lines. The Output Disable signal allows the user direct control over the output buffers, independent of the state of the memory. Although there are alternative ways to resolve the conflict, normally Output Disable will be held HIGH during a write operation.

## ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied .-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage.................................. 0.5 V to +7.0 V
DC Voltage Applied to Outputs............ -0.5 V to +7.0 V
DC Layout Voltage.............................-0.5 V to +7.0 V
Power Description ................................................ 1.0 W
DC Output Current............................................. 20 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 2)
Commercial (C) Devices
Temperature 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage
..
Military (M) Devices*
Temperature $\qquad$ -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Am9111/ Am91L11 |  | Am2111 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{C C}=$ Min | $\mathrm{IOH}^{\prime}=-200 \mu \mathrm{~A}$ |  | 2.4 |  |  |  | V |
|  |  |  | $\mathrm{I}^{\mathrm{OH}}=-150 \mu \mathrm{~A}$ |  |  |  | 2.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $V_{C c}=$ Min. | $\mathrm{l}^{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  |  | 0.4 |  |  | V |
|  |  |  | $\mathrm{IOL}=2.0 \mathrm{~mA}$ |  |  |  |  | 0.45 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage |  |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\text {cc }}$ | $V$ |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | -0.5 | 0.8 | -0.5 | 0.65 | V |
| l LI | Input Load Current | $\mathrm{V}_{C C}=$ Max., $0 \leqslant \mathrm{~V}_{\mathbb{I N}} \leqslant \mathrm{V}_{\text {CC }}$ |  |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $V_{C E}=V_{I H}$ | $V_{O}=V_{C C}$ | C devices |  | 5.0 |  | 15 | $\mu \mathrm{A}$ |
|  |  |  |  | M devices |  | 10 |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -10 |  | -50 |  |
| ${ }^{1} \mathrm{CC}_{1}$ |  | Data Out Open$V_{c c}=\text { Max. }$$V_{I N}=V_{C C}$ | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & \text { (Note 3) } \end{aligned}$ | Am9111A/B |  | 50 |  |  | mA |
|  |  |  |  | Am9111 |  | 55 |  |  |  |
|  |  |  |  | Am9111 |  | 31 |  |  |  |
|  |  |  |  | Am91L11C/D/E |  | 34 |  |  |  |
|  |  |  |  | Am2111 |  |  |  | 60 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ (C devices only) | Am9111 |  | 55 |  |  |  |
|  |  |  |  | Am9111 |  | 60 |  |  |  |
|  |  |  |  | Am91L11A/B |  | 33 |  |  |  |
|  |  |  |  | Am91L11C/D/E |  | 36 |  |  |  |
|  |  |  |  | Am2111 |  |  |  | 70 |  |
|  |  |  | $T_{A}=-55^{\circ} \mathrm{C}$ ( $M$ devices only) | Am9111A/B |  | 60 |  |  |  |
|  |  |  |  | Am9111C/D/E |  | 65 |  |  |  |
|  |  |  |  | Am9111 |  | 37 |  |  |  |
|  |  |  |  | Am9111 |  | 40 |  |  |  |
|  |  |  |  | Am2111 |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ (Note 3) |  |  |  | 9 |  | 9 | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ (Note 3) |  |  |  | 12 |  | 15 |  |

Notes: 1. Absolute maximum ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. Guaranteed by characterization data. Data will be updated upon any process or design change which affects this parameter.
4. Test conditions assume signal transition times of 10 ns or less. Output load equals 1 TTL gate +100 pF . Input signal timing reference level $=1.5 \mathrm{~V}$, with input pulse levels of 0 to 3.0 V . Data output timing reference levels $=0.8$ and 2.0 V .
5. Both $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CE} 2}$ must be true to enable the chip.
*See the last page of this spec for Group A Subgroup Testing information.

STANDBY OPERATING CONDITIONS over temperature range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{P D}$ | $\mathrm{V}_{\text {CC }}$ in Standby Mode |  |  |  | 1.5 |  |  |  |
| IPD | IcC in Standby Mode | $\begin{aligned} & T_{A}=0^{\circ} \mathrm{C} \\ & \text { All Inputs }=V_{P D} \end{aligned}$ | $V_{P D}=15 \mathrm{~V}$ | Am91L11 |  | 11 | 25 | mA |
|  |  |  | $V_{P D}=1.5 \mathrm{~V}$ | Am9111 |  | 13 | 31 |  |
|  |  |  | $\mathrm{V}_{\mathrm{PD}}=2.0 \mathrm{~V}$ | Am91L11 |  | 13 | 31 |  |
|  |  |  |  | Am9111 |  | 17 | 41 |  |
|  |  | $\begin{aligned} & T_{A}=-55^{\circ} \mathrm{C} \\ & \text { All Inputs }=V_{P D} \end{aligned}$ | $V_{P D}=1.5 \mathrm{~V}$ | Am91L11 |  | 11 | 28 | mA |
|  |  |  |  | Am9111 |  | 13 | 34 |  |
|  |  |  | $\mathrm{V}_{\mathrm{PD}}=2.0 \mathrm{~V}$ | Am91L11 |  | 13 | 34 |  |
|  |  |  |  | Am9111 |  | 17 | 46 |  |
| $\mathrm{dv} / \mathrm{dt}$ | Rate of Change of $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |  | 1.0 | $\mathrm{V} / \mathrm{\mu s}$ |
| $t_{R}$ | Standby Recovery Time |  |  |  | tRC |  |  | ns |
| ${ }_{\text {t }}$ P | Chip Deselect Time |  |  |  | 0 |  |  | ns |
| $\mathrm{V}_{\text {CES }}$ | CE Bias in Standby |  |  |  | $\mathrm{V}_{P D}$ |  |  | Volts |

## Power-Down Standby Operation

The Am9111/Am91L11 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering $V_{C C}$ to around $1.5-2.0$ volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated
backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high-impedance OFF state during standby, the chip select should be held at $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\text {CES }}$ during the entire standby cycle.

## TYPICAL DC AND AC CHARACTERISTICS

Typical Power Supply Current Versus Voltage


OP000460

Typical Output Current Versus Voltage

Access Time
Versus $V_{C C}$ Normalized to $V_{c C}=+5.0$ Volts


Typical $t_{A}$ Versus Ambient Temperature


OP001040

Typical Power Supply Current Versus Amblent Temperature

Typical VIN Limits Versus Amblent Temperature


Typical $t_{A}$ Versus $C_{L}$


OP001050

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 4)*

| No. | Parameter Symbol | Parameter Description | Am2111 |  | Am2111-2 |  | Am2111-1 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 1000 |  | 650 |  | 500 |  | ns |
| 2 | $t_{\text {A }}$ | Access Time |  | 1000 |  | 650 |  | 500 | ns |
| 3 | tco | Chip Enable to Output ON Delay (Note 5) |  | 800 |  | 400 |  | 350 | ns |
| 4 | tod | Output Disable to Output ON Delay |  | 700 |  | 350 |  | 300 | ns |
| 5 | tor | Previous Read Data Valid with Respect to Address Change | 0 |  | 0 |  | 0 |  | ns |
| 6 | tDF1 | Output Disable to Output OFF Delay (Note 3) | 0 | 200 | 0 | 150 | 0 | 150 | ns |
| 7 | tDF2 | Chip Enable to Output OFF Delay (Note 3) | 0 | 200 | 0 | 150 | 0 | 150 | ns |
| 8 | twc | Write Cycle Time | 1000 |  | 650 |  | 500 |  | ns |
| 9 | ${ }_{\text {taw }}$ | Address Set-up Time | 150 |  | 150 |  | 100 |  | ns |
| 10 | ${ }_{\text {twP }}$ | Write Pulse Width | 750 |  | 400 |  | 300 |  | ns |
| 11 | $t_{\text {ch }}$ | Chip Enable Set-up Time (Note 1) | 900 |  | 550 |  | 400 |  | ns |
| 12 | tWR | Address Hold Time | 50 |  | 50 |  | 50 |  | ns |
| 13 | tDw | Input Data Set-up Time | 700 |  | 400 |  | 280 |  | ns |
| 14 | $\mathrm{t}_{\mathrm{DH}}$ | Input Data Hold Time | 100 |  | 100 |  | 100 |  | ns |


| No. | Parameter Symbol | Parameter Description | $\begin{gathered} \text { Am9111A } \\ \text { Am91L11A } \end{gathered}$ |  | $\begin{gathered} \text { Am9111B } \\ \text { Am91L11B } \end{gathered}$ |  | $\begin{gathered} \text { Am9111C } \\ \text { Am91L11C } \end{gathered}$ |  | Am9111D |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $t_{\text {RC }}$ | Read Cycle Time | 500 |  | 400 |  | 300 |  | 250 |  | ns |
| 2 | $t_{A}$ | Access Time |  | 500 |  | 400 |  | 300 |  | 250 | ns |
| 3 | $\mathrm{t}_{\mathrm{CO}}$ | Chip Enable to Output ON Delay (Note 5) |  | 200 |  | 175 |  | 150 |  | 125 | ns |
| 4 | tod | Output Disable to Output ON Delay |  | 175 |  | 150 |  | 125 |  | 100 | ns |
| 5 | $\mathrm{tOH}^{\text {r }}$ | Previous Read Data Valid with Respect to Address Change | 40 |  | 40 |  | 40 |  | 30 |  | ns |
| 6 | tDF1 | Output Disable to Output OFF Delay | 5.0 | 125 | 5.0 | 100 | 5.0 | 100 | 5.0 | 75 | ns |
| 7 | t DF2 | Chip Enable to Output OFF Delay | 10 | 150 | 10 | 125 | 10 | 125 | 10 | 100 | ns |
| 8 | twc | Write Cycle Time | 500 |  | 400 |  | 300 |  | 250 |  | ns |
| 9 | $t_{\text {AW }}$ | Address Set-up Time | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| 10 | twp | Write Pulse Width | 225 |  | 200 |  | 175 |  | 150 |  | ns |
| 11 | tcw | Chip Enable Set-up Time (Note 5) | 175 |  | 150 |  | 125 |  | 100 |  | ns |
| 12 | tWR | Address Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 13 | tow | Input Data Set-up Time | 150 |  | 125 |  | 100 |  | 85 |  | ns |
| 14 | $\mathrm{t}_{\mathrm{DH}}$ | Input Data Hold Time | 15 |  | 15 |  | 15 |  | 15 |  | ns |

See notes following DC Characteristics table.
*See the last page of this spec for Group A Subgroup Testing information.


## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LI}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{PD}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PD}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| 2 | $\mathrm{t}_{\mathrm{A}}$ | $7,8,9,10,11$ |
| 3 | $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| 4 | $\mathrm{t}_{\mathrm{OD}}$ | $7,8,9,10,11$ |
| 5 | $\mathrm{t}_{\mathrm{OH}}$ | $7,8,9,10,11$ |
| 8 | $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| 9 | $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| 10 | $\mathrm{t}_{\mathrm{WP}}$ | $7,8,9,10,11$ |
| 11 | $\mathrm{t}_{\mathrm{CW}}$ | $7,8,9,10,11$ |
| 12 | $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| 13 | $\mathrm{t}_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| 14 | $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## DISTINCTIVE CHARACTERISTICS

- Low operating power dissipation

125 mW typ.; 290 mW maximum - standard power
100 mW typ.; 175 mW maximum - low power

- High noise immunity - full 400 mV
- Uniform switching characteristics - access times insensitive to supply variations, address patterns and data patterns
- Bus-oriented I/O data
- Zero address, setup and hold times guaranteed for simpler timing
- Direct plug-in replacement for 2112 type devices


## GENERAL DESCRIPTION

The Am9112/Am91L12 series of products are high-performance, low-power, 1024-bit, static read/write randomaccess memories. They offer a range of speeds and power dissipations including versions as fast as 200 ns and as low as 100 mW typical.
Each memory is implemented as 256 words by 4 bits per word. This organization allows efficient design of small memory systems and permits finer resolution of incremental memory word size relative to 1024 by 1 devices. The output and input data signals are internally bussed together and share 4 common I/O pins. This feature keeps the package size small and provides a simplified interface to bus-oriented systems.

The Am9112/Am91L12 memories may be operated in a DC standby mode for reductions of as much as $84 \%$ of the normal operating power dissipation. Though the memory cannot be operated, data can be retained in the storage cells with a power supply as low as 1.5 volts. The Am91L12 versions offer reduced power during normal operating
conditions as well as even lower dissipation in standby mode.

The eight Address inputs are decoded to select 1 of 256 locations within the memory. The Chip Enable input acts as a high-order address in multiple chip systems. It also controls the write amplifier and the output buffers in conjunction with the Write Enable input. When CE is LOW and $\overline{\mathrm{WE}}$ is HIGH, the write amplifiers are disabled, the output buffers are enabled, and the memory will execute a read cycle. When $\overline{C E}$ is LOW and $\overline{W E}$ is LOW, the write amplifiers are enabled, the output buffers are disabled, and the memory will execute a write cycle. When CE is HIGH, both the write amplifiers and the output buffers are disabled.

These memories are fülly static and require no refresh operations or sense amplifiers or clocks. All input and output voltage levels are identical to standard TTL specifications, including the power supply.

BLOCK DIAGRAM


BD000250

## CONNECTION DIAGRAM <br> Top View



Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT



## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION

Am9112
$256 \times 4$ Static RAM
Am91L12 = Low-Power Version

| Valid Combinations |  |
| :--- | :--- |
| AM9112A |  |
| AM9112B |  |
| AM9112C |  |
| AM9112D |  |
|  |  |
| AM91L12A |  |
| AM91L12B |  |
| AM91L12C |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, soiderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ORDERING INFORMATION

## Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Temperature Range
B. Package Type
C. Device Number
D. Speed Option


D. SPEED OPTION Blank $=1000 \mathrm{~ns}$ $\mathrm{A}-4=400 \mathrm{~ns}$ $A=300 \mathrm{~ns}$ $\mathrm{A}-2=250 \mathrm{~ns}$
C. DEVICE NUMBER/DESCRIPTION

2112
$256 \times 4$ Static RAM
B. PACKAGE TYPE
$\mathrm{P}=16$-Pin Plastic DIP (PD 016)
$\mathrm{C}=16$-Pin Ceramic DIP (CD 016)
A. TEMPERATURE RANGE

Blank $=$ Commercial ( 0 to $+70^{\circ} \mathrm{C}$ )

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## PIN DESCRIPTION

$\mathrm{A}_{0}-\mathrm{A}_{7}$ Addresses (Input)
The 8 -bit field presented at the address inputs selects one of the 256 memory locations to be read from - or written into - via the Data Input/Output lines.

## I/O $\mathrm{O}_{1} \mathrm{I} / \mathrm{O}_{4}$ Data Input/Output Lines (Input/Output)

 If $\overline{W E}$ is LOW, the data represented on the Data I/O lines can be written into the selected memory location. If $\overline{W E}$ isHIGH, the Data I/O lines represent the data read from the selected memory location.
$\overline{C E}$ Chip Enable (Input, Active LOW)
Read and Write cycles can be executed only when $\overline{C E}$ is LOW.
WE Write Enable (Input, Active LOW) Data is written into the memory if WE is LOW and read from the memory if $\bar{W} E$ is HIGH.

## FUNCTIONAL DESCRIPTION

## Applications

These memory products provide all of the advantages of AMD's other static N -channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low-power versions available, high speed, high output drive, etc. In addition, the Am9112 series features a $256 \times 4$ organization with common pins used for both Data In and Data Out signals.
This bussed I/O approach keeps the package pin count low, allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirectional data bus. The Am9112 memories can connect directly to such a processor since the common I/O pins act as a bidirectional data bus.

If the chip is enabled ( $\overline{C E}$ LOW) and the memory is in the Read state ( $\overline{\mathrm{WE}} \mathrm{HIGH}$ ), the output buffers will be turned on and will be driving data on the I/O bus lines. If the external system tries to drive the bus with data, there may be contention for control of the data lines and large current surges can result. Since the condition can occur at the beginning of a write cycle, it is important that incoming data to be written not be entered until the output buffers have been turned off.

These operational suggestions for write cycles may be of some help for memory system designs:

1. For systems where $\overline{C E}$ is always LOW or is derived directly from addresses and so is LOW for the whole cycle, make sure twp is at least tDW + tDF and delay the input data until tDF following the falling edge of $\overline{\text { WE. With zero address set-up and hold times, it will }}$ often be convenient to make $\overline{W E}$ a cycle-width level ( $\mathrm{twP}=\mathrm{twc}$ ) so that the only subcycle timing required is the delay of the input data.
2. For systems where $\overline{C E}$ is HIGH for at least tDF preceeding the falling edge of $\overline{W E}$, twp may assume the minimum specified value. When CE is HIGH for $t_{D F}$ before the start of the cycle, then no other subcycle timing is required and $\overline{W E}$ and data-in may be cyclewidth levels.
3. Notice that because both $\overline{C E}$ and $\overline{W E}$ must be LOW to cause a write to take place, either signal can be used to determine the effective write pulse. Thus, $\overline{W E}$ could be a level with $\overline{C E}$ becoming the write timing signal. In such a case, the data set-up and hold times are specified with respect to the rising edge of $\overline{C E}$. The value of the data set-up time remains the same and the value of the data hold time should change to a minimum of 25 ns .

| ABSOLUTE MAXIMUM RATINGS (Note 1) <br> Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

OPERATING RANGES (Note 2)
Commercial (C) Devices
Temperature 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage ......................... +4.75 V to +5.25 V
Military (M) Devices*
Temperature
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*


Notes: See notes following Switching Characteristics table.
STANDBY OPERATING CONDITIONS over temperature range unless otherwise specified


[^9]
## Power-Down Standby Operation

The Am9112/Am91L12 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering $V_{C C}$ to around $1.5-2.0$ volts (see table and graph). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated
backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high-impedance OFF state during standby, the chip select should be held at $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\text {CES }}$ during the entire standby cycle.

TYPICAL DC and AC CHARACTERISTICS


Access Time
Versus Vcc Normalized to $V_{\text {cc }}=+5.0$ Volts


Typical Output Current Versus Voltage


Typical Power Supply Current Versus Ambient Temperature


Typical $V_{\text {IN }}$ Limits Versus Ambient Temperature


Typical $t_{A}$ Versus Ambient Temperature


Typical $\mathbf{t}_{\mathbf{A}}$ Versus $\mathrm{C}_{\mathrm{L}}$


SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 4)*

| No. | Parameter Symbol | Parameter Description | $\begin{aligned} & \text { Am9112A } \\ & \text { Am91L12A } \end{aligned}$ |  | $\begin{gathered} \text { Am9112B } \\ \text { Am91L12B } \end{gathered}$ |  | $\begin{aligned} & \text { Am9112C } \\ & \text { Am91L12C } \end{aligned}$ |  | Am9112D |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | ${ }_{\text {tric }}$ | Read Cycle Time | 500 |  | 400 |  | 300 |  | 250 |  | ns |
| 2 | ${ }_{\text {t }}$ | Access Time |  | 500 |  | 400 |  | 300 |  | 250 | ns |
| 3 | tco | Output Enabled to Output ON Delay (Note 5) | 5.0 | 175 | 5.0 | 150 | 5.0 | 125 | 5.0 | 100 | ns |
| 4 | $\mathrm{t}_{\mathrm{O}}$ | Previous Read Data Valid with Respect to Address Change | 40 |  | 40 |  | 40 |  | 30 |  | ns |
| 5 | tDF | Output Disabled to Output OFF Delay (Note 6) | 5.0 | 125 | 5.0 | 100 | 5.0 | 100 | 5.0 | 75 | ns |
| 6 | twc | Write Cycle Time | 500 |  | 400 |  | 300 |  | 250 |  | ns |
| 7 | ${ }_{\text {taw }}$ | Address Setup Time | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| 8 | twr | Address Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 9 | twp | Write Pulse Width (Note 7) | 225 |  | 200 |  | 175 |  | 150 |  | ns |
| 10 | tcw | Chip Enable Setup Time | 175 |  | 150 |  | 125 |  | 100 |  | ns |
| 11 | tow | Input Data Setup Time | 150 |  | 125 |  | 100 |  | 85 |  | ns |
| 12 | toh | Input Data Hold Time (Note 8) | 15 |  | 15 |  | 15 |  | 15 |  | ns |

Notes: 1. Absolute maximum ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. Guaranteed by characterization data. Data will be updated upon any process or design change which affects this parameter.
4. Test conditions assume signal transition times of 10 ns or less. Output load equals 1 TTL gate +100 pF . Input signal timing reference level $=1.5 \mathrm{~V}$, with input pulse levels of 0 to 3.0 V . Data output timing reference levels $=0.8$ and 2.0 V .
5. Output is enabled and tCO commences only with both CE LOW and WE HIGH.
6. Output is disabled and tDF defined from either the rising edge of CE or the falling edge of WE.
7. Minimum twP is valid when $\overline{C E}$ has been HIGH at least tDF before WE goes LOW. Otherwise twP(Min). $=t_{D W}$ (Min.) $+t_{D F(M i n .) . ~}^{\text {W }}$
8. When WE goes HIGH at the end of the write cycle, it will be possible to turn on the output buffers if CE is still LOW. The data out will be the same as the data just written and so will not conflict with input data that may still be on the I/O bus.
9. See Functional Description section of this specification.
*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS (Note 9)

READ CYCLE
WRITE CYCLE


WF000610

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LI}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{PD}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PD}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | $t_{\text {RC }}$ | $7,8,9,10,11$ |
| 2 | $t_{\text {A }}$ | $7,8,9,10,11$ |
| 3 | $t_{\text {CO }}$ | $7,8,9,10,11$ |
| 4 | $t_{\text {OH }}$ | $7,8,9,10,11$ |
| 5 | $t_{\text {DF }}$ | $7,8,9,10,11$ |
| 6 | $t_{\text {WC }}$ | $7,8,9,10,11$ |
| 7 | $t_{\text {AW }}$ | $7,8,9,10,11$ |
| 8 | $t_{\text {WR }}$ | $7,8,9,10,11$ |
| 9 | $t_{\text {WP }}$ | $7,8,9,10,11$ |
| 10 | $t_{\text {CW }}$ | $7,8,9,10,11$ |
| 11 | $t_{\text {DW }}$ | $7,8,9,10,11$ |
| 12 | $t_{D H}$ | $7,8,9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am9114/9124

## DISTINCTIVE CHARACTERISTICS

- Low operating and standby power
- Access times down to 200 ns
- Am9114 is a direct plug-in replacement for 2114
- Am9124 pin and function compatible with Am9114 and 2114, plus $\overline{\mathrm{CS}}$ power-down feature
- High output drive - 4.0-mA sink current @ 0.4 V —Am9124, 3.2-mA sink current @ 0.4 V -Am9114
- TTL-identical input/output levels


## GENERAL DESCRIPTION

The Am9114 and Am9124 are high-performance, static, N Channel, read/write, random-access memories organized as $1024 \times 4$. Operation is from a single $5-V$ supply, and all input/output levels are identical to standard TTL specifications. Low-power versions of both devices are available with power savings of over $30 \%$. The Am9114 and Am9124 are the same except that the Am9124 offers an automatic CS power-down feature.

The Am9124 remains in a low-power standby mode as long as $\overline{C S}$ remains HIGH, thus reducing its power requirements.

The Am9124 power decreases from 368 mW to 158 mW in the standby mode, and the Am91L24 from 262 mW to 105 mW . The $\overline{\mathrm{CS}}$ input does not affect the power dissipation of the Am9114.
Data readout is not destructive and the same polarity as data input. CS provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 4.0 mA for Am9124 and 3.2 mA for Am9114 provides increased short-circuit current for improved capacitive drive.

BLOCK DIAGRAM


BD000081

## PRODUCT SELECTOR GUIDE

| Part Number |  |  | $\begin{gathered} \text { Am9114/91L14 \& } \\ \text { Am9124/91L24 } \end{gathered}$ |  | Am9114/91L14 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Speed Indicator |  |  | B | C | E |
| Maximum Access Time (ns) |  |  | 450 | 300 | 200 |
| 0 to $+70^{\circ} \mathrm{C}$ | ICC (mA) | Standard | 70 | 70 | 70 |
|  |  | Low-Power | 50 | 50 | 50 |
|  | $\begin{array}{\|l\|} \hline \text { lpp (mA) } \\ \text { (Note 1) } \end{array}$ | Standard | 30 | 30 | - |
|  |  | Low-Power | 20 | 20 | - |
| -55 to $+125^{\circ} \mathrm{C}$ | Icc (mA) | Standard | 80 | 80 | 80 |
|  |  | Low-Power | 60 | 60 | 60 |
|  | $\begin{array}{\|l} \text { lpp (mA) } \\ \text { (Note 1) } \end{array}$ | Standard | 33 | 33 | - |
|  |  | Low-Power | 22 | 22 | - |

Notes: 1. Am9124/91L24 only.

## CONNECTION DIAGRAM

Top View


CD000131

Note: Pin 1 is marked for orientation.

## BIT MAP

| Address Designators |  |
| :---: | :---: |
| External | Internal |
| $A_{0}$ | $A_{9}$ |
| $A_{1}$ | $A_{8}$ |
| $A_{2}$ | $A_{7}$ |
| $A_{3}$ | $A_{0}$ |
| $A_{4}$ | $A_{1}$ |
| $A_{5}$ | $A_{2}$ |
| $A_{6}$ | $A_{3}$ |
| $A_{7}$ | $A_{4}$ |
| $A_{8}$ | $A_{5}$ |
| $A_{9}$ | $A_{6}$ |



## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :--- | :--- |
| AM9114B |  |
| AM91L14B |  |
| AM9124B |  |
| AM91L24B |  |
| AM9114C |  |
| AM91L14C |  |
| AM9124C |  |
| PC, PCB, |  |
| AM91L24C |  |
| AM9114E |  |
| AM91L14E |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| AM9114B |  |
| AM91L14B |  |
| AM9124B |  |
| AM91L24B |  |
| AM9114C |  |
| AM91L14C |  |
| AM9124C |  |
| AM91L24C |  |
| AM9114E |  |
| AM91L14E |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\mathrm{A}_{0}-\mathrm{Ag}_{9}$ Address Inputs
The address input lines select the memory location from which to read or write.
$\overline{\mathbf{C S}}$ Chip Select (Input, Active LOW)
The CS line selects the memory device for active operation.

WE Write Enable (Input, Active LOW) When both CS and WE are LOW, data on the input lines is written to the location presented on the address input lines.
$1 / O_{1}-1 / O_{4} \quad$ Data $\operatorname{In} / O u t$ Bus (Bidirectional)
These lines provide the path for data to be written to or read from the selected memory location.

| VCC | Power Supply |
| :--- | :--- |
| $\mathbf{V}_{\text {SS }}$ | Ground |

TABLE 1. SUPPLY CURRENT ADVANTAGE OF Am9124

|  |  | Worst Case Current <br> (mA at $0^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: | :---: | :---: |
| Configuration | Part <br> Number | $100 \%$ <br> Duty Cycle | $50 \%$ <br> Duty Cycle |
| $2 \mathrm{~K} \times 8$ | 9114 | 280 | 280 |
|  | 91 L 14 | 200 | 200 |
|  | 9124 | 200 | 160 |
|  | 91 L 24 | 140 | 110 |
|  | 9114 | 840 | 840 |
|  | 91 L 14 | 600 | 600 |
|  | 9124 | 480 | 420 |
|  | 91124 | 330 | 285 |
| $8 \mathrm{~K} \times 16$ | 9114 | 2240 | 2240 |
|  | 91 L 14 | 1600 | 1600 |
|  | 9124 | 1120 | 1040 |
|  | 91 L 24 | 760 | 700 |


| ABSOLUTE MAXIMUM RATINGS (Note 1) <br> Storage Temperature ............................ 65 to $+150^{\circ} \mathrm{C}$ <br> Ambient Temperature with <br> Power Applied................................... 55 to $+125^{\circ} \mathrm{C}$ <br> Supply Voltage.................................. 0.5 V to +7.0 V <br> Signal Voltages with <br> Respect to Ground..........................-0.5 V to +7.0 V <br> Power Dissipation ...............................................1.0 W <br> DC Output Current.............................................. 10 mA <br> The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages. |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

OPERATING RANGES
(Note 2)

| Commercial (C) Devices |  |
| :---: | :---: |
| Temperature ............................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| Supply Voltage | +4.5 V to +5.5 V |
| Military (M) Devices* |  |
| Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage | +4.5 V to +5.5 |

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military products $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOH | Output HIGH Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \end{aligned}$ | 91(L)14 |  | -1.0 |  | mA |
|  |  |  | 91(L)24 |  | -1.4 |  |  |
| 10L | Output LOW Current | $V_{O L}=0.4 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ | 91(L)14 | 3.2 |  |  |
|  |  |  |  | 91(L)24 | 4.0 |  |  |
|  |  |  | $T_{A}=+125^{\circ} \mathrm{C}$ | 91(L) 14 | 2.4 |  |  |
|  |  |  |  | 91(L)24 | 3.2 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.0 | VCC | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | -0.5 | 0.8 |  |
| IX | Input Load Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $v_{s s} \leqslant v_{O} \leqslant v_{c c}$ <br> Output Disabled | $\mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$ |  | -10 | 10 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$ |  | -50 | 50 |  |
| los | Output Short Circuit Current | (Note 3) | 91(L)14C |  |  | 75 | mA |
|  |  |  | 91(L)24C |  |  | 95 |  |
|  |  |  | 91(L)14M |  |  | 75 |  |
|  |  |  | 91(L)24M |  |  | 115 |  |
| Icc | Operating Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & C S \leqslant V_{\mathbb{I L}} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | Standard devices |  | 70 | mA |
|  |  |  |  | $\underline{L}$ devices |  | 50 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | Standard devices $L$ devices |  | 80 60 |  |
| IPD | Automatic $\overline{\text { CS }}$ Power Down Current (9124/L24 only) | $\begin{aligned} & V_{C C}=\text { Max. } \\ & C S \geqslant V_{I H} . \end{aligned}$ | $T_{A}=0^{\circ} \mathrm{C}$ | 9124 |  | 30 |  |
|  |  |  |  | 91 L24 |  | 20 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | 9124 |  | 33 |  |
|  |  |  |  | 91L.24 |  | 22 |  |
| $\mathrm{ClN}_{1 \mathrm{~N}}$ | Input Capacitance | ( Note 7) | $\begin{aligned} & f=1.0 \mathrm{MHZ}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \text { All pins at } 0 \mathrm{~V} \end{aligned}$ |  |  | 7 | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | I/O Capacitance |  |  |  |  | 7 |  |

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. For test purposes, not more than one output at a time should be shorted. Short-circuit test duration should not exceed 30 seconds. Actual testing is performed for only 5 ms .
4. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V and output loading of one standard TTL gate plus 100 pF .
5. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. Chip Select access time (tco) is longer for the Am9124 than for the Am9114. The specified address access time will be valid only when Chip Select is low soon enough for tco to elapse.
7. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.
*See the last page of this spec for Group A Subgroup Testing information.

## TYPICAL DC and AC CHARACTERISTICS



Normalized Supply Current Versus Supply Voltage

Normalized Access TIme Versus Supply Voltage


Normalized Access Time Versus Output Loading


Normalized Access Time Versus Amblent Temperature


OP000201

Normalized Supply Current Versus Ambient Temperature


OP000211

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 4-6)*

|  |  | Parameter Description |  | B Devices |  | C Devices |  | E Devices |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Symbol |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Fead Cycle |  |  |  |  |  |  |  |  |  |  |
| 1 | tRC | Address Valid to Address Do Not Care Time (Read Cycle Time) |  | 450 |  | 300 |  | 200 |  | ns |
| 2 | $t_{A}$ | Address Valid to Data Out Valid Delay (Address Access Time) |  |  | 450 |  | 300 |  | 200 | ns |
| 3 | tco | Chip Select LOW to Data Out Valid (Note 6) | Am9114 |  | 120 |  | 100 |  | 70 | ns |
|  |  |  | Am9124 |  | 420 |  | 280 |  | 185 | ns |
| 4 | tcx | Chip Select LOW to Data Out On |  | 10 |  | 10 |  | 10 |  | ns |
| 5 | totD | Chip Select HIGH to Data Out Off |  |  | 100 |  | 80 |  | 60 | ns |
| 6 | toha | Address Unknown to Data Out Unknown Time |  | 50 |  | 50 |  | 50 |  | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| 7 | twc | Address Valid to Address Do Not Care Time (Write Cycle Time) |  | 450 |  | 300 |  | 200 |  | ns |
| 8 | tw | Write Enable LOW to Write Enable HIGH Time (Note 5) | Am9114 | 200 |  | 150 |  | 120 |  | ns |
|  |  |  | Am9124 | 250 |  | 200 |  | 150 |  | ns |
| 9 | twr | Write Enable HIGH to Address Do Not Care Time |  | 0 |  | 0 |  | 0 |  | ns |
| 10 | totw | Write Enable LOW to Data Out Off Delay |  |  | 100 |  | 80 |  | 60 | ns |
| 11 | tow | Data In Valid to Write Enable HIGH Time |  | 200 |  | 150 |  | 120 |  | ns |
| 12 | ${ }^{\text {toh }}$ | Write Enable HIGH to Data In Do Not Care Time |  | 0 |  | 0 |  | 0 |  | ns |
| 13 | taw | Address Valid to Write Enable LOW Time |  | 0 |  | 0 |  | 0 |  | ns |
| 14 | tpD | Chip Select HIGH to Power LOW Delay (Am9124 only) (Note 7) |  |  | 200 |  | 150 |  | 100 | ns |
| 15 | tPU | Chip Select LOW to Power HIGH Delay (Am9124 only) (Note 7) |  | 0 |  | 0 |  | 0 |  | ns |
| 16 | tew | Chip Select LOW to Write Enable HIGH Time (Note 5) | Am9114 | 200 |  | 150 |  | 120 |  | 90 |
|  |  |  | Am9124 | 250 |  | 200 |  | 150 |  | ns |

Notes: See notes following DC Characteristics table
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



WF000171

Power-Down Waveform (Am9124 Only)


## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{IL}}$ | 7,8 |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PD}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| Parameter <br> Symbol | Subgroups | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AC}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{A}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{A}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CX}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OTD}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{tD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{PU}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{W}}$ | $7,8,9,10,11$ | $\mathrm{t}_{\mathrm{CW}}$ | $7,8,9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test Conditions are selected at AMD's option.

## Am9122

## DISTINCTIVE CHARACTERISTICS

- High-performance replacement for 93422/93L422
- Fast access times - as low as 25 ns
- Low-power dissipation
- Low power: 440 mW (Commercial) 495 mW (Military)
- Single 5 -volt power supply $- \pm 10 \%$ tolerance both Commercial and Military


## GENERAL DESCRIPTION

The Am9122/Am91L. 22 series is a MOS pin-for-pin and functional replacement for the 93422/93L422 bipolar memories. These devices are high-performance, low-power, 1024 -bit, static, read/write random access memories. They offer a wide range of access times including versions as fast as 25 ns . Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient
design of small memory systems and allows finer resolution of incremental memory depth.
The Am9122/91L22 employs an output enable and two chip enable inputs to give the user better data control. High noise immunity, high output drive (4 TTL loads) and TTL logic voltage levels allow easy conversion from bipolar to MOS. 10\% power supply tolerances give better margins in the memory system.


PRODUCT SELECTOR GUIDE

| Part Number | Am9122-25 | Am9122-35 | Am91L22-35 | Am91L22-45 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 35 | 45 |  |
| Maximum Operating <br> Current $(\mathbf{m A})$ | $0^{\circ}$ to $+\mathbf{7 0}^{\circ} \mathrm{C}$ | 120 | 120 | 80 | 80 |
|  | $-55^{\circ}$ to $+\mathbf{1 2 5}^{\circ} \mathrm{C}$ | $\mathrm{N} / \mathrm{A}$ | 135 | $\mathrm{~N} / \mathrm{A}$ | 90 |

## CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT

| Address Designators |  |
| :---: | :---: |
| External | Internal |
| $A_{0}$ | $A_{0}$ |
| $A_{1}$ | $A_{1}$ |
| $A_{2}$ | $A_{2}$ |
| $A_{3}$ | $A_{3}$ |
| $A_{4}$ | $A_{4}$ |
| $A_{5}$ | $A_{5}$ |
| $A_{6}$ | $A_{6}$ |
| $A_{7}$ | $A_{7}$ |



## ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing



E. OPTIONAL PROCESSING

Blank $=$ Standard processing $B=$ Burn-in
d. temperature range
$\mathrm{C}=$ Commercial ( 0 to $+70^{\circ} \mathrm{C}$ )
C. PACKAGE TYPE
$\mathrm{P}=22$-Pin Plastic DIP (PD 022)
$D=22$-Pin Ceramic DIP (CD 022)
B. SPEED OPTION
$25=25 \mathrm{~ns}$
$35=35 \mathrm{~ns}$
$45=45 \mathrm{~ns}$
A. DEVICE NUMBER/DESCRIPTION

Am9122
$256 \times 4$ Static RAM
Am91L22 $=$ Low-Power Version

| Valld Combinations |  |
| :--- | :--- |
| AM9122-25 |  |
| AM91L22-35 |  |
| AM9122-35 | DC, DCB, |
| AM91L22-45 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of packages, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION

Am9122
$256 \times 4$ Static RAM
Am91L422 = Low-Power Version

| Valid Combinations |  |
| :--- | :--- |
| AM9122-35 | /DMC |
| AM91L22-45 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations.

## PIN DESCRIPTION

$\mathrm{A}_{0}-\mathrm{A}_{7}$ Address (Input)
The 8 address inputs select one of the 256 4-bit words in the RAM.

## $\overline{\mathrm{CS}}_{1} \quad \overline{\text { Chip Select }} 1$ (Input)

CS $_{2}$ Chip Select 2 (Input)
$\overline{\mathrm{CS}}_{1}$ is active LOW and $\mathrm{CS}_{2}$ is active HIGH. The device can be accessed only when both Chip Selects are active. If either Chip Select is not active, the device is deselected and the outputs will be in a high-impedance state.

## WE Write Enable Input

$\overline{\text { WE }}$ controls read and write operations. When $\overline{\text { WE }}$ is HIGH and $\overline{O E}$ is LOW, data will be present at the data outputs. When $\overline{W E}$ is LOW, data present on the data inputs will be
written into the selected memory location. The data outputs will be in a high-impedance state.
$\overline{\mathbf{O E}} \overline{\text { Output Enable (Input) }}$
$\overline{O E}$ controls the state of the data outputs in conjunction with Chip Select and WE.
$\mathrm{Dl}_{0}-\mathrm{DI}_{3} \quad$ Data $\operatorname{IN}$ (Input)
Data inputs to the RAM.
$\mathrm{DO}_{0}-\mathrm{DO}_{3}$ Data Out (Output)
Data output from the RAM. The data output will be in a highimpedance state when either Chip Select is not active or $\overline{\mathrm{OE}}$ is HIGH or WE is LOW.

## VCC Power Supply +5 Volts

$V_{\text {SS }}$ Ground

| ABSOLUTE MAXIMUN | RATINGS (Note 1) |
| :---: | :---: |
| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |
| Ambient Temperature with |  |
| Power Applied | -55 to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage. | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Power Description | 1.0 W |
| DC Output Current | 20 m |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.


Operating ranges define those limits between which the functionality of the device is guaranteed.

Military product $100 \%$ tested at $T_{C}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

|  |  | Test Conditions |  | $\begin{aligned} & \text { Am91L22-35 } \\ & \text { Am91L22-45 } \end{aligned}$ |  |  | $\begin{aligned} & \text { Am9122-25 } \\ & \text { Am9122-35 } \\ & \hline \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter Symbol | Parameter Description |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| VOH | Output HIGH Voltage | $V_{C C}=$ Min. | $\mathrm{IOH}^{\prime}=-5.2 \mathrm{~mA}$ | 2.4 |  |  | 2.4 |  |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$. | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.1 |  | V CC | 2.1 |  | $\mathrm{V}_{\mathrm{CC}}$ | Volts |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  | -2.5 |  | 0.8 | -2.5 |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=$ GND |  | -10 |  |  | -10 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{C D}$ | Input Diode Clamp Voltage |  |  |  |  | Note 3 |  |  | Note 3 | Volts |
| loff | Output Current $(\mathrm{Hi}-\mathrm{Z})$ | $V_{O L} \leqslant V_{O U T} \leqslant V_{O H}$ <br> Output Disabled | $T_{A}=$ Max. | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| los | Output Short Circuit Current (Note 4) | $\begin{aligned} & V_{C C}=\text { Max., } \\ & \text { VOUT }^{2}=\text { GND } \end{aligned}$ | Commercial |  |  | -85 |  |  | -85 | mA |
|  |  |  | Military |  |  | -100 |  |  | -100 |  |
| Icc | Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. }^{2} \\ & \text { IOUT }=0 \mathrm{~mA} \end{aligned}$ | $T_{A}=0^{\circ} \mathrm{C}$ |  |  | 80 |  |  | 120 | mA |
|  |  |  | $T_{A}=-55^{\circ} \mathrm{C}$ |  |  | 90 |  |  | 135 |  |
| $\mathrm{ClN}_{1}$ | Input Capacitance $V_{\text {iN }}=O V$ | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz} \\ & \left.V_{C C}=4.5 \mathrm{~V} \text { (Note } 5\right) \end{aligned}$ |  |  | 3 | 5 |  | 3 | 5 |  |
| COUT | Output Capacitance $V_{\text {OUT }}=0 \mathrm{~V}$ |  |  |  | 5 | 8 |  | 5 | 8 | pr |

Notes: 1. Absolute Maximum Rating are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the "instant-ON" case temperature.
3. The NMOS process does not provide a clamp diode. However, the Am9122/91L22 is insensitive to -3 V DC input levels and -5 $V$ undershoot pulses of less than 10 ns (measured at $50 \%$ point).
4. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
5. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
6. Test conditions assume signal transition times of 10 ns or less, timing reference leveis of 1.5 V and output loading of the specified $\mathrm{IOL} / \mathrm{OH}$ and 30 pF load capacitance as in A . under Switching Test Circuits.
7. Transition is measured at $V_{\mathrm{OH}}-500 \mathrm{mV}$ or $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ levels on the output from 1.5 V level on the input with load shown in B . under Switching Test Circuits.
8. $T_{w}$ measured at $t_{w s a}=$ Min.; $t_{w s a}$ measured at $t_{w}=$ Min.
*See the last page of this spec for Group A Subgroup Testing information.

Normalized Icc versus Supply Voltage


Normalized Access Time versus Supply Voltage

$\mathbf{V}_{\mathbf{C C}}-\mathbf{V}$
OP000150
Access Time Change versus Input Voltage


Normalized Icc
versus Amblent Temperature


Normallzed Access Time. versus Amblent Temperature

$\mathrm{T}_{\mathrm{A}}-{ }^{\circ} \mathrm{C}$

Output Source Current versus Output Voltage


Output Sink Current versus Output Voltage

$V_{\text {OUT }}-\mathrm{V}$ OP000170

## SWITCHING TEST CIRCUITS


A.

B.

SWITCHING TEST WAVEFORM


SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 6, 7, 8)*

| No. | Parameter Symbol | Parameter Description | Am9122-25 |  | $\begin{gathered} \text { Am91L22-35 } \\ \text { Am9122-35 } \end{gathered}$ |  | Am91L22-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | tacs | Chip Select Time |  | 15 |  | 25 |  | 30 | ns |
| 2 | tzRCS | Chip Select to Hi-Z (Note 7) |  | 20 |  | 30 |  | 30 | ns |
| 3 | $t_{\text {tabs }}$ | Output Enable Time |  | 15 |  | 25 |  | 30 | ns |
| 4 | tzros | Output Enable to Hi-Z (Note 7) |  | 20 |  | 30 |  | 30 | ns |
| 5 | $t_{\text {AA }}$ | Address Access Time |  | 25 |  | 35 |  | 45 | ns |
| 6 | tzws | Write Disable to Hi-Z (Note 7) |  | 20 |  | 30 |  | 35 | ns |
| 7 | twr | Write Recovery Time |  | 20 |  | 25 |  | 40 | ns |
| 8 | tw | Write Pulse Width (Note 8) | 15 |  | 25 |  | 30 |  | ns |
| 9 | twSD | Data Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |
| 10 | twhD | Data Hold Time After Write | 5 |  | 5 |  | 5 |  | ns |
| 11 | twSA | Address Setup Time (Note 8) | 5 |  | 5 |  | 10 |  | ns |
| 12 | twha | Address Hold Time | 5 |  | 5 |  | 5 |  | ns |
| 13 | twscs | Chip Select Setup Time | 5 |  | 5 |  | 5 |  | ns |
| 14 | tWHCS | Chip Select Hold Time | 5 |  | 5 |  | 5 |  | ns |

Notes: See notes following DC CHaracteristics table.
*See the last page of this spec for Group A Subgroup Testing information.


Read Mode


WF022050
Write Mode
(All above measurements implemented to 1.5 V unless otherwise stated.)
Note: Timing diagram represents one solution which results in an optimum cycle time. Timing may be changed in various applications as long as the worst-case limits are not violated.

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OFF}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ${ }_{\text {t }}$ CS | 7, 8, 9, 10, 11 | 8 | tw | 7, 8, 9, 10, 11 |
| 2 | tzrcs | 7, 8, 9, 10, 11 | 9 | tWSD | 7, 8, 9, 10, 11 |
| 3 | $\mathrm{t}_{\text {AOS }}$ | 7, 8, 9, 10, 11 | 10 | twhD | $7,8,9,10,11$ |
| 4 | tzros | 7, 8, 9, 10, 11 | 11 | twSA | 7, 8, 9, 10, 11 |
| 5 | $t_{\text {AA }}$ | 7, 8, 9, 10, 11 | 12 | tWHA | 7, 8, 9, 10, 11 |
| 6 | tzws | 7, 8, 9, 10, 11 | 13 | twscs | 7, 8, 9, 10, 11 |
| 7 | tWR | 7, 8, 9, 10, 11 | 14 | tWHCS | 7, 8, 9, 10, 11 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.
$2048 \times 8$ Static RAM

## DISTINCTIVE CHARACTERISTICS

- Logic voltage levels compatible with TTL
- Three-state output buffers and common I/O
- ICC Max., as low as 100 mA
- $T_{A A} / T_{A C S}$ as low as 70 ns
- Power-Down mode (IsB as low as 15 mA )


## GENERAL DESCRIPTION

The Am9128 is a 16,384 -bit Static Random Access Readwrite Memory organized as 2048 words of 8 bits. It uses fully static circuitry, requiring no clocks or refresh to operate. Directly TTL-compatible inputs and outputs and operation from a single +5 V supply simplify system
designs. Common data $1 / \mathrm{O}$ pins using three-state outputs are provided. The Am9128 is available in an industrystandard 24 -pin DIP package with 0.6 -inch pin row spacing. The Am9128 uses the JEDEC standard pinout for byte-wide memories (compatible to 16K EPROMs).

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Part Number |  | Am9128-70 | Am9128-90 | Am9128-10 | Am9128-12 | Am9128-15 | Am9128-20 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 70 | 90 | 100 | 120 | 150 | 200 |  |
| Maximum Operat- <br> ing Current (mA) | 0 to $\mathbf{7 0 ^ { \circ }} \mathrm{C}$ | 140 | $\mathrm{~N} / \mathrm{A}$ | 120 | $\mathrm{~N} / \mathrm{A}$ | 100 | 140 |
|  | $-55^{\circ}$ to $\mathbf{1 2 5}{ }^{\circ} \mathrm{C}$ | $\mathrm{N} / \mathrm{A}$ | 180 | $\mathrm{~N} / \mathrm{A}$ | 150 | 150 | 150 |
| Maximum Standby <br> Current (mA) | $\mathbf{0}^{\circ}$ to $\mathbf{7 0 ^ { \circ } \mathrm { C }}$ | 30 | $\mathrm{~N} / \mathrm{A}$ | 15 | $\mathrm{~N} / \mathrm{A}$ | 15 | 30 |
|  | $-55^{\circ}$ to $\mathbf{1 2 5 ^ { \circ } \mathrm { C }}$ | $\mathrm{N} / \mathrm{A}$ | 30 | $\mathrm{~N} / \mathrm{A}$ | 30 | 30 | 30 |

## CONNECTION DIAGRAM

 Top View

CD000121

Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT

| Address Deslgnators |  |
| :---: | :---: |
| External | Internal |
| $A_{3}$ | $A X_{0}$ |
| $A_{4}$ | $A X_{1}$ |
| $A_{5}$ | $A X_{2}$ |
| $A_{6}$ | $A X_{3}$ |
| $A_{7}$ | $A X_{4}$ |
| $A_{8}$ | $A X_{5}$ |
| $A_{10}$ | $A X_{6}$ |
| $A_{0}$ | $A Y_{0}$ |
| $A_{1}$ | $A Y_{1}$ |
| $A_{2}$ | $A Y_{2}$ |
| $A_{9}$ | $A Y_{3}$ |



## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

AM9128

E. OPTIONAL PROCESSING

Blank $=$ Standard processing $\mathrm{B}=$ Burn-in
D. TEMPERATURE RANGE
$\mathrm{C}=$ Commercial ( 0 to $+70^{\circ} \mathrm{C}$ )
$\mathrm{E}=$ Extended Commercial $\left(-55\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
C. PACKAGE TYPE
$P=24$-Pin Plastic DIP (PD 024)
$D=24$-Pin Ceramic DIP (CD 024)
$\mathrm{L}=32$-Pin Rectangular Ceramic Leadless Chip Carrier (CLRO32)
B. SPEED OPTION
$-70=70 \mathrm{~ns}$
$-10=100 \mathrm{~ns}$
$-15=150 \mathrm{~ns}$
$-20=200 \mathrm{~ns}$

| Valid Combinations |  |
| :--- | :--- |
| $9128-70$ |  |
| $9128-10$ | PC, $D C, D C B$, |
| $9128-15$ | DE, DEB, LC, |
| $9128-20$ | LCB |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| $9128-90$ |  |
| $9128-12$ | /BJA, |
| $9128-15$ |  |
| $9128-20$ |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

## $\mathbf{A}_{0}-\mathrm{A}_{10}$ Addresses (input)

The 10-bit field presented at the address inputs selects one of the 2048 memory locations to be read from - or written into - via the data lines.

## $1 / O_{1}-1 / O_{8} \quad$ Data In/Out Port (Input/Output)

If $\bar{W} E$ is LOW, the data represented on the I/O lines can be written into the selected memory location. If $\overline{W E}$ is HIGH, the $1 / O$ lines represent the data read from the selected memory location.
$\overline{C E}$ Chip Enable (Input, Active LOW)
Read and Write cycles can be executed only when $\overline{C E}$ is LOW.

WE Write Enable (Input, Active LOW)
Data is written into the memory if $\overline{W E}$ is LOW and read from the memory if $\overline{\text { WE }}$ is HIGH.
$\overline{\mathrm{OE}} \overline{\text { Output Enable }}$ (Input, Active LOW)
Read cycles can be executed only when $\overline{O E}$ is LOW.

ABSOLUTE MAXIMUM RATINGS (Note 11)
Storage Temperature with
Ambient Temper $\qquad$
Supply Voltage -55 to $+125^{\circ} \mathrm{C}$ Signal Voltage with
Respect to Ground..........................-3.0 V to +7.0 V
Power Description
DC Output Current $\qquad$ .10 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature $\qquad$ 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ +4.5 V to +5.5 V

Military (M) Devices*
Temperature -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage $\qquad$ +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified (Note 3)*

| Parameter Symbol | Parameter Description | Test Conditions |  | $\begin{aligned} & \text { Am9128-90 } \\ & \text { Am9128-10 } \end{aligned}$ |  | Am9128-15 |  | Am9128-70 Am9128-12 Am9128-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| IOH | Output HIGH Current | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | $V_{C C}=4.5 \mathrm{~V}$ | -2 |  | -2 |  | -2 |  | mA |
| lOL | Output LOW Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 4 |  | 4 |  | 4 |  | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | $\begin{aligned} & V_{C C} \\ & +1.0 \end{aligned}$ | 2.0 | $\begin{aligned} & V_{C C} \\ & +1.0 \end{aligned}$ | 2.0 | $\begin{aligned} & V_{C C} \\ & +1.0 \end{aligned}$ | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | Volts |
| 1 x | Input Load Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {CC }}$ |  |  | 10 |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $v_{s s} \leqslant V_{0} \leqslant V_{c c}$ Output Disabled |  |  | 10 |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Cl}_{\mathrm{N}}$ | Input Capacitance (Note 12) | Test Frequency $=1.0 \mathrm{MHz}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> All pins at 0 | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 6 |  | 6 |  | 6 | pF |
| $\mathrm{Cl}_{1 / 0}$ | Input/Output Capacitance (Note 12) |  |  |  | 7 |  | 7 |  | 7 |  |
| Icc | Vcc Operating Supply Current | $\text { Max. } V_{C c}, \overline{C E} \leqslant V_{\mathrm{IL}}$ <br> Outputs Open | COM'L |  | 120 |  | 100 |  | 140 | mA |
|  |  |  | MIL |  | 180 |  | 150 |  | 150 |  |
| Is8 | Automatic CE Power Down Current | Max. $\mathrm{Vcc}_{\text {c, }} \mathbf{C E} \geqslant \mathrm{V}_{\text {IH }}$ | COM'L |  | 15 |  | 15 |  | 30 | mA |
|  |  |  | MIL |  | 30 |  | 30 |  | 30 |  |
| IPO | Peak Power On Current (Note 12) | $V_{C C}=G N D \text { to } V_{C C} M a x .$$\overline{C E} \geqslant V_{I H} \text { (Note 2) }$ | COM'L |  | 15 |  | 15 |  | 30 | mA |
|  |  |  | MIL |  | 30 |  | 30 |  | 30 |  |

Notes: 1. The internal write time of the memory is defined by the overlap of CE LOW and $\bar{W} E$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
2. A pull up resistor to VCC on the $\overline{C E}$ input is required during power up to keep the device deselected, otherwise lpo will exceed values given.
3. Ambient temperature is defined as the case temperature.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{L}} \mathrm{Z}$.
5. WE is HIGH for read cycle.
6. Device is continuously selected, $\overline{C E}=V_{1 L}$.
7. Address valid prior to or coincident with CE transition LOW.
8. $\overline{O E}=V_{I L}$.
9. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
10. Transition is measured from 1.4 V on the input to 0.9 V and 1.9 V on the output using the load shown under Switching Test Circuit.
11. The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling, and use to avoid exposure to excessive voltages.
12. The parameter is guaranteed by characterization, but is not tested.
*See the last page of this spec for Group A Subgroup Testing information.

## TYPICAL DC and AC CHARACTERISTICS

Supply Current
Versus Ambient Temperature

$T-{ }^{\circ} \mathrm{C}$
OP000640
Normalized Access Time Versus Ambient Temperature

$T_{A}-{ }^{\circ} \mathrm{C}$
OP000670
Output Sink Current Versus Output Voltage


Supply Current
Versus Supply Voltage


Access Time Change Versus Output Loading


Typical Power-On Current Versus Power Supply


Normalized Access Time Versus Supply Voltage


Output Source Current
Versus Output Voltage

$v_{\text {OUt }}-\mathrm{V}$
OP000690
Access Time Change Versus Input Voltage


SWITCHING TEST CONDITIONS

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified* (Cont'd.)

| No. | Parameter Symbol | Parameter <br> Description |  | Am9128-70 |  | Am9128-90 |  | Am9128-10 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| 1 | $t_{\text {RC }}$ | Read Cycle Time |  | 70 |  | 90 |  | 100 |  | ns |
| 2 | $t_{\text {ACC }}$ | Address Access Time (Note 9) |  |  | 70 |  | 90 |  | 100 | ns |
| 3 | $t_{\text {ACS }}$ | Chip Select Access Time (Note 9) |  |  | 70 |  | 90 |  | 100 | ns |
| 4 | toe | Output Enable Tim (Note 9) | COM'L |  | 40 |  | N/A |  | 50 | ns |
|  |  |  | MIL |  | N/A |  | 50 |  | N/A |  |
| 5 | ${ }^{+} \mathrm{OH}$ | Output Hold Time from Address Change |  | 5 |  | 5 |  | 5 |  | ns |
| 6 | ${ }_{\text {t CLZ }}$ | Output in Low-Z from CE (Notes 4, 10) |  | 5 |  | 5 |  | 5 |  | ns |
| 7 | ${ }_{\mathrm{CH}} \mathrm{CH}$ | Output in Hi-Z from CE (Notes 4, 10) |  |  | 35 |  | 40 |  | 40 | ns |
| 8 | tolz | Output in Low-Z from OÊ (Notes 4, 10) |  | 5 |  | 5 |  | 5 |  | ns |
| 9 | tohz | Output in Hi-Z from OE (Notes 4, 10) |  |  | 30 |  | 35 |  | 35 | ns |
| 10 | tpu | Chip Selection to Power-Up Time (Note 12) |  | 0 |  | 0 |  | 0 |  | ns |
| 11 | tPD | Chip Deselection to Power-Down Time (Note 12) |  |  | 40 |  | 45 |  | 50 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| 12 | twc | Write Cycle Time |  | 70 |  | 90 |  | 100 |  | ns |
| 13 | ${ }^{\text {t }}$ CW | Chip Selection to End of Write (Note 1) | 0 to $+70^{\circ} \mathrm{C}$ | 60 |  | N/A |  | 90 |  | ns |
|  |  |  | -55 to $-125^{\circ} \mathrm{C}$ | N/A |  | 80 |  | N/A |  |  |
| 14 | $t_{\text {AS }}$ | Address Setup Time |  | 5 |  | 10 |  | 10 |  | ns |
| 15 | twp | Write Pulse Width (Note 1) |  | 40 |  | 55 |  | 60 |  | ns |
| 16 | twr | Write Recovery Time |  | 5 |  | 5 |  | 5 |  | ns |
| 17 | ${ }_{\text {t }}$ S | Data Setup Time |  | 30 |  | 35 |  | 40 |  | ns |
| 18 | $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 5 |  | 5 |  | 5 |  | ns |
| 19 | tWLZ | Output in Low-Z from WE (Notes 4, 10) |  | 5 |  | 5 |  | 5 |  | ns |
| 20 | twhz | Output in Hi-Z from WE (Notes 4, 10) |  |  | 30 |  | 35 |  | 35 | ns |
| 21 | taw | Address to End of Write |  | 65 |  | 80 |  | 80 |  | ns |

## SWITCHING CHARACTERISTICS*

| No.Parameter <br> Symbol | Parameter <br> Description | Am9128-12 |  | Am9128-15 | Am9128-20 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. | Units |


| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {R }}$ | Read Cycle Time |  | 120 |  | 150 |  | 200 |  | ns |
| 2 | $t_{\text {ACC }}$ | Address Access Time (Note 9) |  |  | 120 |  | 150 |  | 200 | ns |
| 3 | $t_{\text {ACS }}$ | Chip Select Access Time (Note 9) |  |  | 120 |  | 150 |  | 200 | ns |
| 4 | toe | Output Enable Time (Note 9) | COM'L |  | N/A |  | 60 |  | 70 | ns |
| 4 | toe |  | MIL |  | 70 |  | 70 |  | 80 |  |
| 5 | $\mathrm{t}_{\mathrm{OH}}$ | Output Hold Time from Address Change |  | 5 |  | 5 |  | 5 |  | ns |
| 6 | $\mathrm{t}_{\mathrm{CL}}$ | Output in Low-Z from CE (Notes 4, 10) |  | 5 |  | 5 |  | 5 |  | ns |
| 7 | ${ }^{\text {t }} \mathrm{CH} \mathrm{C}$ | Output in Hi-Z from CE (Notes 4, 10) |  |  | 50 |  | 55 |  | 55 | ns |
| 8 | tolz | Output in Low-Z from $\overline{\mathrm{OE}}$ (Notes 4, 10) |  | 5 |  | 5 |  | 5 |  | ns |
| 9 | tohz | Output in Hi-Z from $\overline{\mathrm{OE}}$ (Notes 4, 10) |  |  | 45 |  | 50 |  | 50 | ns |
| 10 | tPu | Chip Selection to Power-Up Time (Note 12) |  | 0 |  | 0 |  | 0 |  | ns |
| 11 | tPD | Chip Deselection to Power-Down Time (Note 12) |  |  | 55 |  | 60 |  | 60 | ns |


| 12 | twc | Write Cycle Time |  | 120 |  | 150 | . | 200 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13 |  | Chip Selection to | COM'L | N/A |  | 120 |  | 150 |  | ns |
|  | CW | (Note 1) | MIL | 105 |  | 130 |  | 160 |  |  |
| 14 | $t_{\text {AS }}$ | Address Setup Time |  | 10 |  | 20 |  | 20 |  | ns |
| 15 | twp | Write Pulse Width (Note 1) |  | 70 |  | 85 |  | 100 |  | ns |
| 16 | tWR | Write Recovery Time |  | 5 |  | 5 |  | 5 |  | ns |
| 17 | tos | Data Setup Time |  | 45 |  | 50 |  | 60 |  | ns |
| 18 | ${ }_{\text {t }}$ | Data Hold Time |  | 5 |  | 5 |  | 5 |  | ns |
| 19 | tWLZ | Output in Low-Z from WE (Notes 4, 10) |  | 5 |  | 5 |  | 5 |  | ns |
| 20 | tWHZ | Output in Hi-Z from WE (Notes 4, 10) |  |  | 50 |  | 50 |  | 50 | ns |
| 21 | $t_{\text {AW }}$ | Address to End of Write |  | 105 |  | 120 |  | 120 |  | ns |

Notes: See notes following DC Characteristics table.
*See the last page of this spec for Group A Subgroup Testing information.



## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {RC }}$ | 7, 8, 9, 10, 11 | 13 | tcw | 7, 8, 9, 10, 11 |
| 2 | $t_{\text {ACC }}$ | 7, 8, 9, 10, 11 | 14 | $t_{\text {AS }}$ | 7, 8, 9, 10, 11 |
| 3 | $t_{\text {ACS }}$ | 7, 8, 9, 10, 11 | 15 | twp | 7, 8, 9, 10, 11 |
| 4 | toe | 7, 8, 9, 10, 11 | 16 | tWR | 7, 8, 9, 10, 11 |
| 5 | $\mathrm{tOH}^{\text {O}}$ | 7, 8, 9, 10, 11 | 17 | tDs | 7, 8, 9, 10, 11 |
| 6 | tCLz | 7, 8, 9, 10, 11 | 18 | $t_{\text {DH }}$ | 7, 8, 9, 10, 11 |
| 7 | ${ }^{\text {t }} \mathrm{CHZ}$ | 7, 8, 9, 10, 11 | 19 | twLz | 7, 8, 9, 10, 11 |
| 8 | tolz | 7, 8, 9, 10, 11 | 20 | tWHZ | 7, 8, 9, 10, 11 |
| 9 | tohz | 7, 8, 9, 10, 11 | 21 | tAW | 7, 8, 9, 10, 11 |
| 12 | twc | 7, 8, 9, 10, 11 |  |  |  |

MILITARY BURN-IN
Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am9150/Am91L50 

## $1024 \times 4$ High-Speed Static R/W RAM

## DISTINCTIVE CHARACTERISTICS

- $1024 \times 4$ organization
- High speed-20 ns Max. access time
- Separate data inputs and-outputs
- Memory reset function
- High density SLIM 24-pin 300-MIL package
- Three-state output bufiers
- Single +5 V power supply $\pm 10 \%$
- Low-power version


## GENERAL DESCRIPTION

The Am9150 is a high-performance, static, n-channel, read/write, random-access memory organized as $1024 \times 4$. It features single 5 V supply operation, TTL-compatible input and output levels, and separate input and output pins for improved system performance and ease of use.

The Am9150 also incorporates a reset feature which will reset the entire contents of the memory to logical LOW in two cycle times by controlling $\overline{\mathrm{R}}$ ( $\overline{\mathrm{RESET}}$ ) and $\overline{\mathrm{S}}$ (CS).

The Am9150 has four control signals $\overline{\mathrm{R}}, \overline{\mathrm{S}}, \overline{\mathrm{W}}$ and $\overline{\mathrm{G}}$. The $\overline{\mathrm{S}}$ input controls read, write and reset operations of the device and provides for easy selection of an individual device when the outputs are tied together. The $\bar{W}$ (WE) input controls the normal read and write operations, and the $\bar{G}$ (OE) controls the state of the outputs.


PRODUCT SELECTOR GUIDE

| Part Number |  | Am9150-20 | Am9150-25 | Am9150-35 | Am9150-45 | Am91L50-25 | Am91L50-35 | Am91L50-45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 20 | 25 | 35 | 45 | 25 | 35 | 45 |
| Icc Max. (mA) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 180 | 180 | 180 | 180 | 130 | 130 | 130 |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | N/A | 180 | 180 | 180 | N/A | N/A | N/A |
|  |  |  |  |  |  |  |  |  |
| . $4-228 \quad\left[\begin{array}{l}\frac{\text { Publication \# \# }}{\mathbf{0 4 4 4 4} \frac{\text { Rev. }}{B} \frac{\text { Amendment }}{10}} \begin{array}{l}\text { Issue Date: May 1986 }\end{array} \\ \hline\end{array}\right.$ |  |  |  |  |  |  |  |  |



## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
AM9150
"Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD883C Compliant products only.

| Valid Combinations |  |
| :--- | :--- |
| AM9150-20 |  |
| AM9150-25 |  |
| AM9150-35 |  |
| AM9150-45 | DC, DCB, |
| AM91L50-25 |  |
| AM91L50-35 |  |
| AM91L50-45 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: APL Products: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

## APL Products



| Valid Combinations |  |
| :--- | :---: |
| AM9150-25 | IBLA |
| AM9150-35 | /BUC |
| AM9150-45 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\mathrm{A}_{0}-\mathrm{Ag}_{9}$ Address (Inputs)
The 10 address inputs select one of the 1024 4-bit words in the RAM.
$\overline{\mathbf{S}}$ Chip Select (Input)
An active-LOW input which selects the device for operation. When $\overline{\mathrm{S}}$ is HIGH, the device is deselected and the outputs will be in a high-impedance state.

## $\overline{\mathbf{W}}$ Write Enable (Input)

$\bar{W}$ controls read and write operations. When $\bar{W}$ is HIGH and $\overline{\mathrm{G}}$ is LOW, data will be present at the data outputs. When $\bar{W}$ is LOW, data present on the data inputs will be written into the selected memory location. The data outputs will be in a high-impedance state.

G Output Enable (Input)
$\overline{\mathbf{G}}$ controls the state of the data outputs in conjunction with $\bar{S}$ and $\bar{W}$.
$D_{0}-D_{3} \quad$ Data Input
Data inputs to the RAM.
$\mathbf{Q}_{0}-\mathbf{Q}_{3} \quad$ Data Output
Data outputs from the RAM. The data outputs will be in a high-impedance state when either $\bar{S}$ or $\overline{\mathcal{G}}$ are HIGH or $\bar{W}$ is LOW.

Vcc Power Supply +5 Volts
$V_{\text {SS }}$ Ground

ABSOLUTE MAXIMUM RATINGS (Note 1)
Storage Temperature ........................... -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied................................... -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground..........................-0.5 V to +7.0 V
Signal Voltages with
Respect to Ground $\qquad$ .-3.5 V to +7.0 V
Power Dissipation (Package Limitation) .1.2 W
DC Output Current.............................................. 20 mA
The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGES (Note 2)
Commercial (C) Devices
Temperature ( $T_{A}$ ).................................. 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) ........................... $+5.0 \mathrm{~V} \pm 10 \%$
Military (M) Devices*
Temperature (TC).
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) .......................... $+5.0 \mathrm{~V} \pm 10 \%$
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*


Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, operating temperature is defined as the "instant-ON" case temperature.
3. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified loL $/ \mathrm{IOH}$ and 30 pF load capacitance. Output timing reference is 1.5 V .
4. The internal write time of the memory is defined by the overlap of $\bar{S}$ LOW and $\bar{W}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing is referenced to the rising edge of the signal that terminates the write. $\overline{\mathrm{R}}$ must be HIGH.
5. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 1b under Switching Test Circuits.
6. $\bar{W}$ and $\overline{\mathrm{R}}$ are HIGH for read cycle.
7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
8. This parameter is not tested, but guaranteed by characterization.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified SWITCHING

CHARACTERISTICS over operating range unless otherwise specified (Note 3)*

| No. | Parameter Symbol |  | Parameter Description | Am9150-20 |  | Am9150-25 <br> Am91L50-25 |  | Am9150-35 <br> Am91L50-35 |  | $\begin{gathered} \text { Am9150-45 } \\ \text { Am91L50-45 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min. | Max. | MIn. | Max. | MIn. | Max. | Min. | Max. |  |

## READ CYCLE

| 1 | TAVAV | $t_{\text {RC }}$ | Read Cycle Time (Note 6) |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | TAVQV | $t_{\text {AA }}$ | Address Access Time |  |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| 3 | TSLQV | $t_{\text {ACS }}$ | Chip Select Access Time |  |  | 10 |  | 15 |  | 20 |  | 25 | ns |
| 4 | TGLQV | toe | Output Enable Access Time |  |  | 10 |  | 15 |  | 20 |  | 25 | ns |
| 5 | TSLQX | ${ }^{\text {t CLZ }}$ | Chip Select LOW to Output in Low-Z (Notes 5, 8) |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 6 | TSHQZ | ${ }^{\text {t }} \mathrm{CHz}$ | Chip Select HIGH to Output in Hi-Z (Notes 5, 8) |  | 0 | 15 | 0 | 20 | 0 | 25 | 0 | 30 | ns |
| 7 | TGLQX | tolz | Output Enable LOW to Output in Low-Z (Note 5, 8) |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 8 | TGHQZ | tohz | Output Enable HIGH to Output in Hi-Z (Notes 5, 8) |  | 0 | 15 | 0 | 20 | 0 | 25 | 0 | 30 | ns |
| 9 | TAXQX | toha | Output Hold after Address Change | COM'L. <br> MIL. | 3 |  | 3 |  | 3 |  | 3 |  | ns |

## WRITE CYCLE

| 10 | TAVAV | twc | Write Cycle Time (Note 4) | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | TSLWH | ${ }^{\text {t }} \mathrm{CW}$ | Chip Select LOW to Write Enable HIGH | 10 |  | 15 |  | 20 |  | 30 |  | ns |
| 12 | TAVWH | taw | Address Valid to End of Write | 15 |  | 20 |  | 30 |  | 40 |  | ns |
| 13 | TAVWL | $t_{A S}$ | Address Valid to Beginning of Write | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 14 | TWLWH | twp | Write Pulse Width | 10 |  | 15 |  | 20 |  | 30 |  | ns |
| 15 | TWHAX | twr | Address Hold after End of Write | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 16 | TDVWH | tow | Data in Valid to Write Enable HIGH | 10 |  | 15 |  | 20 |  | 30 |  | ns |
| 17 | TWHDX | tDH | Data Hold after End of Write | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| . 18 | TWLQZ | twz | Write Enable LOW to Output in Hi-Z (Notes 5, 8) | 0 | 15 | 0 | 20 | 0 | 25 | 0 | 30 | ns |
| 19 | TWHQX | tow | Write Enable HIGH to Output in Low-Z (Notes 5, 8) | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## RESET CYCLE

| 20 | TAVAV | trRC | Reset Cycle Time | 40 |  | 50 |  | 70 |  | 90 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | TAVRL | trsa | Address Valid to Beginning of Reset | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 22 | TWHRL | ${ }^{\text {tRSW }}$ | Write Enable HIGH to Beginning of Reset | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 23 | TSLRL | ${ }_{\text {thscs }}$ | Chip Select LOW to Beginning of Reset | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 24 | TRLRH | trP | Reset Pulse Width | 20 |  | 20 |  | 30 |  | 40 |  | ns |
| 25 | TRHSX | ${ }^{\text {t }}$ RHCS | Chip Select Hold after End of Reset | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 26 | TRHWL | $\mathrm{t}_{\text {RHW }}$ | Write Enable Hold after End of Reset | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| 27 | TRHAX | trha | Address Hold after End of Reset | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| 28 | TRLQZ | $t_{\text {thHZ }}$ | Reset LOW to Output in $\mathrm{Hi}-\mathrm{Z}$ (Notes 5, 8) | 0 | 15 | 0 | 20 | 0 | 25 | 0 | 35 | ns |
| 29 | TRHQX | $t_{\text {t } L Z ~}$ | Reset HIGH to Output in Low-Z (Notes 5, 8) | 0 | 15 | 0 | 20 | 0 | 25 | 0 | 35 | ns |

[^10]*See the last page of this spec for Group A Subgroup Testing information.


## RESET CYCLE

The reset cycle is initiated by $\overline{\bar{R}}$ going LOW for a time $\geqslant \mathrm{t}_{\mathrm{R}}$, and is terminated by holding $\overline{\mathrm{R}}$ HIGH for a time $\geqslant t_{\text {RHA }}$. The addresses to the device must be stable during the RESET cycle time. The entire contents of the RAM will be reset to ZERO regardless of the address chosen during the cycle. The
control $\overline{\mathrm{S}}$ must be $\leqslant \mathrm{V}_{\mathrm{IL}}$ maximum, and $\overline{\mathrm{W}}$ must be $\geqslant \mathrm{V}_{\mathrm{IH}}$ minimum and it is recommended that $\bar{G} b e \geqslant V_{\mathrm{IH}}$ minimum.

The reset cycle is normally associated with current spikes, both at $V_{C C}$ and GND as shown in the graph. To attenuate the current spikes, an external bypass capacitor (high frequency, $0.1 \mu \mathrm{~F}$ ) for each Am9150 socket is recommended.

## Typical Icc and Ignd During a Reset Cycle



WF009920

SWITCHING TEST CIRCUITS

Figure 1 a.


TC002360

KEY TO SWITCHING WAVEFORMS


Figure 1 ib .

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{IL}}$ | 7,8 |
| $\mathrm{I}_{\mathrm{I}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TAVAV (trc) | 7, 8, 9, 10, 11 | 16 | TDVWH (tDw) | 7, 8, 9, 10, 11 |
| 2 | TAVQV ( ${ }_{\text {AA }}$ ) | $7,8,9,10,11$ | 17 | TWHDX (tDH) | 7, 8, 9, 10, 11 |
| 3 | TSLQV (tacs) | 7, 8, 9, 10, 11 | 20 | TAVAV (t $\mathrm{t}_{\mathrm{R} R \mathrm{C}}$ ) | 7, 8, 9, 10, 11 |
| 4 | TGLQV (toe) | $7,8,9,10,11$ | 21 | TAVRL (trsa) | 7, 8, 9, 10, 11 |
| 9 | TAXQX (tOHA) | $7,8,9,10,11$ | 22 | TWHRL (tRSW) | 7, 8, 9, 10, 11 |
| 10 | TAVAV (twc) | 7, 8, 9, 10, 11 | 23 | TSLRL (tRSCS) | 7, 8, 9, 10, 11 |
| 11 | TSLWH (tcw) | $7,8,9,10,11$ | 24 | TRLRH (tRP) | $7,8,9,10,11$ |
| 12 | TAVWH (taw) | 7, 8, 9, 10, 11 | 25 | TRHSX (tRHCS) | 7, 8, 9, 10, 11 |
| 13 | TAVWL (tas) | 7, 8, 9, 10, 11 | 26 | TRHWL (tRHW) | 7, 8, 9, 10, 11 |
| 14 | TWLWH (twp) | 7, 8, 9, 10, 11 | 27 | $\begin{aligned} & \text { TRHAX } \\ & \text { (t RHA) } \end{aligned}$ | 7, 8, 9, 10, 11 |
| 15 | TWHAX (tWR) | $7,8,9,10,11$ |  |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am9151

## $1024 \times 4$ Registered Static RAM with SSR $^{T M}$ - On-Chip Diagnostics Capability

## DISTINCTIVE CHARACTERISTICS

- High Speed - 40 ns cycle time ( 25 ns Max. setup and 15 ns Max. clock-to-output)
- On-chip high-speed parallei register for pipelined systems
- On-chip high-speed 'Shadow' register with serial shift mode for Serial Shadow Register (SSR) Diagnostics and for loading writable control stores
- Writable Initialize register for system interrupt or reset
- Synchronous or asynchronous output enable
- 24 mA output drive capability


## GENERAL DESCRIPTION

The Am9151 is a high-performance $1 \mathrm{~K} \times 4$, n-channel, Registered Static RAM. The on-board registers are used for pipelined microprogrammed systems operation and for performing Serial Shadow Register (SSR) Diagnostics and Writable Control Store (WCS) loading.

The Am9151 contains three high-speed, 4-bit registers. The Pipeline register is a parallel data register in the memory array-to-output path intended for normal registered data operations. The Diagnostics register, also called a Serial Shadow Register (SSR), is used in a systematic way to
control and observe the Pipeline register in order to exercise any desired system function during a diagnostic test mode. WCS loading can be accomplished by serially shifting an instruction word into the Shadow register and then clocking the data in parallel into memory. The Initialize register is used to generate any arbitrary microinstruction for system interrupt or reset.

The Am9151 operates from a single 5 -volt supply and is fully TTL-compatible. The device is packaged in a slim 24 pin, 300-mil-wide DIP for the highest possible density.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Part Number |  | Am9151-40 | Am9151-50 | Am9151-60 |
| :--- | :--- | :---: | :---: | :---: |
| Minimum Cycle Time (ns) |  | 40 | 50 | 60 |
| Icc Max. (mA) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 180 | 180 | 180 |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{N} / \mathrm{A}$ | 180 | 180 |

1. Cycle time $=$ Address setup time plus clock to output time, including transition times.


CD009481

## LOGIC SYMBOL



## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION

Am9151
$1024 \times 4$ Registered Static RAM with SSR
*Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

## Valid Combinations

| Valid Combinations |  |
| :--- | :--- |
| AM9151-40 | DC, DCB |
| AM9151-50 | DC, DCB, |
| AM9151-60 | DMB |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\mathrm{A}_{0}-\mathrm{A}_{9} \quad$ Address (Inputs)
The 10-bit field presented at the address inputs selects one of the 1024 memory locations to be read from or written into.
M Mode (Input)
Control input for the pipeline register, multiplexer, shadow register, shadow register multiplexer, and initialize register.

## DK Diagnostic Clock (Input)

The diagnostic clock is used to load or shift data into the shadow register. Also used to load data into the initialize register and the memory array. Transfer occurs on the LOW-to-HIGH transition of DK.
SD Serial Data Input (Input)
The input to the least significant bit of the shadow register when operating in the shift mode. SD is also a control input when it is not in the shift mode.
PK Pipeline Clock (Input)
The pipeline clock is used to load data into the pipeline register from the initialize register, shadow register, or the memory array.

SQ Serial Data Output (Output)
The output from the most significant bit of the shadow register. When mode is LOW SD feeds through to SQ.
$D Q_{1}-D Q_{4}$ Data $1 / O$ Port (Input/Output)
Parallel data output from the pipeline register or parallel data input to the shadow register.
IS Synchronous Initialize (Input)
Control input for the initialize register. Used to load the pipeline register from the initialize register or load the initialize register from the shadow register. The initialize function can be used to generate any arbitrary microinstruction for system interrupt or reset.
$\bar{G}_{\mathbf{s}}$ Synchronous Output Enable (Input)
Controls the state of the DQ outputs in conjunction with PK.
G Asynchronous Output Enable (Input)
Controls the state of the DQ outputs independent of clock.

## FUNCTIONAL DESCRIPTION

See the following function tables (Tables 1 and 2) for PK and DK operations.
TABLE 1. FUNCTION TABLE for PK OPERATIONS
PK transitions LOW-to-HIGH. DK stable at least 65 ns before PK transition, SD $=$ Don't Care.

| Inputs |  |  |  |  | $\begin{gathered} \text { Outputs } \\ D Q_{1}-D Q_{4} \end{gathered}$ | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PK | $\overline{5}$ | M | $\overline{\mathbf{G}_{S}}$ | $\overline{\mathbf{G}}$ |  |  |
| $\uparrow$ | L | L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{X} \end{aligned}$ | L X H | $\begin{aligned} & \mathrm{PR}_{1}-\mathrm{PR}_{4} \\ & \mathrm{Hi}-\mathrm{Z} \\ & \mathrm{Hi}-\mathrm{Z} \end{aligned}$ | IREG $\rightarrow$ PREG |
| $\uparrow$ | H | L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{X} \end{aligned}$ | L X $H$ | $\begin{aligned} & \mathrm{PR}_{1}-\mathrm{PR}_{4} \\ & \mathrm{Hi}-\mathrm{Z} \\ & \mathrm{Hi}-\mathrm{Z} \end{aligned}$ | MEM $\rightarrow$ PREG |
| $\uparrow$ | X | H | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{X} \end{aligned}$ | L X $H$ | $\begin{aligned} & \mathrm{PR}_{1}-\mathrm{PR}_{4} \\ & \mathrm{Hi}-\mathrm{Z} \\ & \mathrm{Hi}-\mathrm{Z} \end{aligned}$ | DREG $\rightarrow$ PREG |

## TABLE 2. FUNCTION TABLE for DK OPERATIONS

DK transitions LOW-to-HIGH, PK stable at least 65 ns before DK transition, $\overline{\mathrm{G}}$ controls output impedance, otherwise Don't Care.

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{Inputs} \& \multirow[t]{2}{*}{$$
\begin{gathered}
\text { Outputs } \\
D Q_{1}-D Q_{4}
\end{gathered}
$$} \& \multirow[b]{2}{*}{Operation} <br>
\hline DK \& $\overline{\text { S }}$ \& M \& SD \& $\overline{\mathbf{G s}^{*}}$ \& $\overline{\mathbf{G}}$ \& \& <br>
\hline $\uparrow$ \& L \& H \& H \& L

X \& L
X

H \& $$
\begin{gathered}
\mathrm{PR}_{1-}-\mathrm{PR}_{4} \\
\mathrm{Hi}-\mathrm{Z} \\
\mathrm{Hi}-\mathrm{Z}
\end{gathered}
$$ \& DREG $\rightarrow$ IREG <br>

\hline $\uparrow$ \& X \& L \& X \& $$
\begin{aligned}
& \hline \mathbf{L} \\
& \mathrm{H} \\
& \mathrm{X}
\end{aligned}
$$ \& L

X

$H$ \& \[
$$
\begin{gathered}
\mathrm{PR}_{1}-\mathrm{PR}_{4} \\
\mathrm{Hi}-\mathrm{Z} \\
\mathrm{Hi}-\mathrm{Z}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\text { SHIFT DREG } \\
\mathrm{SD}=\mathrm{DR}_{1}, \mathrm{DR}_{4}=\mathrm{SQ}
\end{gathered}
$$
\] <br>

\hline \& \& \& \& L \& L \& $\mathrm{PR}_{1}-\mathrm{PR}_{4}$ \& PDREG $\rightarrow$ DREG <br>

\hline $\uparrow$ \& X \& H \& L \& \[
$$
\begin{aligned}
& \mathrm{H} \\
& \mathrm{X} \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{X} \\
& \mathrm{H}
\end{aligned}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{Hi}-\mathrm{Z} \\
\mathrm{Hi}-\mathrm{Z}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{DQ} \rightarrow \underset{\mathrm{DQ}_{1}}{\rightarrow}=\mathrm{DREG}_{4}=\mathrm{DR}_{4} \\
\mathrm{DQ},
\end{gathered}
$$
\] <br>

\hline $\uparrow$ \& H \& H \& H \& $$
\begin{aligned}
& \hline \mathrm{L} \\
& \mathrm{H} \\
& \mathrm{X} \\
& \hline
\end{aligned}
$$ \& L

$\times$

H \& $$
\begin{gathered}
\hline \mathrm{PR}_{1}=\mathrm{PR}_{4} \\
\mathrm{Hi}-\mathrm{Z} \\
\mathrm{Hi}-\mathrm{Z}
\end{gathered}
$$ \& DREG $\rightarrow$ MEM <br>

\hline
\end{tabular}

*Set in a previous cycle by PK.
Note: If DK and PK transitions are within 65 ns of each other, the device will assume an unknown state.

## APPLICATIONS

## Applying Serial Shadow Register (SSR)

 Diagnostics in Sequential Logic Systems
## Diagnostics

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both observe intermediate test points and control intermediate signals - address, data, control, and status - to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs, and determine whether the system is functioning correctly.

## Testing Combinational and Sequential Networks

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.

A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best, and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an
internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

## Serial Shadow Reglster Diagnostics

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PCLK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

Figure 1. Sequential Network


AF004250
Figure 2. Combinational Network

When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable. Figure 3 shows a typical computer system using Am29818's and Am9151's.
Serial paths have been added to all the important state registers (macroinstruction, data, status, address, and microinstruction registers). This extra path will make it easier to diagnose system failures by breaking the feed-back paths and turning sequential state machines into combinatorial logic blocks. For example, the status outputs of the ALU may be checked by loading the microinstruction register with the
necessary microinstruction. The desired ALU function is then executed and the status outputs captured in the status register. The status bits can then be serially shifted out and checked for validity.

A single diagnostic loop was shown in Figure 3 for simplicity, but several loops can be employed in more complicated systems to reduce scan time. Additionally, the Am29818's can be used to sample intermediate test points not associated with normal state information. These additional test points can further ease diagnostics, testability and debug. The Am9151s' SSR format and functionality are identical to the Am29818.


Figure 3. Typical System Configuration

OPERATING RANGES (Note 2)

Commercial (C) Devices
$\qquad$
Supply Voltage +4.5 to +5.5 V
Military (M) Devices*
Temperature 55 to $+125^{\circ} \mathrm{C}$
Supply Voltage

$$
+4.5 \text { to }+5.5 \mathrm{~V}
$$

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{C}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOH (DQ) | Parallel Output HIGH Current | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | -2 |  | mA |
| IoL (DQ) | Parallel Output LOW Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | 24 |  | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | 18 |  |  |
| IOH (SQ) | Serial Output HIGH Current | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | -0.5 |  | mA |
| IOL (SQ) | Serial Output LOW Current | $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ |  | 4 |  | mA |
| $\mathrm{V}_{\text {H }}$ | Input HIGH Voltage |  |  | 2.2 | 6.0 | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | (Note 6) |  | -0.5 | 0.8 | Volts |
| IIX | Input Load Corrent | GND $\leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {cC }}$ |  | -10 | 10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $\mathrm{GND} \leqslant \mathrm{V}_{\mathrm{O}} \leqslant \mathrm{V}_{\mathrm{CC}}$ |  | -50 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance | Test Frequency $=1.0 \mathrm{MHz}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, All Pins at 0 V , $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ (Note 8) |  |  | 5 | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | Parallel Input/Output Capacitance |  |  |  | 7 | pF |
| $\mathrm{Co}_{0}$ | Serial Output Capacitance |  |  |  | 7 | pF |
| ICC | VCC Operating Supply Current |  |  |  | 180 | mA |
| Ios (DQ) | Parallel Output Short Circuit Current | $V_{0}=0 \vee$ (Notes 7, 8) |  |  | -225 | mA |
| Ios (SQ) | Serial Output Short Circuit Current | $\mathrm{V}_{0}=0 \vee($ Notes 7,8$)$ |  |  | -85 | mA |

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, operating temperature is defined as the 'instant-ON" case temperature.
3. Test conditions assume signal transition time of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{lOL} / \mathrm{IOH}$ and 50 pF load capacitance for $\mathrm{DQ}_{1}-\mathrm{DQ}_{4}$ and 15 pF for SQ output; output timing reference is 1.5 V .
4. TGHDQZ and TPKHDQZ are measured to the $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ output levels using the load in C . under Switching Test Circuits.
5. All device test loads should be located within $2^{\prime \prime}$ of device outputs.
6. $\mathrm{V}_{I L}$ voltages of less than -0.5 V on $\mathrm{DQ}_{1}-\mathrm{DQ}_{4}$ pins will cause the output current to exceed the maximum rating and thus should not exceed 30 seconds in duration.
7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
8. This parameter is not tested, but guaranteed by characterization.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUITS


A. Output Load for $D Q_{1}-D Q_{\mathbf{4}}$
B. Output Load for SQ
C. Output Load for TGHDQZ and TPKHDQZ (Note 4)

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified* (Cont'd.)

| No. | Parameter <br> Symbol | Parameter <br> Description | Am9151-40 |  | Am9151-50 | Am9151-60 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. | Units |  |

PK-Controlled Operations

| 1 | TAVPKH | Address to PK HIGH Setup•Time | 25 |  | 30 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | TPKHAX | Address from PK HIGH Hold Time | 0 |  | 0 |  | 0 |  | ns |
| 3 | TPKHDQV1 | Delay from PK HIGH to Output Valid, if Outputs Were Not Hi-Z Initially |  | 12 |  | 15 |  | 20 | ns |
| 4 | TPKHDQV2 | Delay from PK HIGH to Output Valid, if Outputs Were Hi-Z Initially |  | 15 |  | 20 |  | 25 | ns |
| 5 | TPKHPKL TPKLPKH | PK Pulse Width (LOW or HIGH) | 15 |  | 20 |  | 25 |  | ns |
| 6 | TGLDQV | Asynchronous Output Enable LOW to Output Valid |  | 15 |  | 20 |  | 25 | ns |
| 7 | TGHDQZ | Asynchronous Output Enable HIGH to Output Hi-Z (Note 4) |  | 15 |  | 20 |  | 25 | ns |
| 8 | TGSVPKH | $\bar{G}_{\text {s }}$ to PK HIGH Setup Time | 15 |  | 15 |  | 20 |  | ns |
| 9 | TPKHGSX | GS from PK HIGH Hold Time | 0 |  | 0 |  | 0 |  | ns |
| 10 | TPKHDQZ | Delay from PK HIGH to Output in $\mathrm{Hi}-\mathrm{Z}$ (Note 4) |  | 15 |  | 20 |  | 25 | ns |
| 11 | TMVPKH | Mode to PK HIGH Setup Time | 35 |  | 35 |  | 40 |  | ns |
| 12 | TPKHMX | Mode from PK HIGH Hold Time | 5 |  | 5 |  | 5 |  | ns |
| 13 | TIVPKH | Synchronous I to PK HIGH Setup Time | 20 |  | 25 |  | 30 |  | ns |
| 14 | TPKHIX | Synchronous İ.from PK HIGH Hold Time | 5 |  | 5 |  | 5 |  | ns |
| 15 | TDKSPKH | DK Stable to PK HIGH Setup Time | 65 |  | 65 |  | 65 |  | ns |
| 16 | TPKHDKX | DK from PK. HIGH Hold Time | 65 |  | 65 |  | 65 |  | ns |
|  |  | Address Input Rise and Fall Times |  | 1 |  | 1 |  | 1 | ns |

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Am9151-40 |  | Am9151-50 |  | An9151-60 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| DK-Controlled Operations |  |  |  |  |  |  |  |  |  |
| 17 | TPKSDKH | PK Stable to DK HIGH Setup Time | 65 |  | 65 |  | 65 |  | ns |
| 18 | TDKHPKX | PK from DK HIGH Hold Time | 65 |  | 65 |  | 65 |  | ns |
| 19 | TSDVDKH | Serial Data in to DK HIGH Setup Time | 20 |  | 25 |  | 30 |  | ns |
| 20 | TDKHSDX | Serial Data in from DK HIGH Hold Time | 5 |  | 5 |  | 5 |  | ns |
| 21 | TMVDKH | Mode to DK HIGH Setup Time | 35 |  | 35 |  | 40 |  | ns |
| 22 | TDKHMX | Mode from DK HIGH Hold Time | 5 |  | 5 |  | 5 |  | ns |
| 23 | TDQVDKH | Data in to DK HIGH Setup Time | 20 |  | 25 |  | 30 |  | ns |
| 24 | TDKHDQX | Data in from DK HIGH Hold Time | 5 |  | 5 |  | 5 |  | ns |
| 25 | TIVDKH | $\overline{\text { S }}$ to DK HIGH Setup Time | 20 |  | 25 |  | 30 |  | ns |
| 26 | TDKHIX | $\bar{S}_{\text {S }}$ from DK HIGH Hold Time | 5 |  | 5 |  | 5 |  | ns |
| 27 | TDKHSQV | Delay from DK HIGH to Serial Data Out Valid (Shifting) |  | 35 |  | 35 |  | 40 | ns |
| 28 | TDKHDKL TDKLDKH | DK Pulse Width (LOW or HIGH) | 25 |  | 30 |  | 35 |  | ns |
| 29 | TAVDKH | Address Valid to DK HIGH Setup Time for Memory Write | 0 |  | 0 |  | 0 |  | ns |
| 30 | TDKHAX | Address Hold from DK HIGH (Write) | 40 |  | 50 |  | 60 |  | ns |
| Non DK- or PK-Controlled Operations (DK = Stable, PK = Stable) |  |  |  |  |  |  |  |  |  |
| 31 | TSDVSQV | Delay from Serial Data in Valid to Serial Data Out Valid (Mode HIGH) |  | 25 |  | 30 |  | 35 | ns |
| 32 | TMHSQV | Delay from Mode HIGH to Serial Data Out Valid |  | 35 |  | 40 |  | 45 | ns |
| 33 | TSDVMH | Serial Data in Valid to Mode HIGH Setup Time | 0 |  | 0 |  | 0 |  | ns |
| 34 | TMLSQV | $\begin{aligned} & \text { Delay from Mode LOW to Serial Data Valid } \\ & \text { (SQ = DR4) } \end{aligned}$ |  | 35 |  | 40 |  | 45 | ns |

*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS (Cont'd.)

TIMNGG SET 1 NOTE(GS LOW-IF OK HELO STABLE PK CNN HAVE MNMNUW CYCLE TME)

timing SET 2 gig Low


WF021312
PK-Related


## timang SET 4


so


THMAG SET 5


WF021330
Non DK- or PK-Related

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}(\mathrm{DQ})$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}(\mathrm{DQ})}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OH}}(\mathrm{SQ})$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}(\mathrm{SQ})$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{IL}}$ | 7,8 |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{IOZ}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups | No. | Parameter <br> Symbol | Subgroups |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 1 | TAVPKH | $7,8,9,10,11$ | 19 | TSDVDKH | $7,8,9,10,11$ |
| 2 | TPKHAX | $7,8,9,10,11$ | 20 | TDKHSDX | $7,8,9,10,11$ |
| 3 | TPKHDQV1 | $7,8,9,10,11$ | 21 | TMVDKH | $7,8,9,10,11$ |
| 4 | TPKHDQV2 | $7,8,9,10,11$ | 22 | TDKHMX | $7,8,9,10,11$ |
| 5 | TPKHPKL <br> TPKHPKH | $7,8,9,10,11$ | 23 | TDQVDKH | $7,8,9,10,11$ |
| 6 | TGLDQV | $7,8,9,10,11$ | 24 | TDKHDQX | $7,8,9,10,11$ |
| 8 | TGSVPKH | $7,8,9,10,11$ | 25 | TIVDKH | $7,8,9,10,11$ |
| 9 | TPKHGSX | $7,8,9,10,11$ | 26 | TDKHIX | $7,8,9,10,11$ |
| 11 | TMVPKH | $7,8,9,10,11$ | 27 | TDKHSQV | $7,8,9,10,11$ |
| 12 | TPKHMX | $7,8,9,10,11$ | 28 | TDKHDKL | $7,8,9,10,11$ |
| 13 | TIVPKH | $7,8,9,10,11$ | 29 | TAVDKH | $7,8,9,10,11$ |
| 14 | TPKHIX | $7,8,9,10,11$ | 30 | TDKHAX | $7,8,9,10,11$ |
| 15 | TDKSPKH | $7,8,9,10,11$ | 31 | TSDVSQV | $7,8,9,10,11$ |
| 16 | TPKHDKX | $7,8,9,10,11$ | 32 | TMHSQV | $7,8,9,10,11$ |
| 17 | TPKSDKH | $7,8,9,10,11$ | 33 | TSDVMH | $7,8,9,10,11$ |
| 18 | TDKHPKX | $7,8,9,10,11$ | 34 | TMLSQV | $7,8,9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am99C10

## $256 \times 48$ Content Addressable Memory (CAM)

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast-compare time - 50 ns data to match output
- Maskable-bits and maskable-words
- Word-parallel search
- Multiple-match capabilities
- On-chip address decoder
- Time-multiplexed data input
- TTL-compatible inputs and outputs
- Low power dissipation via CMOS


## GENERAL DESCRIPTION

The Am99C10 is a high-speed Content Addressable Memory (CAM) with a capacity of 256 words of 48 bits each. The $256 \times 48$ organization is ideal in Ethernet network applications where it can function as an address filter and perform the network address look-up function in bridges. It can also find use in database machines, temporary storage, decoding, and scratch pad memory applications. Unlike standard memories that associate data with an address, the CAM associates an address with data. The data (comparand) is presented to the CAM which performs simultaneous compare operations on all data ( 256 words). When the comparand and a word in the CAM are matched, the on-chip
priority encoder generates a match word address identifying the location of the data in the CAM. If multiple matches occur, the encoder generates the lowest matched address.
The Am99C10 features a 16 -bit bidirectional data bus and three control signals: $\bar{W}, \bar{G}$ and $\bar{E} . \bar{W}$ controls the writing of the internal registers, latches, and the CAM. $\overline{\mathrm{G}}$ controls the reading of the output data and status, while $\bar{E}$ controls the selection/deselection of the device.

The Am99C10 CAM is manufactured with state-of-the-art CMOS processing techniques. It is assembled in a 24 -pin, 400-mil wide DIP.

## BLOCK DIAGRAM



BD006451

## CONNECTION DIAGRAM

## Top View



Note: Pin 1 is marked for orientation.

## PIN DESCRIPTION

D/C Data/Command Mode Selection (Input, TTL, Active HIGH)
A LOW on this input selects the command mode. A HIGH on this input selects the data mode.
$\overline{\text { W }}$ Write Enable (Input, TTL, Active LOW)
This pin controls the writing of the internal registers and latches. New data may be written into a register by forcing the appropriate state of $D / \bar{C}, \bar{E}$ and $\bar{W}$.
G Output Enable (Input, TTL, Active LOW) This pin controls the reading of the output data and status register. The status register can be accessed by forcing the appropriate state of $D / \bar{C}$ and pulling $\bar{G}$ LOW. $D_{0}-D_{15}$ is in the high-impedance state when $\overline{\mathrm{G}}$ is pulled HIGH.
$\bar{E}$ Chip Enable (Input, TTL, Active LOW) A LOW on this input enables chip operations as specified by the state of $D / \bar{C}, \bar{W}, \bar{G}$ and the command word.
$\mathrm{D}_{0}-\mathrm{D}_{15}$ Data Bus (Bidirectional, Three-State)
The 16 -bit bidirectional data bus performs data transfers. The data bus is in a high-impedance state when $\overline{\mathrm{G}}$ is HIGH and/or $\bar{E}$ is HIGH.

FULL Address Full (Output, TTL, Active LOW)
A LOW on this output indicates that all the words in the 256 address locations in CAM are used. A HIGH on this output indicates that certain locations are still available for storage or that the FULL output is disabled. The FULL output is in the logic HIGH state when $\bar{E}$ is HIGH.

## $\overline{\text { MTCH }} \overline{\text { Match (Output, TTL, Actlve LOW) }}$

A LOW on this output indicates that the data present in the comparand register and word(s) already stored in the CAM are matched. A HIGH on this output indicates that a mismatch has taken place or the match output is disabled.
The match output is in the logic HIGH state when $\bar{E}$ is HIGH.
$V_{\text {CC }}$ Power Supply (Input) +5 V
$\mathbf{V}_{\text {SS }}$ Power Supply (Input) Ground

## FUNCTIONAL DESCRIPTION

The following functional description briefly describes the Am99C10 Block Diagram as well as the architecture of the device.

Organized $256 \times 48$, the Am99C10 has an internal 16-bit bidirectional data bus, while the internal data bus is organized 48 bits wide. The demultiplexer and Comparand Register assemble 48 -bit wide data from the external 16 -bit data. The Segment Counter controls the multiplexer/demultiplexer operations. The Comparand Register is organized as three 16-bit registers. The source of data to the Comparand Register is selected from the CAM, Mask Register, or I/O. The Segment Counter output is used to select a 16 -bit field in the 48 -bit bus. The Mask Register is 48 bits wide and is loaded from the Comparand Register by issuing a "move" command. The
command latch holds a 16 -bit command word, providing global control of the Am99C10.

The state information memory indicates the state of the 48-bit word in the CAM and is organized 256 words by 2 bits. Each 48-bit word has a skip-bit and an empty-bit associated with it. The skip-bit enables/disables a word in the CAM in situations where there are multiple matches. The priority encoder generates the lowest match address when multiple matches occur. The skip-bit gives the user the ability to detect other matched addresses. The match address is accessed by reading the status register. The empty-bit indicates available or empty addresses in the CAM into which data can be written. If multiple empty addresses exist, the priority encoder generates the lowest empty address. The empty address is accessed by reading the status register.

# Am99C164/Am99C165 

$16,384 \times 4$ STATIC R/W RANDOM-ACCESS MEMORY

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast access time - Am99C164 - 35/45/55/70 ns maximum Am99C165-35/45/55/70 ns maximum
- $16 \mathrm{~K} \times 4$ organization
- Output Enable ( $\overline{\mathrm{G}}$ ) control to alleviate bus contention conditions (Am99C165)
- Single $5 \mathrm{~V} \pm 10 \%$ power supply operation
- Fully static storage and interface circuitry
- Automatic power down when deselected
- Low power dissipation
- 330 mW average operating power
- 85 mW maximum standby power for TTL interface levels
- 2 V data retention capability
- 22-pin 0.300-inch DIP (Am99C164)
- 24-pin 0.300-inch DIP (Am99C165)


## GENERAL DESCRIPTION

The Am99C164 and Am99C165 are high-performance $16,384 \times 4$ bit static read/write random-access memory manufactured with state-of-the-art CMOS processing techniques.
The Am99C164 device features common input/output pins and two control signals ( $\bar{E}$ ) and ( $\bar{W}$ ). While $\bar{E}$ controls read, write and selection/deselection of the device, $\bar{W}$ controls the write operation and output buffers only.

The Am99C165 device features three control signals ( $\bar{E}$ ), $(\bar{W})$ and ( $\bar{G}$ ) to facilitate not only memory expansion but also alleviate any bus contention conditions which might limit high performance read/write operation. While $\bar{W}$ activates only the input buffers during a write cycle, $\bar{G}$
activates only the output buffers during a read cycle. $\bar{E}$ controls the selection/deselection of the entire device irrespective of read or write and powers down the device when $E$ is inactive. All input/output interface levels are fully TTL compatible for both the Am99C164 and Am99C165.

The Am99C164 and Am99C165 require a single 5 V power supply while operating but can hold the data when power supply level is maintained at a voltage as low as 2 V .

The Am99C164 is available in a 22 -pin 0.300 inch wide dual in-line ceramic or plastic package.

The Am99C165 is available in a 24-pin 0.300 inch wide dual in-line ceramic or plastic package.


## Am99C19

## $1024 \times 9$ First-In/First-Out (FIFO)

ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- First-In/First-Out dual-port memory
- $1024 \times 9$ organization
- Fast cycle time
- 45 ns typical
- Fast throughput timie $>20 \mathrm{MHz}$
- Expandable by both word depth and/or bit width
- Empty, half-full, and full warning flags
- Asynchronous and simultaneous read and write
- Auto re-transmit capabilities
- Low-power dissipation
-440 mW ( 0 to $+70^{\circ} \mathrm{C}$ )
- $550 \mathrm{~mW}\left(-55\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- Single 5 -volt $\pm 10 \%$ power-supply operation
- 28 -pin ( 0.600 -inch) DIP


## GENERAL DESCRIPTION

The Am99C19 is a dual-port FIFO memory that offers parallel loading capability. Full and empty flags are provided to prevent overflow or underflow of data. Expansion logic is incorporated into the device for easy expansion in both word size and depth.

The read and write cycles are internally sequential through the use of ring pointers without address information present to load and unload data. Write and Read signals are used to toggle data in and out of the device. The Am99C19 has a typical read/write cycle time of $45 \mathrm{~ns}(>20 \mathrm{MHz})$.

The AM99C19 FIFO offers a 9-bit wide data array for control and parity bits at the user's choice. This feature is ideally suited for data communications where a parity bit for transmission/reception error checking is necessary. The Am99C19 device offers the user a choice to re-transmit from the beginning of data by incorporating a 're-transmit" capability.

The Am99C19 is available in a 28 -pin ( 0.600 -inch) dual-inline package.

## BLOCK DIAGRAM




## CONNECTION DIAGRAM

 Top View

CD009410

Note: Pin 1 is marked for orientation.

## Am99C328

## $32,768 \times 8$ Static R/W Random-Access Memory

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast access time - 45/55/70/100 ns Maximum
- 32K $\times 8$ organization
- Output Enable $\overline{\mathrm{G}}(\overline{\mathrm{OE}})$ control to alleviate bus contention
- Single $5 \mathrm{~V} \pm 10 \%$ power supply operation
- Fully static storage and interface circuitry
- Automatic Power-Down when deselected

Low power dissipation

- 400 mW typical operating power
- 125 mW maximum standby power for TTL interface levels
- 2 V data retention capability
- 28-pin, 0.6-inch DIP


## GENERAL DESCRIPTION

The Am99C328 is a high-performance, $32,768 \times 8$-Bit Static Read/Write Random-Access Memory manufactured with state-of-the-art CMOS processing techniques.

The Am99C328 features three control signals, $\bar{E}(\overline{\mathrm{CE}}), \bar{W}$ (WE), and $\overline{\mathrm{G}}(\overline{\mathrm{OE}})$, to facilitate not only memory expansion, but also alleviate any bus contention conditions which might limit high-performance Read/Write operation. While $\bar{W}(\overline{W E})$ activates only the input buffers during a write cycle, $\overline{\mathrm{G}}(\overline{\mathrm{OE}})$ activates only the output buffers during a read cycle.
$\bar{E}(\overline{C E})$ controls the selection/deselection of the entire device irrespective of read or write and powers down the device when $\bar{E}(\overline{\mathrm{CE}})$ is inactive. All input/output interface levels are fully TTL compatible for the Am99C328.

The Am99C328 requires a single 5 V power supply while operating, but will hold the data when the power-supply level is maintained at voltages as low as 2 V .
The Am99C328 is available in a 28 -pin, 0.6 -inch wide, dual-in-line, side/brazed package.

BLOCK DIAGRAM


BD006531

## PRODUCT SELECTOR GUIDE

| Part Number | Am99C328-45 | Am99C328-55 | Am99C328-70 | Am99C328-10 |
| :--- | :---: | :---: | :---: | :---: |
| Access Time Max. (ns) | 45 | 55 | 70 | 100 |
| Icc Max. (mA) 0 to $+70^{\circ} \mathrm{C}$ | 120 | 120 | 120 | 120 |
| Icc Max. (mA) -55 to $+125^{\circ} \mathrm{C}$ | NA | 140 | 140 | 140 |


| Publication \# | $\frac{\text { Rev. }}{\text { 08137 }}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :--- | :---: |
| Issue Date: May | 1986 |  |

## CONNECTION DIAGRAM

## Top Vlew

| $A_{14}-1^{\circ}$ | 28 | $\square \mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| $A_{12} \square_{2}$ | 27 | W(WE) |
| $A_{7} \square^{3}$ | 26 | - $A_{13}$ |
| $\mathrm{A}_{6} \square_{4}$ | 25 | $\square A_{B}$ |
| $A_{5} \square_{5}$ | 24 | $\mathrm{A}_{9}$ |
| $A_{4} \square^{6}$ | 23 | $\square A_{11}$ |
| $A_{3} \square_{7} 7$ | 22 | $\underline{G}(\mathrm{OE})$ |
| $\mathrm{A}_{2} \square^{8}$ | 21 | $\square \mathrm{A}_{10}$ |
| $A_{1}{ }^{\text {c }}$ | 20 | $\square E(C E)$ |
| $A_{0} \square_{10}$ | 18 | $\square \mathrm{DQ}_{7}$ |
| $D Q_{0} \square^{11}$ | 18 | $\square D Q_{6}$ |
| $\mathrm{DQ}_{1} \square^{12}$ | 17 | $\square D Q_{5}$ |
| $\mathrm{DQ}_{2} \square_{13}^{13}$ | 16 | $\square D Q_{4}$ |
| $v_{S S} \square_{14}$ | 15 | $\square D Q_{3}$ |

CD009700

ADDRESS DESIGNATORS

| External | Internal | Pin <br> Number |
| :---: | :---: | :---: |
| $A_{14}$ | $A Y_{5}$ | 1 |
| $A_{12}$ | $A X_{6}$ | 2 |
| $A_{7}$ | $A X_{5}$ | 3 |
| $A_{6}$ | $A X_{4}$ | 4 |
| $A_{5}$ | $A X_{3}$ | 5 |
| $A_{4}$ | $A X_{2}$ | 6 |
| $A_{3}$ | $A Y_{4}$ | 7 |
| $A_{2}$ | $A Y_{3}$ | 8 |
| $A_{1}$ | $A Y_{2}$ | 9 |
| $A_{0}$ | $A Y_{1}$ | 10 |
| $A_{10}$ | $A Y_{0}$ | 21 |
| $A_{11}$ | $A X_{1}$ | 23 |
| $A_{9}$ | $A X_{0}$ | 24 |
| $A_{8}$ | $A X_{8}$ | 25 |
| $A_{13}$ | $A X_{7}$ | 26 |

## Am99C416

ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

－High Speed
－Access time as fast as 45 ns
－Low－power consumption
－ 605 mW Maximum（Active）
－ 140 mW Maximum（Standby）
－Output Enable（ $\overline{\mathrm{G}}$ ）control to minimize bus contention
－2－V data retention for battery back－up operation
－Single $5-\mathrm{V} \pm 10 \%$ power supply operation
－Fully static－no clocks or timing signals required
－40－pin， 0.600 －inch DIP

## GENERAL DESCRIPTION

The Am99C416 is a 65,536 －bit，static，high－speed，Read／ Write Random－Access Memory organized as 4096 words with 16 bits per word．Manufactured with advanced CMOS processing techniques，the Am99C416 combines fast ac－ cess time with low－power consumption and increased reliability．

Features include common input／output pins and three control signals to facilitate read／write operations，simplify memory expansion，and minimize any bus contention that may limit device performance． $\bar{W}$ activates only the input buffers during a write cycle while $\overline{\mathbf{G}}$ activates only the output buffers during a read cycle．E controls the selection／
deselection of the entire device and powers down the device when $\bar{E}$ goes HIGH．Two memory－array partition signals，$\overline{\mathrm{UB}}$ and $\overline{\mathrm{LB}}$ ，allow independent access to either the upper or lower eight bits of the 16 －bit word．

The wide word length and 4K depth make the Am99C416 useful as writable control store memory in mini and super－ mini computers in addition to applications using 16－bit and 32－bit microprocessors．

The Am99C416 requires a single $5-\mathrm{V}$ power supply while operating，but can retain data with supply voltages as low as 2 V ．All input／output levels are TTL－compatible．

BLOCK DIAGRAM


BD006480


## PRODUCT SELECTOR GUIDE

| Part Number | Am99C416-45 | Am99C416-55 | Am99C416-70 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time <br> (ns) | 45 | 55 | 70 |
| ICC Maximum (mA) | 110 | 110 | 110 |
| ISB Maximum (mA) | 25 | 25 | 25 |

## CONNECTION DIAGRAM

Top View


Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


## Pin Names

$D Q_{0}-D Q_{15}=$ Data $/ / O$
$A_{0}-A_{11}=$ Address Inputs
$\bar{E}=$ Chip Enable
W = Write Enable
$\bar{G}=$ Output Enable
$\overline{U B}=$ Upper Byte Control
$\overline{\mathrm{LB}}=$ Lower Byte Control
$V_{C C}=+5-V$ Power Supply
$\mathrm{V}_{\mathrm{SS}}=$ Ground

## FUNCTIONAL DESCRIPTION

Please refer to Table 1 for Mode Selection for the Am99C416.
TABLE 1. MODE SELECT

| Inputs |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | $\bar{W}$ | $\overline{\mathbf{G}}$ | $\overline{U B}$ | $\overline{L B}$ | $\mathrm{DQ}_{15}-\mathrm{DQ}_{8}$ | $D Q_{7}-D Q_{0}$ |  |
| H | X | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | Deselected, Power Down |
| L | L | X | H | H | Hi-Z | Hi-Z | Deselected |
| L | L | X | L | H | Data In | Hi-Z | Byte-Write |
| L | L | X | H | L | Hi-Z | Data In | Byte-Write |
| L | L | X | L | L | Data In | Data In | Word-Write |
| L | H | L | H | H | Hi-Z | Hi-Z | Deselected |
| L | H | L | L | H | Data Out | Hi-Z | Byte-Read |
| L | H | $L$ | H | L | Hi-Z | Data Out | Byte-Read |
| L | H | L | L | L | Data Out | Data Out | Word-Read |
| L | H | H | X | X | Hi-Z | Hi-Z | Output Not Enabled |
| $\begin{aligned} & I=H \\ & =L \\ & =D \end{aligned}$ | W |  |  |  |  |  |  |

# Am99C58/Am99C59 

$4096 \times 4$ CMOS Static Random-Access Memory

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- $4096 \times 4$ organization
- High Speed
- 25 ns $t_{A A}$ Maximum
- 15 ns $t_{A C S}$ Maximum (Am99C59)
- Separate data inputs and outputs
- Automatic power-down when deselected (Am99C58)
- Maximum power dissipation: 990 mW
- Maximum standby power dissipation: 220 mW (Am99C58)
- TTL-compatible inputs and outputs
- Single $+5-\mathrm{V} \pm 10 \%$ power supply
- Slim $24-$ pin, $300-$ mil DIP and 28 -pin ceramic leadless carrier


## GENERAL DESCRIPTION

The Am99C58 and Am99C59 are high-performance CMOS Static RAMs organized as 4096 words by 4 bits. They are manufactured using an advanced high-performance CMOS process that combines high speed with low-power consumption and increased reliability.

Both devices feature access times as fast as 25 ns and separate data inputs and outputs. The Am99C58 and Am99C59 operate from a single 5-V supply and all inputs and outputs are fully TTL-compatible. The Am99C58 provides a Chip Enable ( $\bar{E}$ ) function that automatically powers down the device when deselected. The Am99C59 provides
a Chip Select $(\bar{S})$ function that offers a chip select access time of 15 ns .

Two inputs, $\bar{E} / \bar{S}^{*}$ and $\bar{W}$, are used to control the device. Chip Enable/Select ( $\bar{E} / \overline{\mathrm{S}})^{*}$ selects the device for operation and provides for easy memory expansion. Write Enable ( $\bar{W}$ ) controls write and read operations. The data outputs will be in a high-impedance state when $\bar{E} / \bar{S}^{*}$ is HIGH, or $\bar{W}$ is LOW.

The Am99C58 and Am99C59 are packaged in a slim 24pin, 300 -mil DIP or 28 -pin ceramic leadless chip carrier.


BD006491

[^11]

## PRODUCT SELECTOR GUIDE

| Part Number | Am99C58 |  |  | Am99C59 |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -25 | -35 | -45 | -25 | -35 | -45 |
| Access TIme Max. (ns) |  | 25 | 35 | 45 | 25 | 35 | 45 |
| 0 to $+70^{\circ} \mathrm{C}$ | ICC Max. (mA) | 180 | 180 | 180 | 180 | 180 | 180 |
|  | ISB Max. (mA) | 40 | 40 | 40 | - | - | - |
| -55 to $+125^{\circ} \mathrm{C}$ | ICC Max. (mA) | - | 180 | 180 | - | 180 | 180 |
|  | ISB Max. (mA) | - | 40 | 40 | - | - | - |

## CONNECTION DIAGRAMS

Top View


* $\bar{E}=$ Am99C58

S = Am99C59
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS009651

[^12]
## Am99C60

## $4096 \times 4$ CMOS Static Random-Access Memory with Reset

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- $4096 \times 4$ organization
- High Speed
- 25 ns taA Maximum (Commercial)
- 35 ns $t_{A A}$ Maximum (Military)
- Memory reset function per bit
- Common data inputs and outputs
- Automatic power-down when deselected
- Maximum power dissipation: 990 mW
- Maximum standby power dissipation: 220 mW
- TTL-compatible inputs and outputs
- Single $+5-\mathrm{V} \pm 10 \%$ power supply
- Slim 24-pin, 300-mil DIP and 28 -pin ceramic leadless carrier


## GENERAL DESCRIPTION

The Am99C60 is a high-performance CMOS Static RAM organized as 4096 words by 4 bits. It is manufactured using an advanced high-performance CMOS process that combines high speed with low-power consumption and increased reliability.

The Am99C60 offers access times as fast as 25 ns and features a memory reset function which allows individual, combination of individual, or all sections of the memory array to be reset to a logic LOW.

The Am99C60 operates from a single $5-\mathrm{V}$ supply and all inputs and outputs are fully $T T L$-compatible. Four inputs, $E$, $\bar{W}, \bar{G}$, and $\overline{\mathrm{R}}$ are used to control the device. Chip Enable ( $\overline{\mathrm{E}}$ ) selects the device for operation and automatically powers down the device when deselected. Write Enable (W) controls write and read operations. Output Enable ( $\bar{G}$ ) controls the three-state output buffers on the four common data inputs and outputs. Reset ( $\overline{\mathrm{A}}$ ) controls the reset function.

The Am99C60 is packaged in a slim 24-pin, 300-mil DIP or 28 -pin ceramic leadless chip carrier.

BLOCK DIAGRAM


BD006500

PRODUCT SELECTOR GUIDE

| Part Number | Am99C60 |  |  |  |
| :--- | :--- | :---: | :---: | :---: |
|  | -25 | -35 | -45 |  |
| Access Time Max. (ns) |  | 25 | 35 | 45 |
| 0 to $+70^{\circ} \mathrm{C}$ | Icc Max. (mA) | 180 | 180 | 180 |
|  | IsB Max. (mA) | 40 | 40 | 40 |
| -55 to $+125^{\circ} \mathrm{C}$ | Icc Max. (mA) | - | 180 | 180 |
|  | IsB Max. (mA) | - | 40 | 40 |

## CONNECTION DIAGRAMS

Top View


CD005932

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL


LS002590

## FUNCTIONAL DESCRIPTION

Please refer to Table 1 for Mode Selection for the Am99C60.
TABLE 1. MODE SELECT

| Inputs |  |  |  |  | Data Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | W | $\overline{\mathbf{G}}$ | $\overline{\mathbf{R}}$ | Data Inputs |  |  |
| H | X | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ | Not Enabled |
| L | H | H | L | L | Hi-Z | Reset for any DQ that is LOW |
| L | H | H | L | H | Hi-Z | No Reset for any DQ that is HIGH |
| L | L | X | H | Data | Hi-Z | Write |
| L | H | L | H | N/A | Data Out | Read |
| L | H | H | H | N/A | $\mathrm{Hi}-\mathrm{Z}$ | Output Not Enabled |

$\mathrm{H}=\mathrm{HIGH}$
L = LOW
$X=$ Don't Care
NA $=$ Not Applicable
Z = High Impedance

## Am99C641

## $65,536 \times 1$ Static Read/Write Random-Access Memory

PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- High-performance CMOS circuit design and process
- High Speed - access times as fast as 25 ns
- Single $5-\mathrm{V} \pm 10 \%$ power-supply operation
- Low power - 715 mW active

110 mW TTL - Standby

- 2 V data retention for battery back up applications
- Fully static - no clocks or timing signals required
- Standard 22-pin slim ( 0.300 inch) DIP, (plastic and ceramic), and 22 -pin rectangular ceramic leadless chip carriers.


## GENERAL DESCRIPTION

The Am99C641 is a high-performance, Static CMOS, read/ write random-access memory organized as 65,536 words with 1 bit per word. The Am99C641 features single 5-V operation with automatic power-down capability. All inputs and outputs are fully TTL-compatible. There are separate data input and output pins which, along with the two control
signals $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$, provide ease of expansion in large memory-array applications.

In addition to low TTL-level standby power, this device offers a low CMOS-level standby power of 77 mW and a low data retention current of 4 mA with $\mathrm{V}_{\mathrm{CC}}$ at 2 V .

PRODUCT SELECTOR GUIDE

| Part Number | Am99C641-25 |  | Am99C641-35 |  | Am99C641-45 |  | Am99C641-55 |  | Am99C641-70 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time ( ns ) | 25 |  | 35 |  | 45 |  | 55 |  | 70 |  |
| Temperature Range (Note 1) | C | M | C | M | C | M | C | M | C | M |
| Supply Voltage Tolerance (mA): IDD1 Max. | 130 | - | 110 | - | 90 | 90 | 90 | 90 | 90 | 90 |
| IsB Max. | 20 | - | 20 | - | 20 | 20 | 20 | 20 | 20 | 20 |
| ISBC Max. | 14 | - | 14 | - | 14 | 16 | 14 | 16 | 14 | 16 |
| IDDR Max. | 4 | - | 4 | - | 4 | 4 | 4 | 4 | 4 | 4 |

Notes: 1. $\mathrm{C}=$ Commercial ( 0 to $+70^{\circ} \mathrm{C}$ )
2. $M=$ Military $\left(-55\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| $\frac{\text { Publication \# }}{07438}$ | $\frac{\text { Rev. }}{C}$ | $\frac{\text { Amendment }}{10}$ |
| :---: | :---: | :---: |
| Issue Date: May 1986 |  |  |

## CONNECTION DIAGRAMS

Top View


CD009283
Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL


$V_{C C}=$ Power Supply
$V_{S S}=$ Ground

| Address Designators |  |
| :---: | :---: |
| External | Internal |
| $A_{0}$ | $A_{2}$ |
| $A_{1}$ | $A_{3}$ |
| $A_{2}$ | $A_{5}$ |
| $A_{3}$ | $A_{6}$ |
| $A_{4}$ | $A_{7}$ |
| $A_{5}$ | $A_{12}$ |
| $A_{6}$ | $A_{10}$ |
| $A_{7}$ | $A_{11}$ |
| $A_{8}$ | $A_{9}$ |
| $A_{9}$ | $A_{8}$ |
| $A_{10}$ | $A_{14}$ |
| $A_{11}$ | $A_{13}$ |
| $A_{12}$ | $A_{0}$ |
| $A_{13}$ | $A_{1}$ |
| $A_{14}$ | $A_{4}$ |
| $A_{15}$ | $A_{15}$ |

## ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


* Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

| Valid Combinations |  |
| :--- | :--- |
| AM99C641-25, | PC, PCB, DC, DCB, |
| AM99C641-35 | LC, LCB |
| AM99C641-45, | PC, PCB, DC, DCB, |
| AM99C641-55, | DE, DEB, LC, |
| AM99C641-70 | LCB, LE, LEB |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.
*Preliminary. Subject to Change.

## ORDERING INFORMATION <br> APL and CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:

APL Products: A. Device Number
CPL Products: A. Device Number
B. Speed Option (if applicable)
B. Speed Option (if applicable)
C. Device Class
C. Package Type
D. Package Type
D. Temperature Range
E. Lead Finish
E. CPL Status

APL Products


|  | Valid Combinations |  |
| :--- | :--- | :--- |
| A | AM99C641-45, |  |
| P | AM99C641-55, | /BWA |
| L | AM99C641-70, |  |
| C | AM99C641-45, |  |
| P | AM99C641-55, | /LMC |
| L | AM99C641-70 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\mathrm{A}_{0}-\mathrm{A}_{15}$ Address (Inputs)
The Address input lines select the RAM location to be read or written.
$\overline{\text { CE }}$ Chip Enable (Input, Active LOW)
The Chip Enable selects the memory device. $\overline{\mathrm{WE}}$ is ignored when $\overline{C E}$ is HIGH.

## $\overline{\text { WE }} \overline{\text { Write Enable }}$ (Input, Active LOW)

When $\overline{W E}$ is LOW and $\overline{C E}$ is LOW, data will be written into the location specified on the Address pins. When WE is

HIGH and $\overline{C E}$ is LOW, data will be read out and placed on the Dout pin.
DIN Data Input
This pin is used for entering data during write operations.
DOUT Data Output (Three-State)
This pin is three-state during write operations. It becomes active when $\overline{C E}$ is LOW and $\overline{W E}$ is HIGH.
Vcc Power Supply
Vss Ground


## ABSOLUTE MAXIMUM RATINGS (Note 1*)

Storage Temperature
Caramic Packages

Ambient Temperature with Power Applied
Ceramic Packages.............................. -55 to $+125^{\circ} \mathrm{C}$
Plastic Packages..................................-10 to $+85^{\circ} \mathrm{C}$
DC Supply Voltage
to Ground Potential Continuous............. -0.5 to +7.0 V
All Signal Voltages................................. 0.5 to +7.0 V
Output Curren

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute reliability.

* See notes following Switching Characteristics table.
OPERATING RANGES (Note 2*)
Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ).................................. 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage (VCC) .......................... 4.5 to +5.5 V
Extended Commercial ( $E$ ) and Military ( $M$ ) Devices
Temperature
( $T_{A}-E$ Devices) ( $T_{C}-M$ Devices) ....-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage (VCC) ..+4.5 to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified


## CAPACITANCE*

| Parameter <br> Symbol | Parameter <br> Description | Test <br> Condltions | Min. | Max. | Units |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{I}$ | Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$, <br> $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 6.0 | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\mathrm{VOUT}_{\mathrm{O}}=0 \mathrm{~V}$ |  | 7.0 |  |

* These capacitances are not $100 \%$ tested, but are evaluated at initial characterization and at any time the product is modified where capacitance may be affected.


## KEY TO SWITCHING WAVEFORMS

| WAVE FORM | InPuTS | Outputs |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROM HTOL | WILL BE CHANGING FROMHTOL |
| $\sqrt{\pi}$ | MAY CHANGE FROML TOH | WILL $B E$ CHANGING FROMLTOH |
| xuxx | DON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | dOES NOT APPLY | CENTER <br> INE IS HIGH IMPEDANCE "OFF" STATE |

## SWITCHING TEST CIRCUITS



## SWITCHING TEST WAVEFORM



## Low Vcc Data Retention Characteristics

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V ${ }_{\text {DR }}$ | VCC for Data Retention | $\overline{C E} \geqslant V_{C C}-0.2 \mathrm{~V}$ | 2.0 |  | V |
| IDDDR | Data Retention Current | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ |  | 4.0 | mA |
| $t_{\text {con }}$ | Chip Deselect to Data Retention Time (Note 1) | See waveform (Note 2) | 0 |  | ns |
| $t_{R}$ | Operating Recovery Time (Note 1) |  | $t_{\text {RC }}$ |  | ns |

Notes: 1. Parameter not tested, guaranteed by design.
2. Waveforms shown are not actual and may vary in use.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)
(Table continued on next page)


SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1) (Cont'd.)

| No. | Parameter Symbol |  | Parameter Description | Device Number | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | STD | ALT |  |  |  |  |  |
| 5 | teLax | tLz | Chip Enable to Output Active (Note 7) | Am99C641-25 | 3 |  | ns |
|  |  |  |  | All others | 5 |  |  |
| 6 | tehoz | ${ }_{\text {thz }}$ | Chip Disable to Output Disable (Note 7) | Am99C641-25 | 0 | 15 | ns |
|  |  |  |  | Am99C641-35 | 0 | 15 |  |
|  |  |  |  | Am99C641-45 | 0 | 15 |  |
|  |  |  |  | Am99C641-55 | 0 | 20 |  |
|  |  |  |  | Am99C641-70 | 0 | 20 |  |
| 7 | telicch | tpu | Chip Enable to Power Up (Note 3) | All versions | 0 |  | ns |
| 8 | ${ }^{\text {tehiccl }}$ | tpo | Chip Disable to Power Down (Note 3) | Am99C641-25 | 0 | 25 | ns |
|  |  |  |  | Am99C641-35 | 0 | 35 |  |
|  |  |  |  | Am99C641-45 | 0 | 45 |  |
|  |  |  |  | Am99C641-55 | 0 | 55 |  |
|  |  |  |  | Am99C641-70 | 0 | 70 |  |

## Write Cycle 1

| 9 | $t_{\text {tavav }}$ | Twc | Write Cycle Time | Am99C641-25 | 25 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Am99C641-35 | 35 |  |  |
|  |  |  |  | Am99C641-45 | 45 |  |  |
|  |  |  |  | Am99C641-55 | 55 |  |  |
|  |  |  |  | Am99C641-70 | 70 |  |  |
| 10. | twiwh | twp | Write Pulse Width (Note 5) | Am99C641-25 | 20 |  | ns |
|  |  |  |  | Am99C641-35 | 25 |  |  |
|  |  |  |  | Am99C641-45 | 25 |  |  |
|  |  |  |  | Am99C641-55 | 30 |  |  |
|  |  |  |  | Am99C641-70 | 40 |  |  |
| 11 | telwh | tcw | Chip Enable to End of Write (Note 5) | Am99C641-25 | 25 |  | ns |
|  |  |  |  | Am99C641-35 | 35 |  |  |
|  |  |  |  | Am99C64t-45 | 40 |  |  |
|  |  |  |  | Am99C641-55 | 50 |  |  |
|  |  |  |  | Am99C641-70 | 65 |  |  |
| 12 | tovwh | tow | Data Setup to End of Write | Am99C641-25 | 20 |  | ns |
|  |  |  |  | Am99C641-35 | 25 |  |  |
|  |  |  |  | Am99C641-45 | 25 |  |  |
|  |  |  |  | Am99C641-55 | 30 |  |  |
|  |  |  |  | Am99C641-70 | 30 |  |  |
| 13 | twhDx | $\mathrm{t}_{\mathrm{DH}}$ | Data Hold After End of Write | All Versions | 0 |  | ns |
| 14 | $\mathrm{t}_{\text {AVWH }}$ | ${ }^{\text {taw }}$ | Address Setup to End of Write (Note 5) | Am99C641-25 | 20 |  | ns |
|  |  |  |  | Am99C641-35 | 30 |  |  |
|  |  |  |  | Am99C641-45 | 40 |  |  |
|  |  |  |  | Am99C641-55 | 50 |  |  |
|  |  |  |  | Am99C641-70 | 65 |  |  |
| 15 | tavwL | $\mathrm{t}_{\text {AS }}$ | Address Setup to Beginning of Write | All Versions | 0 |  | ns |
| 16 | twhax | twn | Address Hold After End of Write | All Versions | 0 |  | ns |
| 17 | twLQz | twz | Write Enable to Output Disable (Notes 6 \& 7) | Am99C641-25 | 0 | 10 | ns |
|  |  |  |  | Am99C641-35 | 0 | 15 |  |
|  |  |  |  | Am99C641-45 | 0 | 20 |  |
|  |  |  |  | Am99C641-55 | 0 | 25 |  |
|  |  |  |  | Am99C641-70 | 0 | 30 |  |

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1) (Cont'd.)

| No. | Parameter Symbol |  | Parameter Description | Device Number | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | STD | ALT |  |  |  |  |  |
| 18 | TWHQX | tow | Output Active After End of Write (Notes 6 \& 7) | Am99C641-25 | 0 | 20 | ns |
|  |  |  |  | Am99C641-35 | 0 | 20 |  |
|  |  |  |  | Am99C641-45 | 0 | 25 |  |
|  |  |  |  | Am99C641-55 | 0 | 30 |  |
|  |  |  |  | Am99C641-70 | 0 | 40 |  |
| Write Cycle Two |  |  |  |  |  |  |  |
| 19 | ${ }^{\text {t }}$ AVAV | twc | Write Cycle Time | Am99C641-25 | 25 |  | ns |
|  |  |  |  | Am99C641-35 | 35 |  |  |
|  |  |  |  | Am99C641-45 | 45 |  |  |
|  |  |  |  | Am99C641-55 | 55 |  |  |
|  |  |  |  | Am99C641-70 | 70 |  |  |
| 20 | tWLEH | twp | Write Pulse Width (Note 5) | Am99C641-25 | 20 |  | ns |
|  |  |  |  | Am99C641-35 | 25 |  |  |
|  |  |  |  | Am99C641-45 | 25 |  |  |
|  |  |  |  | Am99C641-55 | 30 |  |  |
|  |  |  |  | Am89C641-70 | 30 |  |  |
| 21 | teleh | tcw | Chip Enable to End of Write (Note 5) | Am99C641-25 | 25 |  | ns |
|  |  |  |  | Am99C641-35 | 35 |  |  |
|  |  |  |  | Am99C641-45 | 40 |  |  |
|  |  |  |  | Am99C641-55 | 50 |  |  |
|  |  |  |  | Am99C641-70 | 65 |  |  |
| 22 | tover | tow | Data Setup to End of Write | Am99C641-25 | 20 |  | ns |
|  |  |  |  | Am99C641-35 | 25 |  |  |
|  |  |  |  | Am99C641-45 | 25 |  |  |
|  |  |  |  | Am99C641-55 | 30 |  |  |
|  |  |  |  | Am99C641-70 | 30 |  |  |
| 23 | tehDX | ${ }_{\text {toh }}$ | Data Hold After End of Write | All Versions | 0 |  | ns |
| 24 | taver | $t_{\text {AW }}$ | Address Setup to End of Write (Note 5) | Am99C641-25 | 20 |  | ns |
|  |  |  |  | Am99C641-35 | 30 |  |  |
|  |  |  |  | Am99C641-45 | 40 |  |  |
|  |  |  |  | Am99C641-55 | 50 |  |  |
|  |  |  |  | Am99C641-70 | 60 |  |  |
| 25 | $t_{\text {aVEL }}$ | $t_{\text {AS }}$ | Address Setup to Beginning of Write | All Versions | 0 | , | ns |
| 26 | $t_{\text {EHAX }}$ | tWR | Address Hold After End of Write | All Versions | 0 |  | ns |
| 27 | twLoz | twz | Write Enable to Output Disable (Notes 6 \& 7) | Am99C641-25 | 0 | 10 | ns |
|  |  |  |  | Am99C641-35 | 0 | 15 |  |
|  |  |  |  | Am99C641-45 | 0 | 20 |  |
|  |  |  |  | Am99C641-55 | 0 | 25 |  |
|  |  |  |  | Am99C641-70 | 0 | 30 |  |
| 28 |  | ${ }_{T}$ | Input Rise and Fall Times | All Versions | 3 | 50 | ns |

Notes ${ }^{*}$ :

1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. Parameter not tested-guaranteed by characterization.
4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input-pulse levels of 0 to 3.0 V , and output loading of specified IOL/OH and $30-\mathrm{pF}$ load capacitance. Output timing reference is 1.5 V (see Test Load A in Switching Test Circuits section).
5. The internal write time of the memory is defined by the overlap of $\overline{C E}$ active and $\bar{W} E$ LOW. Both signals must be active to initiate a write and either signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
6. The minimum limit is not tested and is included for design information only.
7. Parameter not tested, guaranteed by characterization using the load shown in Test Load B-Switching Test Circuits. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.

## SWITCHING WAVEFORMS (Cont'd.)



WF021460
Read Cycle One



Write Cycle One


## Am99C68/Am99CL68

$4096 \times 4$ CMOS Static R/W Random-Access Memory

## DISTINCTIVE CHARACTERISTICS

- High speed - access times as fast as 45 ns
- Fully static storage and interface circuitry
- No clocks or timing signals required
- Automatic power down when deselected
- Low power dissipation:
- Active: 660 mW Max.
- Standby: 11 mW Max. (Am99C68)
$275 \mu \mathrm{~W}$ Max. (Am99CL68)
- Standard 20 -pin, .300 -inch dual-in-line package
- TTL-compatible interface levels
- 2-V data retention


## GENERAL DESCRIPTION

The Am99C68 and Am99CL68 are high-performance CMOS static random- access memories. Organized as 4096 words of 4 bits, the device operation is from a single +5 -volt supply and all input/output levels are TTL compatible.

Both devices enter the standby power mode when $\overline{\mathrm{CE}}$ is taken HIGH. They go into a full standby mode when, in addition to $\overline{\mathrm{CE}}$ being $\mathrm{HIGH}, \mathrm{V}_{\text {IN }}$ is either greater than (V $\mathrm{V}_{\mathrm{CC}}$
-0.2 V ) or less than 0.2 V . In the full standby power mode, the Am99C68 draws 2 mA and the Am99CL68 draws only $50 \mu \mathrm{~A}$.

Both devices have a data retention mode which allows them to maintain memory when $\mathrm{V}_{\mathrm{CC}}$ is as low as 2.0 V .

Data readout is not destructive and has the same polarity as data input.

## BLOCK DIAGRAM



| PRODUCT SELECTOR GUIDE |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Family <br> Part Number |  | Am99C68/Am99CL68 |  |  |  |  |  |  |  |
| Ordering Part Number |  | 99C68-35 | 99CL68-35 | 99C68-45 | 99CL68-45 | 99C68-55 | 99CL68-55 | 99C68-70 | 99CL68-70 |
| Maximum Access Time (ns) |  | TBD* |  | 45 |  | 55 |  | 70 |  |
| $\underset{(\mathrm{mA})}{\mathrm{Icc} \text { Max. }}$ | C Devices | TBD |  | 100 |  | 100 |  | 100 |  |
|  | M Devices | TBD |  | 120 |  | 120 |  | 120 |  |
| $\begin{gathered} \text { ISB Max. } \\ \text { (mA) } \end{gathered}$ |  | TBD |  | 20 |  | 20 |  | 20 |  |
| $\begin{gathered} \text { ISBI Max. }^{(\mu \mathrm{A})} \\ \hline \end{gathered}$ |  | TBD | TBD | 2000 | 50 | 2000 | 50 | 2000 | 50 |
| $\begin{aligned} & \text { ICCDR Max. } \\ & (\mu A) \end{aligned}$ |  | TBD | TBD | 1600 | 40 | 1600 | 40 | 1600 | 40 |

*TBD = To Be Determined.

CONNECTION DIAGRAM Top View


CD009350
Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid
Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION

4K $\times 4$ CMOS Static RAMs
Am99C68 = Standard-Power Version
Am99CL68 = Low-Power Version

| Valld Combinations |  |
| :--- | :--- |
| AM99C68-45 |  |
| AM99CL68-45 |  |
| AM99C68-55 | DC, DCB, |
| AM99CL68-55 | PC, PCB |
| AM99C68-70 |  |
| AM99CL68-70 |  |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

4K $\times 4$ CMOS Static RAMs
Am99C68 = Standard-Power Version
Am99CL68 = Low-Power Version

| Valid Combinations |  |
| :--- | :--- |
| AM99C68-45 |  |
| AM99CL68-45 |  |
| AM99C68-55 | /BRA |
| AM99CL68-55 |  |
| AM99C68-70 |  |
| AM99CL68-70 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.
$\mathbf{A}_{0}-\mathbf{A}_{11}$ Address Line (Inputs)
These inputs select the desired location (memory cell) that data is read from or written to.
WE Write Enable (Input, Active LOW)
This input enables data to be written into the memory location selected by the address when $\overline{\mathrm{CE}}$ is active.

PIN DESCRIPTION
$\overline{C E}$ Chip Enable (Input, Active LOW)
$\overline{\mathrm{CE}}$ acts as a general enable for the part. When $\overline{\mathrm{CE}}$ is active LOW and $\overline{\text { WE }}$ is HIGH, data will be read. When CE is active HIGH and WE is LOW, data will be written.
$\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{4}$ Data $\mathrm{In} /$ Out Bus (Bidirectional, active HIGH) These I/O lines provide the path for data to be read from or written to the selected memory cell.
$\begin{array}{ll}\text { VCC } & +5 \text {-Volt Power Supply } \\ \text { GND } & 0 \text {-Volt Ground }\end{array}$

## ABSOLUTE MAXIMUM RATINGS



Notes: 1. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ )...
0 to $+70^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) +4.75 to +5.25 V
Military (M) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ). -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Note 4)

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOH | Output HIGH Current | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ |  | -4.0 |  | mA |
| lol | Output LOW Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | C Devices | 8.0 |  | mA |
|  |  |  | M Devices | 8.0 |  |  |
| $V_{i H}$ | Input HIGH Voltage |  |  | 2.2 | 6.0 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | (Note 3) |  | -0.5 | 0.8 | V |
| 1 X | Input Load Current | GND $\leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {CC }}$ |  | -5.0 | 5.0 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | $\mathrm{GND} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant \mathrm{~V}_{\mathrm{CC}}$ <br> Output Disabled |  | -5.0 | 5.0 | $\mu \mathrm{A}$ |
| Icc | VCC Operating Supply Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{CE} \leqslant \mathrm{~V}_{\mathrm{IL}} \\ & \text { Output Open, } \\ & \text { Max. Frequency } \end{aligned}$ | C Devices |  | 100.0 | mA |
|  |  |  | M Devices |  | 120.0 |  |
| ISB | Automatic Power-Down Current | $\begin{aligned} & \text { Max. } V_{C C}, \\ & \left(\overline{C E} \geqslant V_{I H}\right) \end{aligned}$ |  |  | 20.0 | mA |
| ISB1 | Full Standby Power Supply Current | $\begin{aligned} & \overline{C E} \geqslant V_{I H}, \\ & V_{I N} \geqslant\left(V_{C C}-0.2 \mathrm{~V}\right) \\ & \text { or } \leqslant 0.2 \mathrm{~V} \end{aligned}$ | Am99C68 |  | 2,000 | $\mu \mathrm{A}$ |
|  |  |  | Am99CL68 |  | 50.0 |  |

CAPACITANCE

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & \text { Test Frequency }=1.0 \mathrm{MHz} \text {, } \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { All pins } \\ & \text { at } 0 \mathrm{~V}, \mathrm{VCC}=5 \mathrm{~V} . \\ & \text { (Note 7) } \end{aligned}$ |  | 6.0 | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | Input/Output Capacitance |  |  | 7.0 |  |

Notes*: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{IOL} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance. Output timing reference is 1.5 V .
2. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. $\mathrm{V}_{\mathrm{IL}}$ voltages of less than -0.5 V on the $\mathrm{I} / \mathrm{O}$ pins will cause the output current to exceed the maximun rating. $-0.1-\mathrm{V}$ and $-3.0-\mathrm{V}$ pulses can be tolerated for up to 50 ns and 10 ns respectively.
4. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
5. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ and $\mathrm{t}_{\mathrm{ZZ}}$ is less than tow for all devices. Transition is measured from the inputs at 1.5 V to the outputs at 1.0 V , and 0.9 V using the load shown in Test Circuit B (see Switching Test Circuits). $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.
6. The minimum limit is not tested and is included as user-guidelines only.
7. These parameters are not tested, but are guaranteed by characterization.
*Notes listed also correspond to references made in Switching Characteristics table.

## KEY TO SWITCHING WAVEFORMS



## SWITCHING TEST CIRCUITS



## Data Retention Characteristics

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | $V_{C C}$ for Data Retention |  |  | 2.0 |  | V |
| ICCDR | Data Retention Current | $\begin{aligned} & C S \geqslant \\ & V_{C C}-0.2 V \end{aligned}$ | Am99C68 |  | 1600 | $\mu \mathrm{A}$ |
|  |  |  | Am99CL68 |  | 40 |  |
| ${ }^{\text {t CDR }}$ | Chip Deselect to Data Retention Time (Note 1) | $\mathrm{V}_{\mathrm{IN}} \geqslant\left(\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$ or $\leqslant 0.2 \mathrm{~V}$ |  | 0 |  | ns |
| $t_{R}$ | Operation <br> Recovery <br> Time (Note 1) |  |  | $t_{\text {RC }}$ |  | ns |



Data Retention Waveform (Note 2)

Notes: 1. Parameter is not tested, but is guaranteed by design.
2. Waveforms shown are not actual and may vary in use.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)

|  | Parameter Symbol | Parameter Description | $\begin{gathered} \text { Am99C68-35 } \\ \text { Am99CL68-35 } \end{gathered}$ |  | $\begin{gathered} \text { Am99C68-45 } \\ \text { Am99CL68-45 } \end{gathered}$ |  | $\begin{gathered} \text { Am99C68-55 } \\ \text { Am99CL68-55 } \end{gathered}$ |  | $\begin{array}{\|c} \text { Am99C68-70 } \\ \text { Am99CL68-70 } \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| 1 | ${ }^{\text {tRC }}$ | Address Valid to Address Do Not Care Time (Read Cycle Time) | TBD* |  | 45 |  | 55 |  | 70 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | $t_{\text {AA }}$ | Address Valid to Data-Out Valid Delay (Address Access Time) |  | TBD |  | 45 |  | 55 |  | 70 | ns |
| 3 | $t_{\text {ACS }}$ | Chip Enable LOW to Data-Out Valid (Chip Enable Access Time) |  | TBD |  | 45 |  | 55 |  | 70 | ns |
| 4 | $t{ }_{L}$ | Chip Enable LOW to Data-Out On (Note 5) | TBD |  | 5 |  | 5 |  | 5 |  | ns |
| 5 | $t_{H z}$ | Chip Enable HIGH to Data-Out Off (Notes 5 \& 6) |  | TBD | 0 | 20 | 0 | 25 | 0 | 30 | ns |
| 6 | tor | Address Unknown to Data-Out Unknown Time | TBD |  | 5 |  | 5 |  | 5 |  | ns |
| 7 | tPD | Chip Enable HIGH to Power-Down Delay (Note 7) |  | TBD |  | 45 |  | 55 |  | 70 | ns |
| 8 | tpu | Chip Enable LOW to Power-On Delay (Note 7) | TBD |  | 0 |  | 0 |  | 0 |  | ns |

## WRITE CYCLE

| 9 | twC | Address Valid to Address Do Not Care (Write Cycle Time) | TBD |  | 40 |  | 50 |  | 60 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | twP | Write Enable LOW to Write Enable HIGH (Note 2) | TBD |  | 35 |  | 45 |  | 60 |  | ns |
| 11 | twR | Write Enable HIGH to Address Do Not Care |  |  | 0 |  | 0 |  | 0 |  | ns |
| 12 | twz | Write Enable LOW to Output in High $\mathbf{Z}$ (Notes 5 \& 6) |  | TBD | 0 | 20 | 0 | 25 | 0 | 30 | ns |
| 13 | tow | Data In Valid to Write Enable HIGH | TBD |  | 15 |  | 20 |  | 30 |  | ns |
| 14 | $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | TBD |  | 3 |  | 3 |  | 3 |  | ns |
| 15 | $t_{\text {AS }}$ | Address Valid to Write Enable LOW |  |  | 0 |  | 0 |  | 0 |  | ns |
| 16 | ${ }^{\text {t }}$ W $W$ | Chip Enable LOW to Write Enable HIGH (Note 2) | TBD |  | 35 |  | 45 |  | 60 |  | ns |
| 17 | tow | Write Enable HIGH to Output In Low 2 (Note 5) | TBD |  | 5 |  | 5 |  | 5 |  | ns |
| 18 | ${ }^{\text {taw }}$ | Address Valid to End of Write | TBD |  | 35 |  | 45 |  | 60 |  | ns |

Notes: See notes following DC Characteristics table.
"TBD = To Be Determined.

SWITCHING WAVEFORMS (Cont'd.)


WF020860
Read Cycle No. 1- $\overline{\text { WE HIGH, }} \overline{\text { CE }}$ LOW


Read Cycle No. 2- $\overline{\text { WE }}$ HIGH, Address Valid Prior to $\overline{C E}$ Transition to LOW

## SWITCHING WAVEFORMS



WF020881
Write Cycle No. 1- $\overline{\text { WE Controlled, }} \overline{\text { CE }}$ Active Prior to $\overline{W E}$


Write Cycle No. 2-CE Controlled
Note: If $\overline{C E}$ goes HIGH simultaneously with $\overline{\text { WE }}$ HIGH, the output remains in a high-impedance state.

## Am99C88/Am99CL88

8K x 8 CMOS Static Random-Access Memory

## DISTINCTIVE CHARACTERISTICS

- High speed - access times 70/100/120/150 ns
- Low-power requirements:
- Am99C88

Operating: 330 mW Max. Standy: 16.5 mW Max.

- Am99CL88

Operating: 220 mW Max.
Standby: $550 \mu \mathrm{~W}$ Max.

- Battery backed-up operation (2 V data retention)
- Fully static storage and interface (no clocks or timing signals required)
- TTL compatible interface levels
- Industry standard package (28-pin 0.6 in dual-in-line)
- Two chip enables ( $E_{1}$ and $E_{2}$ ) for ease of expansion and automatic power down
- Pin compatible with 2764 type programmable ROM


## GENERAL DESCRIPTION

The Am99C88/Am99CL88 is a high-performance, low power CMOS static RAM organized as 8192 words of 8 bits each. In addition to 13 address inputs and 8 common data inputs and outputs, the device utilizes 4 control pins. Two of them, $\overline{E_{1}}$ and $E_{2}$, perform chip enable functions and automatically power down the device when proper polarity of logic levels are applied. The other control pins, $\bar{G}$ and $\bar{W}$, facilitate read and write operations, respectively. These
control inputs, along with three-state data inputs/outputs, allow similar devices to be connected to a common bus.
The data read out is non-destructive and has the same polarity as the data stored. The data is retained by the device even at $V_{D D}$ as low as 2 V . Am99C88/Am99CL88 requires a single 5 V power supply and dissipates $330 \mathrm{~mW} / 220 \mathrm{~mW}$ maximum in operating mode and $16.5 \mathrm{~mW} / 550 \mu \mathrm{~W}$ maximum in standby mode. The devices are packaged in industrystandard, 28 -pin, 0.6 -inch wide dual-in-line packages.

| PRODUCT SELECTOR GUIDE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Am99CS88 |  |  |  |  | Am99C88 |  |  |  |  | Am99CL88 |  |  |  |
|  |  | -70 | -10 | -12 | -15 | -20 | -70 | -10 | -12 | -15 | -20 | -70 | -10 | -12 | -15 |
| Access Time Max (ns) |  | 70 | 100 | 120 | 150 | 200 | 70 | 100 | 120 | 150 | 200 | 70 | 100 | 120 | 150 |
| 0 to $70^{\circ} \mathrm{C}$ | IDD1 Max (mA) | - | - | - | - | - | 60 | 60 | 60 | 60 | - | 40 | 40 | 40 | 40 |
|  | $\mathrm{I}_{\text {SB }} \mathrm{Max}$ (mA) | - | - | - | - | - | 5 | 5 | 5 | 5 | - | 1 | 1 | 1 | 1 |
|  | ISB1,2 Max ( $\mu \mathrm{A}$ ) | - | - | - | - | - | 3000 | 3000 | 3000 | 3000 | - | 100 | 100 | 100 | 100 |
|  | IDDR $2 \vee(\mu \mathrm{~A})$ | - | - | - | - | - | 1000 | 1000 | 1000 | 1000 | - | 50 | 50 | 50 | 50 |
| -55 to $+125^{\circ} \mathrm{C}$ | IDD1 Max. (mA) | 60 | 60 | 60 | 60 | 60 | 60 | 60 | 60 | 60 | 60 | - | - | - | - |
|  | ISB Max. (mA) | 10 | 10 | 10 | 10 | 10 | 5 | 5 | 5 | 5 | 5 | - | - | - | - |
|  | ISB1,2 Max. ( $\mu \mathrm{A}$ ) | 10000 | 10000 | 10000 | 10000 | 10000 | 5000 | 5000 | 5000 | 5000 | 5000 | - | - | - | - |
|  | IDDR $2 \mathrm{~V}(\mu \mathrm{~A})$ | 5000 | 5000 | 5000 | 5000 | 5000 | 1000 | 1000 | 1000 | 1000 | 1000 | - | - | - | - |

Top View


CD009132


CD009124

Note: Pin 1 is marked for orientation.


ADDRESS DESIGNATORS

| External | Internal | Pin Number <br> DIP Package |
| :---: | :---: | :---: |
| $A_{9}$ | $A X_{0}$ | 24 |
| $A_{3}$ | $A X_{1}$ | 7 |
| $A_{4}$ | $A X_{2}$ | 6 |
| $A_{5}$ | $A X_{3}$ | 5 |
| $A_{6}$ | $A X_{4}$ | 4 |
| $A_{7}$ | $A X_{5}$ | 3 |
| $A_{12}$ | $A X_{6}$ | 2 |
| $A_{8}$ | $A X_{7}$ | 25 |
| $A_{11}$ | $A Y_{0}$ | 23 |
| $A_{10}$ | $A Y_{1}$ | 21 |
| $A_{0}$ | $A Y_{2}$ | 10 |
| $A_{1}$ | $A Y_{3}$ | 9 |
| $A_{2}$ | $A Y_{4}$ | 8 |

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing
AM99C88

| Valid Combinations |  |
| :--- | :--- |
| AM99C88-70 |  |
| AM99C88-10 | DC, DCB, LC, LCB |
| AM99C88-12 | DE, DEB, LE, LEB |
| AM99C88-15 |  |
| AM99C88-20 | DE, DEB, |
| AM99CL88-70 LEB |  |
| AM99CL88-10 |  |
| AM99CL88-12 | DC, DCB, LC, LCB |
| AM99CL88-15 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION <br> APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead FInlsh

A. DEVICE NUMBER/DESCRIPTION

Am99C88 (and Am99CS88)
$8 \mathrm{~K} \times 8$ CMOS Static Random-Access Memory

| Valid Combinations |  |
| :---: | :---: |
| AM99CS88-70 | /BXC, /BUC |
| AM99CS88-10 |  |
| AM99CS88-12 |  |
| AM99CS88-15 |  |
| AM99CS88-20 |  |
| AM99C88-70 | /BXC, IBUC |
| AM99C88-10 |  |
| AM99C88-12 |  |
| AM99C88-15 |  |
| Am99C88-20 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

$\mathbf{A}_{0}-A_{12}$ Address (Inputs)
The 13 address inputs select one of the 81928 -bit words in the RAM.
$\overline{E_{1}}$ Chip Enable1 (Input)
$E_{2}$ Chip Enable2 (Input)
$\bar{E}_{1}$ is active LOW and $E_{2}$ is active HIGH. The device can be accessed only when both Chip Enables are active. If either Chip Enable is not active, the device is deselected and will be in a standby power mode. The DQ port will be in a highimpedance state.
$\bar{W}$ Write Enable (input)
$\bar{W}$ controls read and write operations. When $\bar{W}$ is HIGH and $\bar{G}$ is LOW, data will be output at the DQ port. When $\bar{W}$ is LOW, data present on the DQ port will be written into the selected memory location.
$\overline{\mathbf{G}}$ Output Enable (Input)
$\overline{\mathrm{G}}$ controls the state of the outputs in conjunction with Chip Enable and $\bar{W}$.

## $D Q_{1}-D Q_{8}$ Data Input/Data Output Ports

Eight bidirectional ports used to write into or read data from the RAM.
VDD Power Supply +5 Volts
VSS Ground

## FUNCTIONAL DESCRIPTION

Please refer to Table 1 for summary of Mode Select.
TABLE 1. MODE SELECT

| $\bar{E}$ | $E_{2}$ | $\overline{\mathbf{W}}$ | $\overline{\mathbf{G}}$ | Output | Supply Current | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | Hi-Z | $\mathrm{I}_{\text {SB; }} \mathrm{I}_{\text {SB1 }}$ | Not Selected |
| X | L | X | X | Hi-Z | $\mathrm{I}_{\text {SB }}$. $\mathrm{ISB}^{\text {d }}$ | Not Selected |
| L | H | H | H | Hi-Z | IDD, IDD1 | Output Disabled |
| L | H | H | L | Dout | lod. IDD1 | Read |
| L | H | L | X | Hi-Z | IDD. IDD1 | Write |

[^13]| ABSOLUTE MAXIMUM | RATINGS (Note 1) |
| :---: | :---: |
| Supply Voltag | -0.5 to +7.0 V |
| All Signal Voltages | -0.5 to +7.0 V |
| DC Output Current | .20 mA |
| Power Dissipation |  |
| Cerdip Packages. | 1.0 W |
| Plastic Packages | 1.0 W |
| Ambient Temperature with Pow | Applied |
| Cerdip Packages. | -55 to $+125^{\circ} \mathrm{C}$ |
| Plastic Packages. | 10 to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature |  |
| Cerdip Packages. | -65 to $+150^{\circ} \mathrm{C}$ |
| Plastic Package | $-55 \text { to }+125^{\circ}$ |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 2)
Commercial (C) Devices
Supply Voltage ...................................... 4.5 to +5.5 V
Temperature ......................................... 0 to $+70^{\circ} \mathrm{C}$
Military (M) Devices*
Supply Voltage .....................................+4.5 to +5.5 V
Temperature ........................................ -55 to $+125^{\circ} \mathrm{C}$
Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.
*Military product $100 \%$ tested at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$.

DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Conditions |  | Am99CS88 |  | Am99C88 |  | Am99CL88 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| IOH | Output HIGH Current | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ |  | -2 |  | -2 |  | -2 |  | mA |
| 1 OL | Output LOW Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 4 |  | 4 |  | 4 |  | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\begin{aligned} & \hline V_{D D} \\ & +1.0 \end{aligned}$ | 2.2 | $\begin{aligned} & \hline V_{D D} \\ & +1.0 \end{aligned}$ | 2.2 | $\begin{aligned} & V_{D D} \\ & +1.0 \end{aligned}$ | V |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| 1 x | Input Load Current | GND $\leqslant V_{\text {IN }} \leqslant V_{D D}$ |  |  | 2 |  | 2 |  | 2 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $\begin{aligned} & G N D \leqslant V_{\text {OUT }} \leqslant V_{0} \\ & E_{2} \leqslant V_{\text {IL }} \text { or } G \geqslant V \end{aligned}$ | $\geqslant V_{I H} \text { or }$ |  | 2 |  | 2 |  | 2 | $\mu \mathrm{A}$ |
| IDD | Operating Supply Current | $\begin{aligned} & \bar{E}_{1} \leqslant V_{I L} \\ & E_{2} \geqslant V_{1 H} \\ & I_{1 / O}=0 \mathrm{~mA} \end{aligned}$ |  |  | 60 |  | 60 |  | 40 | mA |
| IDD1 | Average Operating Supply Current | $\begin{aligned} & \text { Cycle = Min., Duty } \\ & E_{1} \leqslant V_{I L}, E_{2} \geqslant V_{1 H} \\ & I_{I / O}=0 \mathrm{~mA} \end{aligned}$ |  |  | 60 |  | 60 |  | 40 | mA |
| ISB | Standby Power Supply Current | $\overline{E_{1}}=V_{1 H}$ or $E_{2}=V_{1}$ |  |  | 10 |  | 5 |  | 1 | mA |
| ISB1 |  | $\overline{E_{1}} \geqslant V_{D D}-0.2 \mathrm{~V}$, | COM'L |  | - |  | 3000 |  | 100 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & E_{2} \geqslant V_{D D}-0.2 \mathrm{~V} \\ & \text { or } E_{2} \leqslant 0.2 \mathrm{~V} \end{aligned}$ | MIL |  | 10000 |  | 5000 |  | - |  |
| ISB2 |  | $\mathrm{E}_{2} \leqslant 0.2 \mathrm{~V}$ | COM'L |  | - |  | 3000 |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | MIL |  | 10000 |  | 5000 |  | - |  |

*See the last page of this spec for Group A Subgroup Testing information.

## CAPACITANCE

| Parameter Symbol | Parameter Description | Test Conditions |  | Am99CS88 |  | Am99C88 |  | Am99CL88 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{C}_{1}$ | Input Capacitance | $f=1 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 8 |  | 8 |  | 8 | pF |
| $\mathrm{C}_{1 / \mathrm{O}}$ | Input/Output Capacitance |  | $\mathrm{V}_{1 / \mathrm{O}}=0 \mathrm{~V}$ |  | 8 |  | 8 |  | 8 | pF |

Notes: These parameters are not $100 \%$ tested, but are evaluated at initial characterisation and at any time the design is modified where capacitance may be affected.

## SWITCHING TEST CIRCUITS



TC002971
A.

B.
$C_{L}=100 \mathrm{pF}$

## SWITCHING CHARACTERISTICS (Notes 3-7)*

| No. | Parameter Symbols | Parameter Description | $\begin{gathered} \text { Am99CS88/ } \\ \text { Am99C8B/ } \\ \text { Am99CL88-70 } \end{gathered}$ |  | Am99CS88/ Am99C88/ Am99CL88-10 |  | Am99CS88/ Am99C88/ Am99CL88-12 |  | Am99CSB8/ Am99C88/ Am99CL88-15 |  | $\begin{aligned} & \text { AM99CS88/ } \\ & \text { Am99C88-20 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | MIn. | Max. | Min. | Max. |  |


| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TAVAX | ${ }^{\text {tra }}$ | Read Cycle Time (Address Valid to Address Don't Care) |  | 70 |  | 100 |  | 120 |  | 150 |  | 200 |  | ns |
| 2 | TAVQV | $t_{\text {AA }}$ | Address Access Time (Address Valid to Data Out Valid) |  |  | 70 |  | 100 |  | 120 |  | 150 |  | 200 | ns |
| 3 | TE ${ }^{\text {LQVV }}$ | tCE1 | Chip Enable Access Time(Chip Enable Valid to Data Out Valid) | E |  | 70 |  | 100 |  | 120 |  | 150 |  | 200 | ns |
| 4 | TE2HQV | tCE2 |  | $E_{2}$ |  | 70 |  | 100 |  | 120 |  | 150 |  | 200 |  |
| 5 | TGLQV | toe | Output Enable Valid to Data Out Valid |  |  | 40 |  | 50 |  | 60 |  | 70 |  | 90 | ns |
| 6 | TE LQX | tlz1 | Chip Enable Valid to Data Out On (Note 7) | $\mathrm{E}_{1}$ | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| 7 | TE2HQX | tız2 |  | $\mathrm{E}_{2}$ | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  |  |
| 8 | TGLQX | tolz | Output Enable Valid to Data Out On (Note 7) |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 9 | TE ${ }_{1}$ HQZ | ${ }_{\text {t }}^{4} \mathrm{HZ1}$ | Chip Enable Not Valid to Data Out Off (Notes 6 \& 7) | E | 0 | 35 | 0 | 35 | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| 10 | TE2LQZ | thz2 |  | $E_{2}$ | 0 | 35 | 0 | 35 | 0 | 40 | 0 | 50 | 0 | 60 |  |
| 11 | TGHQZ | tohz | Output Enable Not Valid to Data Out Off (Notes 6 \& 7) |  | 0 | 30 | 0 | 35 | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| 12 | TAXQX | $\mathrm{O}_{\mathrm{OH}}$ | Output Hold from Address Change |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| 13 |  | tpo | Chip Disable to Power-Down Delay (Note 3) |  |  | 40 |  | 50 |  | 60 |  | 70 |  | 90 | ns |
| 14 |  | tpu | Chip Enable to Power Up (Note 3) |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 | TAVAX | twc | Write Cycle Time (Address Valid to Addres Don't Care) |  | 70 |  | 100 |  | 120 |  | 150 |  | 200 |  | ns |
| 16 | TE ${ }_{1}$ LWH | tcw | Chip Enable to End of Write (Note 5) | $\overline{E_{1}}$ | 65 |  | 80 |  | 85 |  | 100 |  | 140 |  | ns |
| 17 | TE2HWH | ${ }^{\text {t }} \mathrm{CW}$ |  | $\mathrm{E}_{2}$ | 65 |  | 80 |  | 85 |  | 100 |  | 140 |  | ns |
| 18 | TAVWL | tAS | Address Setup Time |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 19 | TAVWH | taw | Address Valid to End of Write |  | 65 |  | 80 |  | 85 |  | 100 |  | 140 |  | ns |
| 20 | TWLWH | twp | Write Pulse Width (Note 5) |  | 60 |  | 60 |  | 70 |  | 90 |  | 120 |  | ns |
| 21 | TWHAX | tWR1 | End of Write to Address Don't Care | E, $\bar{W}$ | 5 |  | 5 |  | 5 |  | 10 |  | 15 |  | ns |
| 22 | TE ${ }_{2}$ LAX | WR2 |  | $\mathrm{E}_{2}$ | 15 |  | 15 |  | 15 |  | 15 |  | 20 |  |  |
| 23 | TWHQX | tow | Write Enable LOW to Data Out Off (Notes 6,7) |  | 0 | 30 | 0 | 35 | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| 24 | TWLQZ | WHZ | Data in Valid to Write Enable HIGH |  | 30 |  | 40 |  | 50 |  | 60 |  | 70 |  | ns |
| 25 | TWHDX | ${ }_{\text {tor }}$ | Write Enable HIGH to Data Don't Care |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 26 | TWHQX | tow | Write Enable HIGH to Data Out Active (Note 7) |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. Parameter not tested, guaranteed by characterization.
4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{IOL} / \mathrm{IOH}$ and 100 pF load capacitance. Output timing reference is 1.5 V .
5. The internal write time of the memory is defined by the overlap of $E_{1}$ and $E_{2}$ active and $W$ low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
6. The minimum limit is not tested and is included for design information only.
7. Parameter not tested, guaranteed by characterization using the load shown in B. under Switching Test Circuits.
*See the last page of this spec for Group A Subgroup Testing information.


WF021790
Read Cycle ( $\overline{\mathbf{W}} \mathrm{HIGH}$ )

## SWITCHING WAVEFORMS



WF021770
Write Cycle 1


Write Cycle 2 (G LOW)

LOW VDD DATA RETENTION CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Am99CS88 |  | Am99C88 |  | Am99CL88 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $V_{\text {DR1 }}$ | VDD for Data Retention | $\begin{aligned} & \bar{E}_{1} \geqslant V_{D D}-0.2, E_{2} \geqslant V_{D D}-0.2 \mathrm{~V} \\ & \text { or } E_{2} \leqslant 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | 2.0 |  | 2.0 |  | V |
| V DR 2 |  | $\mathrm{E}_{2} \leqslant 0.2 \mathrm{~V}$ |  |  |  |  |  |  |  |
| IDDR1 | Data Retention Current | $\begin{aligned} & V_{D D}=0.2 \mathrm{~V}, E_{1} \geqslant \mathrm{VDD}_{\mathrm{DD}}-0.2 \mathrm{~V}, \\ & \mathrm{E}_{2} \geqslant 0.2 \mathrm{~V} \text { or } E_{2} \leqslant 0.2 \mathrm{~V} \\ & \mathrm{~V}_{D D}=2.0 \mathrm{~V}, \mathrm{E}_{2} \leqslant 0.2 \mathrm{~V} \end{aligned}$ |  | 5000 |  | 1000 |  | 50 | $\mu \mathrm{A}$ |
| IDDR2 |  |  |  | 5000 |  | 1000 |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{\text {t Con }}$ | Chip Deselect to Data Retention Time (Note 1) | See Waveform (Note 2) | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {R }}$ | Operating Recovery Time (Note 1) |  | $\mathrm{t}_{\mathrm{RC}}$ |  | $t_{\text {f }}$ |  | trc |  | ns |



WF021800
Low VDD Data Retention Waveform 1 ( $\mathrm{E}_{\mathbf{2}}$ Controlled)


WF021811
Low VDD Data Retention Waveform $2\left(\bar{E}_{1}\right.$ Controlled, $\mathrm{E}_{2} \geqslant \mathrm{~V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ or $\mathrm{E}_{2} \leqslant 0.2 \mathrm{~V}$ )
Notes: 1. Parameter not tested, guaranteed by design.
2. Waveforms shown are not actual and may vary in use.

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{IL}}$ | 7,8 |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{DD}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{DD} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TAVAX ( $\mathrm{t}_{\text {RC }}$ ) | 7, 8, 9, 10, 11 | 17 | TE ${ }_{2} \mathrm{HWH}$ ( $\mathrm{t}_{\mathrm{CW}}$ ) | 7, 8, 9, 10, 11 |
| 2 | TAVQV ( $\mathrm{taA}^{\text {a }}$ ) | 7, 8, 9, 10, 11 | 18 | TAVWL (tas) | 7, 8, 9, 10, 11 |
| 3 | TE ${ }_{1}$ LQV ( $\mathrm{t}_{\text {CE1 }}$ ) | 7, 8, 9, 10, 11 | 19 | TAVWH ( $\mathrm{taW}^{\text {a }}$ ) | 7, 8, 9, 10, 11 |
| 4 | TE2HQV (tCE2) | 7, 8, 9, 10, 11 | 20 | TWLWH (twp) | $7,8,9,10,11$ |
| 5 | TGLQV (toe) | 7, 8, 9, 10, 11 | 21 | TWHAX (twR1) | 7, 8, 9, 10, 11 |
| 8 | TGLQX (tolz) | 7, 8, 9, 10, 11 | 22 | TE ${ }_{2}$ LAX (twR2) | 7, 8, 9, 10, 11 |
| 12 | TAXQX ( $\mathrm{tOH}^{\text {) }}$ | 7, 8, 9, 10, 11 | 24 | TWLQZ (twhz) | 7, 8, 9, 10, 11 |
| 15 | TAVAX (twc) | 7, 8, 9, 10, 11 | 25 | TWHDX (tDH) | 7, 8, 9, 10, 11 |
| 16 | TE ${ }_{1}$ LWH (tcw) | 7, 8, 9, 10, 11 |  |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am99C88H

## $8192 \times 8$ CMOS Static Random-Access Memory

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- High Speed
-35 ns Commercial
- 45 ns Military
- Low active power dissipation
- 605 mW Maximum
- Low standby power dissipation
- 138 mW Maximum
- Battery backup operation
- 2-V data retention
- Single $5-\mathrm{V} \pm 10 \%$ power-supply operation
- Common data inputs and outputs
- Fully static operation and interface
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Standard 28-pin, 600-mil DIP, and 32-pin ceramic leadless and plastic leaded chip carriers


## GENERAL DESCRIPTION

The Am99C88H is a high-performance CMOS Static RAM organized as 8192 words by 8 bits. It is manufactured using an advanced high-performance CMOS process that combines high speed with low-power consumption and increased reliability.

The Am99C88H operates from a single $5-\mathrm{V}$ supply and is fully TTL-compatible. Four inputs, $\overline{E_{1}}, E_{2}, \bar{W}$, and $\bar{G}$ are used to control the device. Two Chip Enables ( $\overline{E_{1}}$ and $\mathrm{E}_{2}$ ) select the device for operation, control the automatic
power-down feature, and provide for easy memory expansion. Write Enable ( $\overline{\mathrm{W}}$ ) controls write and read operations. Output Enable ( $\bar{G}$ ) controls the three-state output buffers on the eight common data inputs and outputs. Data is retained by the device with $V_{C C}$ as low as 2 V .

The Am99C88H is available in a 28 -pin, 600 -mil DIP, a 32 pin ceramic leadless chip carrier, and a 32-pin plastic leaded chip carrier.

BLOCK DIAGRAM


| Publication \# <br> 08118 <br> Issue Date: May$\frac{\text { Rev. }}{\mathrm{A}}$ | $\frac{\text { Amendment }}{1086}$ |  |
| :--- | :--- | :--- |

PRODUCT SELECTOR GUIDE

| Part Number |  | Am99C88H |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -35 | -45 | -55 | -70 |
| Access Time Max. (ns) |  | 35 | 45 | 55 | 70 |
| 0 to $+70^{\circ} \mathrm{C}$ | ICC Max. (mA) | 110 | 110 | 110 | 110 |
|  | ISB Max. (mA) | 25 | 25 | 25 | 25 |
|  | IsBc Max. (mA) | 5 | 5 | 5 | 5 |
| -55 to $+125^{\circ} \mathrm{C}$ | ICC Max. (mA) | - | 125 | 125 | 125 |
|  | ISB Max. (mA) | - | 30 | 30 | 30 |
|  | IsBC Max. (mA) | - | 10 | 10 | 10 |

## CONNECTION DIAGRAMS

## Top View


*Same pinouts apply for PLCC.
Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



## Am99C89

## $8192 \times 9$ Static R/W Random-Access Memory

ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- High Speed
- Access time as fast as 45 ns
- Low power consumption
- 660 mW Maximum (Active)
- 140 mW Maximum (Standby)
- Output Enable ( $\overline{\mathrm{G}}$ ) control to minimize bus contention
- Dual Chip Enable for increased design flexibility
- Automatic power-down when deselected
- Single $5-\mathrm{V} \pm 10 \%$ power supply operation
- Fully static - no clocks or timing signals required
- Standard 28 -pin, 300 -mil DIP


## GENERAL DESCRIPTION

The Am99C89 is a high-performance, $8192 \times 9$-bit, static, Read/Wr ite, Random-Access Memory. Fabricated with advanced CMOS processing techniques, the Am99C89 combines fast access time with low power consumption and increased reliability.

Features include common input/output pins and four control signals ( $\bar{W}, \bar{G}, \bar{E}_{1}$, and $E_{2}$ ) to facilitate read/write operations, simplify memory expansion, and minimize any bus contention that may limit device performance. The
availability of two Chip Enable pins provides further system design flexibility.
The Am99C89 offers enhanced system reliability in writable control store applications by providing an extra bit for parity checks. This device is ideal for use in high-performance EDP equipment, disk controllers, workstations, and automatic test equipment systems.
The Am99C89 features single $5-\mathrm{V}$ operation with automatic power-down capability. All input/output levels are TTLcompatible.

BLOCK DIAGRAM


| $\frac{\text { Publication \# }}{08110}$ | $\frac{\text { Rev. }}{A}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :--- | :--- |
| Issue Date: May 1986 |  |  |

PRODUCT SELECTOR GUIDE

| Part Number | Am99C89-45 | Am99C89-55 | Am99C89-70 |
| :--- | :---: | :---: | :---: |
| Maximum Access <br> Time (ns) | 45 | 55 | 70 |
| ICC Maximum (mA) | 120 | 120 | 120 |
| ISB Maximum (mA) | 25 | 25 | 25 |

## CONNECTION DIAGRAMS

Top View


Note: Pin 1 is marked for orientation.


INTRODUCTION
NUMERICAL DEVICE INDEX
FUNCTIONAL INDEX AND SELECTION GUIDE

## 1

## BIPOLAR PROGRAMMABLE <br> READ ONLY MEMORY (PROM)

## 2

## BIPOLAR RANDOM-ACCESS

MEMORIES (RAM)

## 3

MOS RANDOM-ACCESS
MEMORIES (RAM)

## 4

MOS ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM)

MOS UV ERASABLE
PROGRAMMABLE ROM (EPROM)

PACKAGING: THERMAL CHARACTERIZATION PACKAGE OUTLINES
GENERAL INFORMATION
SALES OFFICES

## MOS Electrically Erasable Programmable ROM (EEPROM) Index

Am28C256<br>Am2817A<br>Am2864A<br>Am2864B<br>Am9864

32K x 8 Electrically Erasable PROM ..... 5-42
$2048 \times 8$-Bit Electrically Erasable PROM ..... 5-1
$8192 \times 8$ Electrically Erasable PROM ..... 5-20
$8192 \times 8$ Electrically Erasable PROM ..... 5-31
$8192 \times 8$-Bit Electrically Erasable PROM ..... 5-10

## Am2817A

## $2048 \times 8$-Bit Electrically Erasable PROM

## DISTINCTIVE CHARACTERISTICS

- 5-Volt-only operation
- Write-protect circuitry to preserve data on power up and power down
Ready/Busy pin for end-of-write indication
- Self-timed write cycle with on-chip latches
- Minimum endurance of 10,000 write cycles per byte with a 10 -year retention. For detailed information, see the Am9864 Reliability Report (PID \#06891A)


## GENERAL DESCRIPTION

The Am2817A is a 16,384 -bit Electrically Erasable Programmable Read-Only Memory (EEPROM). It is organized as 2048 words by 8 bits per word and offers a fast 200 ns read access time.

The 2817A has a fully self-timed write cycle with address, data, and control lines latched during the write operation.

The latched inputs and self-timed write cycle free the microprocessor to perform other processes during write. A
transparent automatic erase before write enhances system performance.
To eliminate bus contention in a microprocessor system, this device offers separate Output Enable ( $\overline{\mathrm{OE}}$ ) and Chip Enable ( $\overline{\mathrm{CE}}$ ) controls.
The Am2817A is fabricated on AMD's highly manufacturable $N$-Channel silicon gate process and uses AMD's proprietary EEPROM technology to achieve electrically alterable, non-volatile storage.

| $\frac{\text { Publication }}{06153}$ $\frac{\text { Rev. }}{\mathrm{D}}$ <br> Issue Date: May $\frac{\text { Amendment }}{1986}$ |  |
| :--- | :---: | :---: |

## CONNECTION DIAGRAMS

Top View


Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



$$
\begin{aligned}
\mathrm{V}_{\mathrm{CC}} & =\text { Power Supply } \\
\text { GND } & =\text { Ground }
\end{aligned}
$$

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION Am2817A
$2048 \times 8$-Bit EEPROM

| Valid Combinations |  |
| :---: | :---: |
| AM2817A-2 | DC, DCB, DI, LC, LCB, LI, LIB, LE, LEB |
| AM2817A-20 |  |
| AM2817A |  |
| AM2817A-25 |  |
| AM2817A-3 |  |
| AM2817A-35 |  |

## Valld Comblnations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION Am2817A
$2048 \times 8$-Bit EEPROM

## Valid Combinations

| Valid Combinations |  |
| :---: | :--- |
| AM2817A-25 | /BXA, |
| AM2817A-35 | /BXC, /BUC |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

## Read Mode

The Am2817A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable ( $\overline{O E}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs toe after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{0 E}$.

## Standby Mode

The Am2817A has a standby mode which reduces the active power dissipation by $60 \%$ from 500 mW to 200 mW (values for 0 to $70^{\circ} \mathrm{C}$ ). The Am2817A is placed in the standby mode by applying a TTL HIGH signal to the CE input. When in the standby mode, the outputs are in a high-impedance state, independent of the OE input.

## Data Protection

The Am2817A incorporates several features that prevent unwanted write cycles during $V_{C C}$ power-up and power-down. These features protect the integrity of the stored data.
To avoid the initiation of a write cycle during $V_{C C}$ power-up and power-down, a write cycle is locked out for $V_{C C}$ less than 3.8 volts. It is the user's responsibility to insure that the control levels are logically correct when $V_{C C}$ is above 3.8 volts.
There is a $\overline{W E}$ lockout circuit that prevents $\overline{W E}$ pulses of less than $10 \mathrm{~ns}^{*}$ duration from initiating a write cycle.

When the $\overline{O E}$ control is in logic zero condition, a write cycle cannot be initiated.

## Write Mode

The Am2817A has a write cycle that is similar to that of a static RAM. The write cycle is completely self timed, and initiated by a LOW-going pulse on the WE pin. On the falling edge of $\bar{W} E$ the address information is latched. On the rising edge, the data and the control pins ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ ) are latched. The Ready $/ \overline{\text { Busy }}(\mathrm{R} / \overline{\mathrm{B}}$ ) pin goes to a logic-LOW level indicating

* This parameter is sampled and not $100 \%$ tested.
that the Am2817A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When R/E goes back to a HIGH, the Am2817A has completed writing and is ready to accept another cycle.


## Output OR-Tieing

To accommodate mulitiple memory connections, a 2 -line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that $\overline{C E}$ be decoded and used as the primary device selecting function, while $\overline{O E}$ be made a common connection to all devices in the array and connected to the read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## Ready/Busy Pin

The Ready/ $\overline{\text { Busy }}(\mathrm{R} / \overline{\mathrm{B}})$ pin is an open-drain output which allows two or more R/ $\bar{B}$ signals to be OR-tied together. The value of the pullup resistor required is as follows:
$R_{\text {pu }}=\frac{4.6 \mathrm{~V}}{2.1 \mathrm{~mA}-I_{\mathrm{IL}}}$
$I_{\text {IL }}=$ total $V_{\text {IL }}$ input current of devices connected to $R / \bar{B}$.
A typical pullup resistor value for $R / \bar{B}$ is $3 \mathrm{k} \Omega$, assuming $I_{I L}$ is less than 0.5 mA .

## APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A $0.1-\mu \mathrm{F}$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between $V_{C C}$ and GND to minimize transient effects. In addition, to overcome the voltage droop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a $4.7-\mu \mathrm{F}$ bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied $\qquad$ .-65 to $+135^{\circ} \mathrm{C}$
Voltage on All Inputs with Respect to GND $\qquad$ +6.50 to -0.6 V
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

|  |
| :---: |
|  |  |
|  |  |
|  |  |

Industrial (I) Devices
Temperature ( $\mathrm{T}_{\mathrm{C}}$ ). .-40 to $+85^{\circ} \mathrm{C}$
Supply Voltage (VCC $\pm 5 \%$ ) ............. 4.75 to +5.25 V

$$
\left(V_{C C} \pm 10 \%\right) \ldots \ldots \ldots+4.50 \text { to }+5.50 \mathrm{~V}
$$

Extended Commercial (E) Devices
Temperature ( $\mathrm{T}_{\mathrm{C}}$ ) .-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage (VCC $\pm 10 \%$ ) ........... +4.50 to +5.50 V .
Military (M) Devices
Temperature ( $\mathrm{T}_{\mathrm{C}}$ ) -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage (VCC $\pm 10 \%$ ) +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Tур. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0$ to 5.5 V |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $V_{\text {OUT }}=0$ to 5.5 V |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 | $\mathrm{V}_{\text {cc }}$ Current (Standby) | $\overline{C E}=V_{I H}, \overline{O E}=V_{\text {IL }}$ |  |  | 40 | mA |
| ICC2 | $V_{\text {CC }}$ Current (Active) | $\overline{O E}=\overline{C E}=V_{I L}$ |  |  | 100 | mA |
| ICC | VCC Current (Write) | $\overline{W E}$ U, $\overline{C E}=V_{I L}, \overline{O E}=V_{I H}$ |  |  | 100 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.1 |  | . 8 | Volts |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | Volts |
| VOL | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | . 45 | Volts |
| $\mathrm{VOH}^{\text {OH}}$ | Output HIGH Voltage | $\mathrm{IOH}^{2}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | Volts |
| $V_{W}$ | Write Inhibit Voltage |  | 3.3 | 3.8 |  | Volts |
| $\mathrm{V}_{\text {RB }}$ | R/可 Output LOW | $\mathrm{I}_{\mathrm{RB}}=2.1 \mathrm{~mA}$ |  |  | . 45 | Volts |
| $\mathrm{ClN}_{\text {IN }}$ | Input Capacitance (Notes 1, 2 \& 3) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 4 | 10 | pF |
| Cout | Output Capacitance (Notes 1, 2 \& 3) | $\overline{O E}=\overline{C E}=V_{I H}, V_{\text {OUT }}=0 \mathrm{~V}$ |  | 8 | 12 | pF |

Notes 1. This parameter is sampled on a periodic basis and not $100 \%$ tested.
2. Freq. $=1 \mathrm{MHz} @ 25^{\circ} \mathrm{C}$.
3. Typical values are for nominal supply voltages.

KEY TO SWITCHING WAVEFORMS

| waveform | InPuTS | outputs |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY Change FROMH TOL | WILL BE CHANGING FROMHTOL |
| $\sqrt{7 \pi}$ | MAY CHANGE FROMLTOH | WILL BE Changing FROMLTOH |
| XNXXX | DON'T CARE ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | $\begin{aligned} & \text { DOES NOT } \\ & \text { APPLY } \end{aligned}$ | CENTER INE IS HIGH IMPEDANCE "OFF" STATE |

## Switching Test Conditions

Output load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$ input pulse levels: 0.45 V to 2.4 V

Timing Measurements Reference Levels
Input: 0.8 V and 2.0 V
Output: 0.8 V and 2.0 V


TC002491
$C_{L}=100 \mathrm{pF}$, including jig capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

| No. | Parameter Symbol | Parameter Description | Test Conditions |  | Am2817A-2, Am2817A-20 |  | $\begin{gathered} \text { Am2817A, } \\ \text { Am2817A-25 } \end{gathered}$ |  | Am2817A-3, Am2817A-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ |  |  |  |  |  |  |  |  |  |  |  |
| 1 | $t_{A C C}$ <br> (Note 3) | Address to Output Delay | $\overline{\mathrm{WE}}=\mathrm{V}_{\mathrm{iH}}$ <br> Output Load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$ Input Rise and Fall <br> Times: $\leqslant 20 \mathrm{~ns}$ Input Pulse Levels: 0.45 to 2.4 V <br> Timing Measurement Reference Level: Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V | $\begin{aligned} & \overline{C E}=\overline{O E} \\ & =V_{I L} \end{aligned}$ |  | 200 |  | 250 |  | 350 | ns |
| 2 | ${ }^{\text {t }}$ CE | $\overline{C E}$ to Output Delay |  | $\overline{O E}=V_{\text {IL }}$ |  | 200 |  | 250 |  | 350 | ns |
| 3 | $\begin{aligned} & \text { toE } \\ & \text { (Note 3) } \end{aligned}$ | Output Enable to Output Delay |  | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 75 |  | 100 |  | 120 | ns |
| 4 | $\begin{aligned} & \text { tDF } \\ & \text { (Notes } 1 \& 4) \end{aligned}$ | Output Enable HIGH to Output Float |  | $\overline{C E}=V_{\text {IL }}$ | 0 | 60 | 0 | 60 | 0 | 80 | ns |
| 5 | $\begin{aligned} & \text { toH } \\ & \text { (Note 1) } \end{aligned}$ | Output Hold from Addresses, $\overline{C E}$ or $\overline{O E}$ Whichever Occurred First |  | $\begin{aligned} & \overline{C E}=\overline{O E} \\ & =V_{I L} \end{aligned}$ | 0 |  | 0 | . | 0 |  | ns |
| WRITE |  |  |  |  |  |  |  |  |  |  |  |
| 6 | $t_{\text {AS }}$ | Address to Write Setup Time |  |  | 20 |  | 20 |  | 20 |  | ns |
| 7 | tes | CE to Write Setup Time |  |  | 30 |  | 30 |  | 30 |  | ns |
| 8 | twp | Write Pulse Width |  |  | 100 |  | 100 |  | 100 |  | ns |
| 9 | $t_{\text {AH }}$ | Address Hold Time |  |  | 50 |  | 50 |  | 50 |  | ns |
| 10 | ${ }^{\text {t }}$ S | Data Setup Time |  |  | 50 |  | 50 |  | 50 |  | ns |
| 11 | $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  |  | 20 |  | 20 |  | 20 |  | ns |
| 12 | ${ }^{\text {t }} \mathrm{CH}$ | $\overline{C E}$ Hold Time |  |  | 0 |  | 0 |  | 0 |  | ns |
| 13 | toes | OE Setup Time |  |  | 20 |  | 20 |  | 20 |  | ns |
| 14 | toen | $\overline{\text { OE Hold Time }}$ |  |  | 35 |  | 35 |  | 35 |  | ns |
| 15 | $t_{\text {DB }}$ | Time to Device Busy |  |  |  | 100 |  | 100 |  | 100 | ns |
| 16 | $\mathrm{t}_{\text {WR }}$ | Bytes Write Cycle |  |  |  | 10 |  | 10 |  | 10 | ms |
| 17 | tWPH | Write Control Recovery |  |  | 50 |  | 50 |  | 50 |  | ns |
| 18 | $t_{\text {RE }}$ | Write Recovery Time (Note 6) |  |  | 0 |  | 0 |  | 0 |  | ns |
| 19 | trBO | R/ $\bar{B}$ to Output Time (Notes 2 \& 6) |  |  |  | 50 |  | 50. |  | 50 | ns |
| 20 | tWEH <br> (Note 6) | $\overline{\text { WE }}$ HIGH Recovery from R/E |  |  | 10 |  | 10 |  | 10 |  | $\mu \mathrm{S}$ |
|  | (Notes 1 \& 5) | Number of Writes per Byte |  |  | 10 |  | 10 |  | 10 |  | $\times 1000$ |

Notes: 1. This parameter is sampled on a periodic basis to worst-case test conditions and not $100 \%$ tested.
2. If $\overline{C E}$ and $\overline{O E}=V_{I L}$ when $R / \bar{B}$ is going to $V_{O H}$, then $D Q_{0-7}$ becomes valid after $t_{R B O}+t_{A C C} n s$.
3. $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impact on $t_{A C C}$.
4. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$, which ever occurs first.
5. See Am9864 Reliability Report (PID \#06891A).
6. This parameter is for information only. It is not tested nor characterized.


## Read

Notes: 1. $\overline{O E}$ may be delayed up to $t_{A C C}-t_{0 E}$ after the falling edge of $\overline{C E}$ without impact on $t_{A C C}$.
2. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$, whichever occurs first.


## Write

Notes: 1. After tWPH and before the end of the Write cycle (R/ $\bar{B}$ goes HIGH), $\overline{W E}, \overline{C E}$, and $\overline{\mathrm{OE}}$ are Don't Cares. However, in order to prevent an accidental write when R/E returns HIGH, it is recommended that at least one of the following conditions after tWPH: $\overline{\mathrm{WE}} \mathrm{HIGH}, \overline{\mathrm{CE}} \mathrm{HIGH}$, or $\overline{O E}$ LOW.
2. After the Write cycle is completed ( $\mathrm{R} / \overline{\mathrm{B}}$ HIGH), the user must meet one of the following conditions: $\overline{\mathrm{OE}}$ LOW, $\overline{\mathrm{CE}}$ HIGH, or $\overline{\mathrm{WE}}$ HIGH.

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{WI}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{RB}}$ | $1,2,3$ |
| $\mathrm{C}_{\mathrm{IN}}$ | 4 |
| $\mathrm{C}_{\mathrm{OUT}}$ | 4 |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {ACC }}$ | 9, 10, 11 | 9 | $t_{\text {AH }}$ | 9, 10, 11 |
| 2 | tCE | 9, 10, 11 | 10 | tDs | 9, 10, 11 |
| 3 | toe | 9, 10, 11 | 11 | tDH | 9, 10, 11 |
| 4 | tDF | 9, 10, 11 | 12 | ${ }^{\text {t }} \mathrm{CH}$ | 9, 10, 11 |
| 5 | $\mathrm{t}_{\mathrm{OH}}$ | 9, 10, 11 | 13 | toes | 9, 10, 11 |
| 6 | $t_{\text {AS }}$ | 9, 10, 11 | 14 | toen | 9, 10, 11 |
| 7 | tcs | $9,10,11$ | 15 | tDB | 9, 10, 11 |
| 8 | twp | 9, 10, 11 | 16 | twr | 9, 10, 11 |
|  |  |  | 17 | tWPH | $9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am9864

## DISTINCTIVE CHARACTERISTICS

- 5 V only operation
- Self Timed Write Cycle with on chip latches
- Ready/ $\overline{\text { Busy }}$ Pin for end of write indication
- Data Protection Features to prevent writes from occurring during VCC power up/down
- Fast Read Access Time

Am9864-2/-20 : 200 ns Am9864 /-25 : 250 ns Am9864-30 : 300 ns Am9864-3/-35 : 350 ns

- Minimum endurance of 10,000 write cycles per byte with a 10 year data retention (See 9864 Reliability Report Order \#06891A for detailed information).


## GENERAL DESCRIPTION

The Am9864 is a 65,536 bit Electrically Erasable Programmable Read Only Memory (EEPROM), organized as 8192 words by 8 bits per word. It operates from a single 5 volt supply and has a fully self timed write cycle with address, data and control lines latched during the write operation. The Am9864 is fabricated on AMD's highly manufacturable N -Channel Silicon gate process, and uses AMD's proprietary EEPROM technology to achieve the Electrically

Alterable Nonvolatile Storage. This technology employs the industry accepted Fowler-Nordheim tunneling across a thin oxide.
The Am9864 provides on chip the logic necessary to interface with most microprocessors. The latched inputs and self timed write cycle free the microprocessor to perform other tasks during a write. A transparent automatic erase before write enhances system performance.


PRODUCT SELECTOR GUIDE

| PRODUCT SELECTOR GUIDE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Part Number | Am9864-2 | Am9864-20 | Am9864 | Am9864-25 | Am9864-30 | Am9864-3 | Am9864-35 |
| VCC Supply tolerance | $\pm 5 \%$ | $\pm 10 \%$ | $\pm 5 \%$ | $\pm 10 \%$ | $\pm 10 \%$ | $\pm 5 \%$ | $\pm 10 \%$ |
| Access Time | 200 ns |  | 250 ns |  | 300 ns | 350 ns |  |
| Chip Select Delay | 200 ns |  | 250 ns |  | 300 ns | 350 ns |  |
| Output Enable Delay | 75 ns |  | 100 ns |  | 120 ns | 120 ns |  |

## CONNECTION DIAGRAMS



Note: Pin 1 is marked for orientation.

LOGIC SYMBOL

*Same pinouts apply to PLCC.

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION

Am9864
$8192 \times 8$-Bit EEPROM

| Valid Combinations |  |
| :---: | :---: |
| AM9864-2 | $\mathrm{PC}, \mathrm{PCB}, \mathrm{DC}, \mathrm{DCB}$, DI, DIB, LI, LIB |
| AM9864-20 |  |
| AM9864 |  |
| AM9864-3 |  |
| AM9864-25 | $\begin{aligned} & \text { PC, PCB, DC, DCB, DI, } \\ & \text { DIB, DE, DEB, } \\ & \text { LC, LCB, LI, LIB, } \\ & \text { LE, LEB } \end{aligned}$ |
| AM9864-35 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.
*To be announced.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish

A. DEVICE NUMBER/DESCRIPTION

Am9864
$8192 \times 8$-Bit EEPROM

| Valid Combinations |  |
| :--- | :--- |
| AM9864-25 |  |
| AM9864-30 | /BXA, /BXC, /BUC |
| AM9864-35 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

## Read Mode

The Am9864 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{C E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{C E}$ to output (tCE). Data is available at the outputs toE after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least tacc-toe.

## Standby Mode

The Am9864 has a standby mode which reduces the active power dissipation by $60 \%$, from 525 mW to 210 mW (VCC $\pm 5 \%$ values for 0 to $70^{\circ} \mathrm{C}$ ). The Am9864 is placed in the standby mode by applying a TTL high signal to the $\overline{C E}$ input. When in the standby mode, the outputs are in a highimpedance state, independent of the $\overline{O E}$ input.

## Data Protection

The Am9864 incorporates several features that prevent unwanted write cycles during $V_{C C}$ power up and power down. These features protect the integrity of the stored data.
To avoid the initiation of a write cycle during $V_{C C}$ power up and power down, a write cycle is locked out for $V_{C C}$ less than 3.3 volts (typical 3.8 V ). It is the users's responsibility to insure that the control levels are logically correct when $\mathrm{V}_{\mathrm{CC}}$ is above 3.3 volts.

There is a $\overline{W E}$ lockout circuit that prevents WE pulses of less than 10 ns duration from initiating a write cycle.*
When the $\overline{O E}$ control is in logic zero condition, a write cycle cannot be initiated.

## Write Mode

The Am9864 has a write cycle that is similar to that of a Static RAM. The write cycle is completely self timed, and initiated by a low going pulse on the WE pin. On the falling edge of WE the address information is latched. On the rising edge, the data and the control pins ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ ) are latched. The Ready/ Busy pin goes to a logic low level indicating that the Am9864 is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high the Am9864 has completed writing, and is ready to accept another cycle.

## Output OR-Tieing

To accommodate multiple memory connections, a 2 -line control function is provided to allow for:

1. Low memory power dissipation
2. Assurance that output bus contention will not occur.

It is recommended that $\overline{\mathrm{CE}}$ be decoded and used as the primary device selecting function, while $\overline{O E W}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power
standby mode and that the output pins are only active when data is desired from a particular memory device.

## Ready/Busy Pin

The Ready/Busy is a totem-pole output. It can be tied to a system interrupt to allow a writing operation to be defined by one microprocessor cycle time. The state of this output is determined by the Am9864 and must not be externally forced. When not used this pin must be kept floating. This output cannot be or-tied.

## APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A $0.1 \mu \mathrm{~F}$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between $V_{C C}$ and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## Endurance

Since endurance testing is a destructive test it is sampled and not $100 \%$ tested. To test for endurance, a sample of devices are written 10,000 times and checked for data retention capability.
There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point, when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide, the oxide becomes conductive, and reliable storage of charge on the floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.
There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant mortality failures to be screened out. For the next 10,000 write cycles the failure rate is low. It is in this region that AMD EEPROMs are operated. Somewhere above this region, typically well above 12,000 total write cycles, the failure rate again starts increasing.
The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD test screens will write a minimum of 10,000 times at every byte location with a maximum failure rate of $5 \%$. In other words, $5 \%$ of a sample of devices will fail to write 10,000 times. Those devices that fail will have one single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability failure mechanisms are measured.
For more detailed information on how this data was obtained please refer to the Am9864 reliability report.
*This parameter is sampled and is not $100 \%$ tested.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power
Applied $\qquad$ -65 to $+135^{\circ} \mathrm{C}$
Voltage on All Inputs with Respect to GND $\qquad$ +6.25 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Supply Voltage* (VCC $\pm 5 \%$ ) +4.75 to +5.25 V Supply Voltage** (VCC $\pm 10 \%$ ) ................ 4.5 to +5.5 V *9864-2, 9864, 9864-3 **9864-20, 9864-25, 9864-35
Commercial (C) Device
Case Temperature
0 to $+70^{\circ} \mathrm{C}$
Industrial (I) Device
Case Temperature................................ -40 to $+85^{\circ} \mathrm{C}$
Limited (L) Device
Case Temperature.............................. -55 to $+100^{\circ} \mathrm{C}$
Extended Commercial (E) Device
Case Temperature $\qquad$
Military (M) Device
Case Temperature
-55 to $+125^{\circ} \mathrm{C}$

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified *

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LI | Input Leakage Current | $\mathrm{V}_{1 \mathrm{~N}}=0$ to 5.5 V |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=0$ to 5.5 V |  |  | 10 | $\mu \mathrm{A}$ |
| ICCI | $\mathrm{V}_{\text {CC }}$ Current (Standby) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 40 | mA |
| Icce | $V_{C C}$ Current (Active) | $\overline{O E}=\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 100 | mA |
| Icc | $\mathrm{V}_{\text {CC }}$ Current (Write) | $\overline{W E}=\Psi \Gamma, \overline{C E}=V_{I L}, \overline{O E}=V_{I H}$ |  |  | 120 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | . 8 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | Volts |
| VOL | Output Low Voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | . 45 | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | Volts |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance (Notes 1, 2) | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 4 | 10 | pF |
| Cout | Output Capacitance (Notes 1, 2) | $\overline{O E}=\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}, V_{\text {OUT }}=0 \mathrm{~V}$ |  | 8 | 12 | pF |
| $\mathrm{V}_{\mathrm{WI}}$ | Write Inhibit Voltage |  | 3.3 | 3.8 |  | Volts |
| $\mathrm{V}_{\mathrm{RB}}$ | R/錞 Output Low | $\mathrm{I}_{\mathrm{AB}}=2.1 \mathrm{~mA}$ |  |  | . 45 | Volts |

Note 1. This parameter is sampled on a periodic basis and not $100 \%$ tested.
2. $\mathrm{freq}=1 \mathrm{MHz} @ 25^{\circ} \mathrm{C}$.
3.Typical values are for nominal supply voltages.
*See the last page of this spec for Group A Subgroup Testing Information.

## KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE <br> STEADY |
|  | MAY CHANGE FROM HTOL | WILL BE CHANGING FROMH TOL. |
|  | MAY Change FROML TOH | WILL BE <br> CHANGING <br> FROML TOH |
| wown | OON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Test Conditions |  | Am9864-2, -20 |  | Am9864, -25 |  | Am9864-30 |  | Am9864-3, -35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. | MIn. | Max. | MIn. | Max. |  |
| READ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | $t_{\text {ACC }}$ | Address to Output Delay | WE $=V_{I H}$ Output Load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$ Input Rise and Fall Times: $\leqslant 20 \mathrm{~ns}$ Input Pulse Levels: 0.45 to 2.4 V <br> Timing Measurement Reference Level Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V | $\begin{gathered} \overline{C E}=\overline{O E} \\ =V_{\mathrm{IL}} \end{gathered}$ |  | 200 |  | 250 |  | 300 |  | 350 | ns |
| 2 | ${ }^{\text {t CE }}$ | $\overline{C E}$ to Output Delay |  | $\overline{O E}=V_{1 L}$ |  | 200 |  | 250 |  | 300 |  | 350 | ns |
| 3 | ${ }^{\text {toE }}$ | Output Enable to Output Delay |  | $\mathrm{CE}=\mathrm{V}_{\mathrm{IL}}$ |  | 75 |  | 100 |  | 120 |  | 120 | ns |
| 4 | $\left\lvert\, \begin{aligned} & \text { tpF } \\ & \text { (Note 1) } \end{aligned}\right.$ | Output Enable High to Output Float |  | CE $=\mathrm{V}_{\text {IL }}$ | 0 | 60 | 0 | 60 | 0 | 80 | 0 | 80 | ns |
| 5 | $\left(\begin{array}{l} \text { toH } \\ \text { (Note 1) } \end{array}\right.$ | Output Hold from Addresses, CE or $\overline{O E}$ Whichever Occurred First |  | $\left\|\begin{array}{c} C E=\overline{O E} \\ -V_{I L} \end{array}\right\|$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| WRITE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | ${ }^{\text {t }}$ S | Address to Write Setup Time |  |  | 20 |  | 20 |  | 20 |  | 60 |  | ns |
| 7 | ${ }^{\text {t }} \mathrm{CS}$ | CE to Write Setup Time |  |  | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| 8 | twp | Write Pulse Width |  |  | 100 |  | 100 |  | 100 |  | 150 |  | ns |
| 9 | ${ }^{\text {t }}$ AH | Address Hold Time |  |  | 80 |  | 80 |  | 80 |  | 100 |  | ns |
| 10 | ${ }^{\text {t }}$ S | Data Setup Time |  |  | 50 |  | 50 |  | 50 |  | 70 |  | ns |
| 11 | ${ }^{\text {t }} \mathrm{DH}$ | Data Hold Time |  |  | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| 12 | ${ }^{\text {t }}$ CH | CE Hold Time |  |  | 50 |  | 50 |  | 50 |  | 50 |  | ns |
| 13 | toes | OE Setup Time |  |  | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| 14 | toen | OE Hold Time |  |  | 35 |  | 35 |  | 35 |  | 35 |  | ns |
| 15 | tDB | Time to Device Busy |  |  |  | 100 |  | 100 |  | 100 |  | 100 | ns |
| 16 | tWR | Bytes Write Cycle |  |  |  | 10 |  | 10 |  | 10 |  | 20 | ms |
| 17 | ${ }^{\text {T WPM }}$ | Write Control Recovery |  |  | 50 |  | 50 |  | 50 |  | 50 |  | ns |
| 18 | $\begin{aligned} & \text { tre } \\ & \text { (Note 4) } \\ & \hline \end{aligned}$ | Write Recovery Time |  |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 19 | $\begin{array}{\|l\|l} \text { triso } \\ \text { (Notes 2, 4) } \end{array}$ | R/E to Output Time |  |  |  | 50 |  | 50 |  | 50 |  | 50 | ns |
| 20 | $\begin{aligned} & \text { tweH } \\ & \text { (Note 4) } \\ & \hline \end{aligned}$ | $\overline{\text { WE }}$ HIGH Recovery from R/E |  |  | 10 |  | 10 |  | 10 |  | 10 |  | $\mu \mathrm{s}$ |
|  | (Notes 1, 3) | Number of Writes per Byte |  |  | 10 |  | 10 |  | 10 |  | 10 |  | x1000 |

Notes: 1. This parameter is sampled on a periodic basis and is not $100 \%$ tested.
2. If $\overline{C E}$ and $\overline{O E}=V_{I L}$ when $R / \bar{B}$ is going to $V_{O H}$, then $D Q_{0}-D Q_{7}$ becomes valid after $t_{R B O}+t_{A C C}$.
3. See 9864 reliability report.
4. This parameter is for information only. It is not tested or characterized.
*See the last page of this spec for Group A Subgroup Testing Information.

SWITCHING TEST CONDITIONS

Output load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$ Input pulse levels: $0.45 \vee$ to 2.4 V

Timing Measurement Reference Levels
Input: 0.8 V and 2.0 V
Output: 0.8 V and 2.0 V

SWITCHING TEST CIRCUIT


TC002491
$C_{L}=100 \mathrm{pF}$, including jig capacitance.

## SWITCHING WAVEFORMS

READ


WF010280
Notes: 1. $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impact on $t_{A C C}$.
2. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$, whichever occurs first.

## WRITE



WF022260
Notes: 1. After $t_{\text {wph }}$ and before the end of write cycle ( $R / \bar{B}$ goes high), $\overline{W E}, \overline{C E}$ and $\overline{O E}$ are don't cares. However, in order to prevent an accidental write when $R / \bar{B}$ returns high, it is recommended that at least one of the following conditions are met after twph: WE high, $\overline{C E}$ high or an $\overline{O E}$ low.
2. After the write cycle is completed ( $\mathrm{R} / \overline{\mathrm{B}}$ is high) the user must meet one of the following conditions to prevent an accidental write: $\overline{O E}$ low, CE high or WE high.

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{C}_{\mathrm{IN}}$ | 4 |
| $\mathrm{C}_{\mathrm{OUT}}$ | 4 |
| $\mathrm{~V}_{\mathrm{WI}}$ | 7,8 |
| $\mathrm{~V}_{\mathrm{RB}}$ | $1,2,3$ |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {ACC }}$ | 9, 10, 11 | 9 | $t_{\text {AH }}$ | 9, 10, 11 |
| 2 | tCE | 9, 10, 11 | 10 | tos | 9, 10, 11 |
| 3 | toE | 9, 10, 11 | 11 | $\mathrm{t}_{\mathrm{DH}}$ | 9, 10, 11 |
| 4 | tDF | 9, 10, 11 | 12 | tch | 9, 10, 11 |
| 5 | $\mathrm{t}_{\mathrm{O}}$ | 9, 10, 11 | 13 | toes | 9, 10, 11 |
| 6 | $t_{\text {AS }}$ | 9, 10, 11 | 14 | toen | 9, 10, 11 |
| 7 | tcs | 9, 10, 11 | 15 | tDB | 9, 10, 11 |
| 8 | twp | 9, 10, 11 | 16 | twr | 9, 10, 11 |
|  |  |  | 17 | $\mathrm{t}_{\text {wph }}$ | $9,10,11$ |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am2864A

$8192 \times 8$ Electrically Erasable PROM

## DISTINCTIVE CHARACTERISTICS

- 5-V only operation
- Military temperature range available
- Self-timed Write Cycle with on-chip latches
- Data Polling for end-of-write indication
- Data protection features to prevent writes from occurring during VCC power-up/down
- 32-byte page write mode
- Minimum endurance of 10,000 write cycles per byte with a 10 -year retention. For detailed information, see the Am9864 Reliability Report (PID \#06891A).


## GENERAL DESCRIPTION

The Am2864A is a 65,536 -bit Electrically Erasable Programmable Read-Only Memory (EEPROM), organized as 8192 words by 8 bits per word. It operates from a single 5 -volt supply and has a fully self timed write cycle with address, data and control lines latched during the write operation. The 32 -byte page write mode allows programming in as little as 2.8 seconds. The Am2864A is fabricated on AMD's highly manufacturable N-Channel Silicon gate process, and uses AMD's proprietary EEPROM technology
to achieve the electrically alterable nonvolatile storage. This technology employs the industry-accepted accepted Fowler-Nordheim tunneling across a thin oxide.

The Am2864A provides on-chip the logic necessary to interface with most microprocessors. The latched inputs and self-timed write cycle free the microprocessor to perform other tasks during a write. A transparent automatic erase before write enhances system performance.


MODE SELECT TABLE

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{C E}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | I/O | $\mathbf{A g}_{9}$ | Mode |
| L | L | H | Data Out | X | Read |
| L | H | I | Data In | X | Write |
| H | X | X | Hi-Z | X | Standby |
| L | H | H | Hi-Z | X | Read Inhibit |
| X | L | X | - | X | Write Inhibit |
| L | L | H | Code | $V_{H}$ | Auto Select |
| L | L | H | $\overline{D_{I N}}$ | X | $\overline{\text { Data Polling }}$ |

[^14]
## PRODUCT SELECTOR GUIDE

| Part Number | Am2864A-2 | Am2864A-20 | Am2864A | Am2864A-25 | Am2864A-3 | Am2864A-30 | Am2864A-355 | Am2864A-35 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum <br> Access Time | 200 ns |  | 250 ns |  | 300 ns |  | 350 ns |  |
| Vcc Supply <br> Tolerance | $\pm 5 \%$ | $\pm 10 \%$ | $\pm 5 \%$ | $\pm 10 \%$ | $\pm 5 \%$ | $\pm 10 \%$ | $\pm 5 \%$ | $\pm 10 \%$ |


| $\frac{\text { Publication \# }}{08085}$ <br> Issue Date: May$\quad \frac{\text { Rev. }}{A}$ | $\frac{\text { Amendment }}{1086}$ |
| :--- | :--- | :--- |

## CONNECTION DIAGRAMS

Top View


Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

AM2864A

E. OPTIONAL PROCESSING Blank $=$ Standard Processing $\mathrm{B}=$ Burn-in
D. temperature range
$\mathrm{C}=$ Commercial ( 0 to $+70^{\circ} \mathrm{C}$ )
I= Industrial ( -40 to $+85^{\circ} \mathrm{C}$
$\mathrm{E}=$ Extended Commercial ( -55 to $+125^{\circ} \mathrm{C}$ )
C. PACKAGE TYPE

D $=28$-Pin Ceramic or Sidebrazed Ceramic DIP (CD 028 or SD 028)
$L=32$-Pin Rectangular Ceramic Leadless Chip Carrier (CLRO32)
B. SPEED OPTION

See Product Selector Guide
A. DEVICE NUMBER/DESCRIPTION Am2864A
$8192 \times 8$ EEPROM

| Valid Combinations |  |
| :---: | :---: |
| AM2864A-2 | DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB |
| AM2864A-20 |  |
| AM2864A |  |
| AM2864A-25 |  |
| AM2864A-3 |  |
| AM2864A-30 |  |
| AM2864A-355 |  |
| AM2864A-35 |  |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL. (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:
A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :---: | :---: |
| AM2864A-25 | /BXA, /BXC, /BUC |
| AM2864A-30 |  |
| AM2864A-35 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

## Read Mode

The Am2864A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs toe after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been LOW and addresses have been stable for at least $t_{A C C}$-toE.

## Standby Mode

The Am2864A has a standby mode which reduces the active power dissipation by $60 \%$, from 525 mW to 210 mW ( $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$ values for 0 to $70^{\circ} \mathrm{C}$ ). The Am2864A is placed in the standby mode by applying a TTL HIGH signal to the $\overline{\mathrm{CE}}$ input. When in the standby mode, the outputs are in a highimpedance state, independent of the $\overline{O E}$ input.

## Data Protection

The Am2864A incorporates several features that prevent unwanted write cycles during VCC power-up and power-down. These features protect the integrity of the stored data.
To avoid the initiation of a write cycle during $V_{C C}$ power-up and power-down, a write cycle is locked out for $V_{C C}$ less than 3.3 volts (typical 3.8 V ). It is the users's responsibility to insure that the control levels are logically correct when $\mathrm{V}_{\mathrm{CC}}$ is above 3.3 volts.

There is a $\overline{W E}$ lockout circuit that prevents $\overline{W E}$ pulses of less than 20 ns duration from initiating a write cycle.

When the $\overline{O E}$ control is in logic zero condition, a write cycle cannot be initiated.

## Page Write Mode

The page write allows from 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. The page write mode consists of a load sequence followed by an automatic write sequence.
During the load portion, sequential $\overline{\text { WE }}$ pulses load the byte address and the byte data into a 32 -byte register. The bytes can be loaded into this register in any order. On each $\overline{W E}$ pulse, the " $Y$ " address is latched on the falling edge of the $\overline{W E}$, the data input is latched on the rising edge of $\overline{W E}$, and the page address $\left(A_{5}-A_{12}\right)$ is latched on the falling edge of the last $\overline{W E}$. Note that for a write to occur, $\overline{C E}$ and $\overline{W E}$ must be LOW and $\overline{O E}$ must be HIGH. The load portion of the page write is complete when all the data (up to 32 bytes) is loaded into the register.
The automatic write portion starts tww after each transition of $\overline{W E}$ from LOW-to-HIGH. If WE transitions from HIGH-to-LOW before tWW minimum ( $100 \mu \mathrm{~s}$ ), the timer is reset and the automatic write portion does not start. This is how the bytes are loaded into the register. If $\overline{W E}$ is held LOW, this tww timer never starts and the write cycle is held indefinitely.
If WE transitions from LOW-to-HIGH and stays HIGH for at least tww maximum, then the automatic write sequence is initiated. Note that the load sequence can also be terminated if $\overline{O E}$ goes LOW. Once $\overline{O E}$ is LOW, further attempts to load will be ignored and the part will time out ( tww ) and enter the automatic write sequence.
The automatic write sequence consists of an erase cycle, which erases any data that existed in each addressed cell, and a write cycle, which puts data back into the erased cells. Note
that a page write will only write data to the locations being addressed and will not rewrite the entire page.

## Byte Mode Write

When WE is toggled once, the Am2864A operates in the byte mode. A single byte is loaded into the register and after $\overline{\mathrm{WE}}$ goes HIGH and twW is satisfied, the automatic write cycle starts. It is in this mode that the Am2864A is identical to the Am2864B and Am9864.

## Auto Select Mode

The auto select mode allows the reading out of a binary code from an EEPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient temperature.
To activate this mode, programming equipment must force 11.5 V to 12.5 V on address line $\mathrm{Ag}_{g}$ of the Am2864A. Two identifier bytes may then be sequenced from the device outputs by toggling address line $A_{0}$ from $V_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $V_{I L}$ during auto select mode.
Byte $0\left(A_{0}=V_{I L}\right)$ represents the manufacturer code and byte 1 ( $A_{0}=V_{I H}$ ) the device identifier code. For the Am2864A, these two identifier bytes are given in Table 1. All identifiers for manufacturer and device codes will possess odd parity, with the MSB $\left(0_{7}\right)$ defined as the parity bit. The auto select code for the Am2864A is identical to the Am2864B.

## Output OR-Tieing

To accommodate multiple memory connections, a 2 -line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.
'It is recommended that CE be decoded and used as the primary device selecting function, while $\overline{O E}$ be made a common connection to all devices in the array and connected to the read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## Data Polling

This feature makes the Am2864A highly flexible. It allows the designer the option of a software polling technique for end of write indication. Data Polling requires a simple software routine that performs a read operation when the chip is in the automatic write mode. The data that becomes valid during this $\overline{\text { Data }}$ Polling read is the inverse of all 8 bits, last written to the outputs. The true data ( $\mathrm{DQ}_{0}-\mathrm{DQ}_{7}$ ) will become valid when the automatic write has been completed. Note that all 8 bits invert during Data Polling, thereby giving the user more flexibility during design and layout.

## Chip Clear Mode (Military only)

Another feature included on AMD's Am2864A for military applications is a single-pulse chip erase. This optional mode allows the user to program all bits to a logic ONE with a single $10-\mathrm{ms}$ write pulse. Additional information is available from AMD regarding this test mode - consult the local AMD sales office.

## Endurance

Since endurance testing is a destructive test it is sampled and not $100 \%$ tested. To test for endurance, a sample of devices are written 10,000 times and checked for data retention capability.

There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point, when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide, the oxide becomes conductive, and reliable storage of charge on the floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.

There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant-mortality failures to be screened out. For the next 20,000 to 30,000 write cycles the failure rate is low. It is in this region that AMD EEPROMs are operated. Somewhere above this region, typically well above the guarantee of $10^{4}$ total write cycles, the failure rate again starts increasing.

The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD test screens will write a minimum of 10,000 times at every byte location with a maximum failure rate of $5 \%$. In other
words, $5 \%$ of a sample of devices will fail to write or to retain information after write if they are written 10,000 times. Those devices that fail will typically have a single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability failure mechanisms are measured.
For more detailed information on how this data was obtained please refer to the Am9864 Reliability Report (PID\#06891A).

## APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A $0.1 \mu \mathrm{~F}$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## PROGRAMMING

TABLE 1. IDENTIFIER BYTES (Notes 1, 2 \& 3)

| Identifier | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{D} \mathbf{Q}_{\mathbf{7}}$ | $\mathbf{D Q}_{\mathbf{6}}$ | $\mathbf{D Q}_{\mathbf{5}}$ | $\mathbf{D Q}_{\mathbf{4}}$ | $\mathbf{D Q}_{\mathbf{3}}$ | $\mathbf{D Q}_{\mathbf{2}}$ | $\mathbf{D Q}_{1}$ | $\mathbf{D Q}_{\mathbf{0}}$ | Hex |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathbf{V}_{\mathrm{IL}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 8 A |

Legend: $1=$ HIGH $0=$ LOW

Notes: 1. $A_{9}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
2. $A_{1}-A_{8}, A_{10}-A_{12}, \overline{C E}, \overline{O E}=V_{I L}$
3. $\overline{\mathrm{WE}}=\mathrm{V}_{\mathrm{IH}}$

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied . -65 to $+135^{\circ} \mathrm{C}$ Voltage on All Inputs with Respect to GND +6.50 to -0.6 V
Voltage on $\mathrm{A}_{9}$ with Respect to GND $\qquad$ +13.5 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES



DC CHARACTERISTICS over operating range unless otherwise specified*

| Parameter Symbol | Parameter Description | Test Condiltions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lıI | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0$ to 5.5 V |  |  | 10 | $\mu \mathrm{A}$ |
| LLO | Output Leakage Current | $V_{\text {OUT }}=0$ to 5.5 V |  |  | 10 | $\mu \mathrm{A}$ |
| IcCl | $\mathrm{V}_{\text {cC }}$ Current (Standby) | $\overline{C E}=\mathrm{V}_{\text {IL }}, \overline{\text { O }}=\mathrm{V}_{\text {IL }}$ |  |  | 40 | mA |
| IcC2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) | $\overline{O E}=\overline{C E}-V_{\text {IL }}$ |  |  | 100 | mA |
| Icc | $V_{\text {CC }}$ Current (Write) | $\overline{W E}=7 V_{\text {, }}, \overline{C E}=V_{\text {IL }}, \overline{O E}=V_{\text {IH }}$ |  |  | 100 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.1 |  | . 8 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}+1}$ | Volts |
| V OL | Output LOW Voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | . 45 | Volts |
| VOH | Output HIGH Voltage | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | Volts |
| $\mathrm{CIN}^{1}$ | Input Capacitance (Note 1, 2) | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 4 | 10 | pF |
| Cout | Output Capacitance (Note 1, 2) | $\overline{O E}=\overline{C E}=V_{\text {IH }}, V_{\text {OUT }}=0 \mathrm{~V}$ |  | 8 | 12 | pF |
| $\mathrm{V}_{\mathrm{WI}}$ | Write Inhibit Voltage |  | 3.3 | 3.8 |  | Volts |

Notes: 1. This parameter is sampled on a periodic basis and not $100 \%$ tested.
2. Freq. $=1 \mathrm{MHz}$ @ $25^{\circ} \mathrm{C}$.
3. Typical values are for nominal supply voltages.
*See the last page of this spec for Group A Subgroup Testing information.

KEY TO SWITCHING WAVEFORMS


KS000010

## SWITCHING TEST WAVEFORM

AC Testing: Input are driven at 3 V for logic " 1 " and 0 V for logic " 0 ." Timing measurements are made at 1.5 V . Input pulse rise and fall times are 10 ns .

## Switching Test Conditions

Output load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$ input pulse levels: 0 V to 3.0 V
Timing Measurement Reference Levels
Input: 1.5 V
Output: 1.5 V


TC002491
$C_{L}=100 \mathrm{pF}$, including jig capacitance.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| No. | Parameter Symbol | Parameter Description | Test Conditions | $\begin{aligned} & \text { Am2864A-2, } \\ & \text { Am2864A-20 } \end{aligned}$ |  | $\begin{gathered} \text { Am2864A, } \\ \text { Am2864A-25 } \end{gathered}$ |  | $\begin{aligned} & \text { Am2864A-3, } \\ & \text { Am2864A-30 } \end{aligned}$ |  | $\begin{aligned} & \text { Am2864A-355, } \\ & \text { Am2864A-35 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | ${ }^{t} A C C$ | Address to Output Delay | $\begin{aligned} & \overline{C E}=\overline{O E} \\ & =V_{\mathrm{VL}} \end{aligned}$ |  | 200 |  | 250 |  | 300 |  | 350 | ns |
| 2 | ${ }^{\text {t }}$ CE | CE to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 200 |  | 250 |  | 300 |  | 350 | ns |
| 3 | toe | Output Enable to Output Delay | $\overline{C E}=V_{\text {IL }}$. |  | 100 |  | 100 |  | 110 |  | 120 | ns |
| 4 | ${ }^{t} \mathrm{DF}$ <br> (Note 1) | Output Enable HIGH to Output Float | $\overline{C E}=V_{\text {IL }}$ | 0 | 60 | 0 | 60 |  | 80 | 0 | 80 | ns |
| 5 | $\begin{aligned} & \text { toh } \\ & \text { (Note 1) } \end{aligned}$ | Output Hold from $\qquad$ Addresses, CE or $\overline{O E}$ Whichever Occurred First | $\begin{aligned} & \overline{C E}=\overrightarrow{O E} \\ & =V_{I L} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| WRITE |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | $t_{\text {AS }}$ | Address to Write Setup Time |  | 20 |  | 20 |  | 20 |  | 60 |  | ns |
| 7 | tcs | $\overline{C E}$ to Write Setup Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 8 | tWP | Write Pulse Width |  | 100 |  | 100 |  | 120 |  | 150 |  | ns |
| 9 | $\mathrm{t}_{\text {AH }}$ | Address Hold Time |  | 80 |  | 80 |  | 80 |  | 100 |  | ns |
| 10 | tDS | Data Setup Time |  | 50 |  | 50 |  | 50 |  | 70 |  | ns |
| 11 | ${ }^{\text {toh }}$ | Data Hold Time |  | 30 |  | 30 |  | 30 |  | 30 |  | ns |
| 12 | ${ }_{\mathrm{C} H}$ | CE Hold Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 13 | toes | OE Setup Time |  | 0 |  | 0 | , | 0 |  | 0 |  | ns |
| 14 | toen | OE Hold Time |  | 0 | . | 0 |  | 0 |  | 0 |  | ns |
| 15 | twC | $\bar{W} E$ Cycle Time |  | 1 |  | 1 |  | 1 |  | 1 |  | $\mu \mathrm{s}$ |
| 16 | tww | Page Write Window (Note 3) |  | 100 | 500 | 100 | 500 | 100 | 500 | 100 | 1000 | $\mu \mathrm{S}$ |
| 17 | ${ }^{\text {tWH }}$ | WE Hold Time |  | 250 |  | 250 |  | 250 |  | 300 |  | ns |
| 18 | twB | Byte Write Cycle |  |  | 10 |  | 10 |  | 10 |  | 12 | ms |
| 19 | tred | Write Recovery from Data Polling Time |  | 20 |  | 20 |  | 20 |  | 20 |  | $\mu \mathrm{S}$ |
|  | (Notes 1 \& 2) | Number of Writes per Byte |  | 10 |  | 10 |  | 10 |  | 10 |  | $\times 1000$ |

Notes: 1. This parameter is sampled and is not $100 \%$ tested.
2. See Am9864 Reliability Report.
3. A timer of tww duration starts at every LOW-to-HIGH transition of WE. If it is allowed to time out, a page load will start. A transition of WE from HIGH-to-LOW will stop the timer.
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS (Cont'd.)



Notes: $1 . \overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impact on $t_{A C C}$.
2. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$, whichever occurs first.


## Page Write With Data Poilling

Notes: 1. This is where $\overline{\text { Data }}$ Polling is available (if a write operation is performed).
2. $n \leqslant 32$.
3. After the write cycle is completed (Data Out True), the user must meet one of the following conditions to prevent an accidental write: $\overline{\mathrm{OE}} \mathrm{LOW}, \overline{\mathrm{CE}} \mathrm{HIGH}$, or $\overline{\mathrm{WE}} \mathrm{HIGH}$.


## Byte Write With Data Polling

Notes: 1. This is where $\overline{\text { Data }}$ Polling is available (if a read operation is performed).
2. After the write cycle is completed (Data Out True), the user must meet one of the following conditions to prevent an accidental write: $\overline{\mathrm{OE}}$ LOW, $\overline{\mathrm{CE}}$ HIGH, or $\overline{\mathrm{WE}}$ HIGH.

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{C}_{\mathrm{IN}}$ | 4 |
| $\mathrm{C}_{\mathrm{OUT}}$ | 4 |
| $\mathrm{~V}_{\mathrm{WI}}$ | 7,8 |

## SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{A C C}$ | 9, 10, 11 | 11 | $\mathrm{t}_{\mathrm{DH}}$ | 9, 10, 11 |
| 2 | tce | 9, 10, 11 | 12 | ${ }_{\text {t }}$ | 9, 10, 11 |
| 3 | toe | 9, 10, 11 | 13 | toes | 9, 10, 11 |
| 4 | tDF | 9, 10, 11 | 14 | toen | 9, 10, 11 |
| 5 | ${ }^{\text {O }} \mathrm{O}$ | 9, 10, 11 | 15 | twc | 9, 10, 11 |
| 6 | ${ }_{\text {t }}$ S | 9, 10, 11 | 16 | tww | 9, 10, 11 |
| 7 | tcs | 9, 10, 11 | 17 | twh | 9, 10, 11 |
| 8 | twp | 9, 10, 11 | 18 | twb | 9, 10, 11 |
| 9 | $t_{\text {AH }}$ | 9, 10, 11 | 19 | $t_{\text {RED }}$ | 9, 10, 11 |
| 10 | tos | 9, 10, 11 |  |  |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am2864B

## $8192 \times 8$ Electrically Erasable PROM

## DISTINCTIVE CHARACTERISTICS

－5－V only operation
－Military temperature range available
－Self－timed Write Cycle with on－chip latches
－Ready／Busy pin and Data Polling for end－of－write indication
－Data protection features to prevent writes from occur－ ring during VCC power－up／down
－32－byte page write mode
－Minimum endurance of 10,000 write cycles per byte with a 10 －year retention．For detailed information，see the Am9864 Reliability Report（PID \＃06891A）．

## GENERAL DESCRIPTION

The Am2864B is a 65,536 －bit Electrically Erasable Pro－ grammable Read－Only Memory（EEPROM），organized as 8192 words by 8 bits per word．It operates from a single 5 －volt supply and has a fully self timed write cycle with address，data and control lines latched during the write operation．The 32－byte page write mode allows program－ ming in as little as 2.8 seconds．The Am2864B is fabricated on AMD＇s highly manufacturable N －Channel Silicon gate process，and uses AMD＇s proprietary EEPROM technology
to achieve the electrically alterable nonvolatile storage． This technology employs the industry－accepted accepted Fowler－Nordheim tunneling across a thin oxide．

The Am2864B provides on－chip the logic necessary to interface with most microprocessors．The latched inputs and self－timed write cycle free the microprocessor to perform other tasks during a write．A transparent automatic erase before write enhances system performance．


PRODUCT SELECTOR GUIDE

| Part Number | Am2864B－2 | Am2864B－20 | Am2864B | Am2864B－25 | Am2864B－3 | Am2864B－30 | Am2864B355 | Am2864B－35 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time | 200 ns |  | 250 ns |  | 300 ns |  | 350 ns |  |
| Vcc Supply Tolerance | $\pm 5 \%$ | $\pm 10 \%$ | $\pm 5 \%$ | $\pm 10 \%$ | $\pm 5 \%$ | $\pm 10 \%$ | $\pm 5 \%$ | $\pm 10 \%$ |

（

## CONNECTION DIAGRAMS

 Top View

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002271
$\mathrm{VCC}_{\mathrm{CC}}=$ Power Supply
$\mathrm{GND}=$ Ground

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

AM2864B


E. OPTIONAL PROCESSING

Blank = Standard Processing $\mathrm{B}=\mathrm{Bu}$ - n -in
D. TEMPERATURE RANGE
$\mathrm{C}=$ Commercial ( 0 to $+70^{\circ} \mathrm{C}$ )
$\mathrm{I}=$ Industrial $\left(-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
$\mathrm{E}=$ Extended Commercial $\left(-55\right.$ to $+125^{\circ} \mathrm{C}$ )
C. PACKAGE TYPE
$D=28$-Pin Ceramic or Sidebrazed Ceramic DIP (CD 028 or SD 028)
$\mathrm{L}=32$-Pin Rectangular Ceramic Leadless Chip Carrier (CLRO32)
B. SPEED OPTION

See Product Selector Guide
A. DEVICE NUMBER/DESCRIPTION

Am2864B
$8192 \times 8$ EEPROM

| Valid Combinations |  |
| :---: | :---: |
| AM2864B-2 | DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB |
| AM2864B-20 |  |
| AM2864B |  |
| AM2864B-25 |  |
| AM2864B-3 |  |
| AM2864B-30 |  |
| AM2864B-355 |  |
| AM2864B-35 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead FInish


| Valld Comblnations |  |
| :--- | :--- |
| AM2864B-25 |  |
| AM2864B-30 | /BXA, /BXC, /BUC |
| AM2864B-35 |  |

## Valld Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

## Read Mode

The Am2864B has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}})$ is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( t CE ). Data is available at the outputs tOE after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been LOW and addresses have been stable for at least taCC-toE.

## Standby Mode

The Am2864B has a standby mode which reduces the active power dissipation by $60 \%$, from 525 mW to 210 mW ( $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$ values for 0 to $70^{\circ} \mathrm{C}$ ). The Am2864B is placed in the standby mode by applying a TTL HIGH signal to the CE input. When in the standby mode, the outputs are in a highimpedance state, independent of the $\overline{\mathrm{OE}}$ input.

## Data Protection

The Am2864B incorporates several features that prevent unwanted write cycles during $V_{C C}$ power-up and power-down. These features protect the integrity of the stored data.
To avoid the initiation of a write cycle during $\mathrm{V}_{\mathrm{CC}}$ power-up and power-down, a write cycle is locked out for $V_{C C}$ less than 3.3 volts (typical 3.8 V ). It is the users's responsibility to insure that the control levels are logically correct when $\mathrm{V}_{\mathrm{CC}}$ is above 3.3 volts.

There is a $\overline{W E}$ lockout circuit that prevents $\overline{W E}$ pulses of less than 20 ns duration from initiating a write cycle.
When the $\overline{O E}$ control is in logic zero condition, a write cycle cannot be initiated.

## Page Write Mode

The page write allows from 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. The page write mode consists of a load sequence followed by an automatic write sequence.
During the load portion, sequential $\overline{\text { WE }}$ pulses load the byte address and the byte data into a 32 -byte register. The bytes can be loaded into this register in any order. On each WE pulse, the " $Y$ " address is latched on the falling edge of the WE, the data input is latched on the rising edge of WE, and the page address $\left(\mathrm{A}_{5}-\mathrm{A}_{12}\right)$ is latched on the falling edge of the last $\overline{W E}$. Note that for a write to occur, $\overline{C E}$ and $\overline{W E}$ must be LOW and $\overline{O E}$ must be HIGH. The load portion of the page write is complete when all the data (up to 32 bytes) is loaded into the register.
The automatic write portion starts tww after each transition of $\overline{\text { WE }}$ from LOW-to-HIGH. If $\overline{\text { WE }}$ transitions from HIGH-to-LOW before tWW minimum ( $100 \mu \mathrm{~s}$ ), the timer is reset and the automatic write portion does not start. This is how the bytes are loaded into the register. If WE is held LOW, this tww timer never starts and the write cycle is held indefinitely.
If $\overline{W E}$ transitions from LOW-to-HIGH and stays HIGH for at least tww maximum, then the automatic write sequence is initiated. Note that the load sequence can also be terminated if $\overline{O E}$ goes LOW. Once $\overline{O E}$ is LOW, further attempts to load will be ignored and the part will time out (tww) and enter the automatic write sequence.

The automatic write sequence consists of an erase cycle, which erases any data that existed in each addressed cell, and a write cycle, which puts data back into the erased cells. Note
that a page write will only write data to the locations being addressed and will not rewrite the entire page. The Ready/Busy pin (R/Ē) goes to a logic LOW level during the automatic write sequence. This could signal a microprocessor host that the system bus is free for other activity. When R/ $\bar{B}$ transitions to a HIGH state, the Am2864B has completed writing and is ready to accept another cycle.

## Byte Mode Write

When $\overline{W E}$ is toggled once, the Am2864B operates in the byte mode. A single byte is loaded into the register and after $\overline{W E}$ goes HIGH and tww is satisfied, the automatic write cycle starts. It is in this mode that the Am2864B is similar to the Am9864 and the Am2817A.

## Auto Select Mode

The auto select mode allows the reading out of a binary code from an EEPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient temperature.
To activate this mode, programming equipment must force 11.5 V to 12.5 V on address line Ag of the Am2864B. Two identifier bytes may then be sequenced from the device outputs by toggling address line $A_{0}$ from $V_{I L}$ to $V_{I H}$. All other address lines must be held at $V_{I L}$ during auto select mode.
Byte $0\left(A_{0}=V_{I L}\right)$ represents the manufacturer code and byte $1\left(A_{0}=V_{I H}\right)$ the device identifier code. For the Am2864B, these two identifier bytes are given in Table 1. All identifiers for manufacturer and device codes will possess odd parity, with the MSB ( $0_{7}$ ) defined as the parity bit.

## Output OR-Tieing

To accommodate multiple memory connections, a 2 -line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that $\overline{C E}$ be decoded and used as the primary device selecting function, while $\overline{O E}$ be made a common connection to all devices in the array and connected to the read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## Ready/Busy Pin

The Ready/Busy (R/B) pin is an open-drain output which allows two or more $R / \bar{B}$ signals to be OR-tied together. The value of the pullup resistor required is as follows:

$$
R_{p u}=\frac{4.6 \text { volts }}{2.1 \mathrm{~mA}-I_{\mathrm{LL}}}
$$

$I_{I L}=$ total $\mathrm{V}_{\mathrm{IL}}$ input current of devices connected to $\mathrm{R} / \overline{\mathrm{B}}$.
A typical pullup resistor value for $R / \bar{B}$ is $3 \mathrm{k} \Omega$, assuming I/L is less than 0.5 mA .

## $\overline{\text { Data Polling }}$

This feature makes the Am2864B highly flexible. It allows the designer the option of a software polling technique as well as the hardware interrupt Ready/Busy technique for end of write indication. Data Polling requires a simple software routine that performs a read operation when the chip is in the automatic write mode. The data that becomes valid during this Data Polling read is the inverse of all 8 bits, last written to the outputs. The true data $\left(D Q_{0}-D Q_{7}\right)$ will become valid when the automatic write has been completed. Note that all 8 bits
invert during $\overline{\text { Data }}$ Polling, thereby giving the user more flexibility during design and layout.

## Chip Clear Mode (Military only)

Another feature included on AMD's Am2864B for military applications is a single-pulse chip erase. This optional mode allows the user to program all bits to a logic ONE with a single $10-\mathrm{ms}$ write pulse. Additional information is available from AMD regarding this test mode - consult the local AMD sales office.

## Endurance

Since endurance testing is a destructive test it is sampled and not $100 \%$ tested. To test for endurance, a sample of devices are written 10,000 times and checked for data retention capability.
There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point, when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide, the oxide becomes conductive, and reliable storage of charge on the floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.
There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant-mortality failures to be screened out. For the next 20,000 to 30,000 write cycles the failure rate is low. It is in
this region that AMD EEPROMs are operated. Somewhere above this region, typically well above the guarantee of $10^{4}$ total write cycles, the failure rate again starts increasing.
The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD test screens will write a minimum of 10,000 times at every byte location with a maximum failure rate of $5 \%$. In other words, $5 \%$ of a sample of devices will fail to write or to retain information after write if they are written 10,000 times. Those devices that fail will typically have a single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability failure mechanisms are measured.

For more detailed information on how this data was obtained please refer to the Am9864 Reliability Report (PID\#06891A).

## APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A $0.1-\mu \mathrm{F}$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between $V_{C C}$ and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a $4.7-\mu \mathrm{F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## PROGRAMMING

TABLE 1. IDENTIFIER BYTES (Notes 1, 2 \& 3)

| Identifier | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{D Q}_{\mathbf{7}}$ | $\mathbf{D Q}_{\mathbf{6}}$ | $\mathbf{D Q}_{\mathbf{5}}$ | $\mathbf{D Q}_{\mathbf{4}}$ | $\mathbf{D Q}_{\mathbf{3}}$ | $\mathbf{D Q}_{\mathbf{2}}$ | $\mathbf{D Q}_{\mathbf{1}}$ | $\mathbf{D Q}_{\mathbf{0}}$ | Hex |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 8 A |

Legend: $1=\mathrm{HIGH}$
$0=$ LOW
Notes: 1. $A_{9}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
2. $A_{1}-A_{8}, A_{10}-A_{12}, \overline{C E}, \overline{O E}=V_{I L}$
3. $\overline{W E}=V_{I H}$
ABSOLUTE MAXIMUM RATINGS
Storage Temperature ............................ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied.-65 to $+135^{\circ} \mathrm{C}$
Voltage on All Inputs with Respect
to GND ..................................................50 to -0.6 V
Voltage on Ag with Respect
to GND ......................................................5.5 to -0.6 V
Stresses above those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent device failure. Functionality
at or above these limits is not implied. Exposure to absolute
maximum ratings for extended periods may affect device
reliability.

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Tур. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 LI | Input Leakage Current | $\mathrm{V}_{\text {IN }}=0$ to 5.5 V |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $V_{\text {OUT }}=0$ to 5.5 V |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 | VCC Current (Standby) | $\overline{C E}=V_{I H}, \overline{O E}=V_{I L}$ |  |  | 40 | mA |
| lcc2 | VCC Current (Active) | $\overline{O E}=\overline{C E}=V_{\text {IL }}$ |  |  | 100 | mA |
| ICC | Vcc Current (Write) | $\overline{W E}=\square \Gamma, \overline{C E}=V_{I L}, \overline{O E}=V_{I H}$ |  |  | 100 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.1 |  | . 8 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | Volts |
| VOL | Output LOW Voltage | $\mathrm{lOL}^{\prime}=2.1 \mathrm{~mA}$ |  |  | . 45 | Volts |
| V OH | Output HIGH Voltage | $\mathrm{I}^{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | Volts |
| VRB | R/立 Output LOW | $\mathrm{I}_{\mathrm{RB}}=2.1 \mathrm{~mA}$ |  |  | . 45 | Volts |
| CIN | Input Capacitance (Note 1, 2) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 4 | 10 | pF |
| COUT | Output Capacitance (Note 1, 2) | $\overline{O E}=\overline{C E}=V_{I H}, V_{\text {OUT }}=0 \mathrm{~V}$ |  | 8 | 12 | pF |
| $\mathrm{V}_{\text {WI }}$ | Write Inhibit Voltage |  | 3.3 | 3.8 |  | Volts |

Notes: 1. This parameter is sampled on a periodic basis and not $100 \%$ tested.
2. Freq. $=1 \mathrm{MHz} @ 25^{\circ} \mathrm{C}$.
3. Typical values are for nominal supply voltages.

## KEY TO SWITCHING WAVEFORMS



## Switching Test Conditions

Output load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$ Input pulse levels: 0.45 V to 2.4 V
Timing Measurement Reference Levels
Input: 0.8 V and 2.0 V
Output: 0.8 V and 2.0 V


TC002491
$C_{L}=100 \mathrm{pF}$, including jig capacitance.

## SWITCHING CHARACTERISTICS over operating ranges

| No. | Parameter Symbol | Parameter Description | Test Conditions | $\begin{aligned} & \text { Am2864B-2, } \\ & \text { Am2864B-20 } \end{aligned}$ |  | $\begin{gathered} \text { Am2864B, } \\ \text { Am2864B-25 } \end{gathered}$ |  | Am2864B-3, Am2864B-30 |  | Am2864B355, Am2864B-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | ${ }^{\text {t }}$ ACC | Address to Output Delay | $\begin{aligned} & \overline{C E}=\overline{O E} \\ & =V_{I L} \end{aligned}$ |  | 200 |  | 250 | . | 300 |  | 350 | ns |
| 2 | ${ }^{\text {t }} \mathrm{CE}$ | CE to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 200 |  | 250 |  | 300 | . | 350 | ns |
| 3 | toe | Output Enable to Output Delay | $\overline{C E}=V_{\text {IL }}$ |  | 75 |  | 100 |  | 110 |  | 120 | ns |
| 4 | ${ }^{t} \mathrm{DF}$ <br> (Note 1) | Output Enable HIGH to Output Float | $\overline{C E}=V_{\text {IL }}$ | 0 | 60 | 0 | 60 |  | 70 | 0 | 80 | ns |
| 5 | ${ }^{\mathrm{t}} \mathrm{OH}$ <br> (Note 1) | Output Hold from $\qquad$ Addresses, CE or $\overline{O E}$ Whichever Occurred First | $\begin{aligned} & \overline{C E}=\overline{O E} \\ & =V_{I L} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| WRITE |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | $t_{\text {AS }}$ | Address to Write Setup Time |  | 20 |  | 20 |  | 20 |  | 60 |  | ns |
| 7 | tcs | CE to Write Setup Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 8 | twP | Write Pulse. Width |  | 100 |  | 100 |  | 120 |  | 150 |  | ns |
| 9 | $t_{\text {AH }}$ | Address Hold Time | * | 80 |  | 80 |  | 80 |  | 100 |  | ns |
| 10 | tDS | Data Setup Time |  | 50 |  | 50 |  | 50 |  | 70 |  | ns |
| 11 | $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 30 |  | 30 |  | 30 |  | 30 |  | ns |
| 12 | ${ }^{\text {t }} \mathrm{CH}$ | CE Hold Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 13 | toes | OE Setup Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 14 | toen | OE Hold Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 15 | ${ }_{\text {t }}$ D | Time to Device Busy |  |  | 100 |  | 100 |  | 100 |  | 100 | ns |
| 16 | twe | WE Cycle Time |  | 1 |  | 1 |  | 1 |  | 1 |  | $\mu \mathrm{s}$ |
| 17 | tww | Page Write Window (Note 4) |  | 100 | 500 | 100 | 500 | 100 | 500 | 100 | 1000 | $\mu \mathrm{s}$ |
| 18 | ${ }_{\text {twh }}$ | WE Hold Time |  | 250 |  | 250 |  | 250 |  | 300 |  | ns |
| 19 | twB | Byte Write Cycle |  |  | 10 |  | 10 |  | 10 |  | 12 | ms |
| 20 | tred | Write Recovery from Data Polling Time |  | 20 |  | 20 |  | 20 |  | 20 |  | $\boldsymbol{\mu s}$ |
| 21 | tre | Write Recovery from R/ $\bar{B}$ <br> Time <br> (Note 5) |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
|  | $t_{\text {trbo }}$ | R/ $\bar{B}$ to Output Time (Notes 2, 5) |  |  | 50 |  | 50 |  | 50 |  | 50 | ns |
|  | (Notes 1 \& 3) | Number of Writes per Byte |  | 10 |  | 10 |  | 10 |  | 10 |  | $\times 1000$ |

Notes: 1. This parameter is sampled on a periodic basis to worst-case test conditions and is not $100 \%$ tested.
2. If $\overline{C E}$ and $\overline{O E}=V_{I L}$ when $R / \bar{B}$ is going to $V_{O H}$, then $D Q_{0}-D Q_{7}$ becomes valid after $t_{R B O}+t_{A C C}$.
3. See Am9864 Reliability Report.
4. A timer of twW duration starts at every LOW-to-HIGH transition of $\overline{W E}$. If it is allowed to time out, a page load will start. A transition of WE from HIGH-to-LOW will stop the timer.
5. This parameter is for information only. It is not tested or characterized.


Notes: 1. $\overline{O E}$ may be delayed up to $t_{A C C}$-toE after the falling edge of $\overline{C E}$ without impact on $t_{A C C}$.
2. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$, whichever occurs first.


Notes: 1. This is where $\overline{\text { Data }}$ Polling is available. See $\overline{\text { Data }}$ Polling timing for setups.
2. $n \leqslant 32$.

## SWITCHING WAVEFORMS



WF020041

## Byte Write

Notes: 1. This is where $\overline{\text { Data }}$ Polling is available. See $\overline{\text { Data }}$ Polling timing for setups.


WF020022

## $\overline{\text { Data }}$ Polling

Notes: 1. This is shown for single byte write. In page write, $R / \bar{B}$ goes LOW on first LOW-to-HIGH transition of WE.
2. After the Write cycle is completed ( $\mathrm{R} / \overline{\mathrm{B}}$ is HIGH or data out TRUE), the user must meet one of the following conditions to prevent an accidental write: $\overline{O E}$ LOW, $\overline{C E}$ HIGH, or WE HIGH.

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups |
| :---: | :---: |
| $I_{\mathrm{LI}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{RB}}$ | $1,2,3$ |
| $\mathrm{C}_{\mathrm{IN}}$ | 4 |
| $\mathrm{C}_{\mathrm{OUT}}$ | 4 |
| $\mathrm{~V}_{\mathrm{WI}}$ | 7,8 |

SWITCHING CHARACTERISTICS

| No. | Parameter Symbol | Subgroups | No. | Parameter Symbol | Subgroups |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {ACC }}$ | 9, 10, 11 | 11 | tDH | 9, 10, 11 |
| 2 | ${ }^{\text {t }}$ CE | 9, 10, 11 | 12 | ${ }^{\text {t }} \mathrm{CH}$ | 9, 10, 11 |
| 3 | toe | 9, 10, 11 | 13 | toes | 9, 10, 11 |
| 4 | tDF | 9, 10, 11 | 14 | toen | $9,10,11$ |
| 5 | $\mathrm{tOH}^{\text {O}}$ | 9, 10, 11 | 15 | tob | $9,10,11$ |
| 6 | $t_{\text {AS }}$ | 9, 10, 11 | 16 | twc | 9, 10, 11 |
| 7 | tcs | 9, 10, 11 | 17 | tww | 9, 10, 11 |
| 8 | twp | 9, 10, 11 | 18 | twh | 9, 10, 11 |
| 9 | $t_{\text {AH }}$ | 9, 10, 11 | 19 | twb | 9, 10, 11 |
| 10 | tos | $9,10,11$ | 20 | $t_{\text {RED }}$ | 9, 10, 11 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am28C256

## $32 \mathrm{~K} \times 8$ Electrically Erasable PROM

ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- 5-V only operation
- Military temperature range available
- Low-power CMOS
- 60 mA active current
- 1 mA standby current
- $100 \mu \mathrm{~A}$ power-down current
- 64-byte page write
- Software-write protection
- Minimum endurance of 10,000 write cycles per byte with a ten year data retention


## GENERAL DESCRIPTION

The Am28C256 is a $32,768 \times 8$-bit Electrically Erasable Programmable Read-Only Memory (EEPROM). It operates from a single 5 -volt supply and has a fully self-timed write cycle with address, data, and control lines latched during the write operation. The 64-byte page-write mode allows full chip programming in as little as five seconds. The

Am28C256, in the JEDEC-approved pinout, also features Status-Bit Polling, and a software-write protect that enhances the hardware-write protect. The Am28C256 is an upward-compatible part from the Am2864A and Am2864B. For convenience, both JEDEC and industry-standard notation is used throughout this document.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

| Family <br> Part No. |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Ordering <br> Part No.: <br> $\pm 5 \% ~ V_{\text {CC }}$ <br> Tolerance <br> 士10\% VCC <br> Tolerance | $28 \mathrm{C} 256-200$ | $28 \mathrm{C} 256-250$ | $28 \mathrm{C} 256-300$ | $28 \mathrm{C} 256-350$ |
|  |  | 28 C 256 | $28 \mathrm{C} 256-305$ | $28 \mathrm{C} 256-355$ |
| tACC (ns) | 200 | 250 | 300 | 350 |
| tCE (ns) | 200 | 250 | 300 | 350 |
| tOE (ns) | 75 | 100 | 110 | 120 |

## CONNECTION DIAGRAMS <br> Top View



Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


## FUNCTIONAL DESCRIPTION

## Read Mode

The Am28C256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable, $\bar{E}(\overline{C E})$, is the power control and should be used for device selection. Output Enable, $\overline{\mathrm{G}}(\overline{\mathrm{OE}})$, is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $E$ to output ( $\mathrm{t} C \mathrm{E}$ ). Data is available at the outputs toe after the falling edge of $\overline{\mathrm{G}}$, assuming that $\overline{\mathrm{E}}$ has been LOW and addresses have been stable for at least $t_{A C C}-t_{0 E}$.

## Standby Mode

The Am28C256 has a standby mode which reduces the active power dissipation by $98 \%$, from 300 mW to 5 mW (values for 0 to $+70^{\circ} \mathrm{C}$ ). The Am28C256 is placed in the standby mode by applying a TTL-HIGH signal to the $\bar{E}(\overline{\mathrm{CE}})$ input. When in the standby mode, the outputs are in a high-impedance state, independent of the $\bar{G}(\overline{\mathrm{OE}})$ input.

## Power-Down Mode

The Am28C256 also has a power-down mode which reduces the power dissipation by $99.8 \%$ - from 300 mW to .5 mW (values for 0 to $+70^{\circ} \mathrm{C}$ ). The Am28C256 is placed in power down by raising $\overline{\mathrm{E}}(\overline{\mathrm{CE}})$ to $\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}$.

## Data Protection - Hardware

The Am28C256 incorporates several features that prevent unwanted write cycles during $\mathrm{V}_{\mathrm{CC}}$ power-up and power-down. These features protect the integrity of the stored data.

To avoid the initiation of a write cycle during $V_{C C}$ power-up and power-down, a write cycle is locked out for VCC less than 3.5 volts. It is the user's responsibility to ensure that the control levels are logically correct when $V_{C C}$ is above 3.5 volts.
There is a $\bar{W}(\overline{W E})$ lockout circuit that prevents $\bar{W}$ pulses of less than 20 ns duration from initiating a write cycle.

When the $\bar{G}(\overline{O E})$ control is LOW (logic ZERO), a write cycle cannot be initiated.

## Data Protection - Software

In addition to the hardware-protected write features provided on the Am28C256, the user may choose to implement software-write protect and minimize the chances of inadvertent writes.

The software-write protection has three modes of operation: set protection, write operation under protection, and disable protection.

## Set Protection

The default power-up mode of the Am28C256 is with the protection disabled. The software-write protection is set by performing a three-byte write operation (with page-mode timing) using specific addresses and data.

TABLE 1. SET-PROTECTION MODE

| Step | Mode | $\mathbf{A}_{14}-\mathbf{A}_{\mathbf{0}}$ | $\mathbf{I} / \mathbf{O}_{\mathbf{7}}-\mathbf{I} / \mathbf{O}_{\mathbf{0}}$ | Comment |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Write | 5555 Hex | AA Hex | Dummy Write |
| 2 | Write | $2 A A A$ Hex | 55 Hex | Dummy Write |
| 3 | Write | 5555 Hex | A0 Hex | Dummy Write |

A violation of this sequence or the timeout of a $100-\mu \mathrm{s}$ timer (WE transition LOW-to-HIGH starts the timer) aborts the setprotection operation.

The first time this sequence is applied to the part, a nonvolatile bit is set. This reconfigures the part so that both software and hardware-protection are implemented. Once this bit is set, the software algorithm must be used every time a write cycle occurs.

## Write Operation Under Protection

The write operation uses the same three steps to unlock the write protection for each byte-write, or page-write operation. Note that while under software write protection, a write can only be performed using page mode timing. Thus, a "byte write" is actually a four byte page write. The first three bytes unlock write protection (and are not written), while the fourth byte is the single byte to be written into the device.

TABLE 2. WRITE OPERATION UNDER PROTECTION MODE

| Step | Mode | $\mathbf{A}_{14}-\mathbf{A}_{\mathbf{0}}$ | $\mathbf{I / O} \mathbf{7}-\mathbf{I} \mathbf{O}_{\mathbf{0}}$ | Comment |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Write | 5555 Hex | AA Hex | Dummy Write |
| 2 | Write | 2AAA Hex | 55 Hex | Dummy Write |
| 3 | Write | 5555 Hex | AO Hex | Dummy Write |
| $4-67$ | Write | Address | Data | Page-Load <br> Writes |

At the conclusion of the write cycle, the write operations to the Am28C256 are disabled. The page addresses ( $A_{6}-A_{14}$ ) should be held constant throughout the page-load operation (steps 4-67).

## Disable Protection

The software protection can be disabled, and the part reconfigured to hardware-only protection, by using the operations shown in Table 3. Again, page mode timing must be used for all six bytes.

TABLE 3. DISABLE-PROTECTION MODE

| Step | Mode | $\mathbf{A}_{14}-\mathbf{A}_{\mathbf{0}}$ | $\mathbf{I} / \mathbf{O}_{7}-\mathbf{I} / \mathbf{O}_{\mathbf{0}}$ | Comment |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Write | 5555 Hex | AA Hex | Dummy Write |
| 2 | Write | 2AAA Hex | 55 Hex | Dummy Write |
| 3 | Write | 5555 Hex | 80 Hex | Dummy Write |
| 4 | Write | 5555 Hex | AA Hex | Dummy Write |
| 5 | Write | 2AAA Hex | 55 Hex | Dummy Write |
| 6 | Write | 5555 Hex | 20 Hex | Dummy Write |

The software-write protection is now disabled and the user has unrestricted write access to the Am28C256 - like on the Am2864B EEPROM.

## Byte-Write Mode

To write into a particular location, addresses must be valid and a TTL LOW applied to the Write Enable ( $\bar{W}$ ) pin of a selected ( E LOW) device. This combined with Output Enable ( $\overline{\mathrm{G}}$ ) being HIGH, initiates a write cycle. During a byte-write cycle, all inputs except data are latched on the falling edge of $\bar{W}$ or $\vec{E}$, whichever occurred last. Data is latched on the rising edge of $\bar{W}$ or $\bar{E}$, whichever occurred first. An automatic erase is performed before data is written.

For system-design simplification, the Am28C256 is designed in such a way that either the $\bar{E}$ or $\bar{W}$ pin can be used to initiate a write cycle. The device uses the second HIGH-to-LOW transition of either $\bar{E}$ or $\bar{W}$ to latch addresses and the first LOW-to-HIGH transition to latch the data. For example, if $\bar{W}$ is used to initiate and terminate the write cycle, then $\bar{W}$ must go LOW after $E$ goes LOW, and $W$ must return HIGH before $E$ goes HIGH. It is also permissible to mix control pins. As a second example, if $\bar{E}$ is used to initiate the write cycle and $\bar{W}$ is used to end the cycle, then $\bar{E}$ must go LOW after $\bar{W}$ goes LOW, and $\bar{W}$ must return HIGH before E goes HIGH. All address setup and hold times are with respect to the HIGH-toLOW transition of the lagging control pin, and all data setup and hold times are with respect to the LOW-to-HIGH transition of the leading control pin.
To simplify the following discussion, the $\bar{W}$ pin is used as the write-cycle control pin throughout the rest of this data sheet.

## Page-Write Mode

The page write allows from 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. The page-write mode consists of a load sequence, followed by an automatic write sequence.
During the load portion, sequential $\bar{W}(\overline{W E})$ pulses load the byte address and the byte data into a 64 -byte register; the bytes can be loaded into this register in any order. On each $\bar{W}$ pulse, the " $Y$ " address is latched on the falling edge of $\bar{W}$, the data input is latched on the rising edge of $\bar{W}$, and the page address $\left(A_{6}-A_{14}\right)$ is latched on the falling edge of the last $\bar{W}$. Note that for a write to occur, $\bar{E}(\overline{C E})$ and $\bar{W}$ (WE) must be LOW, and $\bar{G}$ ( $\overline{O E}$ ) must be HIGH. Although the page address ( $A_{6}-A_{14}$ ) is latched on the final $\bar{W}$ HIGH-to-LOW pulse (before tww), it is recommended that the page address be held steady during the entire page load. This is to ensure that an accidental software write protect sequence is not seen by the device. If the user chooses to change addresses during the page load, it is then the user's responsibility to make sure the three byte software algorithm is not accidentally sent to the device.
The automatic-write portion starts tww after the last transition of $\bar{W}$ from LOW-to-HIGH. If $\bar{W}$ transitions from HIGH-to-LOW before tww minimum ( $100 \mu \mathrm{~s}$ ), the timer is reset and the
automatic-write portion does not start. This is how the bytes are loaded into the register. If $\bar{W}$ is held LOW, this tww timer never starts and the write cycle is held indefinitely.
If $\bar{W}$ transitions from LOW-to-HIGH and stays HIGH for at least tww maximum, then the automatic-write sequence is initiated. Note that the load sequence can also be disabled if $\bar{G}(\overline{O E})$ goes LOW. If $\bar{G}$ is LOW, attempts to load will be ignored. The part will time out if $\bar{G}(\overline{O E})$ is held LOW longer than tww Max. and enter the automatic-write sequence.

The automatic-write sequence consists of an erase cycle which erases any data that existed in each addressed cell, and a write cycle - which puts data back into the erased cells. Note that a page write will only write data to the locations selected during the page load and will not rewrite the entire page.

## Auto Select Mode

The auto select mode allows the reading out of a binary code from an EEPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional at $25^{\circ} \mathrm{C} \pm 5 \%$ ambient temperature.

To activate this mode, programming equipment must force 11.5 V to 12.5 V on address line $\mathrm{Ag}_{g}$ of the Am28C256. Two identifier bytes may then be sequenced from the device outputs by toggling address line $A_{0}$ from $V_{I L}$ to $V_{I H}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during auto select mode.
Byte $0\left(A_{0}=V_{I L}\right)$ represents the manufacturer code and byte $1\left(A_{0}=V_{(H)}\right)$ the device identifier code. For the Am28C256, these two identifier bytes are given in Table 5. All identifiers for manufacturer and device codes will possess odd parity, with the MSB ( $0_{7}$ ) defined as the parity bit.

## Output OR-Tleing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation.
2. Assurance that output bus contention will not occur.

It is recommended that $\bar{E}$ ( $\overline{C E}$ ) be decoded and used as the primary device-selecting function, while $\mathcal{G}(\overline{O E})$ be made a common connection to all devices in the array and connected to the Read line from the system-control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## Write-Operation Status Register

The Am28C256 features a Status-Bit register which can be used to poll the present state of the part. During a write cycle, a read to the Status register can be performed. Out of this register the toggle bit, the page-load timer, and DATA polling can be read.

## Toggle Bit ( $\mathrm{DQ}_{6}$ )

The toggle bit is used to tell if the Am28C256 is still writing. The toggle bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device, as is required when using DATA polling. With each consecutive read, $1 / \mathrm{O}_{6}$ toggles. Therefore, two read operations must be performed to get the status.

## Page-Load Timer ( $\mathrm{DQ}_{5}$ )

The page-load timer tells the user if the page-write window ( tww ) has timed out, and the write cycle has commenced, or if it's still available to load data into. If $1 / \mathrm{O}_{5}$ is HIGH , the write cycle has begun; if it's LOW, tww has not timed out.

## $\overline{\text { DATA }}$ Polling ( $\mathrm{DQ}_{7}$ )

$\overline{\text { DATA }}$ polling requires a simple software routine that performs a read operation when the chip is in the automatic-write mode. The data that becomes valid during this DATA polling read is the inverse of $\mathrm{DQ}_{7}$, last written to $\mathrm{DQ}_{7}$. The true data $\left(\mathrm{DQ}_{7}\right)$ will become valid when the automatic write has been completed.

## Endurance

Since endurance testing is a destructive test, it is sampled and not $100 \%$ tested. To test for endurance, a sample of devices are written 10,000 times and checked for data-retention capability.

There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide - the oxide becomes conductive, and reliable storage of charge on the floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.

There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant mortality failures to be screened out. For the next 20,000 to 30,000 write cycles, the failure rate is low. It is in this region that AMD EEPROMs are operated. Somewhere above this region, typically well above the guarantee of $10^{4}$ total write cycles, the failure rate again starts increasing.

The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD-test screens will write a minimum of 10,000 times at every byte location with a maximum failure rate of $5 \%$. In other words, $5 \%$ of a sample of devices will fail to write or to retain information after write if they are written 10,000 times. Those devices that fail will typically have a single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability mechanisms are measured.

TABLE 4. Am28C256 MODE SELECT

|  | E (CE) | G ( $\overline{O E}$ ) | $\overline{\text { W }}$ (WE) | $A_{9}$ | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read | L | L | H | X | Dout |
| Write | L | H | L | X | DIN |
| Standby/Write Inhibit | H | X | X | X | Hi-Z |
| Write Inhibit | X | L | X | X |  |
| Write Inhibit | X | X | H | X |  |
| Auto Select | $L$ | $L$ | H | $\mathrm{V}_{\mathrm{H}}$ | CODE |
| $\overline{\text { DATA }}$ Polling | L | L | H | X | $\mathrm{DQ}_{7}-\overline{\mathrm{D}_{\text {IN7 }}}$ |

Koy: $1=1 \cap W\left(V_{1}\right)$
$\mathrm{H}=\mathrm{HIGH}\left(\mathrm{V}_{\mathrm{H}}\right)$
$X=$ Don't Care
$\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A $0.1-\mu \mathrm{F}$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between
$V_{C C}$ and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed-circuit-board traces on EEPROM arrays, a $4.7-\mu \mathrm{F}$ bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

| ABSOLUTE MAXIMUM RATINGS | OPERATING RANGES |
| :---: | :---: |
| Storage Temperature .........................-65 to +150 ${ }^{\circ} \mathrm{C}$ | Commercial (C) Devices |
| Ambient Temperature with Power Applied ........................... -65 to $+135^{\circ} \mathrm{C}$ |  |
| Voltage on All Inputs <br> with Respect to Ground, except $\mathrm{A}_{9} . .+6.50 \mathrm{~V}$ to -0.6 V <br> Voltage on $\mathrm{A}_{9}$ <br> with Respect to Ground ................ +13.50 V to -0.6 V | Industrial (I) Devices <br> Temperature (TC)...............................-40 to $+85^{\circ} \mathrm{C}$ <br> Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) $\qquad$ (Notes 1 \& 2) |
| Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute | Extended Commercial (E) Devices <br> Temperature ( $T_{C}$ ).. $\qquad$ -55 to $+125^{\circ} \mathrm{C}$ <br> Supply Voltage ( $V_{C C}$ ) $\qquad$ (Notes 1 \& 2) |
| maximum ratings for extended periods may affect device reliability. | Military (M) Devices <br> Temperature ( $\mathrm{T}_{\mathrm{C}}$ ). $\qquad$ -55 to $+125^{\circ} \mathrm{C}$ <br> Supply Voltage (VCC) $\qquad$ (Notes 1 \& 2) |
|  | Notes: 1. For -205 , blank, -305 , and -355 versions, $\mathrm{V}_{\mathrm{CC}}=+4.75$ to +5.25 V . <br> 2. For $-200,-250,-300$, and -350 versions, $V_{C C}=+4.50$ to +5.50 V . |
|  | Operating ranges define those limits between which the functionality of the device is guaranteed. |

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| lıl | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0$ to 5.5 V |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\begin{aligned} & V_{\text {OUT }}=0 \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{G}(\overline{\mathrm{OE}})=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 10 | $\mu \mathrm{A}$ |
| Icc3 | Vcc Current (Power Down) | $\overline{\mathrm{E}}(\overline{\mathrm{CE}})=\mathrm{V}_{\text {cc }} \pm 0.3 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
| ICC2 | Vcc Current (Standby) | $\begin{aligned} & \bar{E}(\overline{C E})=V_{I H}, \\ & \bar{G}(\overline{O E})=V_{I L} \end{aligned}$ |  | 1 | mA |
| ICC1 | Vcc Current (Active) | $\begin{aligned} & \bar{E}(\overline{\mathrm{CE}})=V_{\mathrm{IL}}, \\ & \bar{W}(\overline{\mathrm{WE}})=\mathrm{V}_{\mathrm{IH}}, \\ & f=5 \mathrm{MHz}, \\ & \text { lout }=0 \mathrm{~mA} \\ & \text { (Note 3) } \end{aligned}$ |  | 60 | mA |
| Icc | Vcc Current (Write) | $\begin{aligned} & \bar{E}(\overline{C E})=V_{\mathrm{IL}}, \\ & \overline{\mathrm{G}}(\overline{\mathrm{OE}})=V_{\mathrm{IH}}, \\ & \bar{W}(\overline{\mathrm{WE}})=V_{\mathrm{IL}} \end{aligned}$ |  | 60 | mA |
| $V_{\text {IL }}$ | Input LOW Voltage |  | -0.1 | . 8 | V |
| $V_{\text {IH }}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+1$ | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{lOL}=2.1 \mathrm{~mA}$ |  | . 45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{l}_{\mathrm{OH}}=400 \mu \mathrm{~A}$ | 2.4 |  | V |
| VWI | Write-Inhibit Voltage |  | 3.5 |  | V |

CAPACITANCE (Notes $1 \& 2$ )

| Parameter <br> Symbol | Parameter <br> Description | Test Conditions | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 4 | 10 | pF |
| COUT | Output Capacitance | $\overline{\mathrm{G}}(\overline{\mathrm{OE}})=\overline{\mathrm{E}}(\overline{\mathrm{CE}})=\mathrm{V}_{\mathrm{IH}}$, <br> $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 8 | 12 | pF |

Notes: 1. $T_{A}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}$
2. This parameter is sampled and not $100 \%$ tested.
3. This parameter is tested with $\bar{G}(\overline{O E})=V_{I H}$ to simulate open outputs.

## SWITCHING TEST CIRCUITS



## Switching Test Conditions

Output load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$ Input pulse levels: 0.45 V to 2.4 V Timing Measurement Reference Levels

Input: 0.8 V and 2.0 V
Output: 0.8 V and 2.0 V

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

| No. | Parameter Symbol |  | Parameter Description | Test Conditlons | $\begin{gathered} \text { 28C256- } \\ 205, \\ -200 \end{gathered}$ |  | $\begin{gathered} 28 C 256, \\ -250 \end{gathered}$ |  | $\begin{gathered} \text { 28C256- } \\ 305, \\ -300 \end{gathered}$ |  | $\begin{gathered} \text { 28C256- } \\ 355, \\ -350 \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | JEDEC | Std. |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | $t_{\text {tavav }}$ | $t^{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \vec{E}(\overline{C E})= \\ & G(\overline{O E})=V_{\mathrm{IL}} \end{aligned}$ |  | 200 |  | 250 |  | 300 |  | 350 | ns |
| 2 | telav | tCE | $\overline{\mathrm{E}}$ to Output Delay | $\bar{G}(\overline{O E})=V_{\text {IL }}$ |  | 200 |  | 250 |  | 300 |  | 350 | ns |
| 3 | tGLQV1 | TOE | Output Enable to Output Delay | $E(\overline{C E})=V_{\text {IL }}$ |  | 75 |  | 100 |  | 110 |  | 120 | ns |
| 4 | tehoz, <br> tGHQZ | $t_{D F}$ <br> (Note 1) | Output Enable HIGH to Output Float | $E(\overline{C E})=V_{1 L}$ | 0 | 60 | 0 | 60 |  | 70 | 0 | 80 | ns |
| 5 | ${ }^{\text {A }}$ AXQ | ${ }^{\mathrm{t}} \mathrm{OH}$ <br> (Note 1) | Output Hold from <br> Addresses, $\bar{E}$ or $\bar{G}$ <br> Whichever Occurred First | $\begin{aligned} & E(C E)= \\ & \frac{E}{G}(\overline{O E})=V_{I L} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| WRITE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  | $t_{\text {AS }}$ | Address to Write Setup Time |  | 10 |  | 10 |  | 20 |  | 40 |  | ns |
| 7 |  | ${ }_{\text {t }}{ }^{\text {H }}$ | Address Hold Time |  | 100 |  | 100 |  | 100 |  | 100 |  | ns |
| 8 |  | tos | Data Setup Time |  | 50 |  | 50 |  | 50 |  | 70 |  | ns |
| 9 |  | $t_{\text {DH }}$ | Data Hold Time |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| 10 |  | tcs | E to Write Setup Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 11 |  | $\mathrm{t}_{\mathrm{CH}}$ | $\bar{E}$ Hold Time | . | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 12 |  | toes | $\bar{G}$ Setup Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 13 |  | toen | $\bar{G}$ Hold Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 14 |  | twp | Write Pulse Width |  | 100 |  | 100 |  | 120 |  | 150 |  | ns |
| 15 |  | twc | $\bar{W}$ Cycle Time |  | 1 |  | 1 |  | 1 |  | 1 |  | $\mu \mathrm{s}$ |
| 16 |  | ${ }^{\text {tww }}$ | Page Write Window (Note 2) |  | 100 | 250 | 100 | 250 | 100 | 250 | 100 | 500 | $\mu \mathrm{s}$ |
| 17 |  | twh | $\bar{W}$ Hold Time |  | 100 |  | 100 |  | 120 |  | 150 |  | ns |
| 18 |  | twB | Byte Write Cycle |  |  | 10 |  | 10 |  | 10 |  | 10 | ms |
| 19 |  | $t_{\text {RED }}$ | Write Recovery from DATA Polling Time (Note 3) |  | 0 |  | 0 |  | 0 |  | 0 |  | $\mu \mathrm{s}$ |
| 20 |  | ${ }^{\text {t }}$ SB | $\overline{\mathrm{G}}(\overline{\mathrm{OE})} \text { LOW to }$ Status Bit |  | 150 |  | 150 |  | 150 |  | 150 |  | ns |
| 21 |  | toew | Write Control Recovery |  | 50 |  | 50 |  | 50 |  | 50 |  | ns |
|  |  | (Note 1) | Number of Writes per Byte |  | 10 |  | 10 |  | 10 |  | 10 |  | $\times 1000$ |

Notes: 1. This parameter is sampled and not $100 \%$ tested.
2. A timer of tww duration starts at every LOW-to-HIGH transition of $\bar{W}(\bar{W} E)$. If it is allowed to time out, a page write will start. A transition of $\bar{W}$ from HIGH to LOW will stop the timer.
3. This parameter is for information only. It is not tested or characterized.


Notes: 1. $\bar{G}(\overline{O E})$ may be delayed up to $t_{A C C}-t_{0 E}$ after the falling edge of $\bar{E}(\overline{C E})$ without impact on $t_{A C C}$. 2. $t_{D F}$ is specified from $\bar{G}(\overline{O E})$ or $\bar{E}(\overline{C E})$ whichever occurs first.


WF020045

## Byte - Write Timing

Notes: 1. To initiate the write cycle, one of the following write controls must be held for at least tWW maximum: $\bar{W}(\overline{W E})$ HIGH, E (CE) HIGH, or $\bar{G}$ ( $\overline{\mathrm{OE})}$ LOW.
2. After being held HIGH for a minimum of tOEW + tOEH, $\bar{W}$ can be toggled LOW during the write cycle as long as one of the following conditions are met: E HIGH or $\bar{G}$ LOW.
3. This is where STATUS Bits are available. STATUS Bits are only available with $\bar{W}$ HIGH, $\bar{E}$ LOW, and $\overline{\mathrm{G}}$ LOW.
4. Data is available only with $\bar{W}$ HIGH, $\bar{E}$ LOW, and $\bar{G}$ LOW.

## SWITCHING WAVEFORMS



WF020036

## Page-Write Timing

Notes: 1. To initiate the page-write cycle, one of the following write controls must be held for at least twW maximum: $\bar{W}$ HIGH, $\bar{E}$ HIGH, or $\bar{G}$ LOW.
2. After being held HIGH for a minimum of toew, $\bar{W}$ can be toggled LOW during the write cycle as long as one of the following conditions are met: E HIGH or G LOW.
3. This is where STATUS Bits are available. STATUS Bits are only available with $\bar{W}$ HIGH, $\bar{E}$ LOW, and $\bar{G}$ LOW. (See STATUS Bits Timing for setups.)
4. $n \leqslant 64$
5. Data is available only with $\bar{W}$ HIGH, $\bar{E}$ LOW, and $\bar{G}$ LOW.


WF022251

## Write Operation STATUS Bit Timing

Notes: 1. $\bar{G}(\overline{O E})$ HIGH Minimum 50 ns
2. Page load ends and internal write cycle starts here.
3. Internal write cycle ends and a fresh page load may be initiated here.

## PROGRAMMING

Please refer to Table 5 for a summary of identifier bytes.
TABLE 5. IDENTIFIER BYTERS (Notes 1 \& 2)

| Identifier Pins | $\mathbf{A}_{\mathbf{0}}$ | $\mathrm{DQ}_{\mathbf{7}}$ | $\mathrm{DQ}_{6}$ | $\mathrm{DQ}_{\mathbf{5}}$ | $\mathrm{DQ}_{\mathbf{4}}$ | $\mathrm{DQ}_{3}$ | $\mathrm{DQ}_{\mathbf{2}}$ | $\mathrm{DQ}_{1}$ | $\mathrm{DQ}_{\mathbf{0}}$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
| Am28C256 <br> Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |

Key: $1=$ Logic HIGH
$0=$ Logic LOW
Notes: 1. $\mathrm{A}_{9}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
2. $A_{1}-A_{8}, A_{10}-A_{14}, \vec{E}(\overline{C E}), \bar{G}(\overline{O E})=V_{I L}$
3. $\bar{W}(\bar{W} E)=V_{I H}$

# INTRODUCTION <br> NUMERICAL DEVICE INDEX <br> FUNCTIONAL INDEX AND SELECTION GUIDE 

4

BIPOLAR PROGRAMMABLE
READ ONLY MEMORY (PROM)

## 2

## BIPOLAR RANDOM-ACCESS MEMORIES (RAM)

## 3

## MOS RANDOM-ACCESS <br> MEMORIES (RAM)

## MOS ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM)

MOS UV ERASABLE
PROGRAMMABLE ROM (EPROM)

[^15]
## MOS UV Erasable Programmable ROM (EPROM) Index

Am27C1024<br>Am27C256<br>Am27C256 OTP<br>Am27C512<br>Am27C512 OTP<br>Am2716B/Am2732B 8-BIT EPROM FAMILY<br>8-BIT OTPROM FAMILY

$65,536 \times 16$-Bit CMOS EPROM ..... 6-54
$32,768 \times 8$-Bit CMOS EPROM ..... 6-46
$32,768 \times 8$-Bit CMOS One-Time Programmable ROM ..... 6-48
$65,536 \times 8$-Bit CMOS EPROM ..... 6-50
$65,536 \times 8$-Bit CMOS One-Time Programmable ROM (OTPROM) ..... 6-52
$2048 \times 8$-Bit/4096 x 8-Bit EPROM ..... 6-1
(Am2764A, Am27128A, Am27256, Am27512) ..... 6-15
(Am2764A, Am27128A, Am27256) ..... 6-31

## Am2716B/Am2732B

ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast access times - as low as 100 ns
- Low-power dissipation
- Programming voltage - 12.5 V
- Single $+5-\mathrm{V}$ power supply
- TTL-compatible inputs and outputs
- $\pm 10 \%$ power-supply tolerance available


## GENERAL DESCRIPTION

The Am2716B and Am2732B are ultraviolet Erasable Programmable Read-Only Memories (EPROMs) and are organized as $2048 \times 8$ bits, and $4096 \times 8$ bits, respectively. All standard EPROMs offer access times of 250 ns , allowing operation with high-speed microprocessors without any Wait states. Some of AMD's EPROMs have access times of as fast as 100 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD EPROMs offer separate output enable ( $\overline{\mathrm{OE}}$ ) and chip enable ( $\overline{\mathrm{CE}}$ ) controls.
All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's EPROMs may be programmed using $1-\mathrm{ms}$ pulses.

## CONNECTION DIAGRAMS

Top View


CD009781

|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  | Am2716B | Am2732B |  |
|  | 1 | $\overline{O E}$ | $\overline{O E} / V_{P P}$ |
| 2 | $V_{P P}$ | $A_{11}$ |  |

## LOGIC SYMBOLS

## Am2716B




LS002361
LS002371

## ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing


| Valid Combinations |  |
| :---: | :---: |
| $\pm 5 \%$ VCC Tolerance |  |
| AM2716B-105 | DC, DI, LC, ㄴ |
| AM2716B-155 |  |
| AM2716B-205 |  |
| AM2716B |  |
| AM2716B-305 |  |
| AM2716B-455 |  |
| AM2732B-105 |  |
| AM2732B-155 |  |
| AM2732B-205 |  |
| AM2732B |  |
| AM2732B-305 |  |
| AM2732B-455 |  |
| $\pm 10 \%$ VCC Tolerance |  |
| AM2716B-100 | $\begin{aligned} & \mathrm{DC}, \mathrm{DI}, \\ & \mathrm{LC}, \mathrm{LI} \end{aligned}$ |
| AM2716B-150 |  |
| AM2732B-100 |  |
| AM2732B-150 |  |
| AM2716B-200 | DC, DI, DE, LC, LI, LE |
| AM2716B-250 |  |
| AM2716B-300 |  |
| AM2716B-450 |  |
| AM2732B-200 |  |
| AM2732B-250 |  |
| AM2732B-300 |  |
| AM2732B-450 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


| Valid Combinations |  |
| :--- | :--- |
| $\pm 10 \%$ VCC Tolerance |  |
| AM2716B-150 |  |
| AM2716B-200 |  |
|  |  |
| AM2716B-250 |  |
| AM2716B-300 |  |
| AM2716B-450 |  |
| AM2732B-150 |  |
|  |  |
|  |  |
| AM2732B-300 |  |
| AM2732B-450 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

## Erasing the EPROMs

In order to clear all locations of their programmed contents, it is necessary to expose the EPROMs to an ultraviolet light source. A dosage of 15 W seconds $/ \mathrm{cm}^{2}$ is required to completely erase an EPROM. This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms ( $\AA$ ) - with intensity of $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ for fifteen to twenty minutes. The EPROM should be about directly under and about one inch from the source and all filters should be removed from the ultraviolet light source prior to erasure.

It is important to note that the EPROMs will erase with light sources having wavelengths shorter than $4000 \AA$. Although erasure times will be much longer than with ultraviolet sources at $2537 \AA$, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the EPROMs and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

## Programming the EPROMs

Upon delivery, or after each erasure, the EPROM has all bits in the " 1 ", or HIGH state. Zeros (" 0 s") are loaded into the EPROM through the procedure of programming.

The programming mode is entered when a voltage greater than 12.0, but less than 13.3 V is applied to the $\mathrm{V}_{\mathrm{PP}}$ pin ( $\overline{O E} / V_{P P}$ for 32 K ) and $\overline{C E} / \overline{P G M}$ is given a TTL-LOW pulse. The data to be programmed is applied 8 bits in parallel to the Data $1 / O\left(D Q_{n}\right)$ pins.

The flowchart (Figure 1) in the Programming section of this document shows the AMD-preferred interactive programming algorithm. Interactive algorithms requires less programming time than most other algorithms. This does not preclude the use of other algorithms, including the conventional $50-\mathrm{ms}$ pulse, as long as the maximum specifications are not violated.

The AMD-preferred algorithm reduces programming time by using short ( 1 ms ) program pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 15 pulses. This process is repeated while sequencing through each address of the EPROM. The interactive section of the algorithm is programmed and verified at $V_{C C}=6.0 \mathrm{~V}, \pm 5 \%$.

The overprogram section of the algorithm programs the entire array by cycling through each address and applying an additional 2-ms program pulse. This section is done at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \pm 5 \%$.
After the final address is completed, the entire EPROM is verified to the data-sheet specifications of $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, $\pm 5 \%$.

## Auto Select Mode

The Auto Select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient-temperature range required when programming the EPROMs.

To activate this mode, the programming equipment must force $12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ on address line Ag . Two identifier bytes may then be sequenced from the device outputs by toggling address line $A_{0}$ from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during Auto Select mode.

Byte $0\left(A_{0}=V_{1 L}, D Q_{0}-D Q_{7}\right)$ represents the manufacturer code, and byte $1\left(A_{0}=V_{I H}, D Q_{0}-D Q_{7}\right)$, the device identifier code. These identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the most significant bit (MSB), $\mathrm{DQ}_{7}$, defined as the parity bit.

## Read Mode

AMD EPROMs have two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( t CE ). Data is available at the outputs tOE after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been LOW and addresses have been stable for at least $t_{A C C}-t_{\text {toe }}$.

## Standby Mode

AMD EPROMs have a standby mode which reduces the active power dissipation up to $80 \%$. The EPROM is placed in the standby mode by applying a TTL HIGH signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a highimpedance state, independent of the $\overline{O E}$ input.

## Output OR-Tieing

To accomodate multiple memory connections, a two-line control function is provided to allow for: 1) low-memory power dissipation, and 2) assurance that output-bus contention will not occur.

It is recommended that $\overline{C E}$ be decoded and used as the primary device-selecting function, while $\overline{O E}$ be made a common connection to all devices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## Program Inhibit

Programming of multiple EPROMs in parallel with different data is also easily accomplished. Except for $\overline{C E} / \overline{\mathrm{PGM}}$, alt like inputs (including $\overline{O E}$ and $V_{P P}$ ) of the parallel EPROMs may be common. For the Am2716B, a LOW-level CE/PGM input inhibits the other EPROMs from being programmed. For the Am2732B, a HIGH-level $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ input inhibits the other EPROMs from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed.
Data for all the EPROMs should be verified tOE after the falling edge of $\overline{O E}, V_{P P}$ may remain at 12.5 V for the 2716 B during program verify, but for the $2732 \mathrm{~B}, \overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ must be a TTL low level.

## System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capaci-
tance loading of the device. A $0.1-\mu \mathrm{F}$ ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between $V_{C C}$ and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit-board
traces on EPROM arrays, a 4.7- $\mu$ F bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## FUNCTION TABLES

TABLE 1. Am2716B MODE SELECT

| PINS <br> MODE | $\frac{\overline{C E} /}{\overline{P G M}}$ | $\overline{O E}$ | $\mathrm{A}_{9}$ | VPP | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read | L | L | X | $V_{C C}$ | Dout |
| Output Disable | L | H | X | $V_{C C}$ | Hi-Z |
| Standby | H | X | X | VCC | Hi-Z |
| Program | L | H | X | $V_{\text {PP }}$ | $\mathrm{DIN}^{\text {N }}$ |
| Program Verify | 1 | L | X | $V_{\text {PP }}$ | Dout |
| Program Inhibit | $L$ | H | X | $V_{\text {PP }}$ | Hi-Z |
| Auto Select | $L$ | L | $\mathrm{V}_{\mathrm{H}}$ | $V_{\text {CC }}$ | Code |

TABLE 2. Am2732B MODE SELECT

| PINS <br> MODE | $\frac{\overline{\mathrm{CE}} /}{\overline{\mathrm{PGM}}}$ | $\begin{aligned} & \overline{O E} / \\ & V_{p p} \end{aligned}$ | A9 | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
| Read | L | L | X | Dout |
| Output Disable | L | H | X | Hi-Z |
| Standby | H | X | X | Hi-Z |
| Program | L | VPP | X | $\mathrm{D}_{\text {IN }}$ |
| Program Verify | L | L | X | Dout |
| Program Inhibit | H | VPP | X | Hi-Z |
| Auto Select | L | L | $\mathrm{V}_{\mathrm{H}}$ | Code |

$$
\text { Key: } \begin{aligned}
L & =\text { LOW } \\
H & =H I G H \\
X & =C a n \text { be either LOW or HIGH } \\
V_{H} & =12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}
\end{aligned}
$$



Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.


DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, \& 4)*


Notes: See notes following the Capacitance table on next page.
*See the last page of this spec for Group A Subgroup Testing information.

CAPACITANCE (Notes 2 \& 3)

| Parameter Symbol | Parameter Description | Test Conditions | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 4 | 7 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |
| $\mathrm{Cl}_{\text {IN2 }}$ | $\overline{O E} / V_{P P}$ Input Capacitance | $V_{1 N}=0 \mathrm{~V}$ | 12 | 20 | pF |
| Cin3 | CE/PGM Input Capacitance |  | 9 | 12 |  |

Notes: 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VCC.
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled and not $100 \%$ tested.
4. Caution: The EPROMs must not be removed from or inserted into a socket or board when VPP or $V_{C C}$ is applied.
5. VPP may be connected to $\mathrm{V}_{\mathrm{CC}}$ directly except during programming. The supply would then be the sum of ICC and Ipp.
6. ICC1 Max. is 40 mA for -4 XX devices.

KEY TO SWITCHING WAVEFORMS

## SWITCHING TEST CIRCUITS



KS000010

## SWITCHING TEST WAVEFORMS



AC Testing: Inputs are driven at 2.4 V for a logic " 1 " and 0.4 V for a logic " 0 ". Input pulse rise and fall times are 5 ns.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified* (Notes 1 \& 3)
(Table 1 of 2 )

| No. | Parameter Symbol | Parameter Description | Test Conditions (Note 4) | -105, -100 |  | -155, - 150 |  | -205, -200 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $t_{\text {ACC }}$ | Address to Output Delay | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ |  | 100 |  | 150 |  | 200 | ns |
| 2 | tce | Chip Enable to Output Delay |  |  | 100 |  | 150 |  | 200 | ns |
| 3 | toe | Output Enable to Output Delay |  |  | 75 |  | 75 |  | 75 | ns |
| 4 | $t_{D F}$ <br> (Note 2) | Output Enable HIGH to Output Float |  | 0 | 60 | 0 | 60 | 0 | 60 | ns |
| 5 | $\mathrm{t}_{\mathrm{OH}}$ <br> (Note 2) | Output Hold from Addresses, $\overline{C E}$, or $\overline{O E}$, whichever occured first |  | 0 |  | 0 |  | 0 |  | ns |

(Table 2 of 2)

| No. | Parameter Symbol | Parameter Description | TestConditions (Note 4) | Blank, -250 |  | -305, -300 |  | -455, -450 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | ${ }^{\text {t }}$ ACC | Address to Output Delay | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ |  | 250 |  | 300 |  | 450 | ns |
| 2 | ${ }^{\text {t }}$ CE | Chip Enable to Output Delay |  |  | 250 |  | 300 |  | 450 | ns |
| 3 | toe | Output Enable to Output Delay |  |  | 100 |  | 110 |  | 150 | ns |
| 4 | tDF <br> (Note 2) | Output Enable HIGH to Output Float |  | 0 | 60 | 0 | 60 | 0 | 80 | ns |
| 5 | ${ }^{4} \mathrm{OH}$ <br> (Note 2) | Output Hold from Addresses, $\overline{\mathrm{CE}}$, or $\overline{O E}$, whichever occured first |  | 0 |  | 0 |  | 0 |  | ns |

Notes: 1. VCC must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$, and removed simultaneously or after VPP.
2. This parameter is only sampled and not $100 \%$ tested.
3. Caution: The EPROMs must not be removed from or inserted into a socket or board when VPP or VCC is applied.
4. Output Load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$,

Input Rise and Fall Times: $\leqslant 20 \mathrm{~ns}$,
Input Pulse Levels: 0.45 to 2.4 V ,
Timing Measurement Reference Level - Inputs: 1 V and 2 V
Outputs: 0.8 V and 2 V .
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



WF021981
Notes: 1. $\overline{O E}$ may be delayed up to $t_{A C C}-$ toE after the falling edge of $\overline{O E}$ without impact on $t_{A C C}$. 2. $t_{D F}$ is specified from $\overline{O E}$ or $C E$, whichever occurs first.

## PROGRAMMING

This section covers Identifier bytes, Interactive Flowcharts, and Interactive Programming Algorithms for DC Programming and Switching Programming Characteristics.


Figure 1. Interactive Programming Flow Chart

TABLE 4. IDENTIFIER BYTES

|  | $A_{0}$ | $\mathrm{DO}_{7}$ | $\mathrm{DQ}_{6}$ | DQ ${ }^{\text {a }}$ | DQ4 | $\mathrm{DQ}_{3}$ | $\mathrm{Da}_{2}$ | $\mathrm{DQ}_{1}$ | $\mathrm{DO}_{0}$ | Hex <br> Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | VIL | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
| Am2716B <br> Device Code | $\mathrm{V}_{\mathrm{H}}$ | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 86 |
| Am2732B <br> Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 07 |

Notes: 1. $\mathrm{Ag}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
2. All other Address Lines $=\overline{C E}=\overline{O E}=V_{I L}$

## INTERACTIVE PROGRAMMING ALGORITHM DC PROGRAMMING CHARACTERISTICS

(Notes 1, 2, and 4)

| Parameter Symbol | Parameter Description |  | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LI | Input Current (All Inputs) |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level (All Inputs) |  |  | -0.1 | 0.8 | V |
| $V_{1 H}$ | Input HIGH Level |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage during Verify |  | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  | . 45 | V |
| VOH | Output LOW Voltage during Verify |  | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  | V |
| ICC2 | VCC Supply Current (Program and Verify) | For Am2716B and Am2732B |  |  | 100 | mA |
| IPP1 | VPp Supply Current (Program) |  | $\mathrm{VPP}=5.5 \mathrm{~V}$ |  | 30 | mA |
| VID | $\mathrm{A}_{9}$ Auto-Select Voltage |  |  | 11.5 | 12.5 | V |

Notes: See notes following the Interactive Programming Algorithm Switching Programming Characteristics table.

## INTERACTIVE PROGRAMMING ALGORITHM SWITCHING PROGRAMMING CHARACTERISTICS

(Notes 1, 2, 3, and 4)

| No. | Parameter Symbols | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | tAS | Address Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 2 | toes | $\overline{\text { OE Setup Time }}$ | 2 |  | $\mu \mathrm{s}$ |
| 3 | tDS | Data Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 4. | ${ }_{\text {th }}$ | Address Hold Time | 2 |  | $\mu \mathrm{s}$ |
| 5 | $t_{\text {dH }}$ | Data Hold Time | 2 |  | $\mu \mathrm{s}$ |
| 6 | tDF | Chip Enable to Output Float Delay | 0 | 130 | $\mu \mathrm{s}$ |
| 7 | tVPS | Vpp Setup Time | 2.0 |  | $\mu \mathrm{s}$ |
| 8 | tves | $\mathrm{V}_{\text {CC }}$ Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 9 | tpw | PGM Initial Program Pulse Width | . 95 | 1.05 | ms |
| 10 | topw | PGM Overprogram Pulse Width (Note 3) | 1.9 | 55. | ms |
| 11 | tCES | $\overline{C E}$ Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 12 | toe | Data Valid from $\overline{\mathrm{OE}}$ |  | 150 | ns |

Notes: 1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} \pm 0.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{PP}}=12.0$ to 13.3 V .
2. VCC must be applied simultaneously or before VPP and removed simultaneously or after Vpp.
3. When programming the EPROMs, a $0.1-\mu \mathrm{F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and ground to suppress spurious voltage transients which may damage the device.
4. Programming characteristics are guidelines which must be followed. They are not $100 \%$ tested to worst-case limits.

## INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS

## AM2716B

(Notes 1 and 3)



WF001331

Notes: 1. The input timing reference level is 0.8 V for $\mathrm{V}_{\mathrm{IL}}$ and 2 V for $\mathrm{V}_{\mathrm{IH}}$.
2. toe and tDF are characteristics of the device, but must be accommodated by the programmer.
3. tOE and tDFP are characteristics of the device, but must be accommodated by the programmer.

## GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups* |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LI}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PP} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PP} 2}$ | $1,2,3$ |
| $\mathrm{C}_{\mathrm{IN}}$ | 4 |
| $\mathrm{C}_{\mathrm{OUT}}$ | 4 |
| $\mathrm{C}_{\mathrm{IN} 2}$ | 4 |
| $\mathrm{C}_{\mathrm{IN} 3}$ | 4 |

*For DC Programming Characteristics, only Subgroup 1 applies.

SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | t $_{\mathrm{ACC}}$ | $9,10,11$ |
| 2 | $\mathrm{t}_{\mathrm{CE}}$ | $9,10,11$ |
| 3 | $\mathrm{t}_{\mathrm{OE}}$ | $9,10,11$ |
| 4 | $\mathrm{t}_{\mathrm{DF}}$ | 9 |
| 5 | $\mathrm{t}_{\mathrm{OH}}$ | 9 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# 8-BIT EPROM FAMILY 

(Am2764A, Am27128A, Am27256, Am27512)

## DISTINCTIVE CHARACTERISTICS

- Fast access times - as low as 150 ns
- Low-power dissipation
- Single $+5-\mathrm{V}$ power supply
- TTL-compatible inputs and outputs
- Programming voltage - 12.5 V

| $\frac{\text { Publication \# }}{08005}$ | $\frac{\text { Rev. }}{A}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :--- | :--- |
| Issue Date: May 1986 |  |  |

## CONNECTION DIAGRAMS

Top View

| (NOTE 1) $\square_{1}{ }^{\circ}$ | 28 | $\square v_{C C}$ |
| :---: | :---: | :---: |
| $A_{12} \square_{2}$ | 27 |  |
| $\mathrm{A}_{7} \square^{3}$ | 26 | (NOTE 4) |
| $A_{6} \square^{4}$ | 25 | $\square A_{8}$ |
| $\mathrm{A}_{5} \square^{5}$ | 24 | $A^{\prime}$ |
| $\mathrm{A}_{4} \square^{6}$ | 23 | $\square A_{11}$ |
| $A_{3} \square 7$ | 22 | - (NOTE 3) |
| $A_{2} \square{ }^{8}$ | 21 | $\square \mathrm{A}_{10}$ |
| $A_{1} \square^{\circ}$ | 20 | $\square$ (NOTE 2) |
| $A_{0} \square_{10}$ | 19 | $\square \mathrm{DQ}_{7}$ |
| $\mathrm{DQ}_{0} \square^{11}$ | 18 | $\square O Q_{6}$ |
| $\mathrm{DQ}_{1} \square^{12}$ | 17 | $\square D Q_{5}$ |
| $\mathrm{DQ}_{2} \square_{13}$ | 16 | $\square D Q_{4}$ |
| GND - 14 | 15 | $\square \mathrm{DQ}_{3}$ |



CD009710

|  |  | AM2764A | AM27128A | AM27256 | AM27512 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Notes: | 1 | $\mathrm{~V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{15}$ |
|  | 2 | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ |
|  | 3 | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ |
| 4 | NC | $\mathrm{A}_{13}$ | $\mathrm{~A}_{13}$ | $\mathrm{~A}_{13}$ |  |
| 5 | $\overline{\mathrm{PGM}}$ | $\overline{\mathrm{PGM}}$ | $\mathrm{A}_{14}$ | $\mathrm{~A}_{14}$ |  |



## ORDERING INFORMATION (Cont'd.) Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION 8-Bit EPROM Family
Am2764A $=8 \mathrm{~K} \times 8$ EPROM
Am27128A $=16 \mathrm{~K} \times 8$ EPROM
Am27256 $=32 \mathrm{~K} \times 8$ EPROM Am27512 $=64 \mathrm{~K} \times 8$ EPROM

## Valid CombInations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


## ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number
B. Speed Option (if applicable)
C. Device Class
D. Package Type
E. Lead Finish


## FUNCTIONAL DESCRIPTION

## Erasing the 8-Bit EPROMs

In order to clear all locations of their programmed contents, it is necessary to expose the EPROMs to an ultraviolet light source. A dosage of 15 W seconds $/ \mathrm{cm}^{2}$ is required to completely erase an EPROM. This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms ( $\AA$ ) - with intensity of $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ for fifteen to twenty minutes. The EPROM should be about directly under and about one inch from the source and all filters should be removed from the ultraviolet light source prior to erasure.

It is important to note that the EPROMs will erase with light sources having wavelengths shorter than $4000 \AA$. Although erasure times will be much longer than with ultraviolet sources at $2537 \AA$, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the EPROMs and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

## Programming the 8-Bit EPROMs

Upon delivery, or after each erasure, the EPROM has all bits in the " 1 ', or HIGH state. Zeros (' Os ') are loaded into the EPROM through the procedure of programming.

The programming mode is entered when a voltage greater than 12.0, but less than 13.3 V is applied to the VPP pin ( $\overline{O E} / V_{P P}$ for 512 K ) and $\overline{\mathrm{PGM}}$ ( $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ for 256 K and 512 K ) is LOW. The data to be programmed is applied 8 bits in parallel to the Data I/O $\left(D Q_{n}\right)$ pins.

The flowchart (Figure 1) in the Programming section of this document shows the AMD-preferred interactive programming algorithm. Interactive algorithms requires less programming time than most other algorithms. This does not preclude the use of other algorithms, including the conventional $50-\mathrm{ms}$ pulse, as long as the maximum specifications are not violated.
The AMD-preferred algorithm reduces programming time by using short ( 1 ms ) program pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 15 pulses. This process is repeated while sequencing through each address of the EPROM. The interactive section of the algorithm is programmed and verified at $V_{C C}=6.0 \mathrm{~V}, \pm 5 \%$.
The overprogram section of the algorithm programs the entire array by cycling through each address and applying an additional 2 -ms program pulse. This section is done at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \pm 5 \%$.

After the final address is completed, the entire EPROM is verified to the data-sheet specifications of $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, $\pm 5 \%$.

## Auto Select Mode

The Auto Select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient-temperature range required when programming the EPROMs.

To activate this mode, the programming equipment must force $12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ on address line Ag . Two identifier bytes may then be sequenced from the device outputs by toggling address line $A_{0}$ from $V_{I L}$ to $V_{I H}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during Auto Select mode.
Byte $0\left(A_{0}=V_{l L}, D Q_{0}-D Q_{7}\right)$ represents the manufacturer code, and byte $1\left(A_{0}=V_{1 H}, D Q_{0}-D Q_{7}\right)$, the device identifier code. These identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the most significant bit (MSB), DQ7, defined as the parity bit.

## Read Mode

AMD EPROMs have two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable ( $\overline{O E}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( t CE ). Data is available at the outputs toE after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been LOW and addresses have been stable for at least tacc-toe.

## Standby Mode

AMD.EPROMs have a standby mode which reduces the active power dissipation up to $80 \%$. The EPROM is placed in the standby mode by applying a TTL HIGH signal to the $\overline{C E}$ input. When in standby mode, the outputs are in a highimpedance state, independent of the $\overline{\mathrm{OE}}$ input.

## Output OR-Tieing

To accomodate multiple memory connections, a two-line control function is provided to allow for: 1) low-memory power dissipation, and 2) assurance that output-bus contention will not occur.
It is recommended that $\overline{C E}$ be decoded and used as the primary device-selecting function, while $\overline{O E}$ be made a common connection to all devices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## Program Inhiblt

Programming of multiple EPROMs in parallel with different data is also easily accomplished. Except for CE or PGM, all like inputs (including $\overline{O E}$ and $V_{P P}$ ) of the parallel EPROMs may be common. A TTL LOW-level program pulse applied to the $\overline{\text { PGM }}\left(\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}\right.$ for 256 K and 512 K ) input with $V_{\mathrm{PP}}$ between 12.0 and 13.3 V and CE LOW, will program that EPROM. A HIGH-level CE or PGM input inhibits the other EPROMs from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed.

Data for all the EPROMs should be verified toe after the falling edge of $\overline{\mathrm{OE}}, \mathrm{V}_{\mathrm{PP}}$ must be between 12.0 V and 13.3 V for all EPROMs except the Am27512 which requires $\overline{\mathrm{EE}} /$ $V_{P P}$ to be at $V_{\text {IL }}$.

## System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these
transient current peaks is dependent on the output capacitance loading of the device. A $0.1-\mu \mathrm{F}$ ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between VCC and GND to minimize transient effects. In addition, to overcome the voltage drop
caused by the inductive effects of the printed circuit-board traces on EPROM arrays, a $4.7-\mu \mathrm{F}$ bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## FUNCTION TABLES

TABLE 1. Am2764A and 27128A MODE SELECT

| PINS <br> MODE | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | PGM | $\mathrm{Ag}_{9}$ | VPP | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | L | L | H | X | $V_{\text {CC }}$ | DOUT |
| Output Disable | L | H | H | X | VCC | Hi-Z |
| Standby | H | X | X | X | VCC | Hi-Z |
| Program | L | X | L | X | VPP | DIN |
| Program Verity | L | L | H | X | VPP | Dout |
| Program Inhibit | H | X | X | X | VPP | Hi -Z |
| Auto Select | $L$ | L | H | $\mathrm{V}_{\mathrm{H}}$ | VCC | Code |

TABLE 2. Am27256 MODE SELECT

| MODE | $\frac{\overline{C E} /}{\overline{P G M}}$ | $\overline{O E}$ | A9 | $\mathrm{V}_{\mathrm{pP}}$ | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read | L | L | X | $V_{C C}$ | Dout |
| Output Disable | L | H | X | VCC | Hi-Z |
| Standby | H | X | X | $V_{C C}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| Program | L | H | X | VPP | $\mathrm{D}_{\mathrm{IN}}$ |
| Program Verify | H | L | X | VPP | Dout |
| Program Inhibit | H | H | X | VPP | $\mathrm{Hi}-\mathrm{Z}$ |
| Auto Select | L | L | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Code |

TABLE 3. Am27512 MODE SELECT

| PINS <br> MODE | $\frac{\overline{C E} /}{\overline{P G M}}$ | $\overline{O E} /$ <br> VPP | $\mathrm{A}_{9}$ | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
| Read | L | L | X | DOUT |
| Output Disable | L | H | X | $\mathrm{Hi}-\mathrm{Z}$ |
| Standby | H | X | X | Hi-Z |
| Program | L | VPP | X | $\mathrm{D}_{\mathrm{l}}$ |
| Program Verify | L | L | X | DOUT |
| Program Inhibit | H | VPP | X | Hi-Z |
| Auto Select | L | L | $\mathrm{V}_{\mathrm{H}}$ | Code |

Key: $L=L O W$
$\mathrm{H}=\mathrm{HIGH}$
$\mathrm{X}=$ Can be either LOW or HIGH
$\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied . -65 to $+135^{\circ} \mathrm{C}$
Supply Voltage
with respect to Ground

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{C}}$ )................................... 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage (VCC) .......................... (Notes 1 \& 2)
Industrial (I) Devices
Temperature (TC) -40 to $+85^{\circ} \mathrm{C}$
Supply Voltage (VCC) (Notes 1 \& 2)
Extended Commercial (E) Devices
Temperature (TC)
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage (VCC)
(Notes $1 \& 2$ )
Military (M) Devices
Temperature (TC).
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage (VCC) (Notes 1 \& 2)

Notes: 1. For $-1,-2$, blank, -3 , and -4 versions, $V_{C C}=+4.75$ to +5.25 V .
2. For $-15,-17,-20,-25,-30$, and -45 versions, $\mathrm{V}_{\mathrm{CC}}=+4.50$ to +5.50 V .
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, \& 4)*

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | 2.4 |  | V |
| $\mathrm{VOL}^{\text {L }}$ | Output LOW Voltage | $\mathrm{IOL}^{=} \mathbf{2 . 1} \mathrm{mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{JH}}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.1 | +0.8 | V |
| lıI | Input Load Current | $\mathrm{V}_{\text {IN }}=0$ to +5.5 V |  |  | 10.0 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=0$ to -5.5 V |  |  | 10.0 | $\mu \mathrm{A}$ |
| ICC1 | VCC Standby Current (Note 6) | $\begin{aligned} & \overline{C E}=V_{I H}, \\ & \overline{O E}=V_{I L} \end{aligned}$ | C/I Devices |  | 25 | mA |
|  |  |  | E/M Devices |  | 40 |  |
|  |  |  |  |  |  |  |
| ICC2 | Vcc Active Current for Am2764A | $\overline{O E}=\overline{C E}=V_{\text {IL }}$ | C/I Devices |  | 75 | mA |
|  |  |  | E/M Devices |  | 100 |  |
|  | VCc Active Current for Am27128A and Am27256 |  | C, I, E <br> \& $M$ Devices |  | 100 |  |
|  | VCC Active Current for Am27512 |  | C/I Devices |  | 100 |  |
|  |  |  | E/M Devices |  | 120 |  |
| IPP1 | Vpp Read Current (except Am27512) (Notes 1 \& 5) | $\mathrm{V}_{\mathrm{PP}}=5.5 \mathrm{~V}$ | C, I, E, <br> \& $M$ Devices |  | 5 | mA |
| IPP2 | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ Read Current for Am27512 (Note 5) | $\overline{O E} / V_{P P}=5.5 \mathrm{~V}$ | $\begin{aligned} & C, I, E, \\ & \& \text { M Devices } \end{aligned}$ |  | 10 | mA |

Notes: See notes following the Capacitance table on next page.
*See the last page of this spec for Group A Subgroup Testing information.

CAPACITANCE (Notes 2 \& 3)

| Parameter Symbol | Parameter Description | Test Conditions | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ClN}_{1}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 4 | 7 | pF |
| Cout | Output Capacitance | $V_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |
| CIN2 | Am27512 $\overline{\text { OE/ }}$ VPP Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 12 | 20 | pF |
| CIN3 | Am27512 CE/PGM Input Capacitance |  | 9 | 12 |  |

Notes: 1. VCC must be applied simultaneously or before $V_{P P}$, and removed simultaneously or after VCC.
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled and not $100 \%$ tested.
4. Caution: The EPROMs must not be removed from or inserted into a socket or board when $V_{\mathrm{PP}}$ or $\mathrm{V}_{\mathrm{CC}}$ is applied.
5. Vpp may be connected to VCC directly except during programming. The supply would then be the sum of lcc and lpp.
6. ICC1 Max. is 40 mA for -4 and -45 devices.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | outputs |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROM H TOL | WILL BE Changing FROM HTOL |
|  | may change FROM L. TOH | WILL BE Changing FROML TOH |
| $\mathrm{XHO}$ | DONT CARE; ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

KS000010

SWITCHING TEST CIRCUITS


## SWITCHING TEST WAVEFORMS



AC Testing: Inputs are driven at 2.4 V for a logic " 1 " and 0.45 V for a logic " 0 ". Input pulse rise and fall times are $\leqslant 20$ ns.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified* (Notes 1 \& 3)
(Table 1 of 2)

| No. | Parameter Symbol | Parameter <br> Description | Test Conditions (Note 4) | -1, -15 |  | -1, -17** |  | -2, -20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $t_{\text {ACC }}$ | Address to Output Delay | $\overline{C E}=\overline{O E}=\mathrm{V}_{\mathrm{IL}}$ |  | 150 |  | 170 |  | 200 | ns |
| 2 | tce | Chip Enable to Output Delay |  |  | 150 |  | 170 |  | 200 | ns |
| 3 | toe | Output Enable to Output Delay |  |  | 75 |  | 75 |  | 75 | ns |
| 4 | tof <br> (Note 2) | Output Enable HIGH to Output Float |  | 0 | 60 | 0 | 60 | 0 | 60 | ns |
| 5 | ${ }^{\mathrm{t}} \mathrm{OH}$ (Note 2) | Output Hold from Addresses, $\overline{\mathrm{CE}}$, or OE, whichever occured first |  | 0 |  | 0 |  | 0 |  | ns |

(Table 2 of 2)

| No. | Parameter Symbol | Parameter Description | ```Test Conditions (Note 4)``` | Blank, -25 |  | -3, -30 |  | -4, -45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | $t_{\text {ACC }}$ | Address to Output Delay | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ |  | 250 |  | 300 |  | 450 | ns |
| 2 | ${ }^{\text {t }}$ CE | Chip Enable to Output Delay |  |  | 250 |  | 300 |  | 450 | ns |
| 3 | toe | Output Enable to Output Delay |  |  | 100 |  | 120 |  | 150 | ns |
| 4 | tDF <br> (Note 2) | Output Enable HIGH to Output Fioat |  | 0 | 60 | 0 | 60 | 0. | 80 | ns |
| 5 | ${ }^{4} \mathrm{OH}$ <br> (Note 2) | Output Hold from Addresses, $\overline{\mathrm{CE}}$, or $\overline{\mathrm{OE}}$, whichever occured first |  | 0 |  | 0 |  | 0 |  | ns |

Notes: 1. V CC must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$, and removed simultaneously or after Vpp.
2. This parameter is only sampled and not $100 \%$ tested.
3. Caution: The AMD 8-bit EPROM Family must not be removed from or inserted into a socket or board when $V_{P P}$ or $V_{C C}$ is applied.
4. Output Load: 1 TTL gate and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, Input Rise and Fall Times: $\leqslant 20$ ns, input Pulse Levels: 0.45 to 2.4 V ,
Timing Measurement Reference Level - Inputs: 1 V and 2 V
Outputs: 0.8 V and 2 V .
*See the last page of this spec for Group A Subgroup Testing information.
**for Am27256 only.

## SWITCHING WAVEFORMS



WF021980
Notes: 1. $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{O E}$ without impact on $t_{A C C}$.
2. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$, whichever occurs first.

## PROGRAMMING

This section covers Identifier bytes, Interactive Programming Flowchart, and Interactive Programming DC and AC Switching Programming Characteristics.


PF001726
Figure 1. Interactive Programming Flow Chart

TABLE 4. IDENTIFIER BYTES

|  | $\mathrm{A}_{0}$ | DQ 7 | $\mathrm{DQ}_{6}$ | $\mathrm{DQ}_{5}$ | $\mathrm{DQ}_{4}$ | $\mathrm{DQ}_{3}$ | $\mathrm{DQ}_{2}$ | DQ ${ }_{1}$ | DQ ${ }_{0}$ | Hex Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\text {IL }}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
| Am2764A <br> Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08 |
| Am27128A Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 89 |
| Am27256 <br> Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 |
| Am27512 <br> Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 85 |

Notes: 1. $\mathrm{Ag}_{\mathrm{g}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
2. All other Address Lines $=\overline{C E}=\overline{O E}=V_{I L}$
3. For Am2764A, $\overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$
4. For Am27256 and Am27512, $\mathrm{A}_{14}=$ Don't Care

## INTERACTIVE PROGRAMMING ALGORITHM DC CHARACTERISTICS

(Notes 1, 2, and 4)

| Parameter Symbol | Parameter Description |  | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Current (All Inputs) |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 10.0 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Input LOW Level (All Inputs) |  |  | -0.1 | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  | 2.0 | $V_{C C}+1$ | V |
| VOL | Output LOW Voltage during Verify |  | $\mathrm{lOL}^{\prime}=2.1 \mathrm{~mA}$ |  | . 45 | V |
| V OH | Output LOW Voitage during Verify |  | $\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}$ | 2.4 |  | V |
| ICC2 | VCC Supply Current (Program and Verify) | For Am2764A |  |  | 75 | mA |
|  |  | For Am27128A and Am27256 |  |  | 100 |  |
|  |  | For Am27512 |  |  | 150 |  |
| IPP3 | VPP Supply Current (Program) |  | $\begin{aligned} & \overline{\mathrm{CE}}=V_{\mathrm{IL}}= \\ & \overline{\mathrm{PGM}}=\overline{\mathrm{CE}} / \mathrm{PGM} \end{aligned}$ |  | 30 | mA |
| $V_{10}$ | Ag Auto-Select Voltage |  |  | 11.5 | 12.5 | V |

Notes: See notes following the Interactive Programming Algorithm Switching Programming Characteristics table on next page.

## INTERACTIVE PROGRAMMING ALGORITHM AC SWITCHING PROGRAMMING CHARACTERISTICS

(Notes 1, 2, 3, and 4)

| No. | Parameter Symbols | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {AS }}$ | Address Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 2 | toes | $\overline{O E}$ Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 3 | tDS | Data Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 4 | $t_{\text {AH }}$ | Address Hold Time | 2 |  | $\mu \mathrm{s}$ |
| 5 | $t_{\text {DH }}$ | Data Hold Time | 2 |  | $\mu \mathrm{s}$ |
| 6 | tDF | Chip Enable to Output Float Delay | 0 | 130 | $\mu \mathrm{s}$ |
| 7 | tVPS | VPP Setup Time | 2.0 |  | $\mu \mathrm{s}$ |
| 8 | tves | $V_{\text {cc }}$ Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 9 | tpw | PGM Initial Program Pulse Width | . 95 | 1.05 | ms |
| 10 | topw | PGM Overprogram Puise Width (Note 3) | 1.95 | 78.75 | ms |
| 11 | tCES | CE Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 12 | toe | Data Valid from $\overline{O E}$ |  | 150 | ns |
| 13 | tov | Am27512 Data Valid from $\overline{C E}$ |  | 450 | ns |

Notes: 1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} \pm 0.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{PP}}=12.0$ to 13.3 V .
2. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously, or after Vpp.
3. When programming the EPROM family, a $0.1-\mu \mathrm{F}$ capacitor is required across $\mathrm{V}_{\text {PP }}$ and ground to suppress spurious voltage transients which may damage the device.
4. Programming characteristics are guidelines which must be followed. They are not $100 \%$ tested to worst-case limits.

## INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS (Cont'd.)

Am2764A and Am27128A
(Notes 1 and 2)


WF000552
Notes: See notes following the Am27512 Waveform on next page.

Am27256
(Notes 1 and 3)


WF000582

Am27512
(Notes 1 and 2)


Notes: 1. The input timing reference level is 0.8 V for $\mathrm{V}_{\mathrm{IL}}$ and 2 V for $\mathrm{V}_{\mathrm{IH}}$.
2. TOE and $t_{D F}$ are characteristics of the device, but must be accommodated by the programmer.
3. tOE and tDFP are characteristics of the device, but must be accommodated by the programmer.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups ${ }^{*}$ |
| :---: | :---: |
| $\mathrm{~V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LI}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PP} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PP} 2}$ | $1,2,3$ |
| $\mathrm{C}_{\mathrm{IN}}$ | 4 |
| $\mathrm{C}_{\mathrm{OUT}}$ | 4 |
| $\mathrm{C}_{\mathrm{IN} 2}$ | 4 |
| $\mathrm{C}_{\mathrm{IN} 3}$ | 4 |
| ${ }^{2}$ |  |

*For DC Programming Characteristics, only Subgroup 1 applies.

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | $t_{\text {ACC }}$ | $9,10,11$ |
| 2 | t $_{\text {CE }}$ | $9,10,11$ |
| 3 | tOE $^{9,10,11}$ |  |
| 4 | $t_{D F}$ | 9 |
| 5 | $t_{O H}$ | 9 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# 8－BIT OTPROM FAMILY 

（Am2764A，Am27128A，Am27256）

## DISTINCTIVE CHARACTERISTICS

－Fast access times－as low as 200 ns
－Low－power dissipation
－Both interactive and new Flashrite＊programming algo－ rithms available
－Single $+5-\mathrm{V}$ power supply
－TTL－compatible inputs and outputs
－$\pm 10 \%$ power－supply tolerance available
－Programming voltage－12．5 V

## GENERAL DESCRIPTION

The Am2764A，Am27128A，and the Am27256 are One－ Time Programmable Read－Only Memories（OTPROMs） and are organized as 8 bits per word．The plastic OTPROMs are ideal for volume production．First，because they can be inventoried unprogrammed and used with current－level software revisions；second，there is no win－ dow to be covered to prevent light from changing data －this could eliminate a manufacturing step and increase the reliability of the system；and third，they are compatible with auto insertion equipment．All standard OTPROMs of－ fer access times of 250 ns ，allowing operation with high－ speed microprocessors without any Wait states．Some of AMD＇s OTPROMs have access times of as fast as 200 ns．

To eliminate bus contention on a multiple－bus microproces－ sor system，all AMD OTPROMs offer separate output enable（ $\overline{\mathrm{OE}}$ ）and chip enable（ $\overline{\mathrm{CE}}$ ）controls．

All signals are TTL levels，including programming signals． Bit locations may be programmed singly，in blocks，or at random．To reduce programming time，AMD＇s OTPROMs may be programmed using the Flashrite programming al－ gorithm，which offers several fold improvement in program－ ming time．

## CONNECTION DIAGRAMS

Top View



|  | Am2764A | Am27128A | Am27256 |  |
| :---: | :---: | :---: | :---: | :---: |
| Notes: | 1 | $\mathrm{~V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ |
|  | 2 | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ |
| 3 | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ |  |
| 4 | NC | $\mathrm{A}_{13}$ | $\mathrm{~A}_{13}$ |  |
| 5 | $\overline{\mathrm{PGM}}$ | $\overline{\mathrm{PGM}}$ | $\mathrm{A}_{14}$ |  |

## LOGIC SYMBOLS

Am2764A
Am27128A


LS002360
LS002370

Am27256


LS002380

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Package Type
D. Temperature Range
E. Optlonal Processing

A. DEVICE NUMBER/DESCRIPTION

8-Bit OTPROM Family
Am2764A $=8 \mathrm{~K} \times 8$ OTPROM
Am27128A $=16 \mathrm{~K} \times 8$ OTPROM Am27256 $=32 \mathrm{~K} \times 8$ OTPROM

## Valid CombInations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.
*Preliminary. Subject to Change.

| Valld Combinations |  |
| :---: | :---: |
| $\pm 5 \%$ Vcc Tolerance |  |
| AM2764A-2 | PC, JC |
| AM2764A |  |
| AM2764A-4 |  |
| AM27128A-2 |  |
| AM27128A |  |
| AM27128A-4 |  |
| AM27256-2 |  |
| AM27256 |  |
| AM27256-4 |  |
| $\pm 10 \% V_{\text {CC }}$ | nce |
| AM2764A-20 |  |
| AM2764A-25 |  |
| AM27128A-20 |  |
| AM27128A-25 | PC, JC |
| AM27256-20 |  |
| AM27256-25 |  |

## FUNCTIONAL DESCRIPTION

## Programming the 8 -Bit OTPROMs

Upon delivery, or after each erasure, the OTPROM has all bits in the " 1 ", or HIGH state. Zeros (' 0 " $"$ ) are loaded into the OTPROM through the procedure of programming.
The programming mode is entered when a voltage greater than 12.0, but less than 13.3 V , is applied to the VPP pin and $\overline{\text { PGM }}(\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ for 256 K ) is low. The data to be programmed is applied 8 bits in parallel to the Data $I / O\left(D Q_{n}\right)$ pins.

The flowcharts (Figures 1 and 2) show AMD's Flashrite programming and interactive programming algorithms. The Flashrite programming algorithm improves the programming time by several folds as compared to the interactive algorithm.
The AMD Flashrite programming algorithm reduces programming time by using initial $100 \mu$ s pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTPROM.
The Flashrite programming algorithm is programmed and verified at $\mathrm{V}_{\mathrm{CC}}=6.25 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{PP}}=13.0 \mathrm{~V}$. After the final address is completed, all bytes are compared to the original data with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5.25 \mathrm{~V}$.

In addition to the Flashrite programming algorithm, OTPROMs are also compatible with AMD's interactive programming algorithm (see Figure 1).
The programming mode is entered when a voltage greater than 12.0 V but less than 13.3 V is applied to the VPP pin.
The AMD interactive algorithm uses short ( 1 ms ) program pulses by giving each address only as many pulses as necessary to program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTPROM. Programming and verification are done at $V_{C C}=6.0 \mathrm{~V} \pm 5 \%$.
The overprogram section of the algorithm programs the entire array by cycling through each address and applying an additional 2 -ms program pulse. This section is done at $V_{C C}=5.0 \vee \pm 5 \%$.
After the final address is completed, the entire OTPROM is verified at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$.

## Auto Select Mode

The Auto Select mode allows the reading out of a binary code from an OTPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient-temperature range required when programming the OTPROMs.
To activate this mode, the programming equipment must force 12.0 V to $\pm 0.5 \mathrm{~V}$ on address line Ag . Two identifier bytes may then be sequenced from the device outputs by toggling address line $A_{0}$ from $V_{I L}$ to $V_{I H}$. All other address lines must be held at $V_{\mathrm{IL}}$ during Auto Select mode.

Byte $0\left(A_{0}=V_{I L}, D Q_{0}-D Q_{7}\right)$ represents the manufacturer code, and byte $1\left(A_{0}=V_{I H}, D Q_{0}-D Q_{7}\right)$, the device identifier code. These identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity,
with the most significant bit (MSB), $\mathrm{DQ}_{7}$, defined as the parity bit.

## Read Mode

AMD OTPROMs have two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}})$ is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE})}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from CE to output ( $\mathrm{t} C \mathrm{E}$ ). Data is available at the outputs toE after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been LOW and addresses have been stable for at least $t_{A C C}-t_{0 E}$.

## Standby Mode

AMD OTPROMs have a standby mode which reduces the active power dissipation up to $80 \%$. The OTPROM is placed in the standby mode by applying a TTL HIGH signal to the CE input. When in standby mode, the outputs are in a highimpedance state, independent of the $\overline{O E}$ input.

## Output OR-Tieing

To accomodate multiple memory connections, a two-line control function is provided to allow for: 1) low-memory power dissipation, and 2) assurance that output-bus contention will not occur.

It is recommended that $\overline{\mathrm{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{O E}$ be made a common connection to all devices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## Program Inhibit

Programming of multiple OTPROMs in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$ or $\overline{\mathrm{PGM}}$, all like inputs (including $\overline{O E}$ and $V_{P P}$ ) of the parallel OTPROMs may be common. A TTL LOW-level program pulse applied to the $\overline{\mathrm{PGM}}(\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ for 256 K ) input with VPP between 12.75 V and 13.25 V and $\overline{\mathrm{CE}}$ LOW, will program that OTPROM. A HIGH-level CE or $\overline{\text { PGM }}$ input inhibits the other OTPROMs from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed.
Data for all the OTPROMs should be verified tOE after the falling edge of $\overline{\mathrm{OE},} \mathrm{V}$ PP must be between 12.75 V and 13.25 V for all OTPROMs.

## System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A $0.1-\mu \mathrm{F}$ ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between $V_{C C}$ and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit-board traces on OTPROM arrays, a $4.7-\mu \mathrm{F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## FUNCTION TABLES

TABLE 1. Am2764A and 27128A MODE SELECT

|  | $\overline{\text { CE }}$ | $\overline{O E}$ | $\overline{\text { PGM }}$ | $\mathrm{A}_{9}$ | Vpp | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | L | L | H | X | $V_{C C}$ | DOUT |
| Output Disable | L | H | H | X | $V_{C C}$ | Hi-Z |
| Standby | H | X | X | X | $\mathrm{V}_{\text {cc }}$ | Hi-Z |
| Program | L | X | L | X | VPP | DIN |
| Program Verify | L | L | H | X | $V_{P P}$ | Dout |
| Program Inhibit | H | X | X | X | $V_{P P}$ | Hi-Z |
| Auto Select | L | L | H | $\mathrm{V}_{\mathrm{H}}$ | $V_{\text {cc }}$ | Code |

TABLE 2. Am27256 MODE SELECT

| PINS <br> MODE | $\begin{aligned} & \overline{\mathrm{CE} /} \\ & \overline{\mathrm{PGM}} \end{aligned}$ | $\overline{\mathrm{OE}}$ | A9 | VPP | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read | L | L | $X$ | $V_{C C}$ | DOUT |
| Output Disable | L | H | X | $V_{C C}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| Standby | H | X | X | $V_{C C}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| Program | L | H | X | VPP | DIN |
| Program Verity | H | L | X | $V_{\text {PP }}$ | Dout |
| Program Inhibit | H | H | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| Auto Select | L | L | $\mathrm{V}_{\mathrm{H}}$ | $V_{C C}$ | Code |

Key: L = LOW
$\mathrm{H}=\mathrm{HIGH}$
$X=$ Can be either LOW or HIGH
$\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied . -65 to $+135^{\circ} \mathrm{C}$ Supply Voltage
with respect to Ground
on all Inputs except $A_{9}$ and $V_{P P} . . . . . .+6.50$ to -0.6 V
on $\mathrm{A}_{9} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+13.50$ to -0.6 V
on VPP ..................................... +13.50 to -0.6 V
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices
Temperature (TC).................................. 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) (Notes 1 \& 2)

Notes: 1. For -2 , blank, and -4 versions, $\mathrm{V}_{\mathrm{CC}}=+4.75$ to +5.25 V .
2. For -20 and -25 versions, $\mathrm{V}_{\mathrm{CC}}=+4.50$ to +5.50 V .

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2; \& 4)*

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{IOL}^{2}=2.1 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.1 | +0.8 | V |
| ILI | Input Load Current | $\mathrm{V}_{\mathrm{IN}}=0$ to +5.5 V |  | 10.0 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=0$ to -5.5 V |  | 10.0 | $\mu \mathrm{A}$ |
| ICC1 | VCc Standby Current (Note 6) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \\ & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 25 | mA |
|  | $V_{C C}$ Active Current for Am2764A | $\overline{O E}=\overline{C E}=V_{\text {IL }}$ |  | 75 | mA |
| ICC2 | $V_{\text {CC }}$ Active Current for Am27128A and Am27256 |  |  | 100 |  |
| IpP1 | VPP Read Current (Notes $1 \& 5$ ) | $\mathrm{V}_{\mathrm{PP}}=5.5 \mathrm{~V}$ |  | 5 | mA |

Notes: See notes following the Capacitance table on next page.
*See the last page of this spec for Group A Subgroup Testing information.

CAPACITANCE (Notes $2 \& 3$ )

| Parameter <br> Symbol | Parameter <br> Description | Test Conditions | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 4 | 7 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 8 | 12 | pF |

Notes: 1. VCC must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$, and removed simultaneously or after $\mathrm{V}_{\mathrm{CC}}$.
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled and not $100 \%$ tested.
4. Caution: The OTPROMs must not be removed from or inserted into a socket or board when $V_{P P}$ or $V_{C C}$ is applied.
5. $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{C}}$ directly except during programming. The supply would then be the sum of $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{PP}}$.
6. ICC1 Max. is 40 mA for -4 devices.

KEY TO SWITCHING WAVEFORMS


SWITCHING TEST CIRCUITS


## SWITCHING TEST WAVEFORMS



AC Testing: Inputs are driven at 2.4 V for a logic " 1 " and 0.45 V for a logic " 0 ". Input pulse rise and fall times are $\leqslant 20 \mathrm{~ns}$.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified* (Notes 1 \& 3)

| No. | Parameter Symbol | Parameter Description | TestConditions (Note 4) | -2, -20 |  | Blank, -25 |  | -4 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | ${ }^{\text {taCC }}$ | Address to Output Delay | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ |  | 200 |  | 250 |  | 450 | ns |
| 2 | ${ }^{\text {t CE }}$ | Chip Enable to Output Delay |  |  | 200 |  | 250 |  | 450 | ns |
| 3 | toe | Output Enable to Output Delay |  |  | 75 |  | 100 |  | 150 | ns |
| 4 | tDF <br> (Note 2) | Output Enable HIGH to Output Float |  | 0 | 60 | 0 | 60 | 0 | 80 | ns |
| 5 | $\begin{aligned} & \text { toH } \\ & \text { (Note 2) } \end{aligned}$ | Output Hold from Addresses, CE, or $\overline{O E}$, whichever occured first |  | 0 |  | 0 |  | 0 |  | ns |

Notes: 1. VCC must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$, and removed simultaneously or after $\mathrm{V}_{\mathrm{Pp}}$.
2. This parameter is only sampled and not $100 \%$ tested.
3. Caution: The AMD 8-bit OTPROM Family must not be removed from or inserted into a socket or board when $V_{P P}$ or $V_{C C}$ is applied.
4. Output Load: 1 TLL gate and $C_{L}=100 \mathrm{pF}$, Input Rise and Fall Times: $\leqslant 20 \mathrm{~ns}$, Input Pulse Levels: 0.45 to 2.4 V , Timing Measurement Reference Level - Inputs: 1 V and 2 V

Outputs: 0.8 V and 2 V .
*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



Notes: $1 . \overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{O E}$ without impact on $t_{A C C}$.
2. tDF is specified from $\overline{O E}$ or CE, whichever occurs first.

## PROGRAMMING

This section covers Identifier bytes, Interactive Programming Flowchart, and Programming DC and AC Switching Programming Characteristics.


PF000251
Figure 1. Interactive Programming Fiow Chart


PF001725
Figure 2. Flashrite Programming Flow Chart

TABLE 3. IDENTIFIER BYTES

|  | $\mathrm{A}_{0}$ | $\mathrm{DQ}_{7}$ | $\mathrm{Da}_{6}$ | $\mathrm{DQ}_{5}$ | $\mathrm{DQ}_{4}$ | $\mathrm{DQ}_{3}$ | $\mathrm{DQ}_{2}$ | $\mathrm{Da}_{1}$ | $\mathrm{DQ}_{0}$ | Hex Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\text {IL }}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
| Am2764A <br> Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08 |
| Am27128A Device Code | $\mathrm{V}_{\mathrm{H}}$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 89 |
| $\begin{aligned} & \text { Am27256 } \\ & \text { Device Code } \end{aligned}$ | $\mathrm{V}_{\mathrm{H}}$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 |

Notes: 1. $A_{9}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
2. All other Address Lines $=\overline{C E}=\overline{O E}=V_{I L}$
3. For Am2764A, $\overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$
4. For Am27256, $\mathrm{A}_{14}=$ Don't Care

## INTERACTIVE PROGRAMMING ALGORITHM DC PROGRAMMING CHARACTERISTICS

| Parameter Symbol | Parameter Description |  | Test Conditlons | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lıI | Input Current (All Inputs) |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level (All Inputs) |  |  | -0.1 | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  | 2.0 | $V_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage during Verify |  | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  | . 45 | V |
| $\mathrm{VOH}^{\text {O }}$ | Output LOW Voltage during Verify |  | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ | 2.4 |  | V |
| ICC2 | VCC Supply Current (Program and Verify) | For Am2764A |  |  | 75 | mA |
|  |  | For Am27128A and Am27256 |  |  | 100 |  |
| IPP3 | VPP Supply Current (Program) |  | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}= \\ & \overline{\mathrm{PGM}}=\overline{\mathrm{CE}} / \overline{\mathrm{PGM}} \end{aligned}$ |  | 30 | mA |
| VID | Ag Auto-Select Voltage |  |  | 11.5 | 12.5 | V |
| $V_{P P}$ | Interactive Programming Algorithm |  |  | 12.0 | 13.3 | V |
|  | Flashrite Programming Algorithm |  |  | 12.75 | 13.25 | V |
| VCC | Interactive Programming Algorithm |  |  | 5.75 | 6.25 | V |
|  | Flashrite Programming Algorithm |  |  | 6.0 | 6.5 | V |

## PROGRAMMING AC CHARACTERISTICS

(Notes 1, 2, 3, and 4)

| No. | Parameter Symbols | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {AS }}$ | Address Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 2 | toes. | $\overline{\mathrm{OE}}$ Setup Time | 2 |  | $\mu \mathrm{S}$ |
| 3 | $t_{\text {DS }}$ | Data Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 4 | $t_{\text {AH }}$ | Address Hold Time | 2 |  | $\mu \mathrm{s}$ |
| 5 | $t_{\text {DH }}$ | Data Hold Time | 2 |  | $\mu \mathrm{s}$ |
| 6 | $\mathrm{t}_{\mathrm{DF}}$ | Chip Enable to Output Float Delay | 0 | 130 | $\mu \mathrm{s}$ |
| 7 | tvps | VPP Setup Time | 2.0 |  | $\mu \mathrm{s}$ |
| 8 | tvCs | $\mathrm{V}_{\text {CC }}$ Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 9 | tpw | $\overline{\text { PGM }}$ Initial Program Pulse Width (Interactive) | . 95 | 1.05 | ms |
|  |  |  | 95 | 105 | $\mu \mathrm{s}$ |
| 10 | topw | PGM Overprogram Pulse Width (Note 3,5) | 1.95 | 2.05 | ms |
| 11 | tCES | $\overline{C E}$ Setup Time | 2 |  | $\mu \mathrm{s}$ |
| 12 | toe | Data Valid from $\overline{O E}$ |  | 150 | ns |

Notes: 1. $T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$; see DC Programming Characteristics for $V_{C C}$ and $V_{P P}$ voltages.
2. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
3. When programming the OTPROM family, a $0.1-\mu \mathrm{F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and ground to suppress spurious voltage transients which may damage the device.
4. Programming characteristics are guidelines which must be followed. They are not $100 \%$ tested to worst-case limits.
5. Interactive programming algorithm only.

## INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS

## Am2764A and Am27128A

(Notes 1 and 2)


WF000552

Am27256
(Notes 1 and 3)


WF000582

Notes: 1. The input timing reference level is 0.8 V for $\mathrm{V}_{\mathrm{IL}}$ and 2 V for $\mathrm{V}_{\mathrm{IH}}$.
2. toE and tDF are characteristics of the device, but must be accommodated by the programmer.
3. toe and tDFP are characteristics of the device, but must be accommodated by the programmer.

## GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

| Parameter <br> Symbol | Subgroups* |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LI}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LO}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PP} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{PP} 2}$ | $1,2,3$ |
| $\mathrm{C}_{\mathrm{IN}}$ | 4 |
| $\mathrm{C}_{\mathrm{OUT}}$ | 4 |
| $\mathrm{C}_{\mathrm{IN} 2}$ | 4 |
| $\mathrm{C}_{\mathrm{IN} 3}$ | 4 |

*For DC Programming Characteristics, only Subgroup 1 applies.

## SWITCHING CHARACTERISTICS

| No. | Parameter <br> Symbol | Subgroups |
| :---: | :---: | :---: |
| 1 | t $_{\mathrm{ACC}}$ | $9,10,11$ |
| 2 | t $_{\mathrm{CE}}$ | $9,10,11$ |
| 3 | tom | $9,10,11$ |
| 4 | t $_{\mathrm{DF}}$ | 9 |
| 5 | $t_{\mathrm{OH}}$ | 9 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Am27C256

## $32,768 \times 8$-Bit CMOS EPROM

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast access time-150 ns
- Low-power dissipation
- Both interactive and new Flashrite* programming algorithms available
- Single 5 -volt power supply
- TTL-compatible inputs and outputs
- $\pm 10 \%$ power-supply tolerance available
- Programming voltage-12.5 V


## GENERAL DESCRIPTION

The Am27C256 is a CMOS ultraviolet Erasable Programmable Read-Only Memory (EPROM). It is organized as $32,768 \times 8$ bits per word. All AMD CMOS EPROMs offer access times of 250 ns , allowing operation with high-speed microprocessors without any wait state. Some of AMD's EPROMs have access times of as fast as 150 ns .

To eliminate bus contention on a multiple-bus microprocessor system, all AMD EPROMs offer separate output enable- $\bar{G}(\overline{O E})$-and chip enable- $\bar{E}(\overline{C E})$-controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's EPROMs may be programmed using the Flashrite programming algorithm, which offers several fold improvement in programming time. For convenience, both JEDEC and industry-standard notation is used throughout this document.

## BLOCK DIAGRAM


*Does not include redundant row and column bits.
PRODUCT SELECTOR GUIDE

| Family Part No. | Am27C256 |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Ordering Part No.: <br> $\pm 5 \% ~ V C C ~ T o l e r a n c e ~$ | $27 C 256-155$ | $27 \mathrm{C} 256-205$ | $27 \mathrm{C} 256-255$ | $27 \mathrm{C} 256-305$ | $27 \mathrm{C} 256-455$ |
| $\pm 10 \%$ VCC Tolerance | $27 \mathrm{C} 256-150$ | $27 \mathrm{C} 256-200$ | $27 \mathrm{C} 256-250$ | $27 \mathrm{C} 256-300$ | $27 \mathrm{C} 256-450$ |
| Max. Access Time (ns) | 150 | 200 | 250 | 300 | 450 |
| $\overline{\mathrm{E}}(\overline{\mathrm{CE}})$ Access (ns) | 150 | 200 | 250 | 300 | 450 |
| $\bar{G}(\overline{\mathrm{OE}})$ Access (ns) | 75 | 75 | 100 | 120 | 150 |


| $\frac{\text { Publication \# Rev. }}{08007}$ <br> Issue Date: May |
| :--- |



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002292
$V_{C C}=5.0-\mathrm{V}$ Power Supply
$V_{S S}=0-V$ Power Supply
$V_{P P}=12.5-V$ Power Supply

## Am27C256 OTP

## $32,768 \times 8$-Bit CMOS One-Time Programmable ROM

ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast access time - 200 ns
- Low-power dissipation
- Both interactive and new Flashrite* programming algorithms available
- Single 5 -volt power supply
- TTL-compatible inputs and outputs
- $\pm 10 \%$ power-supply tolerance available
- Programming voltage- 12.5 V


## GENERAL DESCRIPTION

The Am27C256 is a CMOS One-Time Programmable Read-Only Memory (OTPROM) in a plastic package. It is organized as $32,768 \times 8$ bits per word. The plastic OTPROMs are ideal for volume production. First, because they can be inventoried unprogrammed and used with current-level software revisions; second, there is no window to be covered to prevent light from changing data -this could eliminate a manufacturing step and increase the reliability of the system; and third, they are compatible with auto insertion equipment. All AMD CMOS OTPROMs offer access times of 250 ns , allowing operation with highspeed microprocessors without any wait state. Some of AMD's OTPROMs have access times of as fast as 200 ns .

To eliminate bus contention on a multiple-bus microprocessor system, all AMD OTPROMs offer separate output enable- $\bar{G}(\overline{\mathrm{OE}})$-and chip enable- $\overline{\mathrm{E}}(\overline{\mathrm{CE}})$-controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's OTPROMs may be programmed using the Flashrite programming algorithm, which offers several fold improvement in programming time. For convenience, both JEDEC and industry-standard notation is used throughout this document.

*Does not include redundant row and column bits.

PRODUCT SELECTOR GUIDE

| Family Part No. | Am27C256 OTP |  |
| :--- | :---: | :---: |
| Ordering Part No.: <br> $\pm 5 \% ~ V C C ~ T o l e r a n c e ~$ | $27 \mathrm{C} 256-205$ | 27 C 256 |
| $\pm 10 \%$ VCC Tolerance | $27 \mathrm{C} 256-200$ | $27 \mathrm{C} 256-250$ |
| Max. Access Tlme (ns) | 200 | 250 |
| $\overline{\mathrm{E}}(\overline{\mathrm{CE}})$ Access (ns) | 200 | 250 |
| $\overline{\mathrm{G}}(\overline{\mathrm{OE})}$ Access (ns) | 75 | 100 |


| $\frac{\text { Publication \# }}{08139}$ | $\frac{\text { Rev. }}{A}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :--- | :---: |
| Issue Date: May 1986 |  |  |

## CONNECTION DIAGRAM

Top View


Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002292
$V_{C C}=5.0-V$ Power Supply
$V_{S S}=0-V$ Power Supply
$V_{P P}=12.5-V$ Power Supply

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast access time - 150 ns
- Low-power dissipation
- Both interactive and new Flashrite* programming algorithms available
- Single 5 -volt power supply
- TTL-compatible inputs and outputs
- $\pm 10 \%$ power-supply tolerance available
- Programming voltage-12.5 V


## GENERAL DESCRIPTION

The Am27C512 is a CMOS ultraviolet erasable, programmable read-only memory. It is organized as $65,536 \times 8$ bits per word. All AMD CMOS EPROMs offer access times of 250 ns , allowing operation with high-speed microprocessors without any wait state. Some of AMD's EPROMs have access times of as fast as 150 ns .

To eliminate bus contention on a multiple-bus microprocessor system, all AMD EPROMs offer separate output enable- $\overline{\mathrm{G}}(\overline{\mathrm{OE}})$-and chip enable- $\overline{\mathrm{E}}(\overline{\mathrm{CE}})$-controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's EPROMs may be programmed using the Flashrite programming algorithm, which offers several fold improvement in programming time. For convenience, both JEDEC and industry-standard notation is used throughout this document.


$V_{C C}=5.0-V$ Power Supply
$V_{S S}=0-\mathrm{V}$ Power Supply
$V_{P P}=12.5-\mathrm{V}$ Power Supply

## Am27C512 OTP

## $65,536 \times 8$-Bit CMOS One-Time Programmable ROM (OTPROM)

## ADVANCE INFORMATION

## DISTINCTIVE CHARACTERISTICS

- Fast access time - 200 ns
- Single 5 -volt power supply
- Low-power dissipation
- Both interactive and new Flashrite* programming algorithms available
- TTL-compatible inputs and outputs
- $\pm 10 \%$ power-supply tolerance available
- Programming voltage-12.5 V


## GENERAL DESCRIPTION

The Am27C512 is a CMOS One-Time Programmable Read-Only Memory (OTPROM). It is organized as 65,536 $\times 8$ bits per word. The plastic OTPROMs are ideal for volume production. First, because they can be inventoried unprogrammed and used with current-level software revisions; second, there is no window to be covered to prevent light from changing data--this could eliminate a manufacturing step and increase the reliability of the system; and third, they are compatible with auto insertion equipment. All AMD CMOS OTPROMs offer access times of 250 ns , allowing operation with high-speed microprocessors without any wait state. Some of AMD's OTPROMs have access times of as fast as 200 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD OTPROMs offer separate output enable- $\bar{G}(\overline{\mathrm{OE}})$-and chip enable- $\overline{\mathrm{E}}(\overline{\mathrm{CE}})$-controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's OTPROMs may be programmed using the Flashrite programming algorithm, which offers several fold improvement in programming time. For convenience, both JEDEC and industry-standard notation is used throughout this document.


## CONNECTION DIAGRAM

Top View


CD005602

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL


$V_{C C}=5.0-\mathrm{V}$ Power Supply
$V_{S S}=0-\mathrm{V}$ Power Supply
$V_{\text {PP }}=12.5-\mathrm{V}$ Power Supply

# Am27C1024 

## $65,536 \times 16$-Bit CMOS EPROM

PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- Fast access time - 200 ns
- Low-power dissipation
- 250 mW at 5 MHz
-1 mW at $\overline{\mathrm{E}}(\overline{\mathrm{CE}})=V_{\mathrm{CC}} \pm 0.3$
- Programming voltage $-12.5 \pm 0.3 \mathrm{~V}$
- First EPROM offering 16 -bit inputs and outputs
- TTL-compatible inputs and outputs
- $\pm 10 \%$ power-supply tolerance available


## GENERAL DESCRIPTION

The Am27C1024 is a 1 -megabit, ultraviolet erasable, programmable read-only memory. It is organized as 65,536 words by 16 bits per word, operates from a single +5 -volt supply, has a static standby mode, and features fast single address location programming. Because the Am27C1024 operates from a single +5 -volt supply, it is ideal for use in 16 -bit microprocessor systems. All programming signals are TTL levels, requiring a single pulse. For programming
outside of the system, existing EPROM programmers may be used. Locations may be programmed singly, in blocks, or at random. The Am27C1024 supports a high-speed interactive programming algorithm which can result in programming times of less than two minutes. For convenience, both JEDEC and industry-standard notation is used throughout this document.

## BLOCK DIAGRAM


*Does not include redundant row and column bits.

## PRODUCT SELECTOR GUIDE

| Family Part No. | Am27C1024 |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Ordering Part No.: <br> $\pm 5 \% ~ V C c ~ T o l e r a n c e ~$ | $27 C 1024-205$ | 27 C 1024 | $27 \mathrm{C} 1024-305$ | $27 \mathrm{C} 1024-455$ |
|  |  |  |  |  |
|  | $27 \mathrm{C} 1024-200$ | $27 \mathrm{C} 1024-250$ | $27 \mathrm{C} 1024-300$ | - |
| Max. Access Time (ns) | 200 | 250 | 300 | 450 |
| $\overline{\mathrm{E}}(\overline{\mathrm{CE}})$ Access (ns) | 200 | 250 | 300 | 450 |
| $\overline{\mathbf{G}}(\overline{\mathrm{OE}})$ Access (ns) | 75 | 100 | 120 | 150 |


| Publication \# <br> 06780 <br> Issue Date: May$\frac{\text { Rev. }}{8}$ | $\frac{\text { Amendment }}{1986}$ |
| :--- | :--- | :--- |

## CONNECTION DIAGRAMS

Top View


Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002291
$V_{C C}=5.0-\mathrm{V}$ Power Supply
$V_{S S}=0-V$ Power Supply
$V_{P P}=12.5 \vee$ Power Supply

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number
B. Speed Optlon (if applicable)
C. Package Type
D. Temperature Range
E. Optional Processing

A. DEVICE NUMBER/DESCRIPTION

Am27C1024
$64 \mathrm{~K} \times 16$-Bit CMOS EPROM

| Valid Combinations |  |
| :--- | :--- |
| AM27C1024-200,  <br> AM27C1024-205, DC, DCB <br> AM27C1024-455  <br> AM27C1024,  <br> AM27C1024-250 DC, DCB, DI, <br> AM22C1024-30 DIB, DE, DEB, <br> AM27C1024-305 LE, LEB $\mathbf{l}$ |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid

- combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


## FUNCTIONAL DESCRIPTION

## Erasing the Am27C1024

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds $/ \mathrm{cm}^{2}$ is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms ( $\AA$ ( ) - with intensity of $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ for fifteen to twenty minutes. The Am27C1024 should be about one inch from the source and all filters should be removed from the ultraviolet light source prior to erasure.

It is important to note that the Am27C1024, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer than with ultraviolet sources at 2537A, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

## Programming the Am27C1024

Upon delivery, or after each erasure, the Am27C1024 has all $1,048,576$ bits in the "1," or HIGH state. "0s" (LOW state) are loaded into the Am27C1024 through the procedure of programming.
The programming mode is entered when $12.5 \pm 0.3 \mathrm{~V}$ is applied to the $V_{P P}$ pin, $\bar{W}(\overline{\mathrm{PGM}})$ is at $\mathrm{V}_{\mathrm{IL}}$, and $\overline{\mathrm{E}}(\overline{\mathrm{CE}})$ is at $\mathrm{V}_{\mathrm{IL}}$.
For programming, the data to be programmed is applied 16 bits in parallel to the $D Q_{n}$ pins.

The flowchart (Figure 1) in the Programming section of this document shows AMD's interactive algorithm. Interactive algorithms reduce programming time by using short programming pulses and giving each address only as many pulses as is necessary to reliably program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C1024. After interactive programming is complete, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$. Conventional (fixed pulse) programming can be performed with a pulse of 10 ms at every address. This method is sampled and not $100 \%$ tested.

## Program Inhibit

Programming of multiple Am27C1024s in parallel with different data is also easily accomplished. Except for $\bar{W}$ ( $\overline{\mathrm{PGM}}$ ) or $\bar{E}$ ( $\overline{\mathrm{CE}}$ ), all like inputs of the parallel Am27C1024 -including $\overline{\mathrm{G}}$ ( $\overline{\mathrm{OE}}$ ) - may be common. A TTL LOW-level program pulse applied to an Am27C1024 $\bar{W}$ input with $V_{P P}=12.5 \pm 0.3 \mathrm{~V}$ and $\bar{E}$ LOW will program that Am27C1024. A HIGH-level $\bar{E}$ or $\bar{W}$ input inhibits the other Am27C1024s from being programmed.

## Program Verify

A verity should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\bar{G}(\overline{O E})$ at $V_{I L}, \bar{E}(\overline{C E})$ at $V_{I L}, \bar{W}$ ( $\overline{\mathrm{PGM}}$ ) at $\mathrm{V}_{\mathrm{IH}}$, and $\mathrm{V}_{\mathrm{PP}}$ at $12.5 \pm 0.3 \mathrm{~V}$.

## Auto Select Mode

The Auto Select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its
corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient-temperature range required when programming the Am27Ct024.

To activate this mode, the programming equipment must force $12.0 \pm 0.5 \mathrm{~V}$ on address line $\mathrm{Ag}_{g}$ of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line $A_{0}$ from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $V_{I L}$ during Auto Select mode.

Byte 0 ( $A_{0}=V_{I L}, D Q_{0}-D Q_{7}$ ) represents the manufacturer code, and byte 1 ( $A_{0}=V_{1 H}, D Q_{0}-D Q_{7}$ ), the device identifier code. For the Am27C1024, these two identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the most significant bit (MSB), $\mathrm{DQ}_{7}$, defined as the parity bit. The state of the higher order outputs $\left(D Q_{8}-D Q_{15}\right)$ is undefined during Auto Select.

## Read Mode

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\bar{E}(\overline{C E})$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{G}}(\overline{\mathrm{OE}})$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\bar{E}$ to output ( $\mathrm{t} C \mathrm{E}$ ). Data is available at the outputs tOE after the falling edge of $\bar{G}$, assuming that $\bar{E}$ has been LOW and addresses have been stable for at least $t_{\text {ACC-toE. }}$

## Standby Mode

The Am27C1024 has a standby mode which reduces the active power dissipation by $98 \%$ from 250 mW to 5 mW (values for 0 to $+70^{\circ} \mathrm{C}$ ). The Am27C1024 is placed in the standby mode by applying a TTL HIGH signal to the $\overline{\mathrm{E}}$ ( $\overline{\mathrm{CE}}$ ) input. When in the standby mode, the outputs are in a highimpedance state, independent of the $\bar{G}(\overline{O E})$ input.

## Power-down Mode

The Am27C1024 also has a power-down mode which reduces the power dissipation by $99.8 \%$ - from 250 mW to 1 mW (values for 0 to $+70^{\circ} \mathrm{C}$ ). The Am27C1024 is placed in power down by raising $\overline{\mathrm{E}}$ to $\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}$.

## Output Or-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1) low-memory power dissipation, and
2) assurance that output-bus contention will not occur.

It is recommended that $\bar{E}(\overline{C E})$ be decoded and used as the primary device selecting function, while $\bar{G}(\overline{\mathrm{OE}})$ be made a common connection to all devices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A $0.1-\mu \mathrm{F}$ ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between $V_{C C}$ and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit-board traces on EPROM arrays, a $4.7-\mu$ F bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

TABLE 1. FUNCTION TABLE

|  | $\frac{\bar{E}}{(\overline{C E})}$ | $\frac{\overline{\mathbf{G}}}{(\overline{\mathrm{OE}})}$ | $\frac{\bar{W}}{(\overline{\mathrm{PGM}})}$ | $\mathrm{A}_{9}$ | Vpp | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | L | L | H | $X$ | $V_{\text {cc }}$ | DOUT |
| Output Disable | L | H | H | X | $V_{C C}$ | High Z |
| Standby | H | X | X | X | $V_{\text {CC }}$ | High Z |
| . Program | L | X | L | X | $V_{P P}$ | DIN |
| Program Verify | L | L | H | X | $V_{p p}$ | Dout |
| Program Inhibit | H | X | X | X | $V_{P P}$ | High Z |
| Auto Select | L | L | H | $\mathrm{V}_{\mathrm{H}}$ | $V_{\text {cc }}$ | Code |

Notes: $\mathrm{H}=\mathrm{HIGH}$

$$
\begin{aligned}
\mathrm{L} & =\text { LOW } \\
\mathrm{X} & =\text { Don't Care } \\
\mathrm{V}_{\mathrm{H}} & =12.0 \pm 0.5 \mathrm{~V}
\end{aligned}
$$

| ABSOLUTE MAXIMUM P |
| :---: |
| Storage Temperature $\qquad$ <br> Case Temperature <br> with Power Applied $\qquad$ -55 to $+125^{\circ} \mathrm{C}$ <br> Supply Voltage <br> with Respect to Ground <br> on All Inputs Except Ag and V Pp ...... +6.25 to -0.6 V <br> on $\mathrm{Ag}_{\mathrm{g}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+13.00$ to -0.6 V <br> on VPP. $\qquad$ +13.00 to -0.6 V |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |


|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Notes: 1. For the Am27C1024, 27C1024-205, 27C1024-305, and $27 \mathrm{C} 1024-455, \mathrm{~V}_{\mathrm{CC}}=+4.75$ to +5.25 V .
2. For the Am27C1024-200, 27C1024-250, and $27 \mathrm{C} 1024-300, \mathrm{~V}_{\mathrm{CC}}=+4.50$ to +5.50 V .
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4)

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | -0.1 | +0.8 | V |
| ll | Input Load Current | $\mathrm{V}_{\text {IN }}=0$ to +5.5 V |  | $\cdots$ | 10.0 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=0$ to +5.5 V |  |  | 10.0 | $\mu \mathrm{A}$ |
| ICC3 | $V_{C C}$ Power-down Current (Note 7) | $\begin{aligned} & \bar{E}(\overline{C E})= \\ & V_{C C} \pm 0.3 \mathrm{~V} \end{aligned}$ | C/I Devices: |  | 200.0 | $\mu \mathrm{A}$ |
|  |  |  | E Devices: |  | 240.0 |  |
| ICC2 | VCC Standby Current (Note 7) | $\begin{aligned} & \bar{E}=V_{1 H} \\ & \bar{G}(\overline{O E})=V_{I L} \end{aligned}$ | C/I Devices: |  | 1.0 | mA |
|  |  |  | E Devices: |  | 1.5 |  |
| ICC1 | VCC Active Current (Notes 5 \& 7) | $\begin{aligned} & \bar{E}=V_{1 \mathrm{~L}}, \\ & f=5 \mathrm{MHz} \text {; lout }=0 \mathrm{~mA} \\ & \text { (open outputs) } \end{aligned}$ | C/I Devices: |  | 50.0 | mA |
|  |  |  | E Devices: |  | 60.0 |  |
| Ipp | VPp Supply Current <br> (Read) (Notes $6 \& 7$ ) | $\begin{aligned} & \bar{E}=V_{I L}=\bar{G} \\ & V_{P P}=5.5 \mathrm{~V} \end{aligned}$ |  |  | 5.0 | mA |

CAPACITANCE (Notes 2, 3 \& 8)

| Parameter <br> Symbol | Parameter <br> Description | Test <br> Conditions | Typ. | Max. | Units |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{I N}=0 \mathrm{~V}$ | 18.0 | 25.0 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 18.0 | 25.0 | pF |

Notes: 1. $V_{C C}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$, and removed simultaneously or after $\mathrm{V}_{\mathrm{CC}}$.
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled and not $100 \%$ tested.
4. Caution: The Am27C1024 must not be removed from or inserted into a socket or board when VPP or $V_{C C}$ is applied.
5. $I_{C C 1}$ is tested with $\bar{G}=V_{I H}$ to simulate open outputs.
6. Maximum active power usage is the sum of ICC and Ipp.
7. For Am27C1024-455, $\mathrm{I}_{\mathrm{P}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{C} C 1}=5 \mathrm{~mA}$, and $\mathrm{I}_{\mathrm{CC}}=1 \mathrm{~mA}$ maximum.
8. $T_{A}=+25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}$.

## KEY TO SWITCHING WAVEFORMS

| WAVEFORM | inputs | OUTPuts |
| :---: | :---: | :---: |
|  | MUST BE STEADY | WILL BE STEADY |
|  | may change FROMHTOL | WILLBE CHANGING FROMHTOL |
| T17TI | may change FROML TOH | WILL BE CHANGING FROMLTOH |
| NXNX | DON'T CARE: ANY CHANGE PERMITTED | CHANGING: STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

## SWITCHING TEST CIRCUITS



TC003191
$C_{L}=100 \mathrm{pF}$ including jig capacitance.

## SWITCHING TEST WAVEFORMS



SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, 4, 5)

| No. | Parameter Symbols |  | Parameter Descriptlon | Test Conditions | $\begin{aligned} & 27 C 1024-200, \\ & 27 C 1024-205 \end{aligned}$ |  | $\begin{gathered} 27 C 1024 \\ \text { 27C1024-250 } \end{gathered}$ |  | $\begin{aligned} & 27 C 1024-300, \\ & 27 C 1024-305 \end{aligned}$ |  | 27C1024-455 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | JEDEC | Standard |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | tavav | tacc | Address to Output Delay | $\begin{aligned} & E(\bar{E} E)-\bar{G} \\ & (O E)-V_{I L} \end{aligned}$ |  | 200 |  | 250 |  | 300 |  | 450 | ns |
| 2 | telov | tce | Chip Enable to Output Delay | $\overline{\mathrm{G}}=\mathrm{V}_{\mathrm{IL}}$ |  | 200 |  | 250 | * | 300 |  | 450 | ns |
| 3 | tgLQV1 | toe | Output Enable to Output Delay | $E-V_{\text {IL }}$ |  | 75 | ] | 100 |  | 120 |  | 150 | ns |
| 4 | $\begin{gathered} \text { tergaz } \\ \substack{\text { tGHOZ }} \end{gathered}$ | tDF (Note 3) | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float |  |  | 60 |  | 60 |  | 60 |  | 80 | ns |
| 5 | taxax | tor | Output Hold from Addresses, E , or whichever occurred first | , |  | 0 |  | 0 |  | 0 |  | 0 | ns |

Notes: 1. VCc must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$, and removed simultaneously or after VCc.
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled and not $100 \%$ tested.
4. Caution: The Am27C1024 must not be removed from or inserted into a socket or board when VPP or VCC is applied.
5. Output Load:

1 TTL gate and $C_{L}=100 \mathrm{pF}$
$\leqslant 20 \mathrm{~ns}$
Input Rise \& Fall Times:
Input Pulse Levels:
Timing Measurement
Reference Level - inputs: 0.8 V and 2 V
一Outputs: $\quad 0.8 \mathrm{~V}$ and 2 V

## SWITCHING WAVEFORMS



WF001291

## Read Cycle

Notes: 1. $\bar{G}(\overline{O E})$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\bar{E}(\overline{C E})$ without impact on $t_{A C C}$. 2. $t_{D F}$ is specified from $\bar{G}$ or $\bar{E}$, whichever occurs first.


WF000551
Interactive Programming Algorithm Waveforms
(Notes 1 and 2)
Notes: 1. The input timing reference level is 0.8 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $\mathrm{V}_{\mathrm{IH}}$.
2. tOE and $t_{D F}$ are characteristics of the device but must be accommodated by the programmer.

## PROGRAMMING

This section covers identifier bytes, Interactive Programming Flowchart, and Interactive Programming DC and AC Switching Programming Characteristics.


Figure 1. Interactive Programming Flowchart

TABLE 2. IDENTIFIER BYTES

|  | $\mathrm{A}_{0}$ | $\mathrm{DQ}_{7}$ | $\mathrm{DQ}_{6}$ | $\mathrm{DQ}_{5}$ | $\mathrm{DQ}_{4}$ | $\mathrm{Da}_{3}$ | $D Q_{2}$ | $\mathrm{DQ}_{1}$ | $\mathrm{DQ}_{0}$ | Hex <br> Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 8 C |

Notes: 1. $\mathrm{A}_{9}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
2. $A_{1}-A_{8}=A_{10}-A_{15}=E(\overline{C E})=G(\overline{O E})=V_{I L}$
3. $\bar{W}(\overline{P G M})=V_{I H}$

## INTERACTIVE PROGRAMMING ALGORITHM DC CHARACTERISTICS

(Notes 1-4)

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Current (All Inputs) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 10.0 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Input LOW Level (All Inputs) |  | -0.1 | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  | 2.0 | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage during Verity | $\mathrm{lOL}^{\prime}=2.1 \mathrm{~mA}$ |  | . 45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage during Verity | $\mathrm{IOH}^{2}=-400 \mu \mathrm{~A}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {A } 9}$ | Ag Auto-Select Voltage |  | 11.5 | 12.5 | V |
| ICC2 | VCC Supply Current (Program and Verify) |  |  | 50.0 | mA |
| IPP2 | VPP Supply Current (Program) | $\overline{\mathrm{E}}(\overline{\mathrm{CE}})=\mathrm{V}_{\mathrm{IL}}=\overline{\mathrm{W}}(\overline{\mathrm{PGM}})$ |  | 30.0 | mA |

## INTERACTIVE PROGRAMMING ALGORITHM AC SWITCHING PROGRAMMING CHARACTERISTICS

(Notes 1-4)

| No. | Parameter Symbols |  | Parameter Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | JEDEC | Standard |  |  |  |  |
| 1 | $t_{\text {AVWL }}$ | $t_{A S}$ | Address Setup Time | 2.0 |  | $\mu \mathrm{s}$ |
| 2 | tozgl | toes | G ( $\overline{\mathrm{E}}$ ) Setup Time | 2.0 |  | $\mu \mathrm{s}$ |
| 3 | tovwl | tDS | Data Setup Time | 2.0 |  | $\mu \mathrm{s}$ |
| 4 | tGHAX | $t_{\text {AH }}$ | Address Hold Time | 2.0 |  | $\mu \mathrm{s}$ |
| 5 | twhDX | $t_{\text {DH }}$ | Data Hold Time | 2.0 |  | $\mu \mathrm{s}$ |
| 6 | tehoz | tDF | Chip Enable to Output Float Delay | 0 | 130.0 | $\mu \mathrm{S}$ |
| 7 | tVPS | tVPS | Vpp Setup Time | 2.0 |  | $\mu \mathrm{s}$ |
| 8 | tWLWH1 | tpW | $\bar{W}$ (FGM) Initial Program Pulse Width | . 45 | . 55 | ms |
| 9 | tWLWH2 | topw | W Overprogram Pulse | 0.95 | 1.05 | ms |
| 10 | teLWL | tCES | $E$ (CE) Setup Time | 2.0 |  | $\mu \mathrm{s}$ |
| 11 | tGLQV2 | toe | Data Valid from $\overline{\mathbf{G}}$ |  | 150.0 | ns |

Notes: 1. $T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 0.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{PP}}=12.5 \pm 0.3 \mathrm{~V}$.
2. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after VPP.
3. When programming the Am27C1024, a $9.1-\mu \mathrm{F}$ capacitor is required between $\mathrm{V}_{\mathrm{PP}}$ and ground to suppress spurious voltage transients which may damage the device.
4. Programming characteristics are sampled but not $100 \%$ tested to worst-case conditions.
5. Conventional (fixed pulse) programming can be performed with a $10-\mathrm{ms}$ pulse at every address. This method is sampled and is not $100 \%$ tested.

## BIPOLAR RANDOM-ACCESS <br> MEMORIES (RAM)

## MOS RANDOM-ACCESS

MEMORIES (RAM)

## MOS ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM)

## MOS UV ERASABLE <br> PROGRAMMABLE ROM (EPROM)

PACKAGING: THERMAL CHARACTERIZATION
PACKAGE OUTLINES
GENERAL INFORMATION
SALES OFFICES

## Packaging

Thermal Characterization ..... 7-1
Package Outlines ..... 7-5
General Informatlon ..... 7-13
Testing High-Performance Bipolar Memory ..... 7-13
Bipolar Generic PROM Series ..... 7-21
Bipolar PROMs as Programmable Logic Products ..... $7-30$
Generic Progamming Information ..... 7-31
Guide to the Analysis of Programming Problems ..... 7-40
Sales Offices ..... 7-42

## TECHNICAL REPORT

No. TR202

## THERMAL CHARACTERIZATION OF PACKAGE DEVICES BY James. D. Hayward

© 1986 Advanced Micro Devices
All information herein is company private and the property of Advanced Micro Devices, Inc. ('AMD*') and shall not be reproduced or copied or used in whole or in part as the basis of manufacture or sale of product(s) except as expressly permitted or directed by AMD.

## ABSTRACT <br> Determination of the Thermal Resistance of Packaged Devices is of concern to the designer of new devices and to AMD customers. The Advanced Package and Material Development group has undertaken the task of characterizing current AMD products and quantifying package-related influences on Thermal Resistance. This report describes some of these effects and the technique used to measure Thermal Resistance. <br> 1.0 DEFINITION OF THERMAL RESISTANCE

The reliability of an integrated circuit is largely dependent on the maximum temperature which the device will attain during operation. Because the stability of a semiconductor junction declines with increasing temperature, knowledge of the thermal properties of the packaged device becomes an important factor during device design. In order to increase the operating lifetime of a given device, the junction temperatures must be minimized. This demands knowledge of the thermal resistance of the completed assembly and specification of the conditions in which the device will function properly. As devices become both smaller and more complex and the requirement for high speed operation becomes more important, heat dissipation will become an ever more critical parameter.
Thermal resistance is defined as the temperature rise per unit power dissipation above some referenced condition. The unit of measure is typically ${ }^{\circ} \mathrm{C} /$ watt. The relationship between junction temperature and thermal resistance is given by:

$$
\begin{equation*}
T_{1}=T_{x}+P_{d} \theta_{j x} \tag{1}
\end{equation*}
$$

where: $T_{1}=$ junction temperature
$T_{X}=$ reference temperature
$\mathrm{P}_{\mathrm{d}}=$ power dissipation
$\theta_{\mathrm{x}}=$ thermal resistance
X . = some defined test condition
In general, one of three conditions is defined for measurement of thermal resistance:

| $\theta_{\text {ic }}$ | thermal resistance measured with refer- <br> ence to the temperature at some specified |
| :--- | :--- |
| point on the package surface. |  |

The relationship between $\theta_{\mathrm{ic}}$ and $\theta_{\mathrm{ia}}$ is

$$
\theta_{\mathrm{ja}}=\theta_{\mathrm{jc}}+\theta_{\mathrm{ca}}
$$

where $\theta_{\text {ca }}$ is a measure of the heat dissipation due to natural convection (still air) or forced convection (moving air) and the effect of heat radiation and mounting techniques. $\theta_{i c}$ is dependent solely on material properties and package geometry; $\theta_{\mathrm{ja}}$ includes the influence of the surface area of the package and environmental conditions. Each of these definitions of thermal resistance is an attempt to simulate some manner in which the package device may be used.

The thermal resistance of a packaged device, however measured, is a summation of the thermal resistances of the individual components of the assembly. These in turn are functions of the thermal conductivity of the component materials and the geometry of the heat flow paths. Like other
material properties, thermal conductivity is usually temperature dependent. For alumina and silicon, two common package materials, this dependence can amount to a 30\% variation in thermal conductivity over the operating temperature range of the device. The thermal resistance of a component is given by

$$
\begin{equation*}
\theta=\frac{L}{K(T) A} \tag{2}
\end{equation*}
$$

where: $L=$ length of the heat flow path
A = cross sectional area of the heat flow path
$K(T)=$ thermal conductivity as a function of temperature
and the overall thermal resistance of the assembly (discounting convective effects) will be:

$$
\theta=\Sigma \theta_{n}=\Sigma \frac{L_{n}}{K_{n} A_{n}}
$$

But since the heat flow path through a component is influenced by the materials surrounding it, determination of $L$ and $A$ is not always straightforward.

A second factor that affects the thermal resistance of a packaged device is the power dissipation level and, more particularly, the relationship between power level and die geometry, i.e., power distribution and power density. By rearrangement of equation 1 to

$$
\begin{equation*}
P_{d}=\frac{1}{\theta_{1 x}}\left(T_{1}-T_{x}\right)=\frac{1}{\Sigma \theta_{n}}\left(T_{1}-T_{x}\right) \tag{3}
\end{equation*}
$$

the relationship between $P_{d}$ and $T_{1}$ can be more clearly seen. Thus, to dissipate a greater quantity of heat for a given geometry, $T_{i}$ must increase and, since the individual $\theta_{n}$ will also increase with temperature, the increase in $T_{j}$ will not be a linear function of increasing power levels.

A third factor of concern is the quality of the material interfaces. In terms of package construction, this relates specifically to the die attach bond, and for those packages having a heatsink, the heatsink attach bond. The quality of the die attach bond will most severely influence the package thermal resistance as this is the area which first impedes the transfer of heat out of the silicon die. Indeed, it seems likely that the initial thermal response of a powered device can be directly related to the quality of the die attach bond.

### 2.0 EXPERIMENTAL METHOD

The technique for measurement of thermal resistance involves the identification of a temperature-sensitive parameter on the device and monitoring this parameter while the device is powered. For bipolar integrated circuits the forward voltage of the substrate isolation diode provides a convenient parameter to measure and has the advantage of a linear dependence on temperature. MOS devices which do not have an accessible substrate diode present greater measurement difficulties and may require simulation through use of a specially designed thermal test die. Choice of the parameter to be measured must be made with some care to insure that the results of the measurement are truly representative of the thermal state of the device being investigated. Thus measurement of the substrate isolation diode which is generally diffused across the area of the die yields a weighted average of the condition of
the individual junctions across the die surface. Measurement of a more local source would yield a less generalized result.

For MOS devices, simulation is accomplished using the thermal test die. The basis for this test die is a 25 mil square cell containing an isolated diode and a $1 \mathrm{~K} \Omega$ resistor. The resistors are interconnected from cell to cell on the wafer before it is cut into multiple arrays of the basic unit cell. In use the device is powered via the resistors with voltage or current adjusted for the proper level and the voltage drop of the individual diodes is monitored as in the case of actual devices.

Prior to the thermal resistance test, the diode voltage/ temperature calibration must be determined. This is done by measuring the forward voltage at 1 mA current level at two different temperatures. The diode calibration factor is then:

$$
\begin{equation*}
K_{f}=\frac{T_{2}-T_{1}}{V_{2}-V_{1}}=\frac{\Delta T}{\Delta V} \tag{4}
\end{equation*}
$$

in units of ${ }^{\circ} \mathrm{C} / \mathrm{mV}$. For most diodes used for this test the voltage/temperature relationship is linear and these two measurement points are sufficient to determine the calibration.

The actual thermal resistance measurement has two alternating phases: measurement and power on. The device under test is pulse powered with an ON duty cycle of $99 \%$ and a repetition rate of $<100 \mathrm{~Hz}$. During the brief OFF states the device is reverse-biased with a 1 mA current and the voltage
drop is measured. The series of voltage readings are averaged over short periods and compared to the voltage reading obtained before the device was first powered ON. The thermal resistance is then computed as:

$$
\begin{equation*}
\theta_{i x}=\frac{K_{f}\left(V_{f}-V_{i}\right)}{V_{H} I_{H}}=\frac{K_{f} \Delta V}{P_{d}} \tag{5}
\end{equation*}
$$

where: $\mathrm{K}_{1}=$ calibration factor
$V_{i}=$ initial fonward voltage value
$\mathrm{V}_{\mathrm{f}}=$ current forward voltage value
$\mathrm{V}_{\mathrm{H}}=$ heating voltage
$I_{H}=$ heating current
The pulsing measurement is continued until the device has reached thermal equilibrium and the final value measured is the equilibrium thermal resistance of the device under test.
When the end result desired is $\theta_{\mathrm{ja}}$ (still air), the device and the test fixture (typically a standard burn-in socket) are enclosed in a box containing approximately 1 cubic foot of air. For $\theta_{\text {jc }}$ measurements the device is attached to a large metal heatsink. This insures that the reference point on the device surface is maintained at a constant temperature. The requirements for measurement of $\theta_{\text {ja }}$ (moving air) are rather more complex and involve the use of a small wind tunnel with capability for monitoring air pressure, temperature and velocity in the area immediately surrounding the device tested. Standardization of this last test requires much careful attention.

## WAVEFORMS FOR PULSED THERMAL RESISTANCE TEST

VOLTAGE


WF009091

CURRENT


### 3.0 Experimental Results

The thermal resistance data included in Table 1 is representative of the output of tests on representative samples of AMD products. This data has resulted from an on-going program
undertaken by members of the Advanced Package and Material Development group.

The data represents what can be expected from a device in the specified package. Specific device types may differ; these numbers are for example only.
table 1. thermal resistance of amd products
(Notes 1 \& 2)

| Pin <br> Count | Package Type <br> (Note 3) | $\theta_{\text {la }}$ | $\theta_{\text {jc }}$ |
| :---: | :--- | :---: | :---: |
| 16 | Ceramic DIP | 80 | 20 |
|  | Plastic DIP | 110 | 35 |
|  | Ceramic Flatpack | 120 | 10 |
| 18 | Ceramic DIP | 65 | 15 |
| 20 | Ceramic DIP | 65 | 15 |
|  | Plastic DIP | 90 | 35 |
|  | Ceramic Flatpack | 120 | 10 |
|  | Ceramic LCC | 70 | 12 |
| 22 | Plastic LCC* | 75 | 35 |
| 24 | Plastic DIP | 90 | 20 |
|  | Ceramic DIP | 50 | 15 |
|  | Plastic DIP | 70 | 30 |
| 28 | Ceramic Flatpack | 100 | 10 |
|  | Ceramic DIP | 40 | 12 |
|  | Plastic DIP | 85 | 25 |
|  | Ceramic Flatpack | 70 |  |
|  | Ceramic LCC | 70 | 15 |
|  | Plastic LCC* | 55 | 30 |

Notes: 1. Representative values for each package type - for information only.
2. Any given device may differ from these values. Consult your local AMD sales office for specific-device information.
3. DIP = Dual-In-Line Package

LCC = Leadless Chip Carrier
LCC* = Leaded Chip Carrier

## Package Outlines

Plastic Dual-In-Line Packages (PD) (Cont'd.)


PD 020


PD3022*

$P I D=07813 A$


PD 022


PD 024

*Preliminary. Subject to Change
(




Ceramic Faltpacks (CF)

CF 016


CF 020


CF 018


CFM024


## Plastic Leaded Chip Carriers (PL)

## PLE018

IN DEVELOPMENT

*Preliminary. Subject to Change.


*Preliminary. Subject to Change.


CLR032


CL 028


P10, ocesoso


CLT028


PRD 07703 B

CLV032


## CLX032

CL 044
IN DEVELOPMENT


## CLV044

CL 052
in DEVELOPMENT


# Testing High-Performance Bipolar Memory 

## INTRODUCTION

During the last several years, the state-of-the art of TTL compatible bipolar memory integrated circuits has advanced very rapidly. Device complexity has increased dramatically not only in terms of the memory storage capacity but also by the addition of new on-chip functions such as the inclusion of output data registers. Simultaneously, advances in bipolar LSI design and manufacturing technology have generated significant improvements in the performance levels of bipolar memory. Similarly, the complexity and performance levels of systems which employ these devices have grown. The concomitant growth of system complexity has placed additional demands on both the device manufacturer and the user's incoming inspection area to assure the performance capabilities of each component before it is assembled into the system.
Several test equipment manufacturers now supply sophisticated, computer controlled testers for these inspection tasks. Most of this equipment is inherently capable of the millivolt and nanosecond accuracies which are required; most memory testers can generate the complex waveforms and test patterns needed. However, the details of applying this equipment to a specific test problem, including the problem of interfacing the tester to the device-under-test, are usually left to the user. The purpose of this application note is to discuss several problems which are frequently encountered when testing high performance bipolar memory devices, and to acquaint the user with how such problems may be identified, measured and corrected.

## WHAT MAKES A MEMORY GOOD?

Before discussing the specifics of bipolar memory testing problems, it is important to understand the basic characteristics which these devices should exhibit. Clearly each device must meet all product specification parameters but, first and foremost, a bipolar memory should be fast! Address access time (delay from address input to data output), enable access time and enable recovery time should be as small as possible. High performance is often the primary reason for using bipolar memory. Similarly, the performance of the ideal bipolar memory should remain relatively constant with changes in supply voltage, ambient temperature and output load capacitance. Fast devices, offering stable performance over a broad range of conditions, permit the user to qualify a smaller number of part types; one fast device can accommodate many standard as well as high performance applications. Such devices provide added safety margin for the system design, permit simplification of system test and debug and assure troublefree system performance in the field. Hence the "best" memory is a fast, stable device which not only meets a given user specification, but also offers the extra performance needed for a broad range of applications.
Advanced Micro Devices offers a family of bipolar Random Access Memories (RAMs) and Programmable Read Only Memories (PROMs) which are designed to meet this idealized definition as closely as possible. First, each AMD device is designed to meet a "military design goal." This means AMD bipolar memories are designed to provide the extra margins and higher output drive capabilities needed to assure proper performance over the extended miliary supply voltage and
operating temperature ranges. This often necessitates the use of more advanced design techniques such as on-chip regulators, temperature and voltages compensation networks and feedback circuits. Second, AMD has conceived and developed an advanced, oxide separated, ion implanted manufacturing process called IMOX'․ . Developed specifically for the production of high density bipolar memories, this technology provides both high density and excellent performance in a truly reliable and manufacturable process. This combination of advanced design and fabrication technologies assures the military user of receiving components which are intended for his application while providing the commercial user with the extra margins, performance advantages and procurement benefits mentioned above.

## THE SYSTEM ENVIRONMENT

To understand the problems of high-performance memory testing, it is helpful to understand the electrical environment in which the memory devices will actually operate, i.e., the typical system environment. The system designer must address and resolve several critically important questions if the system is to consistently perform to its design specifications. These questions include:

1. What noise voltages can the system's logic and memory devices tolerate?
2. What are the sources of system noise?
3. What can be done to control and minimize this noise?

The first question is answered relatively easily. The magnitude of noise which can be tolerated relates directly to the worst case noise immunity specified for the logic family. Noise immunity is simply the difference between the worst case output levels ( $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ ) of the driving circuit and the worst case input voltage requirements ( $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$, respectively) of the receiving circuit. For TTL devices the worst case noise immunity is typically 400 mV for both the high and low logic levels.

If "system noise" is defined as the sum of things which subtract from this noise immunity, several sources can be identified. A few of the most important sources found in a digital, TTL system are listed below:

- Cross-Talk: The desire to pack system components as tightly as possible inevitably causes signal wires or PC board traces to be placed in close proximity. The lead-to-lead capacitance and mutual inductance thus created (see Figure 1) causes "noise" voltages to appear when adjacent signal paths switch.
- Transmission Line Reflections: Like it or not, every signal path in the system has transmission line characteristics. TTL signal paths are usually not designed as transmission lines, with predictable and uniform characteristic impedances. This is partly because of the higher costs implied for multilayer PC boards with internal ground planes, termination resistors, etc. It is also the result of TTL logic's limited ability to drive the low impedance lines provided by current PC board technologies. Hence, TTL signal paths do exhibit the ringing and reflection problems associated with improperly terminated transmission lines. These reflections subtract from the available noise immunity as shown in Figure 2.


Figure 1. An Example of Cross-Talk


The unit length capacitance and inductance ( $\mathrm{C}_{u}$ and $\mathrm{L}_{u}$ ) give each system connection transmission line characteristics. Without a matched termination, switching at $V_{1}$ causes reflection voltages to appear at $\mathrm{V}_{\mathbf{2}}$, reducing noise immunity.


Figure 2. Line Reflections

$V_{i}=V_{O}-(n \cdot l c c) R_{G N D}$
a) DC Ground "Nolse"

When $V_{i}$ goes HIGH, $V_{O}$ goes LOW discharging $C_{L}$. The discharge current $I_{d}$ flows through the ground inductance Land $_{\text {GN }}$ creating a transient voltage $\mathrm{V}_{\mathrm{t}}$. The input voltage seen by gate B is actually $V_{i}-V_{t}$.
b) Transient Ground Noise

Figure 3.

- Ground Network Noise: Most high-performance systems employ large numbers of high-performance ICs. These devices typically draw large ICC currents from the power supply. Cumulatively, these currents can reach several amperes per board. Such currents, flowing in the ground network, cause non-negligible DC voltage drops to occur; not all device ground pins are at zero volts. Since the output
levels and the input thresholds of each TTL device reference the local ground (Figure 3a), these drops also subtract from the available noise immunity. Additional noise margin losses occur each time the device outputs switch. This occurs because large currents must flow to rapidly charge and discharge the interconnect and input capacitances which load each output. These charging currents flow in a loop
(Figure 3b) through the ground network which is normally a simple interconnection of wires, each with some value of resistance and inductance per unit length. Some additional resistive drops occur. But, the rapid changes in these currents (large di/dt), occurring as charging starts and stops, mean a transient ground noise voltage is also generated. This voltage obeys the law of $v=\mathrm{L}(\mathrm{di} / \mathrm{dt})$ where L is the ground circuit inductance and di/dt is the rate of change of the charging currents. Notice that adding local bypass capacitors can only reduce this voltage by paralleling the
ground inductance with the VCC network inductance. Bypassing cannot eliminate this problem because these capacitors shunt the devices and not the ground and $V_{C C}$ network inductances where the noise is generated.

Controlling and minimizing noise in a digital system becomes more challenging as the system performance requirements increase. These requirements demand devices capable of short propagation delays, e.g., ultra-fast memories with excellent drive characteristics to minimize fully loaded access times.


Note: Transient ground current flow in four directions from each device ground: right and left on the ground bus; up and down the $V_{C C}$ bus after passing through the local bypass capacitor, $C$. Equivalent ground inductance is very low.

Figure 4. Example of an AC Ground Mesh

Since noise margin violations result in system malfunctions, the system designer must define a set of rules governing the physical construction techniques to be used within the system. These rules address a host of considerations including power distribution, AC grounding, lead placement, line termination requirements, logic loading (fan in and fan out) and interconnect delays. Specifying these rules is a complex process of making appropriate cost-performance tradeoffs.

For a medium to high performance system, these rules might specify arranging devices in an array with VCC power traces running vertically up the columns while ground metal running horizontally between the rows. Inserting bypass capacitors at each grid intersection forms an AC ground mesh (Figure 4), limiting the amount of ground inductance at each array site. If limits are also placed on the total capacitance each device may drive (cumulative interconnect and input capacitance on
all outputs), the total charging currents may be controlled thus limiting the noise immunity eroded by ground circuit noise. Similarly, the distance between adjacent traces and the maximum length of unterminated lines may be specified to control noise immunity losses caused by cross-talk and termination mismatches. Ulitra-high performance systems may require additional measures; e.g., multilayer boards with true
ground planes or increased usage of line drivers and receivers. Though the preceding descriptions have been simplified, it should be clear that distances between driving and receiving devices, the quantity and distribution of load capacitance, as well as the AC ground network integrity are all essential elements of the system design.

Ideally, all test hardware would be located immediately adjacent to the test site to minimize cross-talk, reflections and ground noise. However, this objective must be compromised to address the other objectives and constraints outlined above. Techniques commonly employed in making this compromise are illustrated in Figure 5. Notice that DUT drivers are remote from the test site, driving signal to the DUT through "series terminated" transmission lines. Similarly the receivers are some distance from the test site, receiving signals from the DUT through a series of connectors and wires which can degrade the signal. Most annoying of all, the test site ground connection has been compromised. This signal path must carry heavy transient and DC currents during test and should provide a very solid, low impedance reference against which all AC and DC tests are made. Accumulating resistance and inductance in this path jeopardizes the integrity of all test results.

Hence, the electrical environment provided at the test site is generally inferior to the actual system environment where the memory component will be used.

## TEST RELATED PROBLEMS AND SOLUTIONS

Accurately measuring or verifying memory performance in the test system environment requires a recognition of its inherent limitations. Outlined below are five problem areas commonly encountered when testing high-performance bipolar memories. Methods of identifying and alleviating these problems are indicated.


Figure 5. The Test System Environment

- Contending with Ground Noise: Ground noise is one of the most common and troublesome test problems. As defined above, ground noise is caused by switching currents flowing through the ground network impedance. Whereas the sys-
tem environment (Figure 4) may provide multiple low inductance ground paths into a ground mesh or plane, the tester provides one long, higher inductance path back to the test system ground (Figure 5). This path includes handler con-
tacts, connectors and the DUT load board, all of which increase ground inductance and resistance. Transient currents which result when the DUT switches can be enormous. Consider the case of a byte wide ( 8 output) memory functional test. At some point in the test sequence, all memory outputs will switch from high to low ( $\mathrm{V}_{\mathrm{OH}}$ to $\mathrm{V}_{\mathrm{OU}}$ ) at the same instant, discharging all eight load capacitances simultaneously. If the input capacitance of the receiver is 40 pF and the interconnect capacitance of the test fixture is 10 pF , the total load capacitance driven by all device outputs would be 400 pF . A fast memory device could discharge this load at a $1 \mathrm{~V} / \mathrm{ns}$ rate. The relationship $\mathrm{i}=\mathrm{C}(\mathrm{dv} / \mathrm{dt})$ implies peak charging currents of 400 mA must flow through ground. As Figure 6 illustrates, this charging current does not build to its full value instantaneously. For a fast device the time required to go from zero to full charging current would approximate 2 ns . A resultant ground current di/dt of $200 \mathrm{~mA} / \mathrm{ns}$ is implied. If the ground inductance is 1 nanohen-
ry (approximate inductance of 1 inch of straight, small gauge wire), then $v=L(d i / d t)$ predicts $A C$ ground noise of 200 mV . As you have probably guessed, the typical test site ground inductance exceeds 1 nh . The path is longer and it is usually not a straight line connection. Actual tester ground noise of up to 800 mV is common when testing high-performance byte wide memories. This noise can be measured easily with a high bandwidth oscilloscope by attaching the scope ground to the actual test system ground and monitoring the DUT ground pin with one channel.

Excessive ground noise creates several problems: First, this noise is capacitively coupled to the input drive signals through the DUT input capacitances; if large enough, DC coupling through the DUT input clamp diodes can occur (Figure 7). The DUT output levels are, of course, referenced to the DUT ground potential whereas the receiver board is referenced to test system ground, introducing inaccuracy in access time measurements, etc.




Figure 6. Byte Wide Memory Ground Transients


For small magnitudes of noise, $\mathrm{V}_{\mathrm{t}}$, noise is AC coupled to the inputs through the input capacitance, $\mathrm{C}_{\mathrm{i}}$. If $\mathrm{V}_{\mathrm{i}}$ is low, large


DG000070
positive values of $V_{t}$ may momentarily forward bias the input clamp diode, creating a DC coupling.

Figure 7. Ground Noise Coupling to the Inputs

Worst of all, severe ground noise can make functional testing at or near the guaranteed input levels ( $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ ) impossible. To demonstrate, assume the device ground noise reaches a positive 0.8 V with respect to test system ground during output switching. Assume the input driver high level is programmed to 2.0 V , minimum $\mathrm{V}_{\mathrm{IH}}$ for most TTL devices. The actual voltage between a 'high' DUT input and its ground is only 1.2 V . The typical room temperature threshold voltage of a TTL device is 1.5 V , and the device interprets 1.2 V as a logic "low." This causes the memory to access a new memory location momentarily. The resultant momentary change in output data interferes with access time measurements. In severe cases, this momentary switching of output data creates additional ground noise which also feeds back to the inputs resulting in sustained oscillations. This noise interaction can also be viewed with a dual trace oscilloscope as shown in Figure 8. Channel $A$ of the scope is connected to the address input while channel B monitors the DUT ground pin. The input voltage, as seen by the DUT, can be viewed directly by putting the scope in "A-B," algebraic subtract mode. Note the scope ground is connected to test system ground as before. Attaching scope ground to the DUT pin ground should be avoided as this creates a "ground loop." If connected this way, large noise currents flow in the alternate ground path provided by the scope back to earth ground; this interferes with the scope's ability to measure high-speed events and modifies the condition which is to be observed.
Several techniques can be employed to reduce ground noise problems:
-Keep the ground path as short as possible; use large diameter wire and 'straight line' wiring techniques.
' - Minimize the number of series connections in the DUT ground path; provide as many parallel ground connections as possible through each remaining connector.

- If the system uses a Kelvin (force - sense) ground system, terminate the system by shorting force to sense on the DUT load board. Kelvin systems provide DC accuracy, but their response times are much too slow to aid in the suppression of ground noise at the test site. Terminating Kelvin early sacrifices a little DC accuracy, but the ability to use the previous sense line as second, low impedance ground path usually improves the overall test accuracy.
- Provide multiple high frequency bypass capacitors as close as possible to the DUT, and again on the DUT load board. This allows the VCC wiring to serve as an extra AC ground path for high frequency ground noise.
- Reduce the DUT load capacitance (receiver and interconnect capacitance) as much as possible; avoid using low values of load resistors. Both techniques reduce the transient currents, thus improving test accuracy. When necessary, DUT output drive capability can usually be verified with DC tests.
- If $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ tests are necessary, measure the maximum amount of ground noise that the specific device type to be tested generates in the actual test site. Set the input drive levels no tighter than " $\mathrm{V}_{\mathrm{IH}}$ plus the maximum noise" and " $\mathrm{V}_{\mathrm{IL}}$ minus the maximum noise." Using tighter limits over tests the device!
- Alternatively, use DC bench tests on a sample basis to verify that input margins are acceptable. This is a sound practice as the input thresholds of bipolar devices are extremely insensitive to fabrication process variations. Virtually any process variation or defect which would result in a threshold failure would also result in the catastrophic failure of other tests.


Figure 8. Monitoring Ground Noise

- DC verification of $V_{I L}$ and $V_{I H}$ can also be performed on the test system, but care must be exercised to insure that input voltages NEVER cross through the 0.8 V to 2.0 V window; voltages residing in this window can cause the DUT to switch, triggering sustained oscillations.
- The Output "Tank Circuit': A second common problem encountered is resonance in the circuitry which connects the DUT outputs to the output comparators or receivers. This resonance occurs because the wire connecting the DUT outputs to the receivers is actually an inductor connected in series with the comparator input capacitance, forming a series resonant tank circuit (Figure 9). This load circuit is quite different from the typical loading situation found in a system environment. Notice that the capacitance in the tester tends to be a single large value of capacitance, lumped at the end of the DUT output drive line. The load capacitance in the system is generally smaller and it is distributed along the drive line; this configuration looks much more like a transmission line, with per unit length values of inductance and capacitance, than it does a resonant tank. The resonant frequencies found at the test site vary with wire length and capacitive load, but tend to be in the $100-500 \mathrm{MHz}$ range. The input voltage sensed by the receiver is actually the voltage at the center connection within the tank circuit, which can ring violently when the outputs switch; measurement errors of 5 ns or more can occur. A good evaluation technique for this problem is to compare the waveforms observed at the output of the device with a "shmoo plot" of the output. Assuming a simple pattern is used, differences in these results may indicate a resonance problem.


## Corrective action for this problem includes:

-Use short, low inductance connections from the DUT output to the receiver; minimize comparator and intercon-
nect capacitance. Both techniques raise the resonant frequency of the tank circuit which limits the time measurement error and reduces the DUT's ability to stimulate ringing in the tank.

- Use twisted pair wiring techniques to connect DUT outputs to the receivers. Though this raises the capacitance slightly, it reduces the purely inductive character of the interconnect, usually tending to reduce ringing.
- Minimizing Cross-Talk: Cross-talk between the input and output lines of the DUT is also a common problem. Obviously, the greater the number of paths which must be packed into a given area, the greater the problem. The signal coupling that occurs adds noise to both the input lines, making $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ testing difficult, and output lines, reducing the accuracy of timing measurements. Techniques which tend to reduce cross-talk include the following:
- Keep wires as short as possible and avoid laying wires on top of each other.
-Reduce output loading to minimize the magnitude of current transients which could be coupled into adjacent lines.
- Use twisted pair or coaxial cable wherever possible; take care to tie all grounds from these transmission lines together at both ends.
- Use ground plane or ground mesh techniques in the load board and the handler interface if possible. A true ground plane permits the use "strip' transmission lines which not only minimize cros̀s-talk, but also reduce ground noise.

Though expensive, ground plane techniques offer the test engineer a consistent reference voltage which can be used to identify and segregate the various components and sources of noise.

$L_{L}$, the interconnect inductance and CCOMPARATOR form a series resonant tank circuit which can cause time measurement errors.
Figure 9. Resonance of the Outputs

## Conclusion

Advanced Micro Devices has invested significantly in the development of advanced, high-performance bipolar memory technologies and products. As the preceding discussion demonstrates, the memory tester presents a very different environment to the memory device than does the system. The
additional constraints placed on the tester virtually guarantee that devices which function in this 'worst case" environment will perform satisfactorily in the system. However, this worst case environment may also selectively reject the best performing devices; i.e., those with the fastest access times and best drive characteristics. This occurs because high-perfor-
mance devices magnify the problems found in the tester environment. The information presented here should aid the component engineer in recognizing and resolving these special test environment problems. Attention to these details will
reward the bipolar memory user by assuring acceptance of the best and broadest range of bipolar memories currently available.

## Bipolar Generic PROM Series

RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY

REPORT RELIABILITY ORT RELIABILITY RE RELIABILITY REPORT IABILITY REPORT RE LITY REPORT RELIAI REPORT RELIABILITY ORT RELIABILITY RE RELIABILITY REPORT IABILITY REPORT RE


#### Abstract

SUMMARY The Advanced Micro Devices' bipolar memory process has been described with particular emphasis on programmable-read-only memories. An advanced form of the low-power Schottky process is used in conjunction with a highly reliable and stable platinum silicide fuse. Extensive testing and screening have been used to assure that the products will meet all specification after the user has placed his program into the device and that the circuit reliability will be outstanding.


 RT RELIABILITY REP ZELIABILITY REPORT BILITY REPORT REL TY REPORT RELIABI ZEPORT RELIABILITY RT RELIABILITY REP ZELIABILITY REPORT BILITY REPORT REL TY REPORT RELIABI REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT, RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI| $\frac{\text { Publication }}{}$ \# | $\frac{\text { ReV }}{\text { O3196 }}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :--- | :--- | :--- |
| Issue Date: May | 1986 |  |

## ADVANCED MICRO DEVICES BIPOLAR PROMS

This report describes the technology used to manufacture AMD's family of Bipolar PROMs. This includes Standard PROMs from the 256 bit through the 128 K level, Registered PROMs, and AMD's newest family - Diagnostic PROMs with Serial Shadow Register. Included is a discussion of the wafer fabrication in which an advanced, highly reliable platinum silicide fuse is utilized. A description of the major circuit elements and their testing is discussed as well as reliability testing and results.

AMD's families of Bipolar PROMs are manufactured in two highly advanced wafer fabrication areas located in San Antonio, Texas. One area manufactures PROMs on 5 inch diameter wafers which is very advanced for the industry. The other area is the world's first 6 inch bipolar wafer line. These two wafer fabrication areas will provide for the growing demand for Bipolar PROMs at very competitive costs for many years. In fact, AMD's commitment is to continue to be the leading supplier of Bipolar PROMs in both technology and service. Two distinct wafer fabrication processes are used IMOX II and IMOX III. IMOX II is an advanced junction isolated process utilizing walled emitter transistors for very high speed circuits. Most circuits currently in production use the IMOX II process and it provides extremely high performance circuits with good yields. The IMOX Ill or "Slot" process utilizes a very narrow and deep silicon etch to create a slot in the silicon to isolate active component areas. This is the most advanced bipolar process available and will provide density and performance advantages unmatched by any other semiconductor technology available today or in the near future. depending on density and performance requirements, most new Bipolar PROM products will be designed using the IMOX III process. The circuit design concepts are similar on each of the PROM products with the result that the products can be programmed using the same hardware. Only the socket adaptor required for
the PROM configuration and pin count is different. The same programming algorithm is used for all devices. The programming algorithm is also chosen to minimize programming time. The PROMs utilize a platinum Schottky diode structure with barrier metal. Dual layer metal is employed to maximize speed and minimize chip area. This applies to both the IMOX II and IMOX III process. All Advanced Micro Devices' circuits are screened to MIL-STD-883, Method 5004 class B or better, with burn-in as an option. Nearly all PROM products are on AMD's APL (approved product list) which means they meet all standard military requirements including package dimensions. AMD has also announced a new quality program called INTERNATIONAL STANDARD 500 . While it is the objective to build quality into all PROM products toward an objective of zero defects, INT-STD-500 guarantees that lots shipped will not exceed a defect level of 500 parts per million.

## The Process Technology

## The IMOX ${ }^{T M}$ II Process

THE IMOX II process is the next evolutionary step beyond the conventional bipolar Schottky process. This process utilizes platinum silicide fuses, ion implanted bases and emitters, oxide walled emitter structures, and dual layer metal. Platinum silicide continues to be the fuse material for several reasons. First, it has been demonstrated to be an extremely reliable fuse material. It does not exhibit the growback phenomenon common to nichrome technologies; it is not moisture sensitive in freeze-out tests; it is less fragile than nichrome and it does not have mass transport problems associated with moderate current densities. Second, the manufacturing process is easily controlled with regard to reliability factors and fusing currents. Third, the fuses are quite easy to form during the manufacturing process without a substantial number of additional processing steps.


DF006080
Figure 1
IMOX-II TECHNOLOGY
-IMOX is a trademark of Advanced Micro Devices, Inc.

Figure 1 is a cross section of an IMOX II transistor. A heavily doped buried layer diffusion is first performed to allow for the fabrication of NPN transistors with low saturation resistances. A thin epitaxial layer is grown. The isolation and base regions are effectively self-aligned using a composite masking approach. The combined use of localized oxidations and ion implanting result in a transistor structure where the vertical side of the emitter is walled by oxide and does not come in contact with the base. This feature greatly reduces the emitter base capacitance and significantly improves the switching speed of the transistor. A short series of steps results in the definition of polycrystalline silicon in the shape of the fuse.

Following the formation of the emitter, platinum is sputtered over the entire wafer. Since all contacts, Schottkies, and fuses are exposed at this point, an alloying operation allows platinum silicide to form. The residual platinum is etched off the wafer leaving the silicide contacts, Schottkies, and fuses. After this step, the semiconductor elements of the circuit have been completely formed, and all that remains is the interconnect metalization. To form the interconnects, aluminum is used as
the primary conducting element. Aluminum has a very strong affinity for silicon, including that in platinum silicide. To retain the advantages of the very stable platinum silicide Schottky devices, it is necessary to sputter an inactive metal tungsten - with a small amount of titanium as a bonding agent over the surface of the wafers to serve as a barrier to the diffusion or microalloying of the aluminum. Aluminum is now evaporated over the surface of the wafers and the aluminum interconnections are defined. Figure 3 shows the structure of the metal layer.

To complete the dual layer metalization structure, silicon dioxide is deposited on the wafer and etched with interlayer metal connect openings (vias). A second layer of aluminum is then placed on top of the dielectric. This layer has a thickness greater than the first one and is especially suited for power busses and output lines. To complete the circuit, a layer of nitride is deposited over the top of the wafers and etched at the appropriate locations to allow for bonding pads (see figure 2).


## The IMOX ${ }^{\text {TM }}$ III (Slot) Process

Figure 3 shows a cross section of the IMOX III process. This process will be used on most new and advanced bipolar PROM products. It will provide performance and manufacturing advantages unmatched by any other semiconductor technology. The method of isolating active component areas is what makes this process different from the IMOX II process previously discussed. A reactive ion etch creates deep vertical slots in the silicon surface. These slots extend through the epi region into the substrate. A P+ channel stopping implant is placed at the bottom of the slot. An oxide is thermally grown
and the slot is filled with insulating polysilicon. The surface is then planerized to provide superior metal step coverage. The remaining processing steps are very similar to the IMOX II process. This technique of isolation reduces substantially the collector to isolation spacing compared to conventional junction isolation techniques. The result is a much smaller chip size for a given memory size and greatly improved switching speeds. The lateral platinum silicide fuse design is retained because of its proven reliability and ease of manufacturing.


Figure 3
IMOX ${ }^{\text {TM }}$ III (SLOT) TECHNOLOGY

## PROGRAMMABLE READ-ONLY MEMORY CIRCUITRY

Advanced Micro Devices' bipolar PROM designs have the general configuration shown in Figure 4. Although the figure is
for that of the Am27S20, the circuit techniques are the same for the entire generic family of PROMs.


Figure 4. PROM Circultry Block Diagram

## Input, Memory \& Output Circuitry

Two groups of input buffers and decoders called ' $X$ ' and ' $Y$ " are used to drive word lines and columns respectively. The $X$ decode addresses $\left(A_{3}-A_{7}\right)$ have Schottky clamp diode protected, PNP inputs for minimum loading. (Figure 5). The Xinput buffers $\left(A_{3}-A_{7}\right)$ provide $A$ and $\bar{A}$ outputs to a Schottky decode matrix which selects one of 64 word drivers. The word line drivers are very fast high current, high voltage, nonsaturating buffers providing voltage pull down to the selected word line.

The Y -decode address buffers ( $\mathrm{A}_{0}-\mathrm{A}_{2}$ ) are also Schottky diode clamped, PNP inputs driving a Schottky diode matrix. However, this diode matrix selects one of eight columns on each of the four output bits. The selected column line drives the sense amplifier input to a high level in the case of a blown fuse, or current is shunted through an unblown fuse through the selected word driver to ground resulting in a 'low' input to the sense amplifier.

The sense amplifier is a proprietary fast level shifter-inverter with temperature and voltage threshold sensitivities compensated for the driving circuitry. Each of the four sense amplifiers in this circuit provides active drive to an output buffer.

Each output buffer also contains a disable input, which is driven from the chip-enable buffer. The chip-enable buffer input is a Schottky diode clamped PNP buffered design with an active pull up and pull down to drive the output buffer. Additionally, the chip-enable gate contains circuitry to provide fuse control as described below.

## Fusing Circuitry

Platinum silicide fuses as implemented in Advanced Micro Devices' PROMs have extremely high fuse current to sense current ratios. Sensing normally requires that only a few hundred microamps flow through the fuse, whereas absolute minimum requirements for opening the fuse are approximately 100 times that amount. This provides a significant safety margin for transient protection and long-term reliability.


Figure 5. Input Buffer Schematic

High-yield fusing of platinum silicide fuses requires that a substantial current be delivered to each fuse. This current is sourced from the output terminals through darlingtons which can drive the column lines when enabled. These darlingtons are driven directly from the output and are selected by the Y decode column select circuitry. Current during fusing flows from the output through the darlington directly to the fuse through the selected array Schottky and finally through the row-driver output transistor to ground. This path is designed for a very large fusing current safety margin.

The control circuitry works as follows: After $\mathrm{V}_{\mathrm{Cc}}$ is applied, the appropriate address is selected and the $\bar{G}$ input is taken to a logic high, the programmer applies 20 volts to the bit output to be programmed. The application of the 20 volts simultaneously deselects the output buffer to prevent destructive current flow, and powers down internal circuitry unneeded during fusing to minimize chip heating.

It also enables the darlington base drive circuitry, makes power available to the darlington from the output and enables the fusing control circuitry. At this point, the PROM is ready for the control line at the chip-enable pin to release the selected row driver to allow current flow through the fuse. This technique is particularly advantageous because the control signal does not supply the large fusing currents. They are supplied through the darlington from the output power supply. Some care must be taken to avoid excessive line inductance on the output line. Reasonable and normal amounts of care will reward the user with high-programming yields.

## Special Test Clrcuitry

All Advanced Micro Devices PROMs include high-threshold voltage gates paralleling several address lines to allow the selection of special test words and the deselection of the columns to allow for more complete testing of the devices. Additionally, special test pads accessible prior to assembly allow for testing of some key attributes of the devices. The function of these special circuits will be described in more detail in the section, "Testing', later in this report.

There are several advantages to this technique. First, the two high current power sources, $V_{c c}$ and the voltage applied to the output do not have critical timing requirements. The low current chip select pin gates the fusing current into the circuit. Since it is generally desirable to gate the fusing current into the chip at relatively fast rates, the use of the chip select for this purpose avoids the speed trade-off which would exist
using the output voltage as the control. The output voltage must not be raised too quickly to avoid breakdown and latchback conditions which might occur with sub-microsecond rise times on the output.

The second major advantage of this technique is that in the event that the fuse does not open during the first attempt to blow it, a near DC condition may be safely applied to it with no danger of developing a reliability problem such as that which occurs with nichrome fuses. This will be discussed in more detail later. The algorithm can therefore be designed first to minimize the time required to program the PROM, i.e. with a fast first pulse, and second, to maximize the probability that any circuit will program. Most PROMs do, of course, fuse satisfactorily with all short pulses. However, it is impossible for any manufacturer to guarantee absolutely that all fuses in all circuits receive 100 percent of the rated fusing current during programming.

Circuit defects which may be resistant to pre-programming testing prevent such a guarantee. It is, therefore, quite important to have a fuse material insensitive to marginal conditions. Even the application of single, short pulses does not guarantee that no fuse received marginal amounts of current during fusing. The silicide fuse provides this safety margin and allows the programmer to maximize the possibility of fusing by applying near DC condition to the fuses.

## Fuse Characteristics

When a fast (less than 500ns rise time) current pulse is applied to a fuse, the fuse voltage rises abruptly to a value approaching the level anticipated from calculations of the room temperature resistance. However, it quickly falls to a value of approximately two volts. This value is nearly independent of the applied current. During this period of time, typically, the fuse is molten. Very abruptly, the fuse current drops to zero indicating the separation of the platinum silicide into two distinct sections. Scanning Electron Microscope photographs of the resulting fuses (see Figure 6) indicate that the typical case is a sharp, clean separation in excess of a micron. This separation occurs in the center of the fuse because the bowtie structure (see Figure 7) concentrates the energy density in the center away from the aluminum lines. The energy density in the center of the fuse is capable of creating temperatures substantially greater than required to melt the silicide. The very abrupt, high power applied to the fuse melts the fuse center and results in a wicking of material on either side due to surface tension.


Figure 6.

## FINAL TESTING OF ADVANCED MICRO DEVICES' MEMORIES

## Wafer Level Tests

In addition to all the standard DC tests, Advanced Micro Devices performs a series of special tests to conform to the screening of criteria of MIL-STD-883, Method 50043.3 and the $0.05 \%$ AQL INT-STD-500. Also, AMD performs special tests to increase the confidence level of unique address selection and to demonstrate fusing capability on all columns and word drivers. To accomplish this, diodes are connected from the column lines and the word lines to special test pads which are accessible only during wafer probing. (See Figure 4). Using these diodes, Advanced Micro Devices confirms that each word driver is capable of sinking sufficient current to blow fuses, has appropriate saturation characteristics for AC performance, and has sufficient voltage breakdown to withstand fusing voltages. In addition, using special software, a sequence of tests dramatically increases the confidence of unique address selection on the address decoding. All darlingtons are checked to confirm that sufficient current drive is available to blow fuses from any column. Schottky diode array leakage is also checked to affirm that it is sufficiently low so as not to overload the pull down circuitry during the high-voltage application of fusing. Finally, high voltages are applied to the inputs and outputs to remove potentially weak devices before the PROM's are assembled.

## Test Fusing

Each PROM has two additional word drivers connected to special test fuses. These test words are valuable in demonstrating beyond reasonable doubt that the device is capable of opening fuses in all columns. They also increase the confidence level in unique addressing. Furthermore, the test words
serve as correlatable measures of the access times that the user can expect from his devices after he has placed his own program in the memory. These test words are not visible to the user unless he applies special voltages to certain address pins. Figure 8 is a diagram of this input circuit. One hundred percent of the PROM devices shipped from Advanced Micro Devices have had AC testing for access and enable times at high-and low-power supply voltages to affirm their AC characteristics.

The result of this extensive testing at both the wafer and finished device level is a product with very high-programming yields and virtually guaranteed AC performance after the user places his program in the parts. Additionally, the high voltage tests provide an additional level of confidence that the oxide and junction integrity is excellent in each circuit and that the devices will be relatively insensitive to small transients common to programming equipment.


RF000020
Figure 8. Special Input Circuit Used for Array Deselection and Test Word Check.

## Reliability Testing

All new AMD products must pass strict reliability requirements prior to production release. Following qualification, the long term reliability of AMD's products is routinely assessed in AMD's Reliability Monitor Program (AMD 15-015). The monitor program in effect ensures monthly requalification of product to

AMD's reliability standards \& goals. Product is tested by generic groupings, all key elements of the qualification test matrix are repeated monthly, and performance to standards is reviewed by the Executive Quality Board For Bipolar PROMs, over fifty billion fuse hours have been completed with no fuse related failures.

RELIABILITY MONITOR PROGRAM FOR DEVICES IN MOLDED PACKAGES

| TEST | CONDITIONS | TEST METHOD | SAMPLE SIZE | TARGET MAX FAIL RATE | ALERT LEVEL FAIL RATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1. Infant Mortality | 160 hours at $125^{\circ} \mathrm{C}$ or $85^{\circ} \mathrm{C}$ ambient ( $\mathrm{Tj}<150^{\circ} \mathrm{C}$ nominal) Initial and endpoint electrical-QA tape | 06-108 | 300 | $\begin{aligned} & 0.15 \% @ 85^{\circ} \mathrm{C} \\ & 0.20 \% @ \\ & 125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 0.4 \% \text { @ } 85^{\circ} \mathrm{C} \\ & 0.6 \% \text { @ } 125^{\circ} \mathrm{C} \end{aligned}$ |
| 2. Operating Life | 1000 hrs ( 1160 total) @ $125^{\circ} \mathrm{C}$ or $85^{\circ} \mathrm{C}$ ambient ( Tj $<150^{\circ} \mathrm{C}$, nominal) Initial \& end-point Electrical - QA tape | 06-108 | 120 | $0.2 \% / 1 \mathrm{k} \mathrm{hr} \mathrm{at}$ $85^{\circ} \mathrm{C} 0.3 \% / 1 \mathrm{k}$ hr at $125^{\circ} \mathrm{C}$ | $1.0 \% / 1 \mathrm{k} \mathrm{hr}$ at $85^{\circ} \mathrm{C} 1.0 \% / 1 \mathrm{k}$ hr at $125^{\circ} \mathrm{C}$ |
| 3. Long Term Life | 5,000 hrs cum @ $125^{\circ} \mathrm{C}$ or $85^{\circ} \mathrm{C}\left(\mathrm{Tj}<150^{\circ} \mathrm{C}\right.$, nominal) Selected from Test 2 above. Test Tape Interim point at 2 k hours | 06-108 | 120 | $0.2 \% / 1 \mathrm{k} \mathrm{hr}$ at $85^{\circ} \mathrm{C} 0.3 \% / 1 \mathrm{k}$ hr at $125^{\circ} \mathrm{C}$ | $1.0 \% / 1 \mathrm{k} \mathrm{hr}$ at $85^{\circ} \mathrm{C} 1.0 \% / 1 \mathrm{k}$ hr at $125^{\circ} \mathrm{C}$ |
| 4. Temperature and Humidity | $85^{\circ} \mathrm{C} / 85 \%$ RH/low power bias, 500 hours and 1000 hrs <br> Initial, Intermin and endpoint electrical QA tape | 06-119 | 50 | ```0.5% at 500 hrs 1.0% at }100 hrs``` | $2 \%$ at 500 hrs $4.0 \%$ at 1000 hrs |
| 5. Temperature Cycle | A. 1000 cycles: $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, 30$ minutes/ cycle. High temperature $\left(75^{\circ} \mathrm{C}\right.$ min) Functional End-point Electrical Test | 06-109 | 50 | 1.3\% | 4.0\% |
| 6. Pressure Cooker | $121^{\circ} \mathrm{C} 15 \mathrm{psi}, 160$ hours, unbiased. Initial end-point electrical | 06-120 | 50 | 1.0 | 4.0\% |

RELIABILITY MONITOR PROGRAM FOR DEVICES IN HERMETIC PACKAGES

| TEST | CONDITIONS | TEST METHOD | SAMPLE SIZE | TARGET MAX FAIL RATE | ALERT LEVEL FAIL RATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1. Infant Mortality | 160 hours at $125^{\circ} \mathrm{C}$ ambient Initial and end-point electrical test - QA tape | 06-108 | 300 | 0.2\% | 0.4\% |
| 2. Operating Life | 1000 hrs (1160 total) at $125^{\circ} \mathrm{C}$ ambient Initial and end-point electrical test QA tape | 06-108 | 120 | 0.2\%/1k hr | 1.0\%/1k hr |
| 3. Long Term Life | 5,000 hrs cum, Selected Test 2 groups, same conditions and test tapes Interim point at $2 k$ hours | 06-108 | 120 | 0.2\%/1k hr | 1.0\%/1k hr |
| 4. Temperature Cycle | 1000 cycles, $\left(-65^{\circ}\right.$ to $150^{\circ} \mathrm{C}$ ), $30 \mathrm{~min} /$ cycle end-point-hermeticity and electrical test QA tape | 06-109 | 50 | 0.7\% | 2\% |
| 5. $150^{\circ} \mathrm{C}$ Operating Life | 1000 hours at $150^{\circ} \mathrm{C}$ ambient <br> Initial and end-point <br> electrical - QA tape | 06-108 | 50 | 0.6\%/1k hr. | $3.0 \% / 1 \mathrm{k} \mathrm{hr}$ |

## Bipolar PROMs as Programmable Logic Products

Selection Guide

| PART NUMBER | INPUTS | OUTPUTS | PRODUCT TERMS | REGISTERED OUTPUTS | $\begin{gathered} \mathrm{t}_{\mathrm{PD}} / \mathrm{l}_{\mathrm{cc}} \\ \mathrm{t}_{\mathrm{sv}} / \mathrm{t}_{\mathrm{cp}-\mathrm{o}} / \mathrm{l}_{\mathrm{cc}} \\ \text { COM'L (MAX) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Am27S19A | 5 | 8 | 32 |  | 25ns/115mA |
| Am27S19SA | 5 | 8 | 32 |  | $15 \mathrm{~ns} / 115 \mathrm{~mA}$ |
| Am27S21A | 8 | 4 | 256 |  | $30 \mathrm{~ns} / 130 \mathrm{~mA}$ |
| Am27S13A | 9 | 4 | 512 |  | $30 \mathrm{~ns} / 130 \mathrm{~mA}$ |
| Am27S29A | 9 | 8 | 512 |  | $35 \mathrm{~ns} / 160 \mathrm{~mA}$ |
| Am27S25A | 9 | 8 | 512 | 8 | $30 \mathrm{~ns} / 20 \mathrm{~ns} / 185 \mathrm{~mA}$ |
| Am27S25SA | 9 | 8 | 512 | 8 | 25ns/12ns/185mA |
| Am27S33A | 10 | 4 | 1024 |  | $35 \mathrm{~ns} / 140 \mathrm{~mA}$ |
| Am27S65* | 10 | 4 | 1024 | 4 | 30ns/15ns/165mA |
| Am27S65A* | 10 | 4 | 1024 | 4 | 23ns/10ns/165mA |
| Am27S281A | 10 | 8 | 1024 |  | 35ns/185mA |
| Am27S35A | 10 | 8 | 1024 | 8 | 35ns/20ns/185mA |
| Am27S37A | 10 | 8 | 1024 | 8 | $35 \mathrm{~ns} / 20 \mathrm{~ns} / 185 \mathrm{~mA}$ |
| Am27S185A | 11 | 4 | 2048 |  | $35 \mathrm{~ns} / 150 \mathrm{~mA}$ |
| Am27S75* | 11 | 4 | 2048 | 4 | $30 \mathrm{~ns} / 15 \mathrm{~ns} / 175 \mathrm{~mA}$ |
| Am27S75A* | 11 | 4 | 2048 | 4 | 25ns/12ns/175mA |
| Am27S291A | 11 | 8 | 2048 |  | 35ns/185mA |
| Am27LS291 | 11 | 8 | 2048 |  | $30 \mathrm{~ns} / 90 \mathrm{~mA}$ |
| Am27S291SA | 11 | 8 | 2048 |  | $20 \mathrm{~ns} / 185 \mathrm{~mA}$ |
| Am27S45A | 11 | 8 | 1024 | 8 | $40 \mathrm{~ns} / 20 \mathrm{~ns} / 185 \mathrm{~mA}$ |
| Am27S45SA | 11 | 8 | 1024 | 8 | $25 \mathrm{~ns} / 10 \mathrm{~ns} / 185 \mathrm{~mA}$ |
| Am27S47A | 11 | 8 | 1024 | 8. | 40ns/20ns/185mA |
| Am27S47SA | 11 | 8 | 1024 | 8 | $25 \mathrm{~ns} / 10 \mathrm{~ns} / 185 \mathrm{~mA}$ |
| Am27S41A | 12 | 4 | 4096 |  | $35 \mathrm{~ns} / 185 \mathrm{~mA}$ |
| Am27S85* | 12 | 4 | 4096 | 4 | 35ns/15ns/185mA |
| Am27S85A* | 12 | 4 | 4096 | 4 | 27ns/12ns/185mA |

[^16]
## GENERIC PROGRAMMING INFORMATION

Advanced Micro Devices Bipolar PROMs are members of a generic series incorporating common programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.
All parts are fabricated with AMD's fast programming highly reliable platinum-silicide fuse technology. Utilizing an easily implemented programming algorithum, these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields and produce excellent parametric correlation.

Platinum-silicide was selected as the fuse link material to achieve a well-controlled melt rate resulting in large nonconductive gaps that ensure very stable long term high reliability. Extensive operating testing has proven that this lowfield, large gap technology offers the best reliability for fusible link PROMs.

High-yield fusing of the platinum-silicide fuses require that a substantial current be delivered to the decoded and selected fuse. The fusing current path has been designed to provide a large fusing current safety margin. This, however, generates large current transients at the time the fuse enable input goes to $\mathrm{V}_{\mathrm{IHH}}$, and a proportional current decrease at the time the fuse opens. The magnitude of this current change may be between 50 and 150 mA with rise and fall times of 2-10 ns. Some care must be taken to avoid excessive line inductance in the output lines of the device (VCCO for ECL devices) as well as the ground line to the device in order to maximize fusing yields.

The PROMs may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device for more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip, including $V_{C C}$, should be removed for a period of 5 seconds after which programming may be resumed.

## PROM Programming Equipment Guide*

Advanced Micro Devices has an ongoing program of evaluation and qualification of PROM programming equipment from various hardware manufacturers. Qualification by AMD implies that the equipment has been evaluated for proper implementation of the programming algorithm presented at the device socket pins. Programming yield analysis on a limited sample size is also evaluated to meet expected, results of AMD.
Manufacturers listed below have been qualified on the particular equipment listed only. Not all manufacturers have implemented AMD's complete product line. Please contact your local AMD sales representative for up-to-date information regarding manufacturers implementation status.

DATA I/O

10525 Willows Road N.E.
Redmond, Wa. 98052
(206) 881-6444

Digilec, Inc.
1602 Lawrence Avenue
Ocean, N.J. 07712
(201) 493-2420

Kontron Electronics
630 Price
Redwood City, Ca. 94063
(415) 361-1012

Oliver Advanced Engineering
320 W. Arden, Suite 220.
Glendale, Ca. 91203
(818) 240-0080

Stag Systems, Inc.
528-5 Weddell Drive
Sunnyvale, Ca. 94086
(408) 745-1991

Valley Data Sciences, Inc.
2426 Charleston Road
Mt. View, Ca. 94043
(415) 968-2900

Software support for PROMs as programmable logic products is available from the following companies, please contact the indicated company for the status of their particular product:

Assisted Technology, Inc. (CUPL)
2381 Zanker Road, Suite 150
San Jose, Ca. 9513
(408) 942-8787

DATA I/O (ABEL) (PROMLINK)
10525 Willows Road N.E.
Redmond, Wa. 98052
(206) 881-6444

Systems 19, 29, \& 100
Model 22

Model UPP-803
FAM-12

Model EPP-80
Model MPP-80S
MOD 14
UniPak
UniPak II
UniPak IIB
-

OMNI 64

Model PPX
Model PP17
PM 2000

Series 160

## TTL PROM Programming Procedure

## Fusing Technique

Advanced Micro Devices' PROM circuits have been designed to use a programming algorithm which minimizes the requirements on the programmer yet allows the circuit to fuse the platinum silicide links quickly and reliably. Specifically, the following sequence of events must take place:

1. $V_{C C}$ power is applied to the chip;
2. The appropriate address is selected;
3. The chip is deselected;
4. The programming voltage is applied to one output;
5. The fuse enable voltage is raised to enable a high-threshold voltage gate. This action gates the current flow through the proper fuse resulting in an open fuse in a few microseconds;
6 . The output voltage is lowered (the programming voltage removed);
6. The device is enabled and the bit sensed to verify that the fuse has blown. In the unusual event that the fuse does not verify as blown, a sequence of much longer pulses is applied to the fuse at a high duty cycle until the fuse verifies as open;
7. The sequence of 2 through 7 must be repeated for each fuse which must be opened.
8. At the conclusion of programming, the device should be verified for correct data at all addresses with two (2) VCC supply voltages ( $\mathrm{V}_{\mathrm{CC}}=5.7 \mathrm{~V} \& \mathrm{~V}_{\mathrm{CC}}=4.4 \mathrm{~V}$.).

## NOTES ON PROGRAMMING

1. All delays between edges are specified from the completion of the first edge to the beginning of the second edge, not the midpoints.
2. Delays $t_{1}$ through $t_{6}$ must be greater than 100 ns ; maximum delays of $1.5 \mu \mathrm{~S}$ are recommended to minimize heating during programming.
3. During $t v$, the output being programmed is switched to the load $R$ and read to determine if additional programming pulses are required.
4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.
5. All output enable pins, except the output enable used as the Fusing Enable Input, should be held at $V_{\text {ILP }}$ for $\bar{G}_{n}$ inputs and $V_{I H P}$ for $G_{n}$ inputs.

PROGRAMMING PARAMETERS $T_{A}=25^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IHH }}$ | Control Pin Extra High Level @ 10-40 mA | 14.5 | 15 | 15.5 | Volts |
| $V_{\text {FE }}$ | Fusing Enable Voltage @ 10-40 mA | 14.5 | 15 | 15.5 | Volts |
| $\mathrm{V}_{\text {OP }}$ | Program Voltage @ 15-200 mA | 19.5 | 20 | 20.5 | Volts |
| $\mathrm{V}_{\text {IHP }}$ | Input High Level During Programming and Verify | 2.4 | 5 | 5.5 | Volts |
| $V_{\text {ILP }}$ | Input Low Level During Programming and Verify | 0.0 | 0.3 | 0.5 | Volts |
| $\mathrm{V}_{\text {CCP }}$ | $\mathrm{V}_{\mathrm{CC}}$ During Programming @ ICC $=50-200 \mathrm{~mA}$ | 5 | 5.2 | 5.5 | Volts |
| $d V_{O P} / d t$ | Rate of Output Voltage Change | 20 |  | 250 | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{dV}_{\mathrm{FE}} / \mathrm{dt}$ | Rate of Fusing Enable Voltage Change | 20 |  | 1000 | $\mathrm{V} / \mu \mathrm{s}$ |
| $t_{p}$ | Fusing Time First Attempt | 10 | 50 | 100 | $\mu \mathrm{s}$ |
|  | Fusing Time Subsequent Attempts | 1 | 5 | 10 | ms |
| $t_{1}-t_{6}$ | Delays Between Various Level Changes | 100 |  | 1500 | ns |
| tv | Period During which Output is Sensed for V ${ }_{\text {Blown Level }}$ |  | 500 |  | ns |
| $\mathrm{V}_{\text {ONP }}$ | Pull-Up Voltage On Outputs Not Being Programmed | $V_{C C P}-0.3$ | $\mathrm{V}_{\text {CCP }}$ | $V_{C C P}+0.3$ | Volts |
| R | Pull-Up Resistor On Outputs Not Being Programmed | 0.2 | 2 | 5.1 | K $\Omega$ |



PROGRAMMING 4 Bit WIDE TTL PROMs


| Part Number | Fuse <br> Enable Pin |
| :--- | :---: |
| Am27S20/21 | $\overline{\mathrm{G}_{1}}$ |
| Am27S12/13 | $\overline{\mathrm{G}}$ |
| Am27S32/33 | $\overline{\mathrm{G}_{1}}$ |
| Am27S $184 / 185$ | $\overline{\mathrm{G}}$ |
| Am27S40/41 | $\overline{\mathrm{G}_{1}}$ |

## SIMPLIFIED PROGRAMMING DIAGRAM

## PROGRAMMING 8 Bit WIDE TTL PROMs



| Part Number | Fuse Enable Pin |
| :---: | :---: |
| Am27S15 | $\overline{\mathrm{G}}$ |
| Am27S18/19 | $\underline{G}$ |
| Am27S28/29 | $\underline{G}$ |
| Am27S280/281 | $\overline{G_{1}}$ |
| Am27S290/291 | $\mathrm{G}_{1}$ |
| Am27S31 | $\mathrm{G}_{1}$ |
| Am27S180/181 | $\mathrm{G}_{1}$ |
| Am27S190/191 | $\mathrm{G}_{1}$ |
| Am27S43 | $\mathrm{G}_{1}$ |
| Am27S49 | $\mathrm{G}_{1}$ |
| Am27S51 | $\mathrm{G}_{1}$ |

[^17]
## PROGRAMMING 4-WIDE REGISTERED PROMs

The 4-bit wide Registered PROMs are programmed according to the generic TTL programming algorithm. This algorithm specifies a clock at the beginning of the programming cycle to establish output data states \& enable register state. A second clock occurs prior to verification to bring programmed data to the outputs. The fuse enable input is the MODE (M) input. The DK input and all enable inputs ( $\bar{G} \& \bar{G} / \overline{G S}$ ) should be held at a logic LOW throughout programming and verification. On the Am27S95 the $\mathrm{G}_{2}$ input should be held at a logic HIGH.

In addition to the programmable fusible link array these devices contain two (2) architecture fuses to program the Enable and the Initialize input functionality. Special verification circuitry within the device will permit the architecture word to be presented at the outputs for programming verification. This verification circuitry is enabled by holding the SD input at $\mathrm{V}_{\text {IHH }}$ throughout programming and verification. The two-bit architecture word will then program the functionality of the respective inputs according to Table 1.

Table 1

| Architecture Data Word (Hex) | Am27S65, Am27S75, and Am27S95 Input Function |  | Am27S85 Input Function |
| :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{G}} / \overline{\mathrm{GS}}$ Input | I/IS Input | $\overline{\mathbf{G}} / \overline{\mathrm{GS}} / \mathrm{I} / \overline{\mathrm{S}}$ Input |
| 0 | Asynchronous Enable ( $\overline{\mathrm{G}}$ ) | Asynchronous $\overline{\text { nitialize ( }}$ (1) | Asynchronous Enable (G) |
| 4 | Asynchronous Enable ( $\overline{\mathrm{G}}$ ) | Synchronous Initialize (IS) | Asynchronous Initialize (I) |
| 8 | Synchronous Enable (GS) | Asynchronous İİtialize (i) | Synchronous Enable (GS) |
| C | Synchronous Enable (GS) | Synchronous İİitialize (IS) | Synchronous Initialize (IS) |

These Registered PROMs all have an additional 4-bit word which may be programmed to provide any arbitrary microinstruction for system initialization. The unprogrammed state of this word will initialize the data registers with all outputs LOW.
These parts use the initialize (i//IS) pin as a select control between the array and the architecture \& initialize words. Initialize (I/IS) HIGH enables the array for programming and disables the architecture \& initialize words. Initialize (///I)

LOW enables the architecture \& initialize words for programming and disables the array.

An easy implementation for programming the architecture \& initialize words would be to invert the next higher address input $\left(A_{n}+1\right)$ from the PROM programmer and apply this signal to the initialize (I//IS) input pin. The array, architecture, and initialize words could then be programmed over a continuous address field according to Table 2.

Table 2

| Device | i// $\overline{\mathbf{S}}$ Pin | Array Programming Address <br> Field (Hex) | Architecture Word <br> Address (Hex) | Initialize Word <br> Address (Hex) |
| :---: | :---: | :---: | :---: | :---: |
| Am27S65 | $\overline{\mathrm{A}_{10}}$ | 000 thru 3FF | 400 | 401 |
| Am27S75 | $\overline{A_{11}}$ | 000 thru 7FF | 800 | 801 |
| Am27S85 | $\overline{\mathrm{A}_{12}}$ | 0000 thru OFFF | 1000 | 1001 |
| Am27S95 | $\overline{\mathrm{A}_{13}}$ | 0000 thru 1FFF | 2000 | 2001 |



## SIMPLIFIED PROGRAMMING DIAGRAM

## PROGRAMMING 8-WIDE REGISTERED PROMs

The 8 -bit wide registered PROMs, with the exception of the Am27S55, are programmed according to the generic TTL programming algorithm. This algorithm specifies a clock at the beginning of the programming cycle to establish output data states \& enable register state. A second clock occurs prior to verification to bring programmed data to the outputs. The fuse enable input is the asynchronous enable ( $\overline{\mathrm{G}})$ input. The synchronous enable input ( $\overline{\mathrm{GS}}$ ) on all parts is held at a logic LOW.

The Am27S35, Am27S37, Am27S45, \& Am27S47 all have an additional 8 -bit word which may be programmed to provide any arbitrary microinstruction for system initialization. The
unprogrammed state of this word will initialize the data registers with all outputs LOW.
 between the array and the initialize word. Initialize (i/I/S) HIGH enables the array for programming and disables the initialize word. Initialize (I//IS) LOW enables the initialize word for programming and disables the array.
An easy implementation for programming the initialize word would be to invert the next higher address input, $\left(A_{n}+1\right)$ from the PROM programmer and apply this signal to the initialize ( $\bar{I} / \overline{\mathrm{S}}$ ) input. The array and initialize word could then be programmed over a continuous address field according to Table 1.

TABLE 1

| Device | $\overline{\mathbf{1} / \overline{I S}}$ | Array Programming Address <br> Field (Hex) | Inltialize Word <br> Address (Hex) | $\overline{\mathbf{G}} / \overline{\mathrm{SS}}$ Word <br> Address (Hex) |
| :---: | :---: | :---: | :---: | :---: |
| Am27S35- <br> Am27S37 | $\overline{\mathrm{A}_{10}}$ | 000 thru 3FF | 400 | $\mathrm{~N} / \mathrm{A}$ |
| Am27S45- <br> Am27S47 | $\overline{A_{11}}$ | 000 thru 7FF | 800 | 801 |



## SIMPLIFIED PROGRAMMING DIAGRAM

## PROGRAMMING the Am27S55 8 - WIDE REGISTERED PROM

The Am27S55 is programmed according to a modified TTL programming algorithm. This algorithm specifies a clock at the beginning of the programming cycle which transitions between a TTL LOW level and $\mathrm{V}_{\mathrm{IHH}}$ to establish output data states \& enable register state. A second clock, at normal TTL levels, occurs prior to verification to bring programmed data to the outputs. The fuse enable input is the multifunctional ( $\overline{\mathrm{G}} / \overline{\mathrm{GS}} / \overline{\mathrm{I}} /$ $\overline{\mathrm{I}}$ ) input.

In addition to the programmable fusible link array this device contains two (2) architecture fuses to program the Enable or the Initialize input functionality. Special verification circuitry within the device will permit the architecture word to be presented at the outputs for programming verification. This verification circuitry is enabled by holding the $A_{1}$ input at $V_{1 H H}$ throughout programming and verification of the architecture \& initialization fuses. The two-bit architecture word will then program the functionality of the $\overline{\mathrm{G}} / \overline{\mathrm{GS}} / \overline{/} / \overline{\mathrm{S}}$ pin to one of the input functions according to Table 1.

Table 1

| Architecture Data Word <br> (Hex) | Input Function |
| :---: | :---: |
|  | $\overline{\mathbf{G} / \overline{\mathbf{G S}} / \overline{\mathrm{I}} / \overline{\mathrm{I}} \text { Input }}$ |
| 00 | Asynchronous Enable $(\overline{\mathrm{G}})$ |
| 01 | Synchronous Enable $(\overline{\mathrm{GS}})$ |
| 02 | Asynchronous Initialize $(\overline{)})$ |
| 03 | Synchronous Initialize $(\overline{\mathrm{S}})$ |

This product has an additional 8-bit word which may be programmed to provide any arbitrary microinstruction for system initialization. The unprogrammed state of this word will initialize the data registers with all outputs LOW.
This part uses the address input ( $A_{1}$ ) as a select control between the array and the architecture \& initialize words. $A_{1}$ at either a TTL LOW or HIGH enables the array for programming and disables the architecture \& initialize words. $A_{1}$ when taken
to a $\mathrm{V}_{\mathrm{IHH}}$ level enables the architecture \& initialize words for programming and disables the array.
An easy implementation for programming the architecture \& initialize words would be to have the next higher address input $\left(A_{n}+1\right) \cdot A_{12}$ in this case, from the PROM programmer used to enable a $\mathrm{V}_{\mathrm{IHH}}$ HIGH level for the $A_{1}$ input pin. The array, architecture, and initialize words could then be programmed over a continuous address field according to Table 2.

Table 2

| Device | $\mathbf{A}_{1}\left(\mathbf{V}_{1 H H}\right)$ Enable <br> Control Pin | Array Programming <br> Address Field (Hex) | Architecture Word <br> Address (Hex) | Initialize Word <br> Address (Hex) |
| :---: | :---: | :---: | :---: | :---: |
| Am27S55 | $\mathrm{A}_{12}$ | 0000 thru OFFF | 1000 | 1001 |



SIMPLIFIED PROGRAMMING DIAGRAM

## Am27S55 PROGRAMMING WAVEFORMS



## ECL PROM Programming Procedure

## Fusing Technique

Advanced Micro Devices' PROM circuits have been designed to use a programming algorithm which minimizes the requirements on the programmer yet allows the circuit to fuse the platinum silicide links quickly and reliably. Specifically, the following sequence of events must take place:

1. VCC power is applied to the chip;
2. The appropriate address is selected;
3. The chip is deselected;
4. The programming voltage is applied to $\mathrm{V}_{\mathrm{CCO}}$;
5. The output to be programmed is raised to $V_{F E}$. This action gates the current flow through the proper fuse resulting in an open fuse in a few microseconds;
6. The programming voltage ( $V_{C P}$ ) is lowered and the fuse enable voltage ( $\mathrm{VFF}_{\mathrm{FE}}$ ) is removed from the output.
7. The device is enabled and the bit sensed to verify that the fuse has blown. In the unusual event that the fuse does not
verity as blown, a sequence of much longer pulses is applied to the fuse at a high duty cycle until the fuse verifies as open;
8. The sequence of 2 through 7 must be repeated for each fuse which must be opened.
9. At the conclusion of programming, the device should be verified for correct data at all addresses with two (2) VEE supply voltages ( $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}, \& \mathrm{VEE}_{\mathrm{EE}}=-5.7 \mathrm{~V}$.).

## NOTES ON PROGRAMMING

1. All delays between edges are specified from the completion of the first edge to the beginning of the second edge, i.e., not the midpoints.
2. Delays $t_{1}$ through $t_{5}$ must be greater than 100 ns; maximum delays of $1.5 \mu \mathrm{~s}$ are recommended to minimize heating during programming.
3. During tv, the output being programmed is switched to the load $A$ and read to determine if additional programming pulses are required.
4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

PROGRAMMING PARAMETERS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {FE }}$ | Fusing Enable Voltage (Applied to Outputs) @ 10 mA | 1.60 | 1.80 | 2.00 | Volts |
| $V_{\text {CP }}$ | Program Voltage @ 15-200 mA | 14.5 | 15 | 15.5 | Volts |
| VIHP | Input High Level During Programming and Verify | -1.2 | -1.0 | -0.8 | Volts |
| VILP | Input Low Level During Programming and Verify | -1.85 | -1.65 | -1.45 | Volts |
| $V_{\text {EEP }}$ | $\mathrm{V}_{\mathrm{EE}}$ During Programming @ $\mathrm{I}_{\mathrm{EE}}=50-400 \mathrm{~mA}$ | -5.4 | -5.2 | -5.0 | Volts |
| $\mathrm{dV}_{\text {OP }} / \mathrm{dt}$ | Rate of Program Voltage Change | 20 |  | 250 | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{dV}_{\mathrm{FE}} / \mathrm{dt}$ | Rate of Fusing Enable Voltage Change | 20 |  | 1000 | $\mathrm{V} / \mu \mathrm{s}$ |
| $t_{p}$ | Fusing Time First Attempt | 40 | 50 | 100 | $\mu \mathrm{s}$ |
|  | Fusing Time Subsequent Attempts | 4 | 5 | 10 | ms |
| $t_{1}-t_{5}$ | Delays Between Various Level Changes | 100 |  | 1500. | ns |
| tv | Period During Which Output is Sensed for $\mathrm{V}_{\text {Blown Level }}$ |  | 500 |  | ns |
| Vonp | Pull-Down Voltage for Outputs (During Programming) | 0.0 | 0.0 | 0.0 | Volts |
|  | Pull-Down Voltage for Outputs (During Veritication) | -2.1 | -2.0 | -1.8 | Volts |
| R | Pull-Down Resistor On Outputs Not Being Programmed | 1.8 | 2.0 | 2.2 | $\mathrm{K} \Omega$ |

PROGRAMMING WAVEFORMS


WF022000



| Am1EKP14 |  |
| :---: | :---: |
| $v_{\text {cco }} \square 1$ | Vce |
| $\mathrm{O}_{2}[2$ | $0_{1}$ |
| $\mathrm{O}_{3} \mathrm{H}_{3} \quad 22$ | $0_{0}$ |
| A0[4 21 | $] \mathrm{NC}$ |
| $A_{1} H_{5} 200$ | NC |
| A 0 a 19 | NC |
| A 17218 | 3 NC |
| $\mathrm{P}_{4} \mathrm{Ha}^{\text {a }} 17$ | ${ }_{6}$ |
| Asta 15 | $\mathrm{G}_{2}$ |
| NCHIT | $\mathrm{Ag}^{\text {a }}$ |
| $\mathrm{AB} \mathrm{P}_{11} 14$ | $\mathrm{AB}^{\text {a }}$ |
| $v_{\text {ac }} 12$ 13 | $\mathrm{A}_{7}$ |
| 4006 Bits |  |
| $1024 \times 4$ |  |



An10PBE/100PBE


CD009860

# Guide to the Analysis of Programming Problems 

Application Note<br>by

AMD Bipolar Memory Product Engineering

## INTRODUCTION

Advanced Micro Devices' Generic Series of Programmable Read Only Memory (PROM) circuits have been designed to provide extremely high programming yields. Available programming currents are over designed by a factor of four and special circuitry accessible only during testing is incorporated into each product to eliminate ordinarily difficult to detect shorts and opens in the array and decoders. As a result, unique decoding and very large fusing currents are virtually assured to the user. AMD PROMs have test fuses programmed prior to shipment as a further guarantee. The results of such extensive testing and design considerations are programming yields consistently in the $98 \%$ to $99.5 \%$ range.

Key to the achievement of such yields is a programmer properly calibrated to the AMD specification with good contactors, "clean" electrical wave forms and properly functioning subcircuits. In the event that your programming yields fall below $98 \%$, you should investigate the characteristics of the failed devices to find a prominent failure mode, then use the attached information as a guide to resolving the problem. Simple problems can be very costly if not detected and corrected.

Should you continue to have trouble optimizing your programming yield, contact your AMD representative or local programmer manufacturer representative.

## Guide to the Analysis of Programming Problems

Primary Symptom
I) Units fail to program all desired bits

## Secondary Symptom

A) Binary blocks of missing data
B) Random bits of missing data
C) All data associated with a single output missing
D) No data change

## Possible Causes

1) Address driver output which remains continuously low or continuously high.
2) Address driver with a 'iow' voltage greater than 0.5 V or a 'high' voltage less than 2.4 V .
3) Poor, intermittent or no electrical contact to one or more address input pins.

Any of the above may result in over programming half the array and not programming the other half.

1) Address driver with a "low" voltage greater than 0.5 V or a "high" voltage less than 2.4 V .
2) Poor electrical contact to address, chip enable and output pins.
3) Excessive transient noise on $V_{c c}$, output pin ( $>20.5 \mathrm{~V}$ ), or ground pins. Check with a high speed storage oscilloscope for peak values during programming. Use transient suppression networks where appropriate.
4) Programmer does not comply with AMD Programming Specification. (See Programming Parameters.)
Examples:

- Output voltage during programming less than 19.5V
- Vcc during programming less than 5.0V
$-\overline{\mathrm{G}}$ voltage during programming less than 14.5 V

1) Poor or no electrical contact to that output pin.
2) Defective current switch in programmer.
3) Wrong device or programming socket.
4) Programmer does not comply with AMD's Programming Specifications. (See Programming Parameters.)
Examples:

- Output voltage during programming less than 19.5 V
- VCC during programming less than 5.0 V
$-\bar{G}$ voltage during programming less than 14.5 V

| $\frac{\text { Publication \# }}{03305}$ | $\frac{\text { Rev. }}{\mathrm{C}}$ | $\frac{\text { Amendment }}{10}$ |
| :--- | :--- | :--- |
| Issue Date: May | 1986 |  |

II) Over-Programmed Devices

## Secondary Symptom

A) One output continuously at a Logic " 1 "
B) All outputs continuously at a Logic " 1 "

## Possible Causes

1) Programmer does not comply with AMD's Programming Specifications. (See Programming Parameters.)

Examples:

- Output voltage during programming greater than 20.5 V
- Programmer timing incorrect

2) Open outputs can appear to be programmed to Logic " 1 " with the presence of a pullup resistor even though the device has not actually been programmed.
3) Excessive voltage transients on output lines during programming. Be sure appropriate transient suppression networks are placed on the outputs.
4) No VCC applied to device.
5) No ground applied to device.
6) Incorrect device type.
7) Incorrect programming socket.
8) Excessive voltage transients on output lines. Use transient suppression network shown in Figure 1.

## DEFINITIONS

## Fuse

- Conductive Platinum-Silicide link used as a memory element in Advanced Micro Devices' PROM circuits.

Unprogrammed Bit

## - A conductive fuse.

Programmed Bit

- A nonconductive fuse, that is one which has been opened.

Output Low (Logic " 0 ')

- An output condition created by an unprogrammed bit.


## Output High (Logic " 1 ")

- An output condition created by a programmed bit.


## Fallure to Program

- A device failure in which a fuse selected to be opened failed to open during the fusing operation.


## Over Programmed

- A device failure in which a fuse which was not selected to open nevertheless opened during the fusing operation.


## Address Driver

- The voltage source which drives an individual address pin in the PROM. This source is part of the programmer and drives the address pin with " 0 " $\mathrm{s}(0 \mathrm{~V}$ to .45 V ) and " 1 "s ( 2.4 V to 5.5 V ) depending on instructions from the programmer control circuitry. There is a separate address driver for every PROM address pin.


## Programmer

- A system capable of providing the appropriate array of signals to a PROM circuit to cause certain user controlled bits to be programmed (i.e., fuses opened) in the device. As a minimum it consists of a memory containing the pattern to be programmed, control circuitry to sequence the addressing and fusing control pulses, power supplies, and address drivers.


## TRANSIENT SUPPRESSION NETWORK



AF000250
Notes: 1. Clamp diodes should be connected to each output as close as physically possible to the device pin.
2. $V_{\text {CC }}$ should be decoupled at the device pin using $.01 \mu \mathrm{~F} / / .1 \mu \mathrm{~F}$ capacitors.
3. AMD recommends that all address pins be decoupled using $.001 \mu \mathrm{~F}$ capacitors.

## ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES

| ALABAMA | (205) 882-9122 |
| :---: | :---: |
| ARIZONA, |  |
| Tempe | (602) 242-4400 |
| Tucson | (602) 792-1200 |
| CALIFORNIA, |  |
| El Segundo | (213) 640-3210 |
| Newport Beach | (714) 752-6262 |
| San Diego | (619) $560-7030$ |
| Sunnyvale | (408) 720-8811 |
| Woodland Hills | (818) 992-4155 |
| COLORADO | (303) 741-2900 |
| CONNECTICUT | (203) 264-7800 |
| FLORIDA, |  |
| Altamonte Springs | (305) 339-5022 |
| Clearwater | (813) 530-9971 |
| Ft Lauderdale | (305) 484-8600 |
| Melbourne | (305) 729-0496 |
| GEORGIA | (404) 449-7920 |
| ILLINOIS | (312) 773-4422 |
| INDIANA | (317) 244-7207 |
| KANSAS | (913) 451-3115 |
| MARYLAND | (301) 796-9310 |


| MASSACHUSETTS | (617) 273-3970 |
| :---: | :---: |
| MINNESOTA | (612) 938-0001 |
| NEW JERSEY | (201) 299-0002 |
| NEW YORK, |  |
| Liverpool | (315) 457-5400 |
| Poughkeepsie (IBM only) | (914) 471-8180 |
| Woodbury | (516) 364-8020 |
| NORTH CAROLINA | (919) 847-8471 |
| OREGON | (503) 245-0080 |
| OHIO, |  |
| Columbus | (614) 891-6455 |
| PENNSYLVANIA, |  |
| Allentown (AT\&T only) | (215) 398-8006 |
| Willow Grove | (215) 657-3101 |
| PUERTO RICO | (809) 764-4524 |
| TEXAS, |  |
| Austin | (512) 346-7830 |
| Dallas | (214) 934-9099 |
| Houston | (713) 785-9001 |
| WASHINGTON | (206) 455-3600 |
| WISCONSIN | (414) 782-7748 |

## INTERNATIONAL SALES OFFICES



NORTH AMERICAN REPRESENTATIVES


NEW MEXICO
THORSON DESERT STATES . ......... (505) 293-8555
NEW YORK
NYCOM, INC ............................. (315) 437-8343
OHIO
Dayton DOLFUSS ROOT \& CO ................ (513) 433-6776
Strongsville
DOLFUSS ROOT \& CO .................. (216) 238-0300
PENNSYLVANIA
DOLFUSS ROOT \& CO . ................ (412) 221-4420
UTAH
R$^{2}$ MARKETING.................... (801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

TEL: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 5388450
© 1986 Advanced Micro Devices, Inc. Printed in U.S.A.

## ADVANCED MICRO DEVICES

To keep you informed of new product developments，we would like to add you to our mailing list．If you are already on our list，please pass this card along to a colleague．

I am interested in receiving Advanced Micro Devices information on a regular basis．

| Last Name |
| :--- |
| Street Address |
| Company |
| City |
| 1 |

1．The principle end products manu－ factured at this location are aimed at the following markets：
（Check one only）
1.1Industrial／Commercial
1.2Computer／Business Machine
1.3Data Communications
1.4Government／Military／ AerospaceConsumer
1.3Telephony
$1 . i \square$ Other or N／A

2．My principle job function is： （Check one only）
2.1General Management（Non－Engineering）
2.2Engineering Management
2.3Design Engineering
2.4Reliability／Quality Assurance
2.5Manufacturing／Production
2.6Purchasing／Procurement
2.7University
2.8Other $\qquad$

## Products of interest to me：

（Check all that apply）

| DD | $\square$ ISDN |
| :--- | :--- |
| MM | $\square$ Modem |
| NN | $\square$ Bipolar RAMs |
| OO | $\square$ Bipolar PROMs |
| PP | $\square$ EPROMs／EEPROMs |
| QQ | $\square$ CMOS／MOS RAMs（Static and Dynamic） |
| RR | $\square$ Bipolar Gate Arrays |
| SS | $\square$ CMOS Gate Arrays／Standard Cells |
| II | $\square$ Bipolar／CMOS PAL® Products |
| CC | $\square$ MOS Microprocessors and Peripherals |
| AA | $\square$ Bipolar Microprocessors and Controllers |
| BB | $\square$ Digital Signal Processing |
| EE | $\square$ Office Automation／Networking |
| GG | $\square$ Interface／Logic／Transceivers |
| JJ | $\square$ Mass Storage |
| LL | $\square$ Display and Graphics |

PAL is a registered trademark of and is used under license from Monolithic Memories，Inc．

## For AMD use only

Sales Code $\qquad$
Salesman


## ADVANCED MICRO DEVICES, INC.

P.O. Box 3453

901 Thompson Place
Sunnyvale, California 94088

ADVANCED
MICRO
DEVICES, INC.
901 Thompson Place
P.O. Box 3453

Sunnyvale,
California 94088
(408) 732-2400

TWX: 910-339-9280
TELEX: 34-6306
TOLL FREE
(800) 538-8450


[^0]:    CPL Products
    AM27S27
    
     $\mathrm{C}=\mathrm{CPL}$ Certified
    D. temperature range
    $\mathrm{M}=$ Military $\left(-55\right.$ to $+125^{\circ} \mathrm{C}$ )
    C. PACKAGE TYPE

    ID $=22$-Pin Ceramic DIP (CD 022)
    B. SPEED OPTION

    Blank $=65$ ns setup $/ 30$ ns clock-to-output
    A. DEVICE NUMBER/DESCRIPTION (include revision letter)

    Am27S27
    4,096-Bit (512 $\times 8$ ) Bipolar Registered PROM

    |  | Valid Combinations |  |
    | :--- | :--- | :---: |
    | A |  |  |
    | P | AM27S27 |  | /BKA $\quad$.

    ## Valid Combinations

    Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

[^1]:    *See the last page of this spec for Group A Subgroup testing information.

[^2]:    ＊Am2148 and Am21L48 only．

[^3]:    * 1 FIT (Failure in Time) $=1$ Failure in $10^{9}$ device-hours.

[^4]:    ## OPERATING RANGES

    Commercial (C) Devices
    Temperature ( $T_{A}$ ) .... 0 to $+70^{\circ} \mathrm{C}$
    Supply Voltage (VCC) V to +5.5 V
    Input High Voltage ( $\mathrm{V}_{\mathrm{iH}}$ ) $\qquad$ . 4 V to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$
    Input Low Voltage (VIU) $\qquad$ -1.0 V to 0.8 V

    Operating ranges define those limits between which the functionality of the device is guaranteed.

[^5]:    *Measured with a Booton Meter or calculated from the equation $C=I \Delta t / \Delta V$.

[^6]:    Notes: See next page for notes.

[^7]:    Notes: See next page for notes.

[^8]:    *This parameter not applicable if operated with CS grounded.
    Notes: See next page for notes.

[^9]:    *See the last page of this spec for Group A Subgroup Testing information.

[^10]:    Notes: See notes following DC Characteristics table.

[^11]:    * $\bar{E}=A m 99 C 58$
    $\overline{\mathrm{S}}=\mathrm{Am} 99 \mathrm{C} 59$

[^12]:    * $\vec{E}=$ Am99C58
    $\bar{S}=\mathrm{Am99C} 59$

[^13]:    $\mathrm{H}=\mathrm{HIGH}$
    L = LOW
    $X=$ Don't Care

[^14]:    $\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm .5 \mathrm{~V}$
    $\mathrm{H}=\mathrm{HIGH}$
    L = LOW
    $\mathrm{X}=$ Don't Care
    U=Pulse

[^15]:    PACKAGING: THERMAL CHARACTERIZATION PACKAGE OUTLINES GENERAL INFORMATION SALES OFFICES

[^16]:    *These devices contain SSR ${ }^{\text {TM }}$ on chip diagnotics

[^17]:    SIMPLIFIED PROGRAMMING DIAGRAM

