Memory Products
1989/1990 Data Book

Advanced
Micro
Devices


## Memory Products Data Book

## Static RAMs

## PROMs

5

## Packaging

© 1989 Advanced Micro Devices, Inc.
Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry.

For specific testing details contact your local AMD sales representative.
The company assumes no responsibility for the use of any circuits described herein.
901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088
(408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

As a market leader in non-volatile memories, Advanced Micro Devices provides the best of today's design and technology. The 1989/1990 Memory Products Data Book contains technical specifications on these important products:

- High-Performance 1-Megabit EPROMs in both $\times 8$ and $\times 16$ configurations
- a content-addressable memory device, offering more speed and flexibility in many applications - the Am99C10
- CMOS High-Performance PROMs
- EPROMs with speeds to 55 ns

Advanced information specifications on soon-to-be introduced products are included as well. This information covers 2-Megabit EPROMs, Flash memories, and ExpressROM ${ }^{\text {mM }}$ devices.
More than one hundred memory products are detailed in this comprehensive volume. Over $50 \%$ of these data sheets cover CMOS products. We have highlighted these important CMOS products with blue paper.


Anthony B. Holbrook
President and Chief Operating Officer

## Trademarks

Flashrite ${ }^{\mathrm{TM}}$, Flasherase ${ }^{\mathrm{TM}}$, ExpressROM ${ }^{\mathrm{TM}}$, and PLE ${ }^{\mathrm{TM}}$ are trademarks of Advanced Micro Devices.

PAL ${ }^{\text {® }}$, and SKINNYDIP* are registered trademarks of Advanced Micro Devices.

## Table of Contents

Introduction
Table of Contents for Section 1 ..... 1-2
FIFO Devices Selector Guide ..... 1-3
FIFO Competitive Cross-Reference Guide ..... 1-6
FIFO Ordering Information ..... 1-8
Non-Volatile Memory Products Selector Guide ..... 1-11
Static RAMs Selector Guide ..... 1-21
High-Performance PROMs Selector Guide ..... 1-27
First-In First-Out Devices (FIFOs)
Table of Contents for Section 2 ..... 2-2
High Density FIFO-CMOS
Am7200-25/35/50/65/80 256x9, with Flags ..... 2-3
Am7201-25/35/50/65/80 512x9, with Flags ..... 2-14
Am7202-25/35/50/65/80 1024x9, with Flags ..... 2-25
Am7203-25/35/50/65/80 2048×9, with Flags ..... 2-36
Am7204-25/35/50/65/80 4096x9, with Flags ..... 2-46
Low Density FIFO-CMOS
67C401 Cascadable, (64×4), High Speed ..... 2-57
67 C4013 Cascadable, (64x4), High Speed ..... 2-57
67 C 402 Cascadable, (64x5), High Speed ..... 2-57
$67 \mathrm{C} 4023 \quad$ Cascadable, (64x5), High Speed ..... 2-57
67 C 401 Cascadable, (64×4), Low Power ..... 2-65
67 C 4013 Three-State, Cascadable, Low Power, (64×4) ..... 2-65
67C402 Cascadable, (64×5), Low Power ..... 2-65
67C4023 Three-State, Cascadable, (64x5), Low Power ..... 2-65
67C4033 Three-State, Cascadable, Low Power, (64x5) with Flags ..... 2-73
$67 \mathrm{C} 413 \quad 40 \mathrm{MHz} 64 \times 5$ CMOS Memory, Low Power with Flags ..... 2-84
Low Density FIFO-Bipolar
$67401 \quad 64$ words deep by 4 bits wide, $(64 \times 4)$ ..... 2-87
67401A 64 words deep by 4 bits wide, ( $64 \times 4$ ) ..... 2-87
67402 64 words deep by 4 bits wide, ( $64 \times 4$ ) ..... 2-87
67402A 64 words deep by 4 bits wide, ( $64 \times 4$ ) ..... 2-87
C67401 Cascadable, (64×4) ..... 2-96
C67401A Cascadable, (64x4). ..... 2-96
C67402 Cascadable, (64×5) ..... 2-96
C67402A Cascadable, (64×5) ..... 2-96
74S225 16 words deep by 5 bits wide, (16x5) ..... 2-105
74S225A $\quad 16$ words deep by 5 bits wide, $(16 \times 5)$ ..... 2-105
67413 35 MHz , ( $64 \times 5$ ), with Flags ..... 2-113
67413A 35 MHz , ( $64 \times 5$ ), with Flags ..... 2-113
Application Specific FIFOs
Am4601 $512 \times 9$ FIFO with Programmable Flags ..... 2-125
67417 (64x8/9) Serializing ..... 2-128
674219 FIFO RAM Controller ..... 2-144
Am4701-45 Dual $512 \times 8$ Bidirectional with B Port Parity ..... 2-162
Military FIFOs
Military Specialty Memory ..... 2-182
FIFO IC Selector Guide (Military) ..... 2-183
JAN 38510 and Standard Drawing Program ..... 2-184
MIL-M-38510 Slash Sheet Cross Reference for AMD Generic Part Number ..... 2-184
Standard Military Drawing Generic Part Type Cross Reference ..... 2-184
Product Introduction Procedures ..... 2-185
Standard Processing Flows. ..... 2-185
Manufacturing and Screening Locations ..... 2-185
Manufacturing Capabilities ..... 2-185
Standard Military Flow Chart ..... 2-186
Quality Programs ..... 2-188
Quality Assurance ..... 2-188
Product Qualification/Quality Conformance Inspection (QCI) ..... 2-188
Customer Material Returns ..... 2-189
Electrostatic Discharge Control Procedures ..... 2-189
Radiation Hardness Program ..... 2-189
JAN 38510 and Standard Military Drawing Program ..... 2-191
C57401 Cascadable (64×4) ..... 2-192
C57401A Cascadable (64x4) ..... 2-192
C57402 Cascadable (64x5) ..... 2-192
C57402A Cascadable (64×5) ..... 2-192
57401 (64×4) ..... 2-192
57401A (64×4) ..... 2-192
57402 (64x5) ..... 2-192
57402A (64×5) ..... 2-192
57413A $25 \mathrm{MHz}(64 \times 5)$, with Flag and Output Enable ..... 2-204
57C401/13 Military CMOS Zero Power FIFOs (64×4) ..... 2-215
57C402/23 Military CMOS Zero Power FIFOs (64x5) ..... 2-215
57C4033 Military CMOS Zero Power FIFOs $(64 \times 5)$ with Flags ..... 2-215
Am7200-40/50/65/80 High Density CMOS (256x9) ..... 2-227
Am7201-40/50/65/80 High Density CMOS (512x9) ..... 2-231
Am7202-40/50/65/80 High Density CMOS (1024x9) ..... 2-235
Am7203-40/50/65/80 High Density CMOS (2048x9) ..... 2-239
FIFO Application Notes Article Reprints
FIFOs: Rubber-Band Memories to Hold Your System Together ..... 2-243
FIFO RAM Controller Tackles Deep Data Buffering ..... 2-251
PAL Devices, PROMs, FIFOs, and Multipliers Team up to Implement Single-Board High Performance Audio Spectrum Analyzer ..... 2-257
First-In First-Out Memories: Operations and Applications ..... 2-277
Second Generation FIFOs Simplify System Design and Open New Application Areas ..... 2-289
Cascadability Issues in Advanced Micro Devices Shallow FIFOs ..... 2-297
Erasable Programmable Read Only Memories (EPROMs)
Table of Contents for Section 3 ..... 3-2
CMOS EPROMs
Am27C64 8,192 x 8-Bit CMOS EPROM ..... 3-3
Am27C128 $16,384 \times 8$-Bit CMOS EPROM ..... 3-18
Am27C256 32,768 x 8-Bit CMOS EPROM ..... 3-33
Am27C512 $65,536 \times 8$-Bit CMOS EPROM ..... 3-48
Am27C010 1 Megabit ( $131,072 \times 8$-Bit) CMOS EPROM ..... 3-63
Am27C1024 1 Megabit ( $65,536 \times 16$-Bit) CMOS EPROM ..... 3-78
Am27C020 2 Megabit (262,144 x 8-Bit) CMOS EPROM ..... 3-94
Am27C2048 2 Megabit ( $131,072 \times 16$-Bit) CMOS EPROM ..... 3-96
Am27C4096 4 Megabit ( $262,144 \times 16$-Bit) CMOS EPROM ..... 3-98
EPROM Speeds for Popular Microprocessors ..... 3-100
EEPROMs
Am2864AE $\quad 8192 \times 8$-Bit Electrically Erasable PROM ..... 3-102
Ami2864BE $8192 \times 8$-Bit Electrically Erasable PROM ..... 3-113
EEPROM Highlights ..... 3-124
EEPROM Process Information ..... 3-126
EEPROM Reliability ..... 3-131
EEPROM Cross-Reference and Conversion Guides ..... 3-135
EEPROM Die Business ..... 3-139
False-Write-Protect Circuit Design ..... 3-141
Flash Memory
Am27F256 32,768 x 8-Bit CMOS Windowless EPROM ..... 3-143
Am28F256 $32,768 \times 8$-Bit CMOS Flash EEPROM ..... 3-146
Am27F512 65,536 x 8-Bit CMOS Windowless EPROM ..... 3-149
Am28F512 $65,536 \times 8$-Bit CMOS Flash EEPROM ..... 3-152
Am27F010 $131,072 \times 8$-Bit CMOS Windowless EPROM ..... 3-155
Am28F010 $131,072 \times 8$-Bit CMOS Flash EEPROM ..... 3-158
ExpressROM ${ }^{T M}$ devices
Am27X64 8,192 $\times 8$-Bit ExpressROM ${ }^{\text {TM }}$ Device. ..... 3-161
Am27X128 16,384 $\times 8$-Bit ExpressROM ${ }^{\text {M }}$ Device ..... 3-162
Am27X256 32,768 $\times 8$-Bit ExpressROM ${ }^{\text {™ }}$ Device ..... 3-163
Am27X512 65,536 x 8-Bit ExpressROM ${ }^{\text {TM }}$ Device ..... 3-164
Am27X010 1 Megabit (131,072 $\times 8$-Bit) ExpressROM ${ }^{\mathrm{TM}}$ Device ..... 3-165
Am27X1024 1 Megabit ( $65,536 \times 16$-Bit) ExpressROM ${ }^{\mathrm{TM}}$ Device ..... 3-166
Static Random-Access Memories (Static RAMs)
Table of Contents for Section 4 ..... 4-2
Static NMOS-RAMs
Am9122 $256 \times 4$ Static RAM ..... 4-3
Am91L22 256x4 Static RAM, Low Power ..... 4-3
Am21L41 4096x1 Static RAM, Low Power ..... 4-11
Am9044 4096x1 Static RAM ..... 4-19
Am90L44 4096x1 Static RAM, Low Power ..... 4-19
Am9114 1024×4 Static RAM ..... 4-26
Am91L14 1024×4 Static RAM, Low Power ..... 4-26
Am2147 4096x1 Static RAM ..... 4-35
Am21L47 4096x1 Static RAM, Low Power ..... 4-35
Am2148 1024×4 Static RAM ..... 4-44
Am2149 1024x4 Static RAM ..... 4-44
Am21L48 $1024 \times 4$ Static RAM, Low Power ..... 4-44
Am21L49 1024×4 Static RAM, Low Power ..... 4-44
Am9150 1024×4 High Speed Static RN RAM ..... 4-53
Am2167 $16,384 \times 1$ Static RAM ..... 4-62
Am2168 4096x4 Static RNW RAM ..... 4-71
Am2169 4096x4 Static RW RAM ..... $4-71$
Am9128 $2048 \times 8$ Static RAM ..... 4-80
ASIC RAMs
Am2130 1024×8 Dual-Port Static RAM ..... 4-90
Am2140 1024x8 Dual-Port Static RAM ..... 4-90
Am99C134 4,096x8 Dual-Port Static RAM ..... 4-111
Am99C1341 4,096x8 Dual-Port Static RAM, Advanced Information ..... 4-117
Am99C1441 4,096x8 Dual-Port Static RAM, Advanced Information ..... 4-117
Am99C10 256x48 Content Addressable Memory ..... 4-119
Programmable Read Only Memories (PROMs)
Table of Contents for Section 5 ..... 5-2
CMOS PROMs
Am27C43 32,768-Bit (4096x8) High-Performance CMOS PROM ..... 5-3
Am27C45 16,384-Bit (2048x8) High-Performance CMOS Registered PROM ..... 5-5
Am27C49 65,536-Bit ( $8192 \times 8$ ) High-Performance CMOS PROM ..... 5-20
Am27C51 131,072-Bit ( $16,384 \times 8$ ) High-Performance CMOS PROM ..... 5-31
Am27C191 16,384-Bit (2048x8) High-Performance CMOS PROM ..... 5-45
Am27C291 16,384-Bit (2048×8) High-Performance CMOS PROM ..... 5-45
Blpolar PROMsAm27S132,048-Bit (512×4) Bipolar PROM5-58
Am27S13A 2,048-Bit (512x4) Bipolar PROM ..... 5-58

Am27S19
Am27S19A Am27S19SA Am27LS19
Am27S21
Am27S21A
Am27S25
Am27S25A
Am27S25SA
Am27S27
Am27S27A
Am27S29
Am27S29A
Am27S29SA
Am27S31
Am27S31A
Am27S33
Am27S33A
Am27S35
Am27S35A
Am27S37
Am27S37A
Am27S41
Am27S41A
Am27PS41
Am27S43
Am27S43A
Am27S45
Am27S45A

Am27S45SA
Am27S47
Am27S47A
Am27S47SA
Am27S49
Am27S49A
Am27S49SA
Am27S85
Am27S85A
Am27S181
Am27S181A
Am27S281
Am27S281A
Am27S185
Am27S185A
Am27S191
Am27S191A
Am27S191SA
Am27PS191
Am27PS191A

256-Bit (32x8) Bipolar PROM .......................................................................5-65
256-Bit (32x8) Bipolar PROM ............................................................................5-65
256-Bit (32x8) Bipolar PROM ........................................................................5-65
256-Bit (32x8) Bipolar PROM .......................................................................5-65
1,024-Bit (256x4) Bipolar PROM ...................................................................5-73
1,024-Bit (256x4) Bipolar PROM ...................................................................5-73
4,096-Bit (512x8) Bipolar Registered PROM with Preset and Clear Inputs ..5-81
4,096-Bit (512×8) Bipolar Registered PROM with Preset and Clear Inputs ..5-81
4,096-Bit (512x8) Bipolar Registered PROM with Preset and Clear Inputs ..5-81
4,096-Bit (512x8) Bipolar Registered PROM.................................................5-90
4,096-Bit (512x8) Bipolar Registered PROM.................................................5-90
4,096-Bit (512x8) Bipolar PROM ...................................................................5-98
4,096-Bit (512x8) Bipolar PROM ...................................................................5-98
4,096-Bit (512x8) Bipolar PROM ..................................................................5-98
4,096-Bit (512x8) Bipolar PROM ................................................................5-104
4,096-Bit (512x8) Bipolar PROM ................................................................5-104
4,096-Bit (1024x4) Bipolar PROM ...............................................................5-111
4,096-Bit (1024x4) Bipolar PROM ...............................................................5-111
8,192-Bit (1024×8) Bipolar Registered PROM with Programmable INITIALIZE Input ......................................................5-117
8,192-Bit (1024x8) Bipolar Registered PROM
with Programmable INITIALIZE Input ......................................................5-117
8,192-Bit (1024x8) Bipolar Registered PROM
with Programmable INITIALIZE Input ......................................................5-117

16,384-Bit (4096x4) Bipolar PROM .............................................................5-127
16,384-Bit (4096x4) Bipolar PROM .............................................................5-127
16,384-Bit (4096x4) Bipolar PROM, Power Switched .................................5-127
32,768-Bit (4096x8) Bipolar PROM ............................................................5-134
32,768-Bit (4096x8) Bipolar PROM .............................................................5-134
16,384-Bit (2048x8) Bipolar Registered PROM with Programmable INITIALIZE Input5-140
16,384-Bit (2048×8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 5-140
16,384-Bit (2048x8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 5-140
16,384-Bit (2048x8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 5-140
16,384-Bit (2048x8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 5-140
16,384-Bit (2048×8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 5-140
65,536-Bit ( $8192 \times 8$ ) Bipolar PROM ..... 5-151
65,536-Bit (8192x8) Bipolar PROM ..... 5-151
65,536-Bit (8192x8) Bipolar PROM ..... 5-151
16,384-Bit (4096x4) Registered PROM with SSR ${ }^{\mathrm{TM}}$ Diagnostics Capability ..... 5-157
16,384-Bit (4096x4) Registered PROM with SSR ${ }^{\mathrm{TM}}$ Diagnostics Capability ..... 5-157
8,192-Bit (1024x8) Bipolar PROM ..... 5-170
8,192-Bit (1024x8) Bipolar PROM ..... 5-170
8,192-Bit (1024x8) Bipolar PROM ..... 5-170
8,192-Bit (1024x8) Bipolar PROM ..... $.5-170$
8,192-Bit (2048x8) Bipolar PROM ..... 5-178
8,192-Bit (2048×8) Bipolar PROM ..... 5-178
16,384-Bit ( $2048 \times 8$ ) Bipolar PROM ..... 5-186
16,384-Bit ( $2048 \times 8$ ) Bipolar PROM ..... 5-186
16,384-Bit (2048×8) Bipolar PROM ..... 5-186
16,384-Bit (2048x8) Bipolar PROM, Power Switched ..... 5-186
16,384-Bit (2048x8) Bipolar PROM, Power Switched ..... 5-186
Am27S291 16,384-Bit (2048x8) Bipolar PROM ..... 5-186
Am27S291A 16,384-Bit (2048×8) Bipolar PROM ..... 5-186
Am27S291SA 16,384-Bit (2048×8) Bipolar PROM ..... 5-186
Am27PS291 16,384-Bit (2048×8) Bipolar PROM, Power Switched ..... 5-186
Am27PS291A 16,384-Bit (2048x8) Bipolar PROM, Power Switched ..... 5-186
53/63RA1681 16,384-Bit (2048×8) Bipolar Registered PROM with Asynchronous Enable ..... 5-196
53/63RA1681A 16,384-Bit (2048×8) Bipolar Registered PROM with Asynchronous Enable ..... 5-196
53/63RS881 8,192-Bit (1024×8) Bipolar Registered PROM ..... 5-201
53/63RS881A 8,192-Bit (1024x8) Bipolar Registered PROM ..... 5-201
53/63RS1681 16,384-Bit (2048x8) Bipolar Registered PROMwith Synchronous Enable5-206
53/63RS1681A 16,384-Bit (2048×8) Bipolar Registered PROM with Synchronous Enable ..... 5-206
53/63S281 2,048-Bit (256x8) Bipolar PROM ..... 5-211
53/63S281A 2,048-Bit (256x8) Bipolar PROM ..... 5-211
53/63S881 8,192-Bit (1024x8) Bipolar PROM ..... 5-216
53/63S881A 8,192-Bit (1024x8) Bipolar PROM ..... 5-216
53/63S3281 32,768-Bit (4096x8) Bipolar PROM ..... 5-221
53/63S3281A 32,768-Bit (4096x8) Bipolar PROM ..... 5-221
53S3281B 32,768-Bit (4096x8) Bipolar PROM ..... 5-221
Testing High-Performance Bipolar Memory ..... 5-227
Bipolar Generic PROM Series ..... 5-235
Guide to the Analysis of Programming Problems ..... 5-254
Packaging
Table of Contents for Section 6 ..... 6-2
Thermal Characterization ..... 6-3
Physical Dimensions ..... 6-6
Sales Offices ..... 6-29
$\square$


## Numerical Device Index

Am2130
Am2140
Am2147

## Am2148

Am2149
Am2167
Am2168
Am2169
Am21L41
Am21L47
Am21L48
Am21L49
Am27C43
Am27C45
Am27C49
Am27C51
Am27C64
Am27C128
Am27C191
Am27C256
Am27C291
Am27C512
Am27C010
Am27C020
Am27C1024
Am27C2048
Am27C4096
Am27F256
Am27F512
Am27F010
Am27LS19
Am27PS41
Am27PS191
Am27PS191A
Am27PS291
Am27PS291A
Am27S13
Am27S13A
Am27S19
Am27S19A
Am27S19SA
Am27S21
Am27S21A
Am27S25
Am27S25A
Am27S25SA
Am27S27
Am27S27A
Am27S29
Am27S29A
Am27S29SA
Am27S31
Am27S31A
Am27S33
Am27S33A
Am27S35
1024×8 Dual-Port Static RAM ..... 4-90
1024x8 Dual-Port Static RAM ..... 4-90
4096x1 Static RAM ..... 4-35
$1024 \times 4$ Static RAM ..... 4-44
1024×4 Static RAM ..... 4-44
16,384x1 Static RAM ..... 4-62
4096x4 Static RNW RAM ..... 4-71
4096x4 Static RW RAM ..... 4-71
4096x1 Static RAM, Low Power ..... 4-11
4096x1 Static RAM, Low Power ..... 4-35
1024×4 Static RAM, Low Power ..... 4-44
1024x4 Static RAM, Low Power ..... 4-44
32,768-Bit (4096x8) High-Performance CMOS PROM ..... 5-3
16,384-Bit (2048x8) High-Performance CMOS Registered PROM ..... 5-5
65,536-Bit ( $8192 \times 8$ ) High-Performance CMOS PROM ..... 5-20
131,072-Bit $(16,384 \times 8)$ High-Performance CMOS PROM ..... 5-31
$8,192 \times 8$-Bit CMOS EPROM. ..... 3-3
$16,384 \times 8$-Bit CMOS EPROM ..... 3-18
16,384-Bit (2048x8) High-Performance CMOS PROM ..... 5-45
$32,768 \times 8$-Bit CMOS EPROM ..... 3-33
16,384-Bit (2048x8) High-Performance CMOS PROM ..... 5-45
65,536 x 8-Bit CMOS EPROM ..... 3-48
1 Megabit ( $131,072 \times 8$-Bit) CMOS EPROM ..... 3-63
2 Megabit $(262,144 \times 8)$ CMOS EPROM ..... 3-94
1 Megabit ( $65,536 \times 16$-Bit) CMOS EPROM ..... 3-78
2 Megabit ( $131,072 \times 16$ ) CMOS EPROM ..... 3-96
4 Megabit $(262,144 \times 16)$ CMOS EPROM ..... 3-98
32,768 $\times 8$-Bit CMOS Windowless EPROM ..... 3-143
$65,536 \times 8$-Bit CMOS Windowless EPROM ..... 3-149
$131,072 \times 8$-Bit CMOS Windowless EPROM ..... 3-155
256-Bit (32x8) Bipolar PROM ..... 5-65
16,384-Bit (4096x4) Bipolar PROM, Power Switched ..... 5-127
16,384-Bit (2048×8) Bipolar PROM, Power Switched ..... 5-186
16,384-Bit (2048x8) Bipolar PROM, Power Switched ..... 5-186
16,384-Bit (2048x8) Bipolar PROM, Power Switched ..... 5-186
16,384-Bit (2048×8) Bipolar PROM, Power Switched ..... 5-186
2,048-Bit ( $512 \times 4$ ) Bipolar PROM ..... 5-58
2,048-Bit (512x4) Bipolar PROM ..... 5-58
256-Bit (32x8) Bipolar PROM ..... 5-65
256-Bit ( $32 \times 8$ ) Bipolar PROM ..... 5-65
256-Bit (32x8) Bipolar PROM ..... 5-65
1,024-Bit (256x4) Bipolar PROM ..... 5-73
1,024-Bit (256x4) Bipolar PROM ..... 5-73
4096-Bit (512x8) Bipolar Registered PROM with Preset and Clear Inputs. ..... 5-81
4096-Bit (512×8) Bipolar Registered PROM with Preset and Clear Inputs ..... 5-81
4096-Bit (512x8) Bipolar Registered PROM with Preset and Clear Inputs. ..... 5-81
4,096-Bit (512x8) Bipolar Registered PROM ..... 5-90
4,096-Bit ( $512 \times 8$ ) Bipolar Registered PROM ..... 5-90
4,096-Bit (512x8) Bipolar PROM ..... 5-98
4,096-Bit (512x8) Bipolar PROM ..... 5-98
4,096-Bit (512x8) Bipolar PROM ..... 5-98
4,096-Bit (512x8) Bipolar PROM ..... 5-104
4,096-Bit (512x8) Bipolar PROM ..... 5-104
4,096-Bit (1024x4) Bipolar PROM ..... 5-111
4,096-Bit (1024x4) Bipolar PROM ..... 5-111
8,192-Bit (1024×8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 5-117
Am27S35AAm27S37Am27S37AAm27S41Am27S41A
Am27S43
Am27S43A
Am27S45
Am27S45A
Am27S45SA
Am27S47
Am27S47A
Am27S47SA
Am27S49
Am27S49A
Am27S49SA
Am27S85
Am27S85A
Am27S181
Am27S181A
Am27S185
Am27S185A
Am27S191
Am27S191A
Am27S191SA
Am27S281
Am27S281A
Am27S291
Am27S291A
Am27S291SA
Am27X64
Am27X128
Am27X256
Am27X512
Am27X010
Am27X1024
Am2864AE
Am2864BE
Am28F256
Am28F512
Am28F010
Am4601
Am4701-45
53RA1681
53RA1681A
53RS881
53RS881A

| 53RS1681 | 16,384-Bit (2048×8) Bipolar Registered PROM with Synchronous Enable $\qquad$ 5-206 |
| :---: | :---: |
| 53RS1681A | 16,384-Bit (2048x8) Bipolar Registered PROM <br> with Synchronous Enable $\qquad$ |
| 53 S 281 | 2,048-Bit (256x8) Bipolar PROM ..........................................................5-211 |
| 53S281A | 2,048-Bit (256x8) Bipolar PROM ..........................................................5-211 |
| $53 \mathrm{S881}$ | 8,192-Bit (1024x8) Bipolar PROM ........................................................5-216 |
| 53S881A | 8,192-Bit (1024x8) Bipolar PROM ........................................................5-216 |
| 5353281 | 32,768-Bit (4096x8) Bipolar PROM ......................................................5-221 |
| 53S3281A | 32,768-Bit (4096x8) Bipolar PROM ......................................................5-221 |
| 53S3281B | 32,768-Bit (4096x8) Bipolar PROM ......................................................5-221 |
| 57401 | (64x4)..............................................................................................2-192 |
| 57401A | (64x4).............................................................................................2-192 |
| 57402 | (64x5)..............................................................................................2-192 |
| 57402A | (64x5)..............................................................................................2-192 |
| 57413A | 25 MHz (64x5), with Flag and Output Enable .........................................2-204 |
| 57C401/13 | Military CMOS Zero Power FIFOs (64x4) ..............................................2-215 |
| 57C402/23 | Military CMOS Zero Power FIFOs (64x5) ..............................................2-215 |
| 57C4033 | Military CMOS Zero Power FIFOs (64x5) with Fiags...............................2-215 |
| C57401 | Cascadable (64x4) ...........................................................................2-192 |
| C57401A | Cascadable (64x4) ............................................................................2-192 |
| C57402 | Cascadable (64x5) ............................................................................2-192 |
| C57402A | Cascadable (64x5) ...........................................................................2-192 |
| 63RA1681 | 16,384-Bit (2048×8) Bipolar Registered PROM with Asynchronous Enable $\qquad$ .5-196 |
| 63RA1681A | 16,384-Bit (2048×8) Bipolar Registered PROM <br> with Asynchronous Enable $\qquad$ 5-196 |
| 63RS881 | 8,192-Bit (1024x8) Bipolar Registered PROM ........................................5-201 |
| 63RS881A | 8,192-Bit (1024x8) Bipolar Registered PROM ........................................5-201 |
| 63RS1681 | 16,384-Bit (2048×8) Bipolar Registered PROM <br> with Synchronous Enable $\qquad$ .5-206 |
| 63RS1681A | 16,384-Bit (2048×8) Bipolar Registered PROM with Synchronous Enable $\qquad$ 5-206 |
| 63 S 281 | 2,048-Bit (256x8) Bipolar PROM .........................................................5-211 |
| 63S281A | 2,048-Bit (256x8) Bipolar PROM .........................................................5-211 |
| 635881 | 8,192-Bit (1024x8) Bipolar PROM .......................................................5-216 |
| 63S881A | 8,192-Bit (1024x8) Bipolar PROM .......................................................5-216 |
| 6353281 | 32,768-Bit (4096x8) Bipolar PROM ..................................................... 5-221 |
| 63S3281A | 32,768-Bit (4096x8) Bipolar PROM ......................................................5-221 |
| 67401 | 64 words deep by 4 bits wide, (64x4) .....................................................2-87 |
| 67401A | 64 words deep by 4 bits wide, (64x4) .....................................................2-87 |
| 67402 | 64 words deep by 4 bits wide, (64x4) .....................................................2-87 |
| 67402A | 64 words deep by 4 bits wide, (64x4) .....................................................2-87 |
| 67413 | 35 MHz , (64x5), with Flags .................................................................2-113 |
| 67413A | 35 MHz , (64x5), with Flags .................................................................2-113 |
| 67417 | (64x8/9) Serializing ............................................................................2-128 |
| 674219 | FIFO RAM Controller ..........................................................................2-144 |
| $67 \mathrm{C401}$ | Cascadable, (64x4), High Speed ...........................................................2-57 |
| 67C401 | Cascadable, (64x4), Low Power ............................................................2-65 |
| 67 C 4013 | Cascadable, (64x4), High Speed ...........................................................2-57 |
| 67 C 4013 | Three-State, Cascadable, Low Power, (64x4) ..........................................2-65 |
| 67C402 | Cascadable (64x5), High Speed ............................................................2-57 |
| 67C402 | Cascadable, (64x5), Low Power ............................................................2-65 |
| 67C4023 | Cascadable, (64x5), High Speed ...........................................................2-57 |
| $67 \mathrm{C4023}$ | Three-State, Cascadable, (64x5), Low Power..........................................2-65 |
| 67C4033 | Three-State, Cascadable, Low Power, (64x5) with Flags...........................2-73 |
| 67 C 413 | $40 \mathrm{MHz} 64 \times 5$ CMOS Memory, Low Power with Flags ...............................2-84 |
| C67401 | Cascadable, (64x4)..............................................................................2-96 |
| C67401A | Cascadable, (64x4)..............................................................................2-96 |
| C67402 | Cascadable, (64x5).............................................................................2-96 |
| C67402A | Cascadable, (64x5)..............................................................................2-96 |

Am7200-25/35/50/65/80 256x9, with Flags ..... 2-3
Am7200-40/50/65/80 High Density CMOS (256x9) ..... 2-227
Am7201-25/35/50/65/80 512x9, with Flags ..... 2-14
Am7201-40/50/65/80 High Density CMOS (512x9) ..... 2-231
Am7202-25/35/50/65/80 1024x9, with Flags ..... 2-25
Am7202-40/50/65/80 High Density CMOS (1024x9) ..... 2-235
Am7203-25/35/50/65/80 2048x9, with Flags ..... 2-36
Am7203-40/50/65/80 High Density CMOS (2048x9) ..... 2-239
Am7204-25/35/50/65/80 4096x9, with Flags ..... 2-46
74S225 16 words deep by 5 bits wide, ( $16 \times 5$ ) ..... 2-105
74S225A 16 words deep by 5 bits wide, (16x5) ..... 2-105
Am9044 4096x1 Static RAM ..... 4-19
Am90L44 4096x1 Static RAM, Low Power ..... 4-19
Am9114 $1024 \times 4$ Static RAM ..... 4-26
Am9122 $256 \times 4$ Static RAM ..... 4-3
Am9128 2048×8 Static RAM ..... 4-80
Am9150 1024×4 High Speed Static RWW RAM ..... 4-53Am91L14
Am91L22Am99C10Am99C1341024x4 Static RAM, Low Power4-19
256x4 Static RAM, Low Power ..... 4-3
256x48 Content Addressable Memory ..... 4-119
4-1114096x8 Dual-Port Static RAM
Am99C1341
Am99C1441 4,096x8 Dual-Port Static RAM, Advanced Information ..... 4-1174,096x8 Dual-Port Static RAM, Advanced Information4-117

## 7 Advanced Micro Devices



## Table of Contents

Introduction
Table of Contents for Section 1 ..... 1-2
FIFO Devices Selector Guide ..... 1-3
FIFO Competitive Cross-Reference Guide ..... 1-6
FIFO Ordering Information ..... 1-8
Non-Volatile Memory Products Selector Guide ..... 1-11
Static RAMs Selector Guide ..... 1-21
High-Performance PROMs Selector Guide ..... 1-27

First-In First-Out Devices Selector Guide


## Features and Benefits

Low Density CMOS FIFOs ( $64 \times 4 / 5$ )
■ Shift rates to 40 MHz

- Zero standby power consumption
- Ram based technology with fast access times
- Three state output and status flags
- Expandable in width and depth

High Density CMOS FIFOs (1/4K, 1/2K, 1K, 2K, 4K x 9)
■ Data Rates, 0 to 28.5 MHz

- Low power consumption - 70 mA max
- Status flags - Half-full, Empty, Full
- Asynchronous and simultaneous read/write
- Expandable in width and depth

Low Density FIFOS

| Technology | Part Number | OrganIzation | Type | Max <br> Data <br> Rate <br> MHz | $\begin{gathered} \text { Max } \\ \text { ICCmA } \end{gathered}$ | Package Type | Pin Count | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | 74S225 | $16 \times 5$ | C | 10 | 120 | N, J | 20 | TSO |
| B | 74S225A | $16 \times 5$ | C | 20 | 120 | N, J | 20 | TSO |
| B | C67401 | $64 \times 4$ | C | 10 | 160 | N,J, NL | 16, 20 (NL) | TPO |
| B | 67401 | $64 \times 4$ | S | 10 | 160 | N,J, NL | 16, 20 (NL) | TPO |
| B | C67401A | $64 \times 4$ | C | 15 | 170 | N, J, NL | 16, 20 (NL) | TPO |
| B | 67401 | $64 \times 4$ | S | 15 | 170 | N, J, NL | 16, 20 (NL) | TPO |
| B | C67402 | $64 \times 5$ | C | 10 | 180 | N,J, NL | 16, 20 (NL) | TPO |
| B | 67402 | $64 \times 5$ | S | 10 | 180 | N,J, NL | 16, 20 (NL) | TPO |
| B | C67402A | $64 \times 5$ | C | 15 | 190 | $J$ | 18 | TPO |
| B | 67402A | $64 \times 5$ | S | 15 | 190 | $J$ | 18 | TPO |
| B | 67413 | $64 \times 4$ | S | 25 | 240 | J | 20 | TPO. Status Flags |
| B | 67413A | $64 \times 4$ | S | 35 | 240 | J | 20 | TPO, Status Flags |
| C | 67C401-10 | $64 \times 4$ | C | 10 | 35 | N, J, NL | 16 | TPO Low Power, RAM Based |
| C | 67C401-15 | $64 \times 4$ | C | 15 | 45 | N, J, NL | 16 | TPO Low Power, RAM Based |
| C | 67C4013-10 | $64 \times 4$ | C | 10 | 35 | N, J, NL | 16 | TSO Low Power, RAM Based |
| C | 67C4013-15 | $64 \times 4$ | C | 15 | 45 | N, J, NL | 16 | TSO Low Power, RAM Based |
| C | 67C402-10 | $64 \times 5$ | C | 10 | 35 | N, J, NL | 18 | TPO Low Power, RAM Based |
| C | 67C402-15 | $64 \times 5$ | C | 15 | 45 | N, J, NL | 18 | TPO Low Power, RAM Based |
| C | 67C4023-10 | $64 \times 5$ | C | 10 | 35 | N, J, NL | 18 | TSO Low Power, RAM Based |
| C | 67C4023-15 | $64 \times 5$ | C | 15 | 45 | N, J, NL | 18 | TSO Low Power, RAM Based |
| C | 67C4033-10 | $64 \times 5$ | C | 10 | 35 | N, J, NL | 20 | TSO Low Power, RAM Based, Status Flags |
| C | 67C4033-15 | $64 \times 5$ | C | 15 | 45 | N, J, NL | 20 | TSO Low Power, RAM Based, Status Flags |
| C | 67C401-25 | $64 \times 4$ | C | 25 | 60 | N, J, NL | 16 | TPO Low Power, RAM Based |
| C | 67C401-35 | $64 \times 4$ | C | 35 | 60 | N, J, NL | 16 | TPO Low Power, RAM Based |
| C | 67C4013-25 | $64 \times 4$ | C | 25 | 60 | N, J, NL | 16 | TSO Low Power, RAM Based |
| C | 67C4013-35 | $64 \times 4$ | C | 35 | 60 | N, J, NL | 16 | TSO Low Power, RAM Based |
| C | 67C402-25 | 64×5 | C | 25 | 60 | N, J, NL | 18 | TPO Low Power, RAM Based |
| C | 67C402-35 | $64 \times 5$ | C | 35 | 60 | N, J, NL | 18 | TPO Low Power, RAM Based |
| C | 67C4023-25 | $64 \times 5$ | C | 25 | 60 | N, J, NL | 18 | TSO Low Power, RAM Based |
| C | 67C4023-35 | $64 \times 5$ | C | 35 | 60 | N, J, NL | 18 | TSO Low Power, RAM Based |
| C | 67C413-40 | $64 \times 5$ | S | 40 | 60 | N, J, NL | 20 | TPO Low Power, RAM Based, Status Flags |

## Notes:

Technology:
B - Bipolar
C - CMOS

Type:
C- Cascadable
S- Standalone

Package Type:
N - Plastic
J - Ceramic NL - PLCC

Features:
TSO - Three State Output
TPO - Totem Pole Output

## High Density FIFOS

| Technology | Part <br> Number | OrganIzation | Type | Max <br> Data <br> Rate <br> MHz | $\left\lvert\, \begin{gathered} \operatorname{Max} \\ \text { ICCmA } \end{gathered}\right.$ | Package Type | Pin Count | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | 7200-80 | $256 \times 9$ | C | 10 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=80 \mathrm{~ns}$, Status Flags |
| C | 7200-65 | $256 \times 9$ | C | 12 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=65 \mathrm{~ns}$, Status Flags |
| C | 7200-50 | $256 \times 9$ | C | 15 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time=50ns, Status Flags |
| C | 7200-35 | $256 \times 9$ | C | 22 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=35 \mathrm{~ns}$, Status Flags |
| C | 7200-25 | $256 \times 9$ | C | 28.5 | 70 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=25 \mathrm{~ns}$, Status Flags |
| C | 7201-80 | $512 \times 9$ | C | 10 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=80 \mathrm{~ns}$, Status Flags |
| C | 7201-65 | $512 \times 9$ | C | 12 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access ' Time $=65 \mathrm{~ns}$, Status Flags |
| C | 7201-50 | $512 \times 9$ | C | 15 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=50 \mathrm{~ns}$, Status Flags |
| C | 7201-35 | $512 \times 9$ | C | 22 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=35 \mathrm{~ns}$, Status Flags |
| C | 7201-25 | $512 \times 9$ | C | 28.5 | 70 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=25 \mathrm{~ns}$, Status Flags |
| C | 7202-80 | $1 \mathrm{~K} \times 9$ | C | 10 | 60 | $P \mathrm{PC}, \mathrm{DC}, \mathrm{JC}, \mathrm{RC}$ | 28, 32 (JC) | TSO Access Time $=80 \mathrm{~ns}$, Status Flags |
| C | 7202-65 | $1 \mathrm{~K} \times 9$ | C | 12 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=65 \mathrm{~ns}$, Status Flags |
| C | 7202-50 | $1 \mathrm{~K} \times 9$ | C | 15 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=50 \mathrm{~ns}$, Status Flags |
| C | 7202-35 | $1 \mathrm{~K} \times 9$ | C | 22 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=35 \mathrm{~ns}$, Status Flags |
| C | 7202-25 | $1 \mathrm{~K} \times 9$ | C | 28.5 | 70 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=25 \mathrm{~ns}$, Status Flags |
| C | 7203-80 | $2 \mathrm{~K} \times 9$ | C | 10 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=80 \mathrm{~ns}$, Status Flags |
| C | 7203-65 | $2 \mathrm{~K} \times 9$ | C | 12 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=65 \mathrm{~ns}$, Status Flags |
| C | 7203-50 | $2 \mathrm{~K} \times 9$ | C | 15 | 60 | $P C, D C, J C, R C$ | 28, 32 (JC) | TSO Access Time $=50 \mathrm{~ns}$, Status Flags |
| C | 7203-35 | $2 \mathrm{~K} \times 9$ | C | 22 | 60 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=35 \mathrm{~ns}$, Status Flags |
| C | 7203-25** | $2 \mathrm{~K} \times 9$ | C | 28.5 | 70 | PC, DC, JC, RC | 28, 32 (JC) | TSO Access Time $=25 \mathrm{~ns}$, Status Flags |
| C | 7204-80* | $4 \mathrm{~K} \times 9$ | C | 10 | 60 | PC, DC, JC | 28, 32 (JC) | TSO Access Time $=80 \mathrm{~ns}$, Status Flags |
| C | 7204-65* | $4 \mathrm{~K} \times 9$ | C | 12 | 60 | PC, DC, JC | 28, 32 (JC) | TSO Access Time $=65 \mathrm{~ns}$, Status Flags |
| C | 7204-50* | $4 \mathrm{~K} \times 9$ | C | 15 | 60 | PC, DC, JC | 28, 32 (JC) | TSO Access Time $=50 \mathrm{~ns}$, Status Flags |
| C | 7204-35** | $4 \mathrm{~K} \times 9$ | C | 22 | 60 | PC, DC, JC | 28, 32 (JC) | TSO Access Time $=35 \mathrm{~ns}$, Status Flags |
| C | 7204-25* | $4 \mathrm{~K} \times 9$ | C | 28.5 | 70 | PC, DC, JC | 28, 32 (JC) | TSO Access Time $=25 \mathrm{~ns}$, Status Flags |

## Application Specific FIFOs

| Technology | Part Number | Organization | Type | Max <br> Data <br> Rate <br> MHz | $\begin{gathered} \operatorname{Max} \\ I C C m A \end{gathered}$ | Package Type | Pin Count | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | 67417 | $64 \times \mathrm{m} / 9 / 1$ | S | 10 Par. 28 Ser. | 350 | $J$ | 24 | TSO Parallel/Serial, Status Flags |
| B | 674219 | 512-64K | S | 10 | 350 | J | 40 | TSO FIFO RAM Controller, 16-Bit SRAM Address, Status Flags |
| C | AM4701 | 2-512x9 | S | 17 | 100 | PC | 28 | TSO Access Time $=45 \mathrm{~ns}$, Programmable Flags |
| C | AM4601* | $512 \times 9$ | S | 22 | 100 | PC | 28 | TSO Access Time=35ns, Programmable Flags |

## Notes:

Technology:
B - Bipolar
C- CMOS

[^0]Package Type:
PC, RC, N - Plastic DIP
DC, J - Ceramic DIP
JC, NL - PLCC

Features:
TSO - Three State Output

## CYPRESS

CY7C401-5PC CY7C401-5DC CY7C401-10PC CY7C401-10DC CY7C401-15PC CY7C401-15DC CY7C401-25PC CY7C402-5PC CY7C402-5DC CY7C402-10PC CY7C402-10DC CY7C402-15PC CY7C402-15DC CY7C402-25PC CY7C403-5PC CY7C403-5DC CY7C403-10PC CY7C403-10DC CY7C403-15PC CY7C403-15DC CY7C403-25PC CY7C404-5PC CY7C404-5DC
CY7C404-10PC CY7C404-10DC CY7C404-15PC CY7C404-15DC CY7C404-25PC CY7C420-40DC CY7C421-40JC CY7C420-40PC CY7C421-40PC CY7C420-65DC CY7C421-65JC CY7C420-65PC CY7C421-65PC CY7C424-40DC CY7C425-40JC CY7C424-40PC CY7C425-40PC
CY7C424-65DC CY7C425-65JC CY7C424-65PC CY7C425-65PC CY7C428-40DC CY7C429-40JC CY7C428-40PC CY7C429-40PC CY7C428-65DC CY7C429-65JC CY7C428-65PC CY7C429-65PC

DALLAS SEMICONDUCTOR
DS2009
DS2010

## AMD

67C401-10N 67C401-10J
67C401-10N 67C401-10J
67C401-15N 67C401-15J
67C401-25N
67C402-10N
67C402-10J
67C402-10N 67C402-10J 67C402-15N 67C402-15J 67C402-25N 67C4013-10N 67C4013-10J 67C4013-10N 67C4013-10J 67C4013-15N 67C4013-15J $67 \mathrm{C} 4013-25 \mathrm{~N}$ 67C4023-10N 67C4023-10J 67C4023-10N 67C4023-10J
67C4023-15N 67C4023-15J 67C4023-25N AM7201-35DC AM7201-35JC AM7201-35PC AM7201-35RC AM7201-65DC AM7201-65JC AM7201-65PC AM7201-65RC AM7202-35DC AM7202-35JC AM7202-35PC AM7202-35RC AM7202-65DC AM7202-65JC AM7202-65PC AM7202-65RC AM7203-35DC AM7203-35JC AM7203-35PC AM7203-35RC AM7203-65DC AM7203-65JC AM7203-65PC AM7203-65RC

## AMD

AM7201
AM7202

## IDT

IDT7200S/L-25P IDT7200S/L-25D IDT7200S/L-25J IDT7200S/L-25TC IDT7200S/L-25TP
IDT7200S/L-35P IDT7200S/L-35D IDT7200S/L-35J IDT7200S/L-35TC் IDT7200S/L-35TP
IDT7200S/L-50P
IDT7200S/L-50D
IDT7200S/L-50J IDT7200S/L-50TC IDT7200S/L-50TP IDT7200S/L-65P IDT7200S/L-65D IDT7200S/L-65J IDT7200S/L-65TC IDT7200S/L-65TP IDT7200S/L-80P IDT7200S/L-80D IDT7200S/L-80J IDT7200S/L-80TC IDT7200S/L-80TP IDT7200S/L-120P IDT7200S/L-120D IDT7200S/L-120J IDT7200S/L-120TC IDT7200S/L-120TP
IDT7201SA/LA-25P IDT7201SA/LA-25D IDT7201SA/LA-25J IDT7201SA/LA-25TC IDT7201SA/LA-25TP
IDT7201SA/LA-35P IDT7201SA/LA-35D IDT7201SA/LA-35J IDT7201SA/LA-35TC IDT7201SA/LA-35TP
IDT7201S/L/SA/LA-50P IDT7201S/L/SA/LA-50D IDT7201S/L/SA/LA-50J IDT7201S/L/SA/LA-50TC IDT7201S/L/SA/LA-50TP IDT7201S/L/SA/LA-65P IDT7201S/L/SA/LA-65D IDT7201S/L/SA/LA-65J IDT7201S/L/SA/LA-65TC IDT7201S/L/SA/LA-65TP IDT7201S/L/SA/LA-80P IDT7201S/L/SA/LA-80D IDT7201S/L/SA/LA-80J IDT7201S/L/SA/LA-80TC IDT7201S/L/SA/LA-80TP IDT7201S/L/SA/LA-120P IDT7201S/L/SA/LA-120D IDT7201S/L/SA/LA-120D AM7201-80DC
IDT7201S/L/SA/LA-120J AM7201-80JC IDT7201S/L/SA/LA-120TC AM7201-80RC IDT7201S/L/SA/LA-120TP AM7201-80RC

## AMD

AM7200-25PC AM7200-25DC AM7200-25JC AM7200-25RC AM7200-25RC
AM7200-35PC AM7200-35DC AM7200-35JC AM7200-35RC AM7200-35RC
AM7200-50PC AM7200-50DC AM7200-50JC AM7200-50RC AM7200-50RC AM7200-65PC AM7200-65DC AM7200-65JC AM7200-65RC AM7200-65RC AM7200-80PC AM7200-80DC AM7200-80JC AM7200-80RC AM7200-80RC AM7200-80PC AM7200-80DC AM7200-80JC AM7200-80RC AM7200-80RC AM7201-25PC AM7201-25DC AM7201-25JC AM7201-25RC AM7201-25RC AM7201-35PC AM7201-35DC AM7201-35JC AM7201-35RC AM7201-35RC
AM7201-50PC AM7201-50DC AM7201-50JC AM7201-50RC AM7201-50RC AM7201-65PC AM7201-65DC AM7201-65JC AM7201-65RC AM7201-65RC AM7201-80PC AM7201-80DC AM7201-80JC AM7201-80RC AM7201-80RC
AM7201-80PC AM7201-80DC

IDT7202SA/LA-25P IDT7202SA/LA-25D IDT7202SA/LA-25J IDT7202SA/LA-25TC IDT7202SA/LA-25TP IDT7202SA/LA-35P IDT7202SA/LA-35D IDT7202SA/LA-35J IDT7202SA/LA-35TC IDT7202SA/LA-35TP
IDT7202S/L/SA/LA-50P IDT7202S/L/SA/LA-50D IDT7202S/L/SA/LA-50J IDT7202S/L/SA/LA-50TC IDT7202S/L/SA/LA-50TP
IDT7202S/L/SA/LA-65P 1DT7202S/L/SA/LA-65D 1DT7202S/L/SA/LA-65J IDT7202S/L/SA/LA-65TC IDT7202S/L/SA/LA-65TP IDT7202S/L/SA/LA-80P IDT7202S/L/SA/LA-80D IDT7202S/L/SA/LA-80J IDT7202S/L/SA/LA-80TC IDT7202S/L/SA/LA-80TP IDT7202S/L/SA/LA-120P IDT7202S/L/SA/LA-120D IDT7202S/L/SA/LA-120J IDT7202S/L/SA/LA-120TC IDT7202S/L/SA/LA-120TP IDT7203S/L-35P IDT7203S/L-35D IDT7203S/L-35J IDT7203S/L-50P IDT7203S/L-50D IDT7203S/L-50J
IDT7203S/L-65P IDT7203S/L-65D IDT7203S/L-65J
IDT7203S/L-80P IDT7203S/L-80D IDT7203S/L-80J
IDT7203S/L-120P IDT7203S/L-120D IDT7203S/L-120J
IDT72401L-10P IDT72401L-10D IDT72401L-10J IDT72401L-15P IDT72401L-15D IDT72401L-15J IDT72401L-25P IDT72402L-10P IDT72402L-10D IDT72402L-10J IDT72402L-15P IDT72402L-15D 1DT72402L-15J
IDT72402L-25P

AM7202-25PC AM7202-25DC AM7202-25JC AM7202-25RC AM7202-25RC AM7202-35PC AM7202-35DC AM7202-35JC AM7202-35RC AM7202-35RC
AM7202-50PC AM7202-50DC AM7202-50JC AM7202-50RC AM7202-50RC
AM7202-65PC AM7202-65DC AM7202-65JC AM7202-65RC AM7202-65RC AM7202-80PC AM7202-80DC AM7202-80JC AM7202-80RC AM7202-80RC
AM7202-80PC AM7202-80DC AM7202-80JC AM7202-80RC AM7202-80RC AM7203-35PC AM7203-35DC AM7203-35JC AM7203-50PC AM7203-50DC AM7203-50JC AM7203-65PC AM7203-65DC AM7203-65JC AM7203-80PC AM7203-80DC AM7203-80JC AM7203-120PC AM7203-120DC AM7203-120JC
67C401-10N 67C401-10」 67C401-10NL
67C401-15N
67C401-15J
67C401-15NL
67C401-25N
67C402-10N
67C402-10J 67C402-10NL
67C402-15N
67C402-15J 67C402-15NL 67C402-25N

IDT72403L-10P IDT72403L-10D IDT72403L-10J IDT72403L-15P IDT72403L-15D IDT72403L-15J IDT72403L-25P IDT72404L-10P IDT72404L-10D IDT72404L-10

| 67C4013-10N | IDT72404L-15P |
| :--- | :--- |
| $67 \mathrm{C} 4013-10 \mathrm{~J}$ | IDT72404L-15D |
| $67 \mathrm{C} 4013-10 \mathrm{NL}$ | IDT72404L-15J |
| $67 \mathrm{C} 4013-15 \mathrm{~N}$ | IDT72404L-25P |
| $67 \mathrm{C} 4013-15 \mathrm{~J}$ |  |
| $67 \mathrm{C} 4013-15 \mathrm{NL}$ | MOSTEK |
| $67 \mathrm{C} 4013-25 \mathrm{~N}$ | MK4501-65N |
| $67 \mathrm{C} 4023-10 \mathrm{~N}$ | MK4501-80N |
| $67 \mathrm{C} 4023-10 \mathrm{~J}$ | MK4501-100N |
| $67 \mathrm{C} 4023-10 \mathrm{NL}$ | MK4501-120N |


| 67C4023-15N | T.I. | AMD |
| :--- | :--- | :--- |
| 67C4023-15J | SN74S225N | 74 S225N |
| 67C4023-15NL | SN74S225J | 74 S 225 J |
| 67C4023-25N | SN74ALS23JJ | 67411 AJ |
|  | SN74ALS235J | $67413 A J$ |
| AMD | SN74ACT7202N | AM7202PC |
| AM7201-65PC |  |  |
| AM7201-80PC |  |  |
| AM7201-80PC |  |  |
| AM7201-80PC |  |  |



## STANDARD PRODUCTS

AMD Standard products are available in several packages. The order number (Valid Combination) is formed by a combination of:


## MILITARY ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:
a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish


## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## Group A Tests

Group A Tests consist of subgroups 1, 2, 3, 7, 8, 9, 10, 11.

| Valid Combinations |  |
| :---: | :---: |
| AM72XX-40 |  |
| AM72XX-50 |  |
| AM72XX-65 |  |
| AM72XX-80 |  |



[^1]
## Introduction

The Non-Volatile Memory Division manufactures a broad range of high performance memory products. These products include traditional windowed EPROMs, plastic OTP EPROMs, ExpressROM ${ }^{\text {M }}$ devices, EEPROMs, and Flash Memories. They offer the system designer an extensive choice of economical alternatives for program storage.
NVDs EPROM offerings are manufactured with a state-of-theart CMOS process yielding access times as fast as 55 ns .
Products in production range from 64 K to 1 Megabit. Also being announced this year are 2 megabit and 4 megabit devices. EPROMs are available in both windowed ceramic and One Time Programmable plastic packages.

A new concept from AMD is the ExpressROM ${ }^{\text {™ }}$ device. These are quick turn ROMs produced from EPROM wafers. Lead times of these devices are typically half that of ROMs.
Flash memories will be the designer's choice for non-volatile memory in the 90s. AMD is introducing 2 families of high speed Flash devices with densities initially ranging from 256 K to 1 Megabit. Offerings will be available in both EPROM and EEPROM compatible architectures.
AMD is committed to leadership in high performance CMOS non-volatile memories. These products offer industry leading speeds and densities that will contribute to the competitive advantages of your design.


## ExpressROM ${ }^{\text {™ }}$ Devices*

| Part Number | Organization | Access Time(ns) | Temp Range ${ }^{1}$ | Package Types ${ }^{2}$ | Number of Pins DIP/PLCC | Operating Power Act/Stdby Max ${ }^{3}$ ( mW ) | Supply Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27X64-105 | $8 \mathrm{~K} \times 8$ | 100 | C | P.J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X64-125 | $8 \mathrm{~K} \times 8$ | 120 | C | P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X64-120 | $8 \mathrm{~K} \times 8$ | 120 | C | P, J | 28/32 | 138/0.55 | 5V $\pm 10 \%$ |
| Am27X64-155 | $8 \mathrm{~K} \times 8$ | 150 | C | P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27X64-150 | $8 \mathrm{~K} \times 8$ | 150 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X64-175 | $8 \mathrm{~K} \times 8$ | 170 | C | P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X64-170 | $8 \mathrm{~K} \times 8$ | 170 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X64-205 | $8 \mathrm{~K} \times 8$ | 200 | C | P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X64-200 | $8 \mathrm{~K} \times 8$ | 200 | C | P.J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X64-255 | $8 \mathrm{~K} \times 8$ | 250 | C | P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27X64-250 | $8 \mathrm{~K} \times 8$ | 250 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X64-305 | $8 \mathrm{~K} \times 8$ | 300 | C | P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X64-300 | $8 \mathrm{~K} \times 8$ | 300 | C | P.J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X128-105 | $16 \mathrm{~K} \times 8$ | 100 | C | P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X128-125 | $16 \mathrm{~K} \times 8$ | 120 | C | P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X128-120 | $16 \mathrm{~K} \times 8$ | 120 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X128-155 | $16 \mathrm{~K} \times 8$ | 150 | C | P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X128-150 | $16 \mathrm{~K} \times 8$ | 150 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X128-175 | $16 \mathrm{~K} \times 8$ | 170 | C | P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27X128-170 | $16 \mathrm{~K} \times 8$ | 170 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X128-205 | $16 \mathrm{~K} \times 8$ | 200 | C | P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27X128-200 | 16K $\times 8$ | 200 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X128-255 | $16 \mathrm{~K} \times 8$ | 250 | C | P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X128-250 | $16 \mathrm{~K} \times 8$ | 250 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X128-305 | $16 \mathrm{~K} \times 8$ | 300 | C | P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27X128-300 | $16 \mathrm{~K} \times 8$ | 300 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X256-105 | $32 \mathrm{~K} \times 8$ | 100 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27X256-125 | $32 \mathrm{~K} \times 8$ | 120 | C | P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X256-120 | $32 \mathrm{~K} \times 8$ | 120 | C | P.J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X256-155 | $32 \mathrm{~K} \times 8$ | 150 | C | P.J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27X256-150 | $32 \mathrm{~K} \times 8$ | 150 | C | P, J | 28/32 | 138/0.55 | 5V $\pm 10 \%$ |
| Am27X256-175 | $32 \mathrm{~K} \times 8$ | 170 | C | P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27X256-170 | $32 \mathrm{~K} \times 8$ | 170 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X256-205 | 32K $\times 8$ | 200 | C | P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |

ExpressROM ${ }^{\text {TM }}$ Devices (cont.)

| Part Number | Organization | Access <br> Tlme(ns) | Temp Range | Package Types | Number of Pins DIP/PLCC | Operating Power Act/Stdby Max (mW) | Supply <br> Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27X256-200 | $32 \mathrm{~K} \times 8$ | 200 | c | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X256-255 | 32K $\times 8$ | 250 | C | P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27X256-250 | $32 \mathrm{~K} \times 8$ | 250 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X256-305 | $32 \mathrm{~K} \times 8$ | 300 | C | P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27X256-300 | 32K x 8 | 300 | C | P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X512-155 | $64 \mathrm{~K} \times 8$ | 150 | C | P, J | 28/32 | 220/0.55 | 5V $\pm 5 \%$ |
| Am27X512-175 | $64 \mathrm{~K} \times 8$ | 170 | C | P, J | 28/32 | 220/0.55 | 5V $\pm$ 5\% |
| Am27X512-170 | $64 \mathrm{~K} \times 8$ | 170 | C | P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X512-205 | $64 \mathrm{~K} \times 8$ | 200 | C | P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27X512-200 | $64 \mathrm{~K} \times 8$ | 200 | C | P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X512-255 | $64 \mathrm{~K} \times 8$ | 250 | C | P, J | 28/32 | 220/0.55 | 5V $\pm 5 \%$ |
| Am27X512-250 | $64 \mathrm{~K} \times 8$ | 250 | C | P.J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X512-305 | $64 \mathrm{~K} \times 8$ | 300 | C | P, J | 28/32 | 220/0.55 | 5V $\pm 5 \%$ |
| Am27X512-300 | $64 \mathrm{~K} \times 8$ | 300 | C | P, J | 28/32 | 220/0.55 | 5V $\pm 10 \%$ |
| Am27X010-175 | $128 \mathrm{~K} \times 8$ | 170 | C | P, J | 32/32 | 165/0.55 | 5 V 士 5\% |
| Am27X010-205 | $128 \mathrm{~K} \times 8$ | 200 | C | P, J | 32/32 | 165/0.55 | 5V $\pm$ 5\% |
| Am27X010-200 | $128 \mathrm{~K} \times 8$ | 200 | C | P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X010-255 | $128 \mathrm{~K} \times 8$ | 250 | C | P, J | 32/32 | 165/0.55 | 5V $\pm 5 \%$ |
| Am27X010-250 | $128 \mathrm{~K} \times 8$ | 250 | C | P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X010-305 | $128 \mathrm{~K} \times 8$ | 300 | C | P, J | 32/32 | 165/0.55 | 5V $\pm$ 5\% |
| Am27X010-300 | $128 \mathrm{~K} \times 8$ | 300 | C | P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X1024-175 | $64 \mathrm{~K} \times 16$ | 170 | C | P, J | 40/44 | 275/1.1 | 5V $\pm$ 5\% |
| Am27X1024-205 | $64 \mathrm{~K} \times 16$ | 200 | C | P.J | 40/44 | 275/1.1 | 5V $\pm$ 5\% |
| Am27X1024-200 | $64 \mathrm{~K} \times 16$ | 200 | C | P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27X1024-255 | $64 \mathrm{~K} \times 16$ | 250 | C | P, J | 40/44 | 275/1.1 | 5V $\pm$ 5\% |
| Am27X1024-250 | $64 \mathrm{~K} \times 16$ | 250 | C | P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27×1024-305 | $64 \mathrm{~K} \times 16$ | 300 | C | P, J | 40/44 | 275/1.1 | 5V $\pm 5 \%$ |
| Am27X1024-300 | $64 \mathrm{~K} \times 16$ | 300 | C | P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 10 \%$ |

* Contact the local AMD sales office for the availability of this device family.


UV Erasable PROMs

| Part Number | Organization | Access Time(ns) | Temp Range ${ }^{1}$ | Package Types ${ }^{2}$ | $\begin{gathered} \text { Number } \\ \text { of Pins } \\ \text { DIP/LCC(PLCC) } \end{gathered}$ | Operating Power Act/Stdby Max ${ }^{3}$ (mW) | Supply <br> Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27C64-55 | $8 \mathrm{~K} \times 8$ | 55* | C | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C64-75 | $8 \mathrm{~K} \times 8$ | 70 | C | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C64-70 | $8 \mathrm{~K} \times 8$ | 70 | C | D, L. | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C64-95 | $8 \mathrm{~K} \times 8$ | 90 | C. 1 | D, L | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27C64-90 | $8 \mathrm{~K} \times 8$ | 90 | C, I, E | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C64-125 | $8 \mathrm{~K} \times 8$ | 120 | C, I | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C64-120 | $8 \mathrm{~K} \times 8$ | 120 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C64-155 | $8 \mathrm{~K} \times 8$ | 150 | C, 1 | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C64-150 | $8 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C64-205 | $8 \mathrm{~K} \times 8$ | 200 | C, 1 | D, L, P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27C64-200 | $8 \mathrm{~K} \times 8$ | 200 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C64-255 | $8 \mathrm{~K} \times 8$ | 250 | C, I | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C64-250 | $8 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C64-305 | $8 \mathrm{~K} \times 8$ | 300 | C. 1 | D, L, P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27C64-300 | $8 \mathrm{~K} \times 8$ | 300 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C128-55 | $16 \mathrm{~K} \times 8$ | 55* | C | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C128-75 | $16 \mathrm{~K} \times 8$ | 70 | C | D, L | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27C128-70 | $16 \mathrm{~K} \times 8$ | 70 | C | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C128-95 | $16 \mathrm{~K} \times 8$ | 90 | C, I | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C128-90 | $16 \mathrm{~K} \times 8$ | 90 | C, I, E | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C128-125 | $16 \mathrm{~K} \times 8$ | 120 | C, 1 | D, L, P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27C128-120 | $16 \mathrm{~K} \times 8$ | 120 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C128-155 | $16 \mathrm{~K} \times 8$ | 150 | C, 1 | D, L, P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27C128-150 | $16 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C128-205 | $16 \mathrm{~K} \times 8$ | 200 | C, I | D, L, P, J | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27C128-200 | $16 \mathrm{~K} \times 8$ | 200 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C128-255 | $16 \mathrm{~K} \times 8$ | 250 | C, I | D, L, P, J | 28/32 | 138/0.55 | 5V $\pm$ 5\% |
| Am27C128-250 | $16 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C128-305 | $16 \mathrm{~K} \times 8$ | 300 | C, 1 | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C128-300 | $16 \mathrm{~K} \times 8$ | 300 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |

Erasable PROMs (cont.)

| Part Number | Organizatlon | Access <br> Time(ns) | Temp Range | Package Types | Number of Pins DIP/LCC(PLCC) | Operating Power Act/Stdby Max (mW) | Supply <br> Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27C256-55 | 32K $\times 8$ | 55* | C | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C256-75 | 32K $\times 8$ | 70 | C | D, L | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27C256-70 | $32 \mathrm{~K} \times 8$ | 70 | C | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C256-95 | $32 \mathrm{~K} \times 8$ | 90 | C, I | D, L | 28/32 | 138/0.55 | 5V $\pm 5 \%$ |
| Am27C256-90 | $32 \mathrm{~K} \times 8$ | 90 | C, I, E | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C256-105 | $32 \mathrm{~K} \times 8$ | 100 | C, 1 | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C256-100 | $32 \mathrm{~K} \times 8$ | 100 | C, I, E | D, L | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C256-125 | $32 \mathrm{~K} \times 8$ | 120 | C, I | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C256-120 | 32K $\times 8$ | 120 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C256-155 | $32 \mathrm{~K} \times 8$ | 150 | C, I | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C256-150 | $32 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C256-175 | $32 \mathrm{~K} \times 8$ | 170 | C, 1 | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C256-170 | 32K $\times 8$ | 170 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C256-205 | $32 \mathrm{~K} \times 8$ | 200 | C, I | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C256-200 | 32K x 8 | 200 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C256-255 | $32 \mathrm{~K} \times 8$ | 250 | C, 1 | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C256-250 | $32 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C256-305 | $32 \mathrm{~K} \times 8$ | 300 | C, 1 | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C256-300 | $32 \mathrm{~K} \times 8$ | 300 | C, I, E | D, L, P, J | 28/32 | 138/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C512-95 | $64 \mathrm{~K} \times 8$ | 90* | C | D, L | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C512-90 | $64 \mathrm{~K} \times 8$ | 90 | C | D, L | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C512-125 | $64 \mathrm{~K} \times 8$ | 120 | C. 1 | D, L | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C512-120 | $64 \mathrm{~K} \times 8$ | 120 | C, I, E | D, L | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C512-155 | $64 \mathrm{~K} \times 8$ | 150 | C, I | D, L, P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C512-150 | $64 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L, P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C512-175 | $64 \mathrm{~K} \times 8$ | 170 | C, I | D, L, P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C512-170 | $64 \mathrm{~K} \times 8$ | 170 | C, I, E | D, L, P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C512-205 | $64 \mathrm{~K} \times 8$ | 200 | C, I | D, L, P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C512-200 | $64 \mathrm{~K} \times 8$ | 200 | C, I, E | D, L, P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C512-255 | $64 \mathrm{~K} \times 8$ | 250 | C, 1 | D, L, P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C512-250 | $64 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C512-305 | $64 \mathrm{~K} \times 8$ | 300 | C, I | D, L, P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C512-300 | $64 \mathrm{~K} \times 8$ | 300 | C, I, E | D, L, P, J | 28/32 | 220/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C010-105 | $128 \mathrm{~K} \times 8$ | $100 *$ | C | D, L | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C010-100 | $128 \mathrm{~K} \times 8$ | 100 | C | D, L | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C010-125 | $128 \mathrm{~K} \times 8$ | 120 | C, 1 | D, L | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C010-120 | $128 \mathrm{~K} \times 8$ | 120 | C, 1 | D, L | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C010-155 | $128 \mathrm{~K} \times 8$ | 150 | C, I | D, L | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C010-150 | $128 \mathrm{~K} \times 8$ | 150 | C, 1 | D, L | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C010-175 | $128 \mathrm{~K} \times 8$ | 170 | C, 1 | D. L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C010-170 | $128 \mathrm{~K} \times 8$ | 170 | C, I, E | D, L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C010-205 | $128 \mathrm{~K} \times 8$ | 200 | C, I | D, L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C010-200 | $128 \mathrm{~K} \times 8$ | 200 | C, I, E | D, L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C010-255 | $128 \mathrm{~K} \times 8$ | 250 | C, I | D, L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C010-250 | $128 \mathrm{~K} \times 8$ | 250 | C. I, E | D, L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C010-305 | $128 \mathrm{~K} \times 8$ | 300 | C, 1 | D, L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C010-300 | $128 \mathrm{~K} \times 8$ | 300 | C, I, E | D, L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C1024-105 | $64 \mathrm{~K} \times 16$ | $100{ }^{*}$ | C | D, L | 40/44 | 275/1.1 |  |
| Am27C1024-100 | $64 \mathrm{~K} \times 16$ | 100 | C | D, L | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C1024-125 | $64 \mathrm{~K} \times 16$ | 120 | C. 1 | D, L | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C1024-120 | $64 \mathrm{~K} \times 16$ | 120 | C. 1 | D, L | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C1024-155 | $64 \mathrm{~K} \times 16$ | 150 | C. 1 | D, L | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C1024-150 | $64 \mathrm{~K} \times 16$ | 150 | C, 1 | D, L | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C1024-175 | $64 \mathrm{~K} \times 16$ | 170 | C, 1 | D, L, P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C1024-170 | $64 \mathrm{~K} \times 16$ | 170 | C, I, E | D, L, P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C1024-205 | $64 \mathrm{~K} \times 16$ | 200 | C, 1 | D, L, P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C1024-200 | $64 \mathrm{~K} \times 16$ | 200 | C. I, E | D, L, P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C1024-255 | $64 \mathrm{~K} \times 16$ | 250 | C, I | D, L, P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 5 \%$ |

Erasable PROMs (cont.)

| Part Number | Organization | Access <br> Tlme(ns) | Temp Range | Package Types | $\begin{gathered} \text { Number } \\ \text { of Pins } \\ \text { DIP/LCC(PLCC) } \end{gathered}$ | Operating Power Act/Stdby Max (mW) | Supply <br> Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27C1024-250 | $64 \mathrm{~K} \times 16$ | 250 | C, I, E | D, L, P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C1024-305 | $64 \mathrm{~K} \times 16$ | 300 | C, I | D, L, P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C1024-300 | $64 \mathrm{~K} \times 16$ | 300 | C, I, E | D, L, P, J | 40/44 | 275/1.1 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C020-105** | 256K x 8 | 100 | C | D, L | $32 / 32$ | 165/0.55 | 5V $\pm 5 \%$ |
| Am27C020-100 | 256K $\times 8$ | 100 | C | D, L | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C020-125 | 256K x 8 | 120 | C, I | D, L | 32/32 | 165/0.55 | 5V $\pm 5 \%$ |
| Am27C020-120 | 256K $\times 8$ | 120 | C. 1 | D, L | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C020-155 | 256K x 8 | 150 | C, I | D, L | 32/32 | 165/0.55 | 5V $\pm 5 \%$ |
| Am27C020-150 | $256 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C020-175 | $256 \mathrm{~K} \times 8$ | 170 | C, I | D, L, P, J | 32/32 | 165/0.55 | 5V $\pm 5 \%$ |
| Am27C020-170 | 256K $\times 8$ | 170 | C, I, E | D, L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C020-205 | $256 \mathrm{~K} \times 8$ | 200 | C, I | D, L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C020-200 | 256K $\times 8$ | 200 | C, I, E | D, L, P, J | 32/32 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C2048-105** | $128 \mathrm{~K} \times 16$ | 100 | C | D, L | 40/44 | 165/0.55 | 5V $\pm 5 \%$ |
| Am27C2048-100 | $128 \mathrm{~K} \times 16$ | 100 | C | D, L | $40 / 44$ | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C2048-125 | $128 \mathrm{~K} \times 16$ | 120 | C, 1 | D. L | 40/44 | 165/0.55 | 5V $\pm 5 \%$ |
| Am27C2048-120 | $128 \mathrm{~K} \times 16$ | 120 | C, I | D, L | 40/44 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C2048-155 | 128K $\times 16$ | 150 | C. 1 | D, L | 40/44 | 165/0.55 | 5V $\pm 5 \%$ |
| Am27C2048-150 | $128 \mathrm{~K} \times 16$ | 150 | C, I, E | D, L | 40/44 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C2048-175 | $128 \mathrm{~K} \times 16$ | 170 | C, 1 | D, L, P, J | 40/44 | 165/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C2048-170 | $128 \mathrm{~K} \times 16$ | 170 | C, I, E | D, L, P, J | 40/44 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C2048-205 | $128 \mathrm{~K} \times 16$ | 200 | C, I | D, L, P, J | 40/44 | 165/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C2048-200 | $128 \mathrm{~K} \times 16$ | 200 | C, I, E | D, L, P, J | 40/44 | 165/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C4096-125** | 256K $\times 16$ | 120 | C | D, L | 40/44 | 275/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C4096-120 | 256K $\times 16$ | 120 | C | D, L | 40/44 | 275/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C4096-155 | 256K $\times 16$ | 150 | C, I | D, L | 40/44 | 275/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C4096-150 | 256K $\times 16$ | 150 | C, 1 | D, L | 40/44 | 275/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C4096-175 | $256 \mathrm{~K} \times 16$ | 170 | C, I | D, L, P, J | 40/44 | 275/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C4096-170 | 256K x 16 | 170 | C, I, E | D, L, P, J | $40 / 44$ | 275/0.55 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27C4096-205 | $256 \mathrm{~K} \times 16$ | 200 | C, 1 | D, L, P, J | 40/44 | 275/0.55 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27C4096-200 | $256 \mathrm{~K} \times 16$ | 200 | C, I, E | D, L, P, J | 40/44 | 275/0.55 | $5 \mathrm{~V} \pm 10 \%$ |

* Contact the local AMD sales office for the availability of this speed grade.
** Contact the local AMD sales office for the availability of this device family.


Flash Windowless EPROMs*

| Part Number | Organization | Access <br> Time(ns) | Temp Range ${ }^{1}$ | Package Types ${ }^{2}$ | $\begin{gathered} \text { Number } \\ \text { of Pins } \\ \text { DIP/LCC(PLCC) } \end{gathered}$ | Operating Power Act/Stdby Max ${ }^{3}$ (mW) | Supply <br> Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27F256-95 | 32K $\times 8$ | 90 | C, I | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F256-90 | $32 \mathrm{~K} \times 8$ | 90 | C. 1 | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F256-125 | $32 \mathrm{~K} \times 8$ | 120 | C, 1 | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F256-120 | $32 \mathrm{~K} \times 8$ | 120 | C, I, E | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F256-155 | $32 \mathrm{~K} \times 8$ | 150 | C, 1 | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F256-150 | $32 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F256-175 | $32 \mathrm{~K} \times 8$ | 170 | C. 1 | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F256-170 | $32 \mathrm{~K} \times 8$ | 170 | C, I, E | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F256-205 | 32K $\times 8$ | 200 | C, 1 | D, L, P, J | 28/32 | 155/0.6 | 5V $\pm 5 \%$ |
| Am27F256-200 | $32 \mathrm{~K} \times 8$ | 200 | C, I, E | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F256-255 | $32 \mathrm{~K} \times 8$ | 250 | C, 1 | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F256-250 | 32K x 8 | 250 | C, I, E | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F512-105 | $64 \mathrm{~K} \times 8$ | 100 | C, I | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F512-100 | $64 \mathrm{~K} \times 8$ | 100 | C. 1 | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F512-125 | $64 \mathrm{~K} \times 8$ | 120 | C. 1 | D, L, P, J | 28/32 | 155/0.6 | 5V $\pm 5 \%$ |
| Am27F512-120 | $64 \mathrm{~K} \times 8$ | 120 | C. I, E | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F512-155 | $64 \mathrm{~K} \times 8$ | 150 | C, 1 | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F512-150 | $64 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F512-175 | $64 \mathrm{~K} \times 8$ | 170 | C, I | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F512-170 | $64 \mathrm{~K} \times 8$ | 170 | C, I, E | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F512-205 | $64 \mathrm{~K} \times 8$ | 200 | C. 1 | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F512-200 | $64 \mathrm{~K} \times 8$ | 200 | C, I, E | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F512-255 | $64 \mathrm{~K} \times 8$ | 250 | C, 1 | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F512-250 | $64 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 28/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F010-125 | $128 \mathrm{~K} \times 8$ | 120 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | 5V $\pm 5 \%$ |
| Am27F010-120 | $128 \mathrm{~K} \times 8$ | 120 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F010-155 | $128 \mathrm{~K} \times 8$ | 150 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F010-150 | $128 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F010-175 | $128 \mathrm{~K} \times 8$ | 170 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |

[^2]Flash WIndowless EPROMs* (cont.)

| Part Number | Organization | Access Time(ns) | Temp Range | Package Types | $\begin{gathered} \text { Number } \\ \text { of Pins } \\ \text { DIP/LCC(PLCC) } \end{gathered}$ | Operating Power Act/Stdby Max (mW) | Supply <br> Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27F010-170 | $128 \mathrm{~K} \times 8$ | 170 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | 5V $\pm 10 \%$ |
| Am27F010-205 | $128 \mathrm{~K} \times 8$ | 200 | C, I | D, L, P, J | 32/32 | 155/0.6 | 5V ${ }^{\text {d }}$ 5\% |
| Am27F010-200 | $128 \mathrm{~K} \times 8$ | 200 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F010-255 | $128 \mathrm{~K} \times 8$ | 250 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am27F010-250 | $128 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am27F010-305 | $128 \mathrm{~K} \times 8$ | 300 | C, I | D, L, P, J | 32/32 | 155/0.6 | 5V $\pm$ 5\% |
| Am27F010-300 | 128K $\times 8$ | 300 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | 5V $\pm 10 \%$ |

Flash EEPROMs*

| Part Number | Organization | Access <br> Time(ns) | Temp Range ${ }^{1}$ | Package Types ${ }^{2}$ | $\begin{gathered} \text { Number } \\ \text { of Pins } \\ \text { DIP/LCC(PLCC) } \end{gathered}$ | OperatIng Power Act/Stdby Max ${ }^{3}$ ( mW ) | Supply <br> Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am28F256-95 | 32K $\times 8$ | 90 | C, I | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F256-90 | $32 \mathrm{~K} \times 8$ | 90 | C, I | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F256-105 | 32K $\times 8$ | 100 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F256-100 | 32K $\times 8$ | 100 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F256-125 | $32 \mathrm{~K} \times 8$ | 120 | C, I | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F256-120 | $32 \mathrm{~K} \times 8$ | 120 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F256-155 | 32K $\times 8$ | 150 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F256-150 | $32 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F256-175 | 32K $\times 8$ | 170 | C. 1 | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F256-170 | $32 \mathrm{~K} \times 8$ | 170 | C, 1, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F256-205 | $32 \mathrm{~K} \times 8$ | 200 | C, I | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F256-200 | $32 \mathrm{~K} \times 8$ | 200 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F256-255 | $32 \mathrm{~K} \times 8$ | 250 | C, I | D, L, P, J | 32/32 | 155/0.6 | 5V $\pm$ 5\% |
| Am28F256-250 | $32 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F512-105 | $64 \mathrm{~K} \times 8$ | 100 | C, I | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F512-100 | $64 \mathrm{~K} \times 8$ | 100 | C, I | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F512-125 | $64 \mathrm{~K} \times 8$ | 120 | C, I | D, L, P, J | 32/32 | 155/0.6 | 5V $\pm$ 5\% |
| Am28F512-120 | $64 \mathrm{~K} \times 8$ | 120 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F512-155 | $64 \mathrm{~K} \times 8$ | 150 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | 5V |
| Am28F512-150 | $64 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F512-175 | $64 \mathrm{~K} \times 8$ | 170 | C, I | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F512-170 | $64 \mathrm{~K} \times 8$ | 170 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F512-205 | $64 \mathrm{~K} \times 8$ | 200 | C, I | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F512-200 | $64 \mathrm{~K} \times 8$ | 200 | C. I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F512-255 | $64 \mathrm{~K} \times 8$ | 250 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F512-250 | $64 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F010-125 | $128 \mathrm{~K} \times 8$ | 120 | C. 1 | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F010-120 | $128 \mathrm{~K} \times 8$ | 120 | C, I | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F010-155 | $128 \mathrm{~K} \times 8$ | 150 | C, I | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F010-150 | $128 \mathrm{~K} \times 8$ | 150 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F010-175 | 128K $\times 8$ | 170 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | 5V $\pm 5 \%$ |
| Am28F010-170 | 128K $\times 8$ | 170 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |
| Am28F010-205 | 128K x 8 | 200 | C. 1 | D, L, P, J | 32/32 | 155/0.6 | 5V $\pm 5 \%$ |
| Am28F010-200 | 128K $\times 8$ | 200 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | 5V $\pm 10 \%$ |
| Am28F010-255 | $128 \mathrm{~K} \times 8$ | 250 | C, 1 | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 5 \%$ |
| Am28F010-250 | $128 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 32ß2 | 155/0.6 | 5V $\pm 10 \%$ |
| Am28F010-305 | $128 \mathrm{~K} \times 8$ | 300 | C, I | D, L, P, J | 32/32 | 155/0.6 | 5V $\pm 5 \%$ |
| Am28F010-300 | $128 \mathrm{~K} \times 8$ | 300 | C, I, E | D, L, P, J | 32/32 | 155/0.6 | $5 \mathrm{~V} \pm 10 \%$ |

[^3]

Electrically Erasable PROMs

| Part Number | Organization | $\begin{aligned} & \text { Access } \\ & \text { Tlme(ns) } \end{aligned}$ | $\begin{aligned} & \text { Temp } \\ & \text { Range }^{\prime} \end{aligned}$ | Package Types $^{2}$ Types ${ }^{2}$ | Number of Pins DP/LCC(PLCC) | Operating Power Act/Stdby Max ${ }^{3}$ (mW) | Supply Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am2864AE-205* | $8 \mathrm{8K} \times 8$ | 200 | c, 1 | D. L. P, J | 28/32 | 770390 | $5 \mathrm{~V} \pm 5 \%$ |
| Am2864AE-200 | $8 \mathrm{8K} \times 8$ | 200 | C. I, E | D, L, P, J | 2832 | 7701390 | $5 V \pm 10 \%$ |
| Am2864AE-255 | $8 \mathrm{~K} \times 8$ | 250 | c, 1 | D, L, P, J | 28/32 | 770/390 | 5V $\pm 5 \%$ |
| Am2864AE-250 | $8 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 28/32 | 770/390 | $5 \mathrm{~V} \pm 10 \%$ |
| Am2864AE-305 | $8 \mathrm{~K} \times 8$ | 300 | c, 1 | D, L, P, J | 28/32 | 770/390 | $5 \mathrm{~V} \pm 5 \%$ |
| Am2864AE-300 | $8 \mathrm{~K} \times 8$ | 300 | C, I, E | D, L, P, J | 28/32 | 770390 | $5 \mathrm{~V} \pm 10 \%$ |
| Am2864AE-355 | $8 \mathrm{~K} \times 8$ | 350 | c. 1 | D, L, P, J | 28/32 | 770/390 | 5V $\pm 5 \%$ |
| Am2864AE-350 | $8 \mathrm{~K} \times 8$ | 350 | C, I, E | D, L, P, J | 28/32 | 770390 | $5 \mathrm{~V} \pm 10 \%$ |
| Am2864BE-205* | $8 \mathrm{~K} \times 8$ | 200 | C, 1 | D, L, P, J | 28/32 | 770390 | $5 \mathrm{~V} \pm 5 \%$ |
| Am2864BE-200 | $8 \mathrm{~K} \times 8$ | 200 | C. I, E | D, L, P, J | 28/32 | 770/390 | $5 \mathrm{~V} \pm 10 \%$ |
| Am2864BE-255 | $8 \mathrm{~K} \times 8$ | 250 | c. 1 | D, L, P, J | 28/32 | 770390 | 5V $\pm 5 \%$ |
| Am2864BE-250 | $8 \mathrm{~K} \times 8$ | 250 | C, I, E | D, L, P, J | 28/32 | 770/390 | $5 \mathrm{~V} \pm 10 \%$ |
| Am2864BE-305 | $8 \mathrm{~K} \times 8$ | 300 | c, 1 | D, L, P, J | 28/32 | 770/390 | $5 \mathrm{~V} \pm 5 \%$ |
| Am2864BE-300 | $8 \mathrm{~K} \times 8$ | 300 | C, I, E | D, L, P, J | 28/32 | 770/390 | 5V $\pm 10 \%$ |
| Am2864BE-355 | $8 \mathrm{~K} \times 8$ | 350 | C, I | D, L, P, J | 28/32 | 770390 | 5V $\pm 5 \%$ |
| Am2864BE-350 | $8 \mathrm{~K} \times 8$ | 350 | C, I, E | D, L, P, J | 28/32 | 770/390 | $5 \mathrm{~V} \pm 10 \%$ |

* AE fully compliant to industry standard part with Pin 1 No Connect; BE version has Pin 1 as a Ready/Busy output.


## Notes:

- Temperature Range

C = Commercial ( $0^{\circ}$ to $70^{\circ} \mathrm{C}$ )
$1=$ Industrial $\left(-40^{\circ}\right.$ to $\left.+85^{\circ}\right)$
$E=$ Extended ( $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ also availabie in DESC.)
${ }^{2}$ Package Types
C = Ceramic DIP
$L=$ Rectangular Ceramic Leadless Chip Carrier
$\mathrm{P}=$ Plastic DIP
$\mathrm{J}=$ Rectangular Plastic Leaded Chip Carrier
${ }^{3}$ Operating Power CMOS inputs at oto $70^{\circ} \mathrm{C}$.
$\square$
$\square$

## Static RAMs Selector Guide



## Introduction

AMD's current product offerings in NMOS range from 1K to 16K densities.

Future offerings in ASIC RAMs include Am99C134, a $4 \mathrm{~K} \times 8$ high speed CMOS Dual Port RAM with $35-$ nsec access time. Other offerings include master/slave CMOS Dual Ports with busy and interrupt features (Am99C1341/1441).

Another ASIC RAM product currently in production is Am99C10, a proprietary high performance CMOS Content Addressable Memory (CAM) with a capacity of 256 words and 48 bits per word. Am99C10 is optimized for address decoding in Local Area Networks (LAN) and bridging applications.


## NMOS Static RAM

1K Static RAMs

| Part Number | Organization | Access Time (ns) | Power Dissipation ( $\mu \mathrm{W}$ ) |  | Pins | Supply <br> Voltage | Temp Range | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Standby | Actlve |  |  |  |  |
| Am9122-25 | $256 \times 4$ | 25 | - | 660 | 22 | 5 | C | D, P |
| Am9122-35 | $256 \times 4$ | 35 | - | 660 | 22 | 5 | C, M | D, P |
| Am91L22-25 | $256 \times 4$ | 35 | - | 440 | 22 | 5 | C | D, P |
| Am91L22-45 | $256 \times 4$ | 45 | - | 440 | 22 | 5 | C, M | D, P |

## 4K Static RAMs

| Part Number | Organization | Access <br> Time ( ns ) | Power Dissipation (mW) |  | Pins | Supply <br> Voltage | Temp Range | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Standby | Active |  |  |  |  |
| Am21L41-12 | $4096 \times 1$ | 120 | 25 | 200 | 18 | 5 | C | D, P |
| Am21L41-15 | $4096 \times 1$ | 150 | 25 | 200 | 18 | 5 | C | D, P |
| Am21L41-20 | $4096 \times 1$ | 200 | 25 | 200 | 18 | 5 | C | D, P |
| Am21L41-25 | $4096 \times 1$ | 250 | 25 | 250 | 18 | 5 | C | D, P |
| Am9044B | $4096 \times 1$ | 450 | - | 350 | 18 | 5 | C, M | D, P |
| Am90L44B | $4096 \times 1$ | 450 | - | 250 | 18 | 5 | C, M | D, P |
| Am9044C | $4096 \times 1$ | 300 | - | 350 | 18 | 5 | C, M | D, P |
| Am90L44C | $4096 \times 1$ | 300 | - | 250 | 18 | 5 | C, M | D, P |
| Am9044D | $4096 \times 1$ | 250 | - | 350 | 18 | 5 | C, M | D, P |
| Am90L44D | $4096 \times 1$ | 250 | - | 250 | 18 | 5 | C, M | D, P |
| Am9044E | $4096 \times 1$ | 200 | - | 350 | 18 | 5 | C | D, P |
| Am90L44E | $4096 \times 1$ | 200 | - | 250 | 18 | 5 | C | D, P |

4K Static RAMs (cont.)

| Part Number | Organizatlon | Access <br> Time ( ns ) | Power Dissipation ( $\mu \mathrm{W}$ ) |  | Pins | Supply Voltage | Temp Range | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Standby | Active |  |  |  |  |
| Am9114B | $1024 \times 4$ | 450 | - | 350 | 18 | 5 | C, M | D, P |
| Am91L14B | $1024 \times 4$ | 450 | - | 250 | 18 | 5 | C, M | D, P |
| Am9114C | $1024 \times 4$ | 300 | - | 350 | 18 | 5 | C, M | D, P |
| Am91L14C | $1024 \times 4$ | 300 | - | 250 | 18 | 5 | C, M | D. P |
| Am9114E | $1024 \times 4$ | 200 | - | 350 | 18 | 5 | C, M | D, P |
| Am91L14E | $1024 \times 4$ | 200 | - | 250 | 18 | 5 | C | D. P |
| Am2147-35 | $4096 \times 1$ | 35 | 165 | 990 | 18 | 5 | C | D, L, P |
| Am2147-45 | $4096 \times 1$ | 45 | 165 | 990 | 18 | 5 | M | D, L, F, P |
| Am2147-55 | $4096 \times 1$ | 55 | 165 | 990 | 18 | 5 | C, M | D, L, F, P |
| Am2147-70 | $4096 \times 1$ | 70 | 110 | 880 | 18 | 5 | C, M | D, L, F, P |
| Am21L47-45 | $4096 \times 1$ | 45 | 83 | 688 | 18 | 5 | C | D, L, P |
| Am21L47-55 | $4096 \times 1$ | 55 | 83 | 688 | 18 | 5 | C | D, L, P |
| Am21L47-70 | $4096 \times 1$ | 70 | 83 | 688 | 18 | 5 | C | D, L, P |
| Am2148-35 | $1024 \times 4$ | 35 | 165 | 990 | 18 | 5 | C | D, L, P |
| Am2148-45 | $1024 \times 4$ | 45 | 165 | 990 | 18 | 5 | C, M | D, L, P |
| Am2148-55 | $1024 \times 4$ | 55 | 165 | 990 | 18 | 5 | C, M | D, L, P |
| Am2148-70 | $1024 \times 4$ | 70 | 165 | 990 | 18 | 5 | C, M | D, L, P |
| Am21L48-45 | $1024 \times 4$ | 45 | 110 | 688 | 18 | 5 | C | D, L, P |
| Am21L48-55 | $1024 \times 4$ | 55 | 110 | 688 | 18 | 5 | C | D, L, P |
| Am21L48-70 | $1024 \times 4$ | 70 | 110 | 688 | 18 | 5 | C | D, L, P |
| Am2149-35 | $1024 \times 4$ | 35 | N/A | 990 | 18 | 5 | C | D, L, P |
| Am2149-45 | $1024 \times 4$ | 45 | N/A | 990 | 18 | 5 | C, M | D, L, P |
| Am2149-55 | $1024 \times 4$ | 55 | N/A | 990 | 18 | 5 | C, M | D, L, P |
| Am2149-70 | $1024 \times 4$ | 70 | N/A | 990 | 18 | 5 | C, M | D, L, P |
| Am21L49-45 | $1024 \times 4$ | 45 | N/A | 688 | 18 | 5 | C | D, L, P |
| Am21L49-55 | $1024 \times 4$ | 55 | N/A | 688 | 18 | 5 | C | D, L, P |
| Am21L49-70 | $1024 \times 4$ | 70 | N/A | 688 | 18 | 5 | C | D, L, P |

Application Specific RAMs

| Part Number | Organization | Access <br> Time (ns) | Power Dissipation ( $\mu \mathrm{W}$ ) |  | Pins | Supply <br> Voltage | Temp Range | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Standby | Active |  |  |  |  |
| Am9150-20 | $1024 \times 4$ | 20 | N/A | 990 | 24 | 5 | C | D, L, P |
| Am9150-25 | $1024 \times 4$ | 25 | N/A | 990 | 24 | 5 | C, M | D, L, P |
| Am9150-35 | $1024 \times 4$ | 35 | N/A | 990 | 24 | 5 | C, M | D, L, P |
| Am9150-45 | $1024 \times 4$ | 45 | N/A | 990 | 24 | 5 | C, M | D, L, P |
| Am91L50-20 | $1024 \times 4$ | 20 | N/A | 1200 | 24 | 5 | C | D, P |
| Am91L50-25 | $1024 \times 4$ | 25 | N/A | 1200 | 24 | 5 | C | D, P |
| Am91L50-35 | $1024 \times 4$ | 35 | N/A | 1200 | 24 | 5 | C | D, P |
| Am91L50-45 | $1024 \times 4$ | 45 | N/A | 1200 | 24 | 5 | C | D, P |

16K Static RAMs

| Part Number | Organization | Access Time (ns) | Power Dissipation ( $\mu \mathrm{W}$ ) |  | Plns | Supply <br> Voltage | Temp Range | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Standby | Active |  |  |  |  |
| Am9128-10 | $2048 \times 8$ | 100 | 83 | 660 | 24 | 5 | C | D, P |
| Am9128-12 | $2048 \times 8$ | 120 | 165 | 825 | 24 | 5 | M | D |
| Am9128-15 | $2048 \times 8$ | 150 | 83 | 550 | 24 | 5 | C, M | D, P |
| Am9128-20 | $2048 \times 8$ | 200 | 165 | 660 | 24 | 5 | C, M | D, P |
| Am9128-70 | $2048 \times 8$ | 70 | 165 | 770 | 24 | 5 | C, M | D. $P$ |
| Am9128-90 | $2048 \times 8$ | 90 | 165 | 990 | 24 | 5 | M | D |
| Am2167-35 | $16384 \times 1$ | 35 | 165 | 660 | 20 | 5 | C | D, P, L |
| Am2167-45 | $16384 \times 1$ | 45 | 165 | 660 | 20 | 5 | C, M | D, P, L |
| Am2167-55 | $16384 \times 1$ | 35 | 165 | 660 | 20 | 5 | C, M | D, P, L |
| Am2167-70 | $16384 \times 1$ | 70 | 165 | 660 | 20 | 5 | C, M | D, P, L |
| Am2168-35 | $4096 \times 4$ | 35 | 165 | 660 | 20 | 5 | C | D, P |
| Am2168-45 | $4096 \times 4$ | 45 | 165 | 550 | 20 | 5 | C, M | D, P, L |
| Am2168-55 | $4096 \times 4$ | 55 | 165 | 550 | 20 | 5 | C, M | D, P, L |
| Am2168-70 | $4096 \times 4$ | 70 | 165 | 550 | 20 | 5 | C, M | D, P, L |
| Am2169-35 | $4096 \times 4$ | 35 | N/A | 550 | 20 | 5 | C | D, P |
| Am2169-40 | $4096 \times 4$ | 40 | N/A | 550 | 20 | 5 | C | D, P |
| Am2169-50 | $4096 \times 4$ | 50 | N/A | 550 | 20 | 5 | C, M | D, P, L |
| Am2169-70 | $4096 \times 4$ | 70 | N/A | 550 | 20 | 5 | C, M | D, P, L |



## Application Specific RAMs

## Dual Port RAM

| Part Number | Organization | Access Time (ns) | Power Dissipation ( $\mu \mathrm{W}$ ) |  | Pins | Supply Voltage | Tomp Range | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Standby | Active |  |  |  |  |
| Am2130 <br> Am2140 | $\begin{array}{r} 1024 \times 8 \\ 1024 \times 8 \end{array}$ | $\begin{gathered} 55 / 70 / 100 / 120 \\ 11 \end{gathered}$ | $\begin{aligned} & 605 / 220 \\ & 605 / 220 \end{aligned}$ | $\begin{aligned} & 935 \\ & 935 \end{aligned}$ | $\begin{aligned} & 48 \\ & 48 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & C, M \\ & C, M \end{aligned}$ | $\begin{aligned} & D, P, J \\ & D, P, J \end{aligned}$ |
| Am99C134* <br> Am99C1341* <br> Am99C1441* <br> (Slave) | $4096 \times 8$ $4096 \times 8$ $4096 \times 8$ | $\begin{aligned} & 35 \\ & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 900 \\ & 900 \\ & 900 \end{aligned}$ | $\begin{gathered} 48 / 52 \\ 52 \\ 52 \end{gathered}$ | $\begin{aligned} & 5 \\ & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{C} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { P, J } \\ & \mathbf{J} \\ & J \end{aligned}$ |

* Future Products

Content Addressable Memory (CAM)

| Part <br> Number | Organization | Access <br> Time (ns) | Standby | Actlve | Power Dissipation $(\mu \mathrm{W})$ |  | Supply <br> Voltage | Temp <br> Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $256 \times 48$ | 100 | 55 | 715 | 28 | 5 |  |  |



## Advantages of AMD PROM Devices

m Broadest BIPOLAR/CMOS PROM product line in the industry

- AMD's IMOX ${ }^{\top \mathrm{M}}$ process produces the industry's fastest bipolar PROMs
- AMD's Dual-Metal EPROM technology produces the industry's fastest CMOS PROMs
- Highly reliable, ultra-fast programming platnium-silicide fuses guarantees extremely high ( $\mathbf{~} 98 \%$ ) programming yields for Am27Sxxx Series
- Commercial $16 \mathrm{~K}, 64 \mathrm{~K}$, and 128 K CMOS PROMs in production are pin and speed compatible with their Bipolar counterparts
- Future plans for CMOS PROMs include 16K registered and 32K densitites


## Features/Benefits

- Low Voltage generic programming
- PNP inputs for low input current
- Three state outputs
- Registered outputs options
- Many are offered in 300-mil SKINNYDIP© package
- Some are offered in power-switched version

Typical applications include:

- Microprogramming controls
- State machines
- Mapping functions
- Code conversion
- Character generator
- Next address generation
. Look-up table
- Logic Replacement


Standard PROMs

| AMD Part Number | Slize | Organization | Output | Number of Pins |  | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27LS19 | 256 | $32 \times 8$ | TS | 16 | 55/70 | D, P, F, L, J |
| Am27S19 | 256 | $32 \times 8$ | TS | 16 | 40/50 | D, P, F, L, J |
| Am27S19A | 256 | $32 \times 8$ | TS | 16 | 25/35 | D, P, F, L, J |
| AM27S19SA | 256 | $32 \times 8$ | TS | 16 | 15/20 | D, P, F, L, J |
| Am27S21 | 1024 | $256 \times 4$ | TS | 16 | 45/60 | D, P, F, L, J |
| Am27S21A | 1024 | $256 \times 4$ | TS | 16 | 30/40 | D, P, F, L, J |
| 53/63S281 | 2048 | $256 \times 8$ | TS | 20 | 45/50 | N, NL, W, L, J |
| 53/63S281A | 2048 | $256 \times 8$ | TS | 20 | 28/40 | N, NL, W, L, J |
| Am27S13 | 2048 | $512 \times 4$ | TS | 16 | 50/60 | D, P, F, L, J |
| Am27S13A | 2048 | $512 \times 4$ | TS | 16 | 30/40 | D, P, F, L, J |
| Am27S29 | 4096 | $512 \times 8$ | TS | 20 | 55/70 | D, P, F, L, J |
| Am27S29A | 4096 | $512 \times 8$ | TS | 20 | 40/50 | D, P, F, L, J |
| Am27S29SA | 4096 | $512 \times 8$ | TS | 20 | 30/40 | D, P, F, L, J |
| Am27S31 | 4096 | $512 \times 8$ | TS | 24 | 55/70 | D, P, F, L, J |
| Am27S31A | 4096 | $512 \times 8$ | TS | 24 | 40/50 | D, P, F, L, J |
| Am27S33 | 4096 | $1024 \times 4$ | TS | 18 | 55/70 | D, P, F, L, J |

Notes: 1. Commercial $=0$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$.
Military $=-55$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$.

## Packages:

Am27SXXX Series
$\begin{array}{lll}\text { D } & \text { - Ceramic DIP } & \text { J } \\ \text { F } & \text { - Plastic Leaded Chip Carrier } \\ \text { L } & \text { - Leadless Chip Carrier } & \end{array}$

53/63SXXX Serles

| J - Ceramic DIP | N - Plastic DIP |
| :--- | :--- |
| JS - 300 mil Ceramic DIP | NS - 300 mil Plastic DIP |
| L - Leadless Chip Carrier | W -Ceramic Flat Pack |
| NL - Plastic Leaded Chip Carrier |  |

J 300 mil Coraic
NL - Plastic Leaded Chip Carrier

Standard PROMs (cont.)

| AMD Part Number | Size | Organization | Output | Number of Pins | $\begin{aligned} & \text { Access } \\ & \text { Times } \\ & \mathrm{T}_{\mathrm{A}}^{\mathrm{Max}} \mathrm{C} /{ }^{(1)} \end{aligned}$ | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27S33A | 4096 | $1024 \times 4$ | TS | 18 | 35/45 | D, P, F, L, J |
| Am27S181 | 8192 | $1024 \times 8$ | TS | 24 | 60/80 | D, P, F, L, J |
| Am27S181A | 8192 | $1024 \times 8$ | TS | 24 | 35/50 | D, P, F, L, J |
| Am27S281 ${ }^{(2)}$ | 8192 | $1024 \times 8$ | TS | 24 | 60/80 | D, P |
| Am27S281A ${ }^{(2)}$ | 8192 | $1024 \times 8$ | TS | 24 | 35/50 | D, P |
| 53/63S881 | 8192 | $1024 \times 8$ | TS | 24 | 45/55 | N,NL,NS,W,L,J,JS |
| 53/63S881A | 8192 | $1024 \times 8$ | TS | 24 | 30/45 | N,NL,NS,W,L,J,JS |
| Am27S185 | 8192 | $2048 \times 4$ | TS | 18 | 50/55 | D, P, F, L, J |
| Am27S185A | 8192 | $2048 \times 4$ | TS | 18 | 35/45 | D, P, F, L, J |
| Am27S191 | 16384 | $2048 \times 8$ | TS | 24 | 50/65 | D, P, F, L, J |
| Am27S191A | 16384 | $2048 \times 8$ | TS | 24 | 35/50 | D, P, F, L, J |
| Am27PS191 | 16384 | $2048 \times 8$ | TS | 24 | 65/75 | D, P, F, L, J |
| Am27PS191A | 16384 | $2048 \times 8$ | TS | 24 | 50/65 | D, P, F, L, J |
| Am27S191SA | 16384 | $2048 \times 8$ | TS | 24 | 25/30 | D, P, F, L, J |
| Am27S291 ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 50/65 | D, P |
| Am27S291A ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 35/50 | D, P |
| Am27S291SA ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 25/30 | D, P |
| Am27PS291 ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 65/75 | D, P |
| Am27PS291A ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 50/65 | D, P |
| Am27S41 | 16384 | $4096 \times 4$ | TS | 20 | 50/65 | D, P |
| Am27S41A | 16384 | $4096 \times 4$ | TS | 20 | 35/50 | D, P |
| Am27PS41 | 16384 | $4096 \times 4$ | TS | 20 | -/65 | D, P |
| Am27S43 | 32768 | $4096 \times 8$ | TS | 24 | 55/65 | D, P, F, L |
| Am27S43A | 32768 | $4096 \times 8$ | TS | 24 | 40/55 | D, P, F, L |
| 53/63S3281 | 32768 | $4096 \times 8$ | TS | 24 | 45/60 | NL, N, W, L, J |
| 53/63S3281A | 32768 | $4096 \times 8$ | TS | 24 | 35/50 | NL, N, W, L, J |
| 53S3281B | 32768 | $4096 \times 8$ | TS | 24 | -140 | W, L, J |
| Am27S49 | 65536 | $8192 \times 8$ | TS | 24 | 55/65 | D, F, L, $\mathrm{P}^{(3)}$ |
| Am72S49A-45 | 65636 | $8192 \times 8$ | TS | 24 | 45/- | D, F, L, $\mathrm{P}^{(3)}$ |
| Am27S49A | 65536 | $8192 \times 8$ | TS | 24 | 40/55 | D, F, L, $\mathrm{P}^{(3)}$ |
| Am27S49SA | 65536 | $8192 \times 8$ | TS | 24 | 25/30 | D, F, L, $\mathrm{P}^{(3)}$ |
| Am27S49-T ${ }^{(2)}$ | 65536 | $8192 \times 8$ | TS | 24 | 55/65 | D, $\mathrm{P}^{(3)}$ |
| Am27S49A-T ${ }^{(2)}$ | 65536 | $8192 \times 8$ | TS | 24 | 40/55 | D, $\mathrm{P}^{(3)}$ |
| Am27S49SA-T ${ }^{(2)}$ | 65536 | $8192 \times 8$ | TS | 24 | 25/30 | D, $\mathrm{P}^{(3)}$ |
| Am27S51 | 131072 | $16384 \times 8$ | TS | 28 | 55/65 | D |
| Am27S51A | 131072 | $16384 \times 8$ | TS | 28 | 35/45 | D |

Notes: 1. Commercial $=0$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$. Military $=-55$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$.

## Packages:

| Am27SXXX Serles |  |  |
| :--- | :--- | :--- |
| D - Ceramic DIP | J | - Plastic Leaded Chip Carrier |
| F - Flat Pack | P | - Plastic DIP |
| L - Leadless Chip Carrier |  |  |

53/63SXXX Series
J - Ceramic DIP
JS -300 mil Ceramic DIP NS -300 mil Plastic DIP
L - Leadless Chip Carrier W - Ceramic Flat Pack
NL - Plastic Leaded Chip Carrier

Registered PROMs

| AMD Part Number | Size | Organization | Output | Number of Pins | Set-Up <br> Times $C / M^{(1)}$ <br> Max | Clock To Output Times $C / M^{(1)}$ Max | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27S25 ${ }^{(2)}$ | 4096 | $512 \times 8$ | TS | 24 | 50/55 | 27/30 | D, P, F, L, J |
| Am27S25A ${ }^{(2)}$ | 4096 | $512 \times 8$ | TS | 24 | 30/35 | 20/25 | D, P, F, L, J |
| Am27S25SA ${ }^{(2)}$ | 4096 | $512 \times 8$ | TS | 24 | 25/30 | 12/15 | D, P, F, L, J |
| Am27S27 | 4096 | $512 \times 8$ | TS | 22 | 55/65 | 27/30 | D, P, F |
| Am27S27A | 4096 | $512 \times 8$ | TS | 22 | 30/35 | 15/20 | D, P, F |
| Am27S35 ${ }^{(2)}$ | 8192 | $1024 \times 8$ | TS | 24 | 40/45 | 25/30 | D, P, F, L, J |
| Am27S35A ${ }^{(2)}$ | 8192 | $1024 \times 8$ | TS | 24 | 35/40 | 20/25 | D, P, F, L, J |
| Am27S37 ${ }^{(2)}$ | 8192 | $1024 \times 8$ | TS | 24 | 40/45 | 25/30 | D, P, F, L, J |
| Am27S37A ${ }^{(2)}$ | 8192 | $1024 \times 8$ | TS | 24 | 35/40 | 20/25 | D, P, F, L, J |
| 53/63RS881 | 8192 | $1024 \times 8$ | TS | 24 | 35/45 | 20/25 | N, NL, NS, W, L, J, JS |
| 53/63RS881A | 8192 | $1024 \times 8$ | TS | 24 | 30/40 | 15/20 | N, NL, NS, W, L, J, JS |
| Am27S45 ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 45/50 | 25/30 | D, P, F, L, J |
| Am27S45A ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 40/45 | 20/25 | D, P, F, L, J |
| Am27S45SA ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 25/28 | 10/12 | D, P, F, L, J |
| Am27S47 ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 45/50 | 25/30 | D, P, F, L, J |
| Am27S47A ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 40/45 | 20/25 | D, P, F, L, J |
| Am27S47SA ${ }^{(2)}$ | 16384 | $2048 \times 8$ | TS | 24 | 25/28 | 10/12 | D, P, F, L, J |
| 53/63RA1681 | 16384 | $2048 \times 8$ | TS | 24 | 40/45 | 20/25 | NL, NS, W, L, JS |
| 53/63RA1681A | 16384 | $2048 \times 8$ | TS | 24 | 35/40 | 15/20 | NL, NS, W, L, JS |
| 53/63RS1681 | 16384 | $2048 \times 8$ | TS | 24 | 40/45 | 20/25 | NL, NS, W, L., JS |
| 53/63RS1681A | 16384 | $2048 \times 8$ | TS | 24 | 35/40 | 15/20 | NL, NS, W, L, JS |

Registered PROMs with On-Chip Diagnostics

| AMD Part Number | Size | Organization | Output | Number of Pins | Set-Up Times $C / M^{(1)}$ Max | Clock To Output TImes $C / M^{(1)}$ Max | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Am27S85(2) } \\ & \text { Am27S85A } \end{aligned}$ | $\begin{aligned} & 16384 \\ & 16384 \end{aligned}$ | $\begin{array}{r} 4096 \times 4 \\ 4096 \times 4 \end{array}$ | $\begin{aligned} & \text { TS } \\ & \text { TS } \end{aligned}$ | $\begin{aligned} & 24 \\ & 24 \end{aligned}$ | $\begin{aligned} & 35 / 40 \\ & 27 / 30 \end{aligned}$ | $\begin{aligned} & 15 / 20 \\ & 12 / 17 \end{aligned}$ | D, P, F, L, J D, P, F, L, J |

Notes: 1. Commercial $=0$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$. Military $=-55$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$.

## Packages:

| Am27SXXX Serles |  | 53/63SXXX Serles |  |
| :---: | :---: | :---: | :---: |
| D - Ceramic DIP | J - Plastic Leaded Chip Carrier | J - Ceramic DIP | N - Plastic DIP |
| F - Flat Pack | P - Plastic DIP | JS - 300 mil Ceramic DIP | NS -300 mil Plastic DIP |
| L. - Leadless Chip Carrier |  | L - Leadless Chip Carrier | W - Ceramic Flat Pack |

CMOS PROMs

| Part Number | Sizo | Organization | Output | Number of Pins | $\begin{aligned} & \text { Access } \\ & \text { Tlmes } \\ & \mathbf{T}_{\mathbf{A}} \mathrm{CM}_{\mathrm{Max}}^{(1)} \end{aligned}$ | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27C49-35 | 64K | $8 \mathrm{~K} \times 8$ | TS | 24 | 35/- | D |
| Am27C49-45 | 64K | $8 \mathrm{~K} \times 8$ | TS | 24 | 45/45 ${ }^{(3)}$ | D |
| Am27C49-55 | 64K | $8 \mathrm{~K} \times 8$ | TS | 24 | 55/55 ${ }^{(3)}$ | D |
| Am27C191-25 | 16K | $2 \mathrm{~K} \times 8$ | TS | 24 | 25/- | D |
| Am27C191-35 | 16K | $2 \mathrm{~K} \times 8$ | TS | 24 | 35/35 ${ }^{(3)}$ | D |
| Am27C191-45 | 16K | $2 \mathrm{~K} \times 8$ | TS | 24 | 45/45 ${ }^{(3)}$ | D |
| Am27C291-25 ${ }^{(2)}$ | 16K | $2 \mathrm{~K} \times 8$ | TS | 24 | 255/- | D |
| Am27C291-35 ${ }^{(2)}$ | 16K | $2 \mathrm{~K} \times 8$ | TS | 24 | 35/35 ${ }^{(3)}$ | D |
| Am27C291-45 ${ }^{(2)}$ | 16K | $2 \mathrm{~K} \times 8$ | TS | 24 | 45/45 ${ }^{(3)}$ | D |
| Am27C51-45 ${ }^{(3)}$ | 128K | $16 \mathrm{~K} \times 8$ | TS | 28 | 45/- | D |
| Am27C51-55 ${ }^{(3)}$ | 128K | $16 \mathrm{~K} \times 8$ | TS | 28 | 55/55 | D |
| Am27C51-65 ${ }^{(3)}$ | 128K | $16 \mathrm{~K} \times 8$ | TS | 28 | 65/65 | D |
| Am27C45-20 ${ }^{(3)}$ | 16K Reg. | $2 \mathrm{~K} \times 8$ | TS | 24 | 20/- | D |
| Am27C45-25 ${ }^{(3)}$ | 16K Reg. | $2 \mathrm{~K} \times 8$ | TS | 24 | 25/25 | D |
| Am27C45-35 ${ }^{(3)}$ | 16K Reg. | $2 \mathrm{~K} \times 8$ | TS | 24 | 35/35 | D |
| Am27C43-35 ${ }^{(3)}$ | 32 K | $4 \mathrm{~K} \times 8$ | TS | 24 | 35/35 | D |
| Am27C43-45 ${ }^{(3)}$ | 32K | $4 \mathrm{~K} \times 8$ | TS | 24 | 45/45 | D |

Notes: 1. Commercial $=0$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$.
Military $=-55$ to $125^{\circ} \mathrm{C}, V_{c c}=5 \mathrm{~V} \pm 10 \%$.
2. SKINNYDIP 24-pin package- $\mathbf{3 0 0}$ mil lateral centers.
3. In development.

## Packages:

## Am27SXXX Serles

D - Ceramic DIP
F - Flat Pack
L. - Leadless Chip Carrier

## 53/63SXXX Series

J - Ceramic DIP
JS - 300 mil Ceramic DIP
L - Leadless Chip Carrier
N - Plastic DIP
NS - 300 mil Plastic DIP
W - Ceramic Flat Pack
NL - Plastic Leaded Chip Carrier
$\qquad$


# 7 

Advanced
Micro
Devices


## Table of Contents

First-In First-Out Devices (FIFOs)
Table of Contents for Section 2 ..... 2-2
High Density FIFO-CMOS
Am7200-25/35/50/65/80 256x9, with Flags ..... 2-3
Am7201-25/35/50/65/80 512x9, with Flags ..... 2-14
Am7202-25/35/50/65/80 1024x9, with Flags ..... 2-25
Am7203-25/35/50/65/80 2048x9, with Flags ..... 2-36
Am7204-25/35/50/65/80 4096x9, with Flags ..... 2-46
Low Density FIFO-CMOS
67C401 Cascadable, (64x4), High Speed ..... 2-57
67C4013 Cascadable, (64x4), High Speed ..... 2-57
67C402 Cascadable, (64×5), High Speed ..... 2-57
67C4023 Cascadable, (64×5), High Speed ..... 2-57
$67 C 401$ Cascadable, (64x4), Low Power ..... 2-65
$67 C 4013$ Three-State, Cascadable, Low Power, (64×4) ..... 2-65
67C402 Cascadable, (64x5), Low Power ..... 2-65
67C4023 Three-State, Cascadable, (64×5), Low Power ..... 2-65
67C4033 Three-State, Cascadable, Low Power, ( $64 \times 5$ ) with Flags ..... 2-73
67C413 $40 \mathrm{MHz} 64 \times 5$ CMOS Memory, Low Power with Flags ..... 2-84
Low Density FIFO-Bipolar
6740164 words deep by 4 bits wide, ( $64 \times 4$ ) ..... 2-87
67401A 64 words deep by 4 bits wide, ( $64 \times 4$ ) ..... 2-87
67402 64 words deep by 4 bits wide, ( $64 \times 4$ ) ..... 2-87
67402A 64 words deep by 4 bits wide, ( $64 \times 4$ ) ..... 2-87
C67401 Cascadable, (64x4) ..... 2-96
C67401A Cascadable, (64x4) ..... 2-96
C67402 Cascadable, (64×5) ..... 2-96
C67402A Cascadable, (64×5) ..... 2-96
745225 16 words deep by 5 bits wide, (16x5) ..... 2-105
74S225A 16 words deep by 5 bits wide, (16x5) ..... 2-105
67413 35 MHz , (64×5), with Flags ..... 2-113
67413A 35 MHz , (64×5), with Flags ..... 2-113
Application Specific FIFOs
Am4601 512x9 FIFO with Programmable Flags ..... 2-125
67417 (64×8/9) Serializing ..... 2-128
674219 FIFO RAM Controller ..... 2-144
Am4701-45 Dual $512 \times 8$ Bidirectional with B Port Parity ..... 2-162
Military FIFOs
Military Specialty Memory ..... 2-182
FIFO IC Selector Guide (Military) ..... 2-183
JAN 38510 and Standard Drawing Program ..... 2-184
MIL-M-38510 Slash Sheet Cross Reference for AMD Generic Part Number ..... 2-184
Standard Military Drawing Generic Part Type Cross Reference ..... 2-184
Product Introduction Procedures ..... 2-185
Standard Processing Flows ..... 2-185
Manufacturing and Screening Locations ..... 2-185
Manufacturing Capabilities ..... 2-185
Standard Military Flow Chart ..... 2-186
Quality Programs ..... 2-188
Quality Assurance ..... 2-188
Product Qualification/Quality Conformance Inspection (QCI) ..... 2-188
Customer Material Returns ..... 2-189
Electrostatic Discharge Control Procedures ..... 2-189
Radiation Hardness Program ..... 2-189
JAN 38510 and Standard Military Drawing Program ..... 2-191
C57401 Cascadable (64×4) ..... 2-192C57402
C57402A
5740157401A
57402
57402A57413A
57C401/13
57C402/2357C4033
Am7200-40/50/65/80Am7201-40/50/65/80
C57401A
Cascadable (64×4)
Cascadable (64×4) ..... 2-192 ..... 2-192
Cascadable (64x5) ..... 2-192
Cascadable (64x5) ..... 2-192
(64x4) ..... 2-192
(64x4) ..... 2-192
(64×5) ..... 2-192
(64x5) ..... 2-192
25 MHz ( $64 \times 5$ ), with Flag and Output Enable ..... 2-204
Military CMOS Zero Power FIFOs ( $64 \times 4$ ) ..... 2-215
Military CMOS Zero Power FIFOs ( $64 \times 5$ ) ..... 2-215
Military CMOS Zero Power FIFOs $(64 \times 5)$ with Flags. ..... 2-215High Density CMOS (256x9)2-227High Density CMOS (512x9)2-231
Am7202-40/50/65/80
Am7203-40/50/65/80
High Density CMOS (1024×9) ..... 2-235
High Density CMOS (2048×9) ..... 2-239
FIFO Application Notes Article Reprints
FIFOs: Rubber-Band Memories to Hold Your System Together ..... 2-243
FIFO RAM Controller Tackles Deep Data Buffering ..... 2-251
PAL Devices, PROMs, FIFOs, and Multipliers Team up to Implement Single-Board High Performance Audio Spectrum Analyzer ..... 2-257
First-In First-Out Memories: Operations and Applications ..... 2-277
Second Generation FIFOs Simplify System Design and Open New Application Areas ..... 2-289
Cascadability Issues in Advanced Micro Devices Shallow FIFOs ..... 2-297



## Am7200-25/35/50/65/80

## DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 256x9 organization
- Cycle times of 35/45/65/80/100 nanoseconds
- Asynchronous and simultaneous writes and reads
- Low power consumption
- 60 mA max, $-35 / 50 / 65 / 80$
- 70 mA max, -25
- Status flags - full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for XI - CMOS threshold
- Functional and pin compatible with industry standard devices


## GENERAL DESCRIPTION

The Am7200 is a RAM-based CMOS FIFO that is 256 words deep with 9-bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 28.5 MHz . Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7200 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7200 useful in communication, image processing, mass storage, DSP, and printing systems.

## BLOCK DIAGRAM



Figure 1.

| Publication \# Rev. <br> 10804 Amendment <br> Issue Date: February 1989  |
| :--- | :--- | :--- |



Pin Designations: $\bar{W}=$ Write

$$
\overline{\mathrm{R}}=\text { Read }
$$

$\overline{R S}=$ Reset
$\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit
$\mathrm{D}_{\mathrm{x}}=$ Data In
$Q_{x}=$ Data Out
$\overline{\mathrm{XI}}=$ Expansion In
$\overline{\mathrm{XO}} / \overline{\mathrm{FF}}=$ Expansion Out/Half-Full Flag
$\overline{\mathrm{FF}}=$ Full Flag
$\overline{\mathrm{EF}}=$ Empty Flag
$V_{c c}=$ Supply Voltage
GND = Ground
NC = No Connect

PLCC


Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages. The order number (Valid Combination) is formed by a combination of:
a. Part Number
b. Performance
c. Package Type
d. Operating Conditions

NOTE: AMD has changed the part numbers on the high-density FIFOs. The following part numbers are equivalent devices with the same DC and AC electrical characteristics.

| New P/N | Old P/N |
| :---: | :---: |
| Am7200 | $67 C 4500$ |
| Am7201 | 67 C 4501 |
| Am7202 | 67 C 4502 |
| Am7203 | 67 C 4503 |
| Am7204 | - |



ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
| Input voltage |  |
| Operating temperature ................................. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| Storage temperature ................................... $55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Power dissipation ......................................................1.0 W |  |
| DC output current |  |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS Commercial: $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | $\begin{aligned} & \text { Am7200-25 } \\ & \mathrm{t}_{\mathrm{A}}=25 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & \text { Am7200-35 } \\ & t_{A}=35 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & \text { Am7200-50 } \\ & t_{A}=50 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{array}{\|c} A_{A} 7200-65 \\ t_{A}=65 \mathrm{~ns} \\ \text { Min. Max. } \end{array}$ |  | $\begin{array}{\|c\|} \hline A m 7200-80 \\ t_{A}=80 \text { ns } \\ \text { Min. Max. } \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Input Leakage Current (any input) (Note 1) | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{10}$ | Output Leakage Current (data outputs) (Note 2) | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input Low Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{HXI}}$ | Input High Voltage, $\overline{\mathrm{XI}}$ (Note 3) | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{1 \mathrm{~L} \times 1}$ | Input Low Voltage, $\overline{\mathrm{XI}}$ (Note 3) | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic " 1 " Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | V |
| $V_{\text {OL }}$ | Output Logic "0" voltage $\mathrm{I}_{\text {OL }}=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | V |
| lcCl | Average $\mathrm{V}_{\mathrm{cc}}$ Power Supply Current (Note 4) | - | 70 | - | 60 | - | 60 | - | 60 | - | 60 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mid H}\right)(\text { Note } 4)$ | - |  |  | 20 |  | 20 | - | 20 | - | 20 | mA |
| $\mathrm{I}_{\text {cc3 }}$ | Power Down Current (all inputs $=\mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ ) (Note 4) | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | mA |

Notes: 1. Measurements with $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$.
2. $\bar{R} \geq V_{\text {IH }}, G N D \leq V_{\text {OUT }} \leq V_{C C}$.
3. These are absolute voltage levels with respect to the ground pins on the device and include all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.
4. $I_{C C}$ measurements are made with outputs open.

AC CHARACTERISTICS $\mathrm{v}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Figures | Am7200-25 Min. Max. | Am7200-35 Min. Max. | Am7200-50 Min. Max. | Am7200-65 Min. Max. | Am7200-80 Min. Max <br> Min. Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write and Flag Timing |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 3 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {wPw }}$ | Write Pulse Width | 3 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 3 | 10 | 10 | 15 | 15 | 20 | ns |
| $\mathrm{b}_{\mathrm{bs}}$ | Data Setup Time | 3,9 | 15 | 18 | 30 | 30 | 40 | ns |
| ${ }_{\text {bH }}$ | Data Hold Time | 3,9 | 0 | 0 | 5 | 10 | 10 | ns |
| ${ }_{\text {WFFF }}$ | Write LOW to Full Flag LOW | 6,9 | 25 | 30 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {WhF }}$ | Write LOW to Half-Full Flag LOW | 5 | 35 | 45 | 65 | 80 | 100 | ns |
| $\dagger_{\text {WEF }}$ | Write HIGH to Empty Flag HIGH | 4,8 | 25 | 30 | 45 | 60 | 60 | ns |
| $t_{\text {wLz }}$ | Write pulse HIGH to data bus at LOW Z (Note 1) | 8 | 5 | 10 | 15 | 15 | 20 | ns |
| Read and Flag Timing |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ch }}$ | Read Cycle Time | 3 | 35 | 45 | 65 | 80 | 100 | ns |
| ${ }_{\text {t }}$ | Access Time | 3,4,8,9 | 25 | 35 | 50 | 65 | 80 | ns |
| ${ }_{\text {RR }}$ | Read Recovery Time | 3 | 10 | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\text {RPW }}$ | Read Pulse Width | 3 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RLZ }}$ | Read pulse LOW to data bus at LOW Z (Note 1) | 3 | 5 | 5 | 10 | 10 | 10 | ns |
| bv | Data Valid from read pulse HIGH | 3 | 5 | 5 | 5 | 5 | 5 | ns |
| $\mathrm{t}_{\text {RHZ }}$ | Read pulse HIGH to data bus at HIGH Z (Note 1) | 3 | 18 | 20 | 30 | 30 | 30 | ns |
| $\mathrm{t}_{\text {gFF }}$ | Read HIGH to Full Flag HIGH | 6,9 | 25 | 30 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read HIGH to Half Full-Flag HIGH | 5 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {ReF }}$ | Read LOW to Empty Flag LOW | 4,8 | 25 | 30 | 45 | 60 | 60 | ns |


| Reset Timing |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {Rsc }}$ | Reset Cycle Time | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {hs }}$ | Reset Pulse Width | 2 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {hss }}$ | Reset Setup Time | 2 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RSR }}$ | Reset Recovery Time | 2 | 10 | 10 | 15 | 15 | 20 | ns |
| $t_{\text {EFL }}$ | Reset to Empty Flag LOW | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| ${ }_{\text {HFH }}$ | Reset to Half-Full Flag High | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {FFH }}$ | Reset to Full Flag HIGH | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| Retransmit Timing |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RTC }}$ | Retransmit Cycle Time | 7 | 35 | 45 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {RT }}$ | Retransmit Pulse Width | 7 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {tiR }}$ | Retransmit Recovery Time | 7 | 10 | 10 | 15 | 15 | 20 | ns |

Note: 1. Characterized parameters.

## FUNCTIONAL DESCRIPTION

The Am7200 CMOS FIFO is designed around a $256 \times 9$ dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.
The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.
Address pointers automatically overflow to address zero after reaching address 255 . Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.
Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.
Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7200. The write, read, data-in and dataout lines of the Am7200 are connected in parallel, and the Expansion-Out (XO) and the Expansion-In (XI) lines are daisychained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the handshake between $\overline{\mathrm{XO}}$ and $\overline{\mathrm{XI}}$.

## OPERATIONAL DESCRIPTION

## Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of $\overline{\mathrm{XI}}$ and $\overline{\mathrm{FL}}$ are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read $(\bar{R})$ and Write $(\bar{W})$ signals must be HIGH $t_{\text {Rss }}$ prior to and $t_{\text {RSR }}$ after the rising edge of Reset $(\overline{\mathrm{RS}})$. The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag ( $\overline{E F}$ ) being LOW, active, and both the Half-Full $(\overline{\mathrm{HF}})$ and Full Flag $(\overline{\mathrm{FF}})$ being HIGH, inactive.


## Writing Data To The FIFO

The HIGH state of the Full Flag ( $\overline{\mathrm{FF}}$ ) indicates that the FIFO is capable of accepting data. The falling edge of Write $(\bar{W})$ initiates a write cycle. (See Figure 3.) Data appearing at inputs D0-D8 $\mathrm{t}_{\mathrm{DS}}$ prior to and $t_{\mathrm{DH}}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.
The LOW- to-HIGH transition of the Empty Flag ( $\overline{\mathrm{EF}}$ ) occurs $\mathrm{t}_{\text {wEF }}$ after the rising edge of $\bar{W}$ during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag/HF) will go LOW ${ }_{\text {WHF }}$ after the falling edge of $\bar{W}$ during the write operation which creates the half-full condition. (See Figure 5.) $\overline{\mathrm{HF}}$ will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 128 or more. The Half-Full Flag is not available in Depth-Expansion Mode. The Full Flag ( $\overline{\mathrm{FF}}$ ) goes LOW $\mathrm{t}_{\text {WFF }}$ after the falling edge of $\bar{W}$ during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 256 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

## Reading Data From The FIFO

The HIGH state of the Empty Flag ( $\overline{\mathrm{EF}}$ ) indicates that the FIFO is ready to output data. The falling edge of Read $(\bar{R})$ initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Q0-Q8 $t_{A}$ after the falling edge of $\bar{R}$, and remains until $t_{D V}$ after the rising edge of $\bar{R}$. Q0-Q8 return to a high-impedance state when a valid read is not in progress.
The Full Flag $(\overline{\mathrm{FF}})$ will go $\mathrm{HIGH} \mathrm{t}_{\text {RFF }}$ after the rising edge of $\overline{\text { R during }}$ the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag ( $\overline{\mathrm{HF})}$ will go $\mathrm{HIGH} \mathrm{t}_{\text {RHF }}$ after the rising edge of $\bar{R}$ during the read operation, which eliminates the half-full condition. (See Figure 5). HF will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 127 or less. The HalfFull Flag is not available in Depth-Expansion Mode. The HIGH-toLOW transition of $\overline{\mathrm{EF}}$ occurs $\mathrm{t}_{\text {REF }}$ after the falling edge of $\overline{\mathrm{R}}$ during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

## Half-Full Flag

The Half-Full ( $\overline{\mathrm{HF}}$ ) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 128 or more. (See Figure 5.)
Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 128 words, and Read and Write pulses are applied simultaneously, the $\overline{\mathrm{HF}}$ flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.
$\overline{\mathrm{HF}}$ will always settle to the correct state after the appropriate delay, $\mathrm{t}_{\text {whF }}$ or $\mathrm{t}_{\text {RHF }}$. This property of the Half-Full Flag is clearly a function of the dynamic relation between $\bar{W}$ and $\bar{R}$. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

Figure 2. Reset Timing

RESET AND RETRANSMIT TRUTH TABLE Single-Device Configuration/Width-Expansion Mode

| Mode | Input |  |  | Internal Status |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}} / \overline{\mathbf{R T}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location zero | Location zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location zero | Unchanged | X <br> (Note 1) $)$ | X <br> $($ Note 1) $)$ | X <br> (Note 1) $)$ |
| Read/Write | 1 | 1 | 0 | Increment (Note 2) | Increment (Note 2) | X | X | X |

Notes: 1. Flags will change to show correct state according to write pointer.
2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 1.

RESET AND FIRST LOAD TRUTH TABLE Depth-Expansion/Compound-Expansion Mode

| Mode | Input |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset-first device | 0 | 0 | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Location zero | Location zero | 0 | 1 |
| Reset all <br> other devices | 0 | 1 | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Location zero | Location zero | 0 | 1 |
| Read/Write | 1 | X <br> (Note 2) | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Increment (Note 3) | Increment (Note 3) | X | X |

Notes: 1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 12.
2. Same as during Reset Cycle.
3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2.


Figure 3. Asynchronous Write and Read Timing


Figure 4. Empty Flag Timing


Note: Depending on the precise phase of $\bar{W}$ and $\bar{R}$, the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when $\bar{W}$ and $\overline{\mathrm{R}}$ are operating asynchronously near half full.

Figure 5. Half-Full Flag Timing


Figure 6. Full Flag Timing

## Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 256 or less writes between reset cycles.
The $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ is used as the Retransmit ( $\overline{\mathrm{RT}}$ ) input in Single-Device Mode. $\overline{\mathrm{RT}}$, an active LOW-going pulse of at least $\mathrm{t}_{\mathrm{RT}}$ in duration, returns the internal read pointer to address zero and leaves the write pointer unaffected. $\bar{W}$ and $\bar{R}$ must both be HIGH during the retransmit cycle. The first write or read cycle should not start until $t_{\text {RTR }}$ after the rising edge of $\overline{R T}$. The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO $t_{\text {RTC }}$ after the falling edge of RT. (See Figure 7 and Table 1).

## Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion-In (XI) input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7200 can be expanded in width to create FIFOs of word widths greater than nine bits. In Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1.) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated. 2.) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-to-LOW generates a false flag.

These two hazards can be avoided if one device's flags are used as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time ( $t_{\text {wEF }}, t_{\text {wHF }}, t_{\text {WFF }}, t_{\text {REF }}, t_{\text {RHF }}$, and $t_{\text {wFF }}$ ) for each flag has elapsed.

## Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out ( $\overline{\mathrm{XO}}$ ) of one device must be connected to Expansion In (XI) of the next device, with $\overline{X O}$ of the last device being connected to $\overline{X I}$ of the first device. The device that is to receive data first has its First Load (FL) input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using $\overline{X O}$ and XI . A LOWgoing pulse on XO occurs when the last physical location of an active device, address 255 , is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.
When expanding in depth, a composite Full Flag must be created by OR-ing all the $\overline{F F}$ outputs together. Likewise, a composite Empty Flag is created by OR-ing all the $\overline{\mathrm{EF}}$ outputs together. The Half-Full Flag and Retransmit functions are not available in DepthExpansion Mode.

## Compound Expansion

FIFOs of greater width and depth than the Am7200 can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)


Note: $\overline{\mathrm{EF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at $t_{\text {RTC }}$.

Figure 7. Retransmit Timing


Note: $\left(t_{\text {RPE }}=t_{\text {RPW }}, t_{\text {RFT }}=t_{\text {REF }}\right)$
Figure 8. Read Data Flow-Through Mode


Note: $\left(t_{\text {WPF }}=t_{\text {WPW }}, t_{\text {WFT }}=t_{\text {WFF }}\right)$
Figure 9. Write Data Flow-Through Mode


Figure 10. Single FIFO Configuration


Figure 11. Width-Expansion to Form a $256 \times 18$ FIFO


Figure 12. Depth-Expansion to Form a 768x9 FIFO


Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques


Figure 14. Bidirectional FIFO Mode

## AC TEST CONDITIONS

| Input pulse levels | GND to 3.0 V |
| :--- | :---: |
| Input rise and fall times | 5 ns |
| Input timing reference levels | 1.5 V |
| Output reference levels | 1.5 V |
| Output load | See Figure 15 |



* Includes jig and scope capacitances.

Figure 15. A.C. Test Load

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter (Note 1) | Conditions | Typ. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

Note: 1. For reference only.

## DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 512x9 organization
- Cycle times of 35/45/65/80/100 nanoseconds
- Asynchronous and simultaneous writes and reads
- Low power consumption
- 60 mA max, -35/50/65/80
- 70 mA max, - 25
- Status flags - full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for XI - CMOS threshold
- Functional and pin compatible with industry standard devices


## GENERAL DESCRIPTION

The Am7201 is a RAM-based CMOS FIFO that is 512 words deep with 9 -bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 28.5 MHz . Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7201 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7201 useful in communication, image processing, mass storage, DSP, and printing systems.

## BLOCK DIAGRAM



Figure 1.

|  | DIP |  |
| :---: | :---: | :---: |
| $\bar{w} \underline{1}$ |  | 28] vcc |
| $\mathrm{D}_{8} 2$ |  | $27 \mathrm{D}_{4}$ |
| $\mathrm{D}_{3} 3$ |  | $26 \mathrm{D}_{5}$ |
| $\mathrm{D}_{2}$ |  | 25 $\mathrm{D}_{6}$ |
| $\mathrm{D}_{1} 5$ |  | 24.07 |
| $0_{0} 5$ |  | $23 \mathrm{FL} \overline{\mathrm{RT}}$ |
| $\overline{\mathrm{xi}}$ | Am7201 | $22]$ |
| $\overline{\text { FF }} 8$ |  | 21 EF |
| $0_{0} 9$ |  | $20] \overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ |
| $a_{1} 10$ |  | 19] $\mathrm{Q}_{7}$ |
| 0211 |  | 18) $a_{6}$ |
| 0312 |  | ${ }^{17} \mathrm{a}_{5}$ |
| Q8 13 |  | ${ }^{16} \mathrm{a}_{4}$ |
| GND 14 |  | 15 ¢ |

Pin Designations: $\bar{W}=$ Write
$\overline{\mathrm{R}}=$ Read
$\overline{\mathrm{RS}}=$ Reset
$\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit
$\mathrm{D}_{\mathrm{x}}=$ Data In
$\mathrm{Q}_{\mathrm{x}}=$ Data Out
$\mathrm{XI}=$ Expansion In
$\overline{\mathrm{XO}} / \overline{\mathrm{HF}}=$ Expansion Out/Half-Full Flag
$\overline{\mathrm{FF}}=$ Full Flag
$\overline{\mathrm{EF}}=$ Empty Flag
$\mathrm{V}_{\mathrm{cc}}=$ Supply Voltage
GND = Ground
NC = No Connect

PLCC


Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages. The order number (Valid Combination) is formed by a combination of:
a. Part Number
b. Performance
c. Package Type
d. Operating Conditions

NOTE: AMD has changed the part numbers on the high-density FIFOs. The following part numbers are equivalent devices with the same DC and AC electrical characteristics.

| New P/N | Old P/N |
| :---: | :---: |
| Am7200 | $67 C 4500$ |
| Am7201 | 67C4501 |
| Am7202 | 67C4502 |
| Am7203 | 67C4503 |
| Am7204 | - |

## ABSOLUTE MAXIMUM RATINGS

| Supply voltage, $\mathrm{V}_{\text {cc }}$..................................- 0.5 V to +7.0 V |  |
| :---: | :---: |
| put voltage | -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ |
| Operating temperature .................................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| Storage temperature .................................. $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Power dissipation ......................................................1.0 W |  |
| DC output curren | 50 mA |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS Commercial: $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | $\begin{aligned} & A_{1 m 7201-25} \\ & t_{A}=25 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & \text { Am7201-35 } \\ & t_{A}=35 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{array}{\|c} \text { Am7201-50 } \\ t_{A}=50 \mathrm{~ns} \\ \text { Min. Max. } \end{array}$ |  | $\begin{aligned} & \text { Am7201-65 } \\ & \mathrm{t}_{\mathrm{A}}=65 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { Am7201-80 } \\ t_{A}=80 \mathrm{~ns} \\ \text { Min. Max. } \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {IL }}$ | Input Leakage Current (any input) (Note 1) | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{10}$ | Output Leakage Current (data outputs) (Note 2) | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | V |
| $\mathrm{V}_{\mathrm{HL}}$ | Input Low Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{1+\mathrm{XI}}$ | Input High Voltage, $\overline{\mathrm{XI}}$ (Note 3) | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{IXI}}$ | Input Low Voltage, $\overline{\mathrm{XI}}$ (Note 3) | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic " 1 " Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic " 0 " voltage $\mathrm{I}_{\text {OL }}=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Average V ${ }_{\text {cc }}$ Power Supply Current (Note 4) | - | 70 | - | 60 | - | 60 | - | 60 | - | 60 | mA |
| $\mathrm{I}_{\mathrm{cc} 2}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mid H}\right) \text { (Note 4) }$ |  | 20 |  | 20 |  | 20 | - | 20 | - | 20 | mA |
| $\mathrm{IcC3}$ | Power Down Current (all inputs $=\mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ ) <br> (Note 4) | - | 5 |  | 5 | - | 5 | - | 5 | - | 5 | mA |

Notes: 1. Measurements with $\mathrm{GND} \leq \mathrm{V}_{\mathrm{iN}} \leq \mathrm{V}_{\mathrm{cc}}$.
2. $\bar{R} \geq V_{1 H}, G N D \leq V_{\text {out }} \leq V_{c c}$.
3. These are absolute voltage levels with respect to the ground pins on the device and include all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.
4. $I_{c c}$ measurements are made with outputs open.

AC CHARACTERISTICS $v_{c c}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Figures | Am7201-25 Min. Max. | Am7201-35 <br> Min. Max. | Am7201-50 Min. Max. | Am7201-65 Min. Max. | $\begin{aligned} & \text { Am7201-80 } \\ & \text { Min. Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write and Flag Timing |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 3 | 35 | 45 | 65 | 80 | 100 | ns |
| ${ }_{\text {WPW }}$ | Write Pulse Width | 3 | 25 | 35 | 50 | 65 | 80 | ns |
| ${ }_{\text {Wh }}$ | Write Recovery Time | 3 | 10 | 10 | 15 | 15 | 20 | ns |
| bs | Data Setup Time | 3,9 | 15 | 18 | 30 | 30 | 40 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Data Hold Time | 3,9 | 0 | 0 | 5 | 10 | 10 | ns |
| ${ }_{\text {WFF }}$ | Write LOW to Full Flag LOW | 6,9 | 25 | 30 | 45 | 60 | 60 | ns |
| ${ }_{\text {WHF }}$ | Write LOW to Half-Full Flag LOW | 5 | 35 | 45 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {WeF }}$ | Write HIGH to Empty Flag HIGH | 4,8 | 25 | 30 | 45 | 60 | 60 | ns |
| $t_{\text {wiz }}$ | Write pulse HIGH to data bus at LOW Z (Note 1) | 8 | 5 | 10 | 15 | 15 | 20 | ns |

Read and Flag Timing

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 3 | 35 | 45 | 65 | 80 | 100 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time | 3,4,8,9 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 3 | 10 | 10 | 15 | 15 | 20 | ns |
| $t_{\text {RPW }}$ | Read Pulse Width | 3 | 25 | 35 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RLZ }}$ | Read pulse LOW to data bus at LOW Z (Note 1) | 3 | 5 | 5 | 10 | 10 | 10 | ns |
| tbv | Data Valid from read pulse HIGH | 3 | 5 | 5 | 5 | 5 | 5 | ns |
| ${ }_{\text {kriz }}$ | Read pulse HIGH to data bus at HIGH Z (Note 1) | 3 | 18 | 20 | 30 | 30 | 30 | ns |
| $t_{\text {RFF }}$ | Read HIGH to Full Flag HIGH | 6,9 | 25 | 30 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read HIGH to Half Full-Flag HIGH | 5 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {Ref }}$ | Read LOW to Empty Flag LOW | 4,8 | 25 | 30 | 45 | 60 | 60 | ns |

## Reset Timing

| ${ }_{\text {thsc }}$ | Reset Cycle Time | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ths}^{\text {en }}$ | Reset Pulse Width | 2 | 25 | 35 | 50 | 65 | 80 | ns |
| thss | Reset Setup Time | 2 | 25 | 35 | 50 | 65 | 80 | ns |
| ${ }_{\text {thsh }}$ | Reset Recovery Time | 2 | 10 | 10 | 15 | 15 | 20 | ns |
| ${ }_{\text {EFL }}$ | Reset to Empty Flag LOW | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| ${ }_{\text {HFH }}$ | Reset to Half-Full Flag High | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| ${ }_{4}{ }_{\text {FH }}$ | Reset to Full Flag HIGH | 2 | 35 | 45 | 65 | 80 | 100 | ns |


| Retransmit Timing |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {trc }}$ | Retransmit Cycle Time | 7 | 35 | 45 | 65 | 80 | 100 | ns |
| $\mathrm{thr}_{\text {r }}$ | Retransmit Pulse Width | 7 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {tra }}$ | Retransmit Recovery Time | 7 | 10 | 10 | 15 | 15 | 20 | ns |

Note: 1. Characterized parameters.

## FUNCTIONAL DESCRIPTION

The Am7201 CMOS FIFO is designed around a $512 \times 9$ dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.
The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.

Address pointers automatically overflow to address zero after reaching address 511 . Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.
Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.
Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7201. The write, read, data-in and dataout lines of the Am7201 are connected in parallel, and the Expansion-Out $(\overline{\mathrm{XO}})$ and the Expansion-in $(\overline{\mathrm{XI})}$ lines are daisychained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the handshake between XO and XI.

## OPERATIONAL DESCRIPTION

## Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of $\overline{\mathrm{XI}}$ and FL are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read $(\overline{\mathrm{R}})$ and Write $(\overline{\mathrm{W}})$ signals must be $\mathrm{HIGH}_{\mathrm{R}_{\text {Rs }}}$ prior to and $\mathrm{t}_{\mathrm{RSR}}$ after the rising edge of Reset ( $\overline{\mathrm{RS}}$ ). The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag ( $\overline{\mathrm{EF}}$ ) being LOW, active, and both the Half-Full ( $\overline{\mathrm{HF}}$ ) and Full Flag $(\overline{\mathrm{FF}})$ being HIGH, inactive.


## Writing Data To The FIFO

The HIGH state of the Full Flag ( $\overline{\mathrm{FF}}$ ) indicates that the FIFO is capable of accepting data. The falling edge of Write $(\bar{W})$ initiates a write cycle. (See Figure 3.) Data appearing at inputs D0-D8 $t_{\text {Ds }}$ prior to and $t_{\mathrm{DH}}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.
The LOW- to-HIGH transition of the Empty Flag ( $\overline{\mathrm{EF}}$ ) occurs $\mathrm{t}_{\text {wEF }}$ after the rising edge of $\bar{W}$ during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag/HF) will go LOW $t_{\text {whF }}$ after the falling edge of $\bar{W}$ during the write operation which creates the half-full condition. (See Figure 5.) $\overline{\mathrm{HF}}$ will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 256 or more. The Half-Full Flag is not available in Depth-Expansion Mode. The Full Flag ( $\overline{\mathrm{FF}}$ ) goes LOW $\mathrm{t}_{\text {WFF }}$ after the falling edge of $\bar{W}$ during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 512 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

## Reading Data From The FIFO

The HIGH state of the Empty Flag ( $\overline{\mathrm{EF}}$ ) indicates that the FIFO is ready to output data. The falling edge of Read ( $\overline{\mathrm{R}}$ ) initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Q0-Q8 $t_{A}$ after the falling edge of $\bar{R}$, and remains until $t_{D V}$ after the rising edge of $\bar{R}$. Q0-Q8 return to a high-impedance state when $\bar{R}$ is inactive, when the FIFO is empty, or when the FIFO is in Depth Expansion Mode but is not active.
The Full Flag ( $\overline{\mathrm{FF}}$ ) will goHIGH $t_{\text {RFF }}$ after the rising edge of $\overline{\text { R during }}$ the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will go HIGH $\mathrm{t}_{\text {RHF }}$ after the rising edge of $\overline{\mathrm{R}}$ during the read operation, which eliminates the half-full condition. (See Figure 5). $\overline{\text { HF }}$ will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 255 or less. The HalfFull Flag is not available in Depth-Expansion Mode. The HIGH-toLOW transition of $\overline{E F}$ occurs $t_{\text {REF }}$ after the falling edge of $\bar{R}$ during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

## Half-Full Flag

The Half-Full ( $\overline{\mathrm{HF}}$ ) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 256 or more. (See Figure 5.)
Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 256 words, and Read and Write pulses are applied simultaneously, the $\overline{\mathrm{HF}}$ flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.
$\overline{\mathrm{HF}}$ will always settle to the correct state after the appropriate delay, $t_{\text {whF }}$ or $t_{\text {RHF }}$. This property of the Half-Full Flag is clearly a function of the dynamic relation between $\bar{W}$ and $\bar{R}$. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

Figure 2. Reset Timing

RESET AND RETRANSMIT TRUTH TABLE Single-Device Configuration/Width-Expansion Mode

| Mode | Input |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location zero | Location zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location zero | Unchanged | X | X | X |
| (Note 1) | $($ Note 1) | $($ Note 1) |  |  |  |  |  |  |
| Read/Write | 1 | 1 | 0 | Increment (Note 2) | Increment (Note 2) | X | X | X |

Notes: 1. Flags will change to show correct state according to write pointer.
2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 1.

RESET AND FIRST LOAD TRUTH TABLE Depth-Expansion/Compound-Expansion Mode

| Mode | Input |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\overline{\mathrm{EF}}}$ | $\overline{\mathrm{FF}}$ |
| Reset-first device | 0 | 0 | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Location zero | Location zero | 0 | 1 |
| Reset all <br> other devices | 0 | 1 | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Location zero | Location zero | 0 | 1 |
| Read/Write | 1 | X <br> (Note 2) | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Increment (Note 3) | Increment (Note 3) | X | X |

Notes: 1. $\overline{\mathrm{X}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 12.
2. Same as during Reset Cycle.
3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2.


Figure 3. Asynchronous Write and Read Timing


Figure 4. Empty Flag Timing


Note: Depending on the precise phase of $\bar{W}$ and $\overline{\mathrm{R}}$, the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when $\bar{W}$ and $\overline{\mathrm{R}}$ are operating asynchronously near half full.

Figure 5. Half-Full Flag Timing


Figure 6. Full Flag Timing

## Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 512 or less writes between reset cycles.
The $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ is used as the Retransmit ( $\overline{\mathrm{RT}}$ ) input in Single-Device Mode. The retransmit capability is intended for use when there are 512 or less writes between reset cycles. $\overline{\mathrm{RT}}$, an active LOW-going pulse of at least $t_{R T}$ in duration, initializes the internal read pointer to address zero and leaves the write pointer unaffected. $\bar{W}$ and $\overline{\mathrm{R}}$ must both be HIGH during the retransmit cycle. The first write or read cycle should not start until $\mathrm{t}_{\mathrm{RTR}}$ after the rising edge of $\overline{\mathrm{RT}}$. The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO $\mathrm{t}_{\text {RTC }}$ after the falling edge of RT. (See Figure 7 and Table 1).

## Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion- $\mathrm{In}(\overline{\mathrm{XI})}$ input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7201 can be expanded in width to create FIFOs of word widths greater than nine bits. In Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1.) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated due to the skew between devices. 2.) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-
to-LOW generates a false flag. These two hazards can be avoided if one device's flags are used as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time ( $t_{\text {WEF }}, t_{\text {WHF }}, t_{\text {WFF }}, t_{\text {REF }}, t_{\text {RHF }}$, and $t_{\text {WFF }}$ ) for each flag has elapsed.

## Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out ( $\overline{\mathrm{XO}})$ of one device must be connected to Expansion $\ln (\overline{X I})$ of the next device, with $\overline{\mathrm{XO}}$ of the last device being connected to $\overline{\mathrm{X}}$ of the first device. The device that is to receive data first has its First Load (FL) input tied LOW, while all other devices must have this inputHIGH. Write and read control is passed between devices using XO and XI. ALOWgoing pulse on $\overline{X O}$ occurs when the last physical location of an active device, address 511 , is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.
When expanding in depth, a composite Full Flag must be created by OR-ing all the $\overline{\mathrm{FF}}$ outputs together. Likewise, a composite Empty Flag is created by OR-ing all the EF outputs together. The Half-Full Flag and Retransmit functions are not available in DepthExpansion Mode.

## Compound Expansion

FIFOs of greater width and depth than the Am7201 can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)


Note: $\overline{\mathrm{EF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at $t_{\text {RTC }}$.

Figure 7. Retransmit Timing


Note: ( $\left.\mathrm{t}_{\mathrm{RPE}}=\mathrm{t}_{\mathrm{RPW}}, \mathrm{t}_{\mathrm{RFT}}=\mathrm{t}_{\text {REF }}\right)$
Figure 8. Read Data Flow-Through Mode


Figure 9. Write Data Flow-Through Mode


Figure 10. Single FIFO Configuration


Figure 11. Width-Expansion to Form a $512 \times 18$ FIFO


Figure 12. Depth-Expansion to Form a $1536 \times 9$ FIFO


Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques


Figure 14. Bidirectional FIFO Mode

## AC TEST CONDITIONS

| Input pulse levels | GND to 3.0 V |
| :--- | :---: |
| Input rise and fall times | 5 ns |
| Input timing reference levels | 1.5 V |
| Output reference levels | 1.5 V |
| Output load | See Figure 15 |



* Includes jig and scope capacitances.

Figure 15. A.C. Test Load

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter (Note 1) | Conditions | Typ. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{\text {ouT }}=0 \mathrm{~V}$ | 7 | pF |

Note: 1. For reference only.

## DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 1024x9 organization
- Cycle times of 35/45/65/80/100 nanoseconds
- Asynchronous and simultaneous writes and reads
- Low power consumption
- 60 mA max, -35/50/65/80
- 70 mA max, -25
- Status flags - full, hali-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for XI - CMOS threshold
- Functional and pin compatible with industry standard devices


## GENERAL DESCRIPTION

The Am7202 is a RAM-based CMOS FIFO that is 1024 words deep with 9-bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 28.5 MHz . Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7202 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7202 useful in communication, image processing, mass storage, DSP, and printing systems.

## BLOCK DIAGRAM



Figure 1.


Pin Designations: $\bar{W}=$ Write
$\overline{\mathrm{R}}=$ Read
$\overline{\mathrm{RS}}=$ Reset
$\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit
$\mathrm{D}_{\mathrm{x}}=$ Data In
$\mathrm{Q}_{\mathrm{x}}=$ Data Out
$\overline{\mathrm{XI}}=$ Expansion In
$\overline{\mathrm{XO}} / \overline{\mathrm{HF}}=$ Expansion Out/Half-Full Flag
$\overline{\mathrm{FF}}=$ Full Flag
$\overline{\mathrm{EF}}=$ Empty Flag
$\mathrm{V}_{\mathrm{cc}}=$ Supply Voltage
GND = Ground
NC = No Connect


Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages. The order number (Valid Combination) is formed by a combination of:
a. Part Number
b. Performance
c. Package Type
d. Operating Conditions

NOTE: AMD has changed the part numbers on the high-density FIFOs. The following part numbers are equivalent devices with the same DC and AC electrical characteristics.

| New P/N | Old P/N |
| :---: | :---: |
| Am7200 | $67 C 4500$ |
| Am7201 | $67 C 4501$ |
| Am7202 | 67 C4502 |
| Am7203 | 67 C 4503 |
| Am7204 | - |

a. PART NUMBER
Am7202-25 P C
b. PERFORMANCE
ACCESS TIME
$25=25 \mathrm{~ns}$
$35=35 \mathrm{~ns}$
$50=50 \mathrm{~ns}$
$65=65 \mathrm{~ns}$
$80=80 \mathrm{~ns}$
c. PACKAGE TYPE
P = Plastic DIP ( 600 mil ) - PD 028
D = Ceramic DIP ( 600 mil ) - CD 028
$J=$ Plastic Leaded Chip Carrier - PL 032
R = Plastic DIP ( 300 mil ) - PD 3028
d. OPERATING CONDITIONS
$\mathrm{C}=$ Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

## ABSOLUTE MAXIMUM RATINGS



Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS Commercial: $\mathrm{V}_{\mathrm{Cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | $\begin{aligned} & \text { Am7202-25 } \\ & \mathrm{t}_{\mathrm{A}}=25 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & \text { Am7202-35 } \\ & t_{A}=35 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & \text { Am7202-50 } \\ & t_{A}=50 \text { ns } \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & \text { Am7202-65 } \\ & t_{A}=65 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & \text { Am7202-80 } \\ & t_{A}=80 \text { ns } \\ & \text { Min. Max. } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/ | Input Leakage Current (any input) (Note 1) | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| 10 | Output Leakage Current (data outputs) (Note 2) | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{iH}}$ | Input High Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | v |
| $V_{\text {il }}$ | Input Low Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{HXX}}$ | Input High Voltage, $\overline{\mathrm{XI}}$ (Note 3) | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{ILXI}}$ | Input Low Voltage, $\overline{\mathrm{XI}}$ (Note 3) | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic " 1 " Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | V |
| V ot | Output Logic "0" voltage $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | V |
| $\mathrm{IcC1}$ | Average $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current (Note 4) | - | 70 | - | 60 | - | 60 | - | 60 | - | 60 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{IH}}\right)(\text { Note } 4)$ |  |  |  | 20 |  | 20 |  | 20 | - | 20 | mA |
| $\mathrm{I}_{\text {cc3 }}$ | Power Down Current (all inputs $=\mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ ) (Note 4) | - | 5 |  | 5 | - | 5 | - | 5 | - | 5 | mA |

Notes: 1. Measurements with $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$.
2. $\bar{R} \geq V_{I H}, G N D \leq V_{\text {OUT }} \leq V_{C C}$.
3. These are absolute voltage levels with respect to the ground pins on the device and include all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.
4. $I_{c C}$ measurements are made with outputs open.

AC CHARACTERISTICS $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Figures | Am7202-25 Min. Max. | Am7202-35 Min. Max. | Am7202-50 Min. Max. | Am7202-65 Min. Max. | Am7202-80 Min. Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write and Flag Timing |  |  |  |  |  |  |  |  |
| ${ }_{\text {wc }}$ | Write Cycle Time | 3 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {wrw }}$ | Write Pulse Width | 3 | 25 | 35 | 50 | 65 | 80 | ns |
| ${ }_{\text {wn }}$ | Write Recovery Time | 3 | 10 | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\mathrm{bs}}$ | Data Setup Time | 3,9 | 15 | 18 | 30 | 30 | 40 | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Data Hold Time | 3,9 | 0 | 0 | 5 | 10 | 10 | ns |
| ${ }_{\text {WFF }}$ | Write LOW to Full Flag LOW | 6,9 | 25 | 30 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {Whf }}$ | Write LOW to Half-Full Flag LOW | 5 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {WEF }}$ | Write HIGH to Empty Flag HIGH | 4,8 | 25 | 30 | 45 | 60 | 60 | ns |
| $t_{\text {wLz }}$ | Write pulse HIGH to data bus at LOW Z (Note 1) | 8 | 5 | 10 | 15 | 15 | 20 | ns |

## Read and Flag Timing

| $t_{\text {RC }}$ | Read Cycle Time | 3 | 35 | 45 | 65 | 80 | 100 | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $t_{A}$ | Access Time | $3,4,8,9$ | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 3 | 10 | 10 | 15 | 15 | 20 | ns |
| $t_{\text {RPW }}$ | Read Pulse Width | 3 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RLZ }}$ | Read pulse LOW to data bus <br> at LOW Z (Note 1) | 3 | 5 | 5 | 10 | 10 | 10 | ns |
| $t_{\text {bV }}$ | Data Valid from read pulse HIGH | 3 | 5 | 5 | 5 | 5 | 5 | ns |
| $t_{\text {RHZ }}$ | Read pulse HIGH to data bus <br> at HIGH Z (Note 1) | 3 | 18 | 20 | 30 | 30 | 30 | ns |
| $t_{\text {RFF }}$ | Read HIGH to Full Flag HIGH | 6,9 | 25 | 30 | 45 | 60 | 60 | ns |
| $t_{\text {RHF }}$ | Read HIGH to Half Full-Flag HIGH | 5 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {REF }}$ | Read LOW to Empty Flag LOW | 4,8 | 25 | 30 | 45 | 60 | 60 | ns |

Reset Timing

| $t_{\text {RSC }}$ | Reset Cycle Time | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{\text {RS }}$ | Reset Pulse Width | 2 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RSs }}$ | Reset Setup Time | 2 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RSR }}$ | Reset Recovery Time | 2 | 10 | 10 | 15 | 15 | 20 | ns |
| $t_{\text {EFL }}$ | Reset to Empty Flag LOW | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {HFH }}$ | Reset to Half-Full Flag High | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {FFH }}$ | Reset to Full Flag HIGH | 2 | 35 | 45 | 65 | 80 | 100 | ns |

Retransmit Timing

| $\mathrm{t}_{\text {RTC }}$ | Retransmit Cycle Time | 7 | 35 | 45 | 65 | 80 | 100 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {RT }}$ | Retransmit Pulse Width | 7 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RTR }}$ | Retransmit Recovery Time | 7 | 10 | 10 | 15 | 15 | 20 | ns |

Note: 1. Characterized parameters.

## FUNCTIONAL DESCRIPTION

The Am7202 CMOS FIFO is designed around a $1024 \times 9$ dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.
The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.

Address pointers automatically overflow to address zero after reaching address 1023. Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.
Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.
Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7202. The write, read, data-in and dataout lines of the Am7202 are connected in parallel, and the Expansion-Out (XO) and the Expansion-In (XI) lines are daisychained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the handshake between $\overline{\mathrm{XO}}$ and $\overline{\mathrm{XI}}$.

## OPERATIONAL DESCRIPTION

## Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of $\overline{\mathrm{XI}}$ and $\overline{\mathrm{FL}}$ are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read $(\bar{R})$ and Write $(\bar{W})$ signals must be $\mathrm{HIGH}_{\text {tss }}$ prior to and $t_{\text {RSR }}$ after the rising edge of Reset ( $\overline{\mathrm{RS}}$ ). The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag ( $\overline{\mathrm{EF}}$ ) being LOW, active, and both the Half-Full $(\overline{\mathrm{HF}}$ ) and Full Flag ( $\overline{\mathrm{FF}}$ ) being HIGH, inactive.


## Writing Data To The FIFO

The HIGH state of the Full Flag ( $\overline{\mathrm{FF}}$ ) indicates that the FIFO is capable of accepting data. The falling edge of Write $(\bar{W})$ initiates a write cycle. (See Figure 3.) Data appearing at inputs D0-D8 $\mathrm{t}_{\mathrm{Ds}}$ prior to and $t_{D H}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.
The LOW- to-HIGH transition of the Empty Flag ( $\overline{\mathrm{EF}}$ ) occurs $\mathrm{t}_{\text {wEF }}$ after the rising edge of $\bar{W}$ during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag/ $/ \overline{\mathrm{HF}}$ ) will go LOW $\mathrm{t}_{\text {WHF }}$ after the falling edge of $\bar{W}$ during the write operation which creates the half-full condition. (See Figure 5.) $\overline{\mathrm{HF}}$ will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 512 or more. The Half-Full Flag is not available in Depth-Expansion Mode. The Full Flag ( $\overline{\mathrm{FF}}$ ) goes LOW $\mathrm{t}_{\text {WFF }}$ after the falling edge of $\bar{W}$ during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 1024 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

## Reading Data From The FIFO

The HIGH state of the Empty Flag ( $\overline{\mathrm{EF}}$ ) indicates that the FIFO is ready to output data. The falling edge of Read ( $\overline{\mathrm{R}})$ initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Q0-Q8 $t_{A}$ after the falling edge of $\bar{R}$, and remains until $t_{D V}$ after the rising edge of $\bar{R}$. Q0-Q8 return to a high-impedance state when a valid read is not in progress.
The Full Flag ( $\overline{\mathrm{FF}}$ ) will go $\mathrm{HIGH}_{\text {RFF }}$ after the rising edge of $\overline{\mathrm{R}}$ during the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag (HF) will go HIGH $\mathrm{t}_{\text {RHF }}$ after the rising edge of $\overline{\bar{R}}$ during the read operation, which eliminates the half-full condition. (See Figure 5). $\overline{\mathrm{HF}}$ will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 511 or less. The HalfFull Flag is not available in Depth-Expansion Mode. The HIGH-toLOW transition of $\overline{\mathrm{EF}}$ occurs $\mathrm{t}_{\text {REF }}$ after the falling edge of $\overline{\mathrm{R}}$ during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

## Half-Full Flag

The Half-Full ( $\overline{\mathrm{HF}}$ ) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 512 or more. (See Figure 5.)
Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 512 words, and Read and Write pulses are applied simultaneously, the $\overline{\mathrm{HF}}$ flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.
$\overline{\mathrm{HF}}$ will always settle to the correct state after the appropriate delay, $t_{\text {WHF }}$ or $t_{\text {RHF }}$. This property of the Half-Full Flag is clearly a function of the dynamic relation between $\bar{W}$ and $\bar{R}$. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

Figure 2. Reset Timing

RESET AND RETRANSMIT TRUTH TABLE Single-Device Configuration/Width-Expansion Mode

| Mode | Input |  |  | Internal Status |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location zero | Location zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location zero | Unchanged | X <br> (Note 1) $)$ | X <br> $($ Note 1) | X <br> $($ Note 1) $)$ |
| Read/Write | 1 | 1 | 0 | Increment (Note 2) | Increment (Note 2) | X | X | X |

Notes: 1. Flags will change to show correct state according to write pointer.
2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 1.

RESET AND FIRST LOAD TRUTH TABLE Depth-Expansion/Compound-Expansion Mode

| Mode | Input |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}} \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset-first device | 0 | 0 | $\overline{\mathrm{XO}}$ <br> (Note 1) | Location zero | Location zero | 0 | 1 |
| Reset all <br> other devices | 0 | 1 | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Location zero | Location zero | 0 | 1 |
| ReadWrite | 1 | X <br> (Note 2) | $\overline{\mathrm{XO}}$ <br> (Note 1) | Increment (Note 3) | Increment (Note 3) | X | X |

Notes: 1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 12.
2. Same as during Reset Cycle.
3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2.


Figure 3. Asynchronous Write and Read Timing


Figure 4. Empty Flag Timing


Note: Depending on the precise phase of $\bar{W}$ and $\bar{R}$, the Hali-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when $\bar{W}$ and $\overline{\mathrm{R}}$ are operating asynchronously near half full.

Figure 5. Half-Full Flag Timing


Figure 6. Full Flag Timing

## Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 1024 or less writes between reset cycles.
The $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ is used as the Retransmit $(\overline{\mathrm{RT}})$ input in Single-Device Mode. RT, an active LOW-going pulse of at least $t_{R T}$ in duration, returns the internal read pointer to address zero and leaves the write pointer unaffected. $\bar{W}$ and $\bar{R}$ must both be HIGH during the retransmit cycle. The first write or read cycle should not start until $t_{\text {RTR }}$ after the rising edge of $\overline{R T}$. The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO $t_{\text {RTC }}$ after the falling edge of RT. (See Figure 7 and Table 1).

## Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion-In (XI) input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7202 can be expanded in width to create FIFOs of word widths greater than nine bits. In Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1.) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated. 2.) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-to-LOW generates a false flag.

These two hazards can be avoided if one device's flags are used as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time ( $\mathrm{t}_{\text {WEF }}, \mathrm{t}_{\text {WHF }}, \mathrm{t}_{\text {WFF }}, \mathrm{t}_{\text {REF }}, \mathrm{t}_{\text {RHF }}$, and $t_{\text {wFF }}$ ) for each flag has elapsed.

## Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out ( $\overline{\mathrm{XO}})$ of one device must be connected to Expansion in $(\overline{\mathrm{XI}})$ of the next device, with $\overline{\mathrm{XO}}$ of the last device being connected to $\overline{\mathrm{XI}}$ of the first device. The device that is to receive data first has its First Load ( $\overline{\mathrm{FL}}$ ) input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using XO and XI. A LOWgoing pulse on XO occurs when the last physical location of an active device, address 1023, is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.
When expanding in depth, a composite Full Flag must be created by OR-ing all the $\overline{\mathrm{FF}}$ outputs together. Likewise, a composite Empty Flag is created by OR-ing all the EF outputs together. The Half-Full Flag and Retransmit functions are not available in DepthExpansion Mode.

## Compound Expansion

FIFOs of greater width and depth than the Am7202 can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)


Note: $\overline{\mathrm{EF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at $t_{\text {RTC }}$.

Figure 7. Retransmit Timing


Note: $\left(t_{\text {RPE }}=t_{\text {RPW }}, t_{\text {RFT }}=t_{\text {REF }}\right)$
Figure 8. Read Data Flow-Through Mode


Note: $\left(t_{\text {WPF }}=t_{\text {WPW }}, t_{\text {WFT }}=t_{\text {WFF }}\right)$
Figure 9. Write Data Flow-Through Mode


Figure 10. Single FIFO Configuration


Figure 11. Width-Expansion to Form a $512 \times 18$ FIFO


Figure 12. Depth-Expansion to Form a 1536x9 FIFO


Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques


Figure 14. Bidirectional FIFO Mode

## AC TEST CONDITIONS

| Input pulse levels | GND to 3.0 V |
| :--- | :---: |
| Input rise and fall times | 5 ns |
| Input timing reference levels | 1.5 V |
| Output reference levels | 1.5 V |
| Output load | See Figure 15 |



* Includes jig and scope capacitances.

Figure 15. A.C. Test Load

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5 ^ { \circ }} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter (Note 1) | Conditions | Typ. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 7 | pF |

Note: 1. For reference only.

## DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 2048x9 organization
- Cycle times of 35/45/65/80/100 nanoseconds
- Asynchronous and simultaneous writes and reads
- Low power consumption
- 60 mA max, $-35 / 50 / 65 / 80$
- 70 mA max, -25
- Status flags - full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for $\overline{\mathrm{XI}}$ - CMOS threshold
- Functional and pin compatible with industry standard devices


## GENERAL DESCRIPTION

The Am7203 is a RAM-based CMOS FIFO that is 2048 words deep with 9-bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 28.5 MHz . Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7203 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7203 useful in communication, image processing, mass storage, DSP, and printing systems.

BLOCK DIAGRAM


Figure 1.

CONNECTION DIAGRAMS
DIP


Pin Designations: $\bar{W}=$ Write
$\overline{\mathrm{R}}=$ Read
$\overline{\mathrm{RS}}=$ Reset
$\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit
$\mathrm{D}_{\mathrm{x}}=$ Data In
$Q_{X}=$ Data Out
$\overline{\mathrm{XI}}=$ Expansion In
$\overline{\mathrm{XO}} / \overline{\mathrm{HF}}=$ Expansion Out/Half-Full Flag
$\overline{\mathrm{FF}}=$ Full Flag
$\overline{\mathrm{EF}}=$ Empty Flag
$V_{c c}=$ Supply Voltage
GND = Ground
NC = No Connect


Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages. The order number (Valid Combination) is formed by a combination of:
a. Part Number
b. Performance
c. Package Type
d. Operating Conditions

NOTE: AMD has changed the part numbers on the high-density FIFOs. The following part numbers are equivalent devices with the same DC and AC electrical characteristics.

| New P/N | Old P/N |
| :---: | :---: |
| Am7200 | 67 C4500 |
| Am7201 | 67 C4501 |
| Am7202 | 67 C4502 |
| Am7203 | 67C4503 |
| Am7204 | - |

Am7203-25 P C
a. PART NUMBER
b. PERFORMANCE ACCESS TIME
$25=25 \mathrm{~ns}^{*}$
$35=35 \mathrm{~ns}$
$50=50 \mathrm{~ns}$
$65=65 \mathrm{~ns}$
$80=80 \mathrm{~ns}$
c. PACKAGE TYPE

P = Plastic DIP ( 600 mil ) - PD 028
$\mathrm{D}=$ Ceramic DIP (600 mil)* - CD 028
$J=$ Plastic Leaded Chip Carrier* - PL 032
$R=$ Plastic DIP ( 300 mil ) - PD 3028
d. OPERATING CONDITIONS
$\mathrm{C}=$ Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$
Note: * Consult factory.

## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
| Input voltage .......................................-0.5 V to $\mathrm{V}_{\text {cc }}+0.5$ |  |
| Operating temperature .................................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| Storage temperature ................................... $55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Power dissipation ......................................................1.0 W |  |
| OC |  |

Stresses above those listed under ABSOLUTE MAXIMUM RAT-
INGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS Commercial: $V_{c c}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | $\begin{aligned} & \text { Am7203-25 } \\ & t_{A}=25 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & \text { Am7203-35 } \\ & \mathbf{t}_{\mathrm{A}}=35 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & \text { Am7203-50 } \\ & t_{A}=50 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ | $\left\lvert\, \begin{gathered} \text { Am7203-65 } \\ \mathrm{t}_{\mathrm{A}}=65 \mathrm{~ns} \\ \text { Min. Max. } \end{gathered}\right.$ | $\begin{aligned} & \text { Am7203-80 } \\ & t_{A}=80 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{1}$ | Input Leakage Current (any input) (Note 1) | -1 1 | -1 1 | -1 | -1 1 | -1 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{10}$ | Output Leakage Current (data outputs) (Note 2) | $-10 \quad 10$ | -10 10 | -10 10 | -10 10 | -10 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | 2.0 - | 2.0 | 2.0 - | 2.0 | 2.0 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | 0.8 | 0.8 | - 0.8 | $-\quad 0.8$ | - 0.8 | v |
| $\mathrm{V}_{\mathrm{H} \times 1}$ | Input High Voltage, $\overline{\mathrm{XI}}$ ( Note 3) | 3.5 | 3.5 | 3.5 | 3.5 | 3.5 | V |
| $\mathrm{V}_{\text {iLx }}$ | Input Low Voltage, $\overline{\mathrm{XI}}$ (Note 3) | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | 2.4 | 2.4 | 2.4 | 2.4 | v |
| $\mathrm{V}_{\text {oL }}$ | Output Logic "0" voltage $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | 0.4 | 0.4 | 0.4 | 0.4 | 0.4 | V |
| - lcCl | Average $\mathrm{V}_{C C}$ Power Supply Current (Note 4) | - 70 | - 60 | - 60 | - 60 | - 60 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{IH}}\right)(\text { Note } 4)$ | - 20 | - 20 | - 20 | - 20 | - 20 | mA |
| $\mathrm{IcC3}$ | Power Down Current (all inputs $=\mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ ) (Note 4) | - 5 | - 5 | - 5 | - 5 | - 5 | mA |

Notes: 1. Measurements with $\mathrm{GND} \leq \mathrm{V}_{\mathrm{iN}} \leq \mathrm{V}_{\mathrm{cc}}$.
2. $\bar{R} \geq V_{\text {IH }}, G N D \leq V_{\text {OUT }} \leq V_{C C}$.
3. These are absolute voltage levels with respect to the ground pins on the device and include all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.
4. $I_{c c}$ measurements are made with outputs open.

AC CHARACTERISTICS $v_{c c}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Figures | Am7203-25 Min. Max. | Am7203-35 Min. Max. | Am7203-50 <br> Min. Max. | Am7203-65 Min. Max. | Am7203-80 Min. Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write and Flag Timing |  |  |  |  |  |  |  |  |
| two | Write Cycle Time | 3 | 35 | 45 | 65 | 80 | 100 | ns |
| ${ }_{\text {WPW }}$ | Write Pulse Width | 3 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 3 | 10 | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 3,9 | 15 | 18 | 30 | 30 | 40 | ns |
| ${ }_{\text {bH }}$ | Data Hold Time | 3,9 | 0 | 0 | 5 | 10 | 10 | ns |
| $t_{\text {WFF }}$ | Write LOW to Full Flag LOW | 6,9 | 25 | 30 | 45 | 60 | 60 | ns |
| ${ }^{\text {WHFF }}$ | Write LOW to Half-Full Flag LOW | 5 | 35 | 45 | 65 | 80 | 100 | ns |
| ${ }_{\text {W }}^{\text {WEF }}$ | Write HIGH to Empty Flag HIGH | 4,8 | 25 | 30 | 45 | 60 | 60 | ns |
| ${ }_{\text {twz }}$ | Write pulse HIGH to data bus at LOW Z (Note 1) | 8 | 5 | 10 | 15 | 15 | 20 | ns |


| Read and Flag Timing |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{HC}}$ | Read Cycle Time | 3 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{A}$ | Access Time | 3,4,8,9 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {Rr }}$ | Read Recovery Time | 3 | 10 | 10 | 15 | 15 | 20 | ns |
| $t_{\text {hPW }}$ | Read Pulse Width | 3 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RLI }}$ | Read pulse LOW to data bus at LOW Z (Note 1) | 3 | 5 | 5 | 10 | 10 | 10 | ns |
| bv | Data Valid from read pulse HIGH | 3 | 5 | 5 | 5 | 5 | 5 | ns |
| $t_{\text {RHz }}$ | Read pulse HIGH to data bus at HIGH Z (Note 1) | 3 | 18 | 20 | 30 | 30 | 30 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read HIGH to Full Flag HIGH | 6,9 | 25 | 30 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read HIGH to Half Full-Flag HIGH | 5 | 35 | 45 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read LOW to Empty Flag LOW | 4,8 | 25 | 30 | 45 | 60 | 60 | ns |

## Reset Timing

| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {RS }}$ | Reset Pulse Width | 2 | 25 | 35 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RSs }}$ | Reset Setup Time | 2 | 25 | 35 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RSA }}$ | Reset Recovery Time | 2 | 10 | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\text {EFL }}$ | Reset to Empty Flag LOW | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {HFH }}$ | Reset to Half-Full Flag High | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {FFH }}$ | Reset to Full Flag HIGH | 2 | 35 | 45 | 65 | 80 | 100 | ns |

## Retransmit Timing

| $t_{\text {RTC }}$ | Retransmit Cycle Time | 7 | 35 | 45 | 65 | 80 | 100 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{\text {RT }}$ | Retransmit Pulse Width | 7 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RTR }}$ | Retransmit Recovery Time | 7 | 10 | 10 | 15 | 15 | 20 | ns |

Note: 1. Characterized parameters.

## FUNCTIONAL DESCRIPTION

The Am7203 CMOS FIFO is designed around a $2048 \times 9$ dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.
The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.
Address pointers automatically overflow to address zero after reaching address 2047. Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.
Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.
Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7203. The write, read, data-in and dataout lines of the Am7203 are connected in parallel, and the Expansion-Out (XO) and the Expansion-In (XI) lines are daisychained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the handshake between $\overline{\mathrm{XO}}$ and $\overline{\mathrm{XI}}$.

## OPERATIONAL DESCRIPTION

## Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of $\overline{\mathrm{XI}}$ and $\overline{\mathrm{FL}}$ are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read $(\bar{R})$ and Write $(\bar{W})$ signals must be $\mathrm{HIGH}_{\text {tss }}$ prior to and $t_{\text {Rsp }}$ after the rising edge of Reset ( $\overline{\mathrm{RS}}$ ). The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag ( $\overline{\mathrm{EF}}$ ) being LOW, active, and both the Half-Full $(\overline{\mathrm{HF}})$ and Full Flag $(\overline{\mathrm{FF}})$ being HIGH, inactive.


## Writing Data To The FIFO

The HIGH state of the Full Flag ( $\overline{\mathrm{FF}}$ ) indicates that the FIFO is capable of accepting data. The falling edge of Write $(\bar{W})$ initiates a write cycle. (See Figure 3.) Data appearing at inputs D0-D8 $\mathrm{t}_{\mathrm{DS}}$ prior to and $\mathrm{t}_{\mathrm{DH}}$ after the rising edge of $\overline{\mathrm{W}}$ will be stored sequentially in the FIFO.
The LOW- to-HIGH transition of the Empty Flag (EF) occurs $\mathrm{t}_{\text {wEF }}$ after the rising edge of $\bar{W}$ during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag/ $/ \mathrm{HF}$ ) will go $\mathrm{LOW}_{\mathrm{W}_{\text {WhF }}}$ after the falling edge of $\bar{W}$ during the write operation which creates the half-full condition. (See Figure 5.) $\overline{\mathrm{HF}}$ will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 1024 or more. The Half-Full Flag is not available in DepthExpansion Mode. The Full Flag ( $\overline{\mathrm{FF}}$ ) goes LOW $\mathrm{t}_{\text {wFF }}$ after the falling edge of $\bar{W}$ during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 2048 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

## Reading Data From The FIFO

The HIGH state of the Empty Flag ( $(\overline{\mathrm{EF}})$ indicates that the FIFO is ready to output data. The falling edge of Read ( $\overline{\mathrm{R}})$ initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Q0-Q8 $t_{A}$ after the falling edge of $\bar{R}$, and remains until $t_{D v}$ after the rising edge of $\bar{R}$. Q0-Q8 return to a high-impedance state when a valid read is not in progress.
The Full Flag ( $\overline{\mathrm{FF}}$ ) will go HIGH $t_{\text {RFF }}$ after the rising edge of $\overline{\text { R during }}$ the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will go HIGH $\mathrm{t}_{\mathrm{RHF}}$ after the rising edge of $\overline{\mathrm{R}}$ during the read operation, which eliminates the half-full condition. (See Figure 5). $\overline{\mathrm{HF}}$ will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 1023 or less. The Half-Full Flag is not available in Depth-Expansion Mode. The HIGH-to-LOW transition of $\overline{E F}$ occurs $t_{\text {REF }}$ after the falling edge of $\bar{R}$ during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

## Half-Full Fiag

The Half-Full ( $\overline{\mathrm{HF}}$ ) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 1024 or more. (See Figure 5.)
Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 1024 words, and Read and Write pulses are applied simultaneously, the $\overline{\mathrm{HF}}$ flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.
$\overline{\mathrm{HF}}$ will always settle to the correct state after the appropriate delay, $\mathrm{t}_{\text {WHF }}$ or $\mathrm{t}_{\text {RHF }}$. This property of the Half-Full Flag is clearly a function of the dynamic relation between $\bar{W}$ and $\bar{R}$. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

Figure 2. Reset Timing

RESET AND RETRANSMIT TRUTH TABLE Single-Device Configuration/Width-Expansion Mode

| Mode | Input |  |  | Internal Status |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathbf{H F}}$ |
| Reset | 0 | X | 0 | Location zero | Location zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location zero | Unchanged | X <br> $($ Note 1) $)$ | X <br> $($ Note 1) | X |
| $($ Note 1) $)$ |  |  |  |  |  |  |  |  |
| Read/Write | 1 | 1 | 0 | Increment (Note 2) | Increment (Note 2) | X | X | X |

Notes: 1. Flags will change to show correct state according to write pointer.
2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 1.

RESET AND FIRST LOAD TRUTH TABLE Depth-Expansion/Compound-Expansion Mode

| Mode | Input |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}} \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset-first device | 0 | 0 | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Location zero | Location zero | 0 | 1 |
| Reset all <br> other devices | 0 | 1 | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Location zero | Location zero | 0 | 1 |
| Read/Write | 1 | X <br> (Note 2) | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Increment (Note 3) | Increment (Note 3) | X | X |

Notes: 1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 12.
2. Same as during Reset Cycle.
3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2.


Figure 3. Asynchronous Write and Read Timing


Figure 4. Empty Flag Timing


Note: Depending on the precise phase of $\bar{W}$ and $\bar{R}$, the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when $\bar{W}$ and $\bar{R}$ are operating asynchronously near half full.

Figure 5. Half-Full Flag Timing


Figure 6. Full Flag Timing

## Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 2048 or less writes between reset cycles.
The $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ is used as the Retransmit ( $\overline{\mathrm{RT}}$ ) input in Single-Device Mode. RT, an active LOW-going pulse of at least $t_{\mathrm{RT}}$ in duration, returns the internal read pointer to address zero and leaves the write pointer unaffected. $\bar{W}$ and $\overline{\mathrm{R}}$ must both be HIGH during the retransmit cycle. The first write or read cycle should not start until $t_{R T R}$ after the rising edge of $\overline{R T}$. The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO $t_{\text {RTC }}$ after the falling edge of $\overline{R T}$. (See Figure 7 and Table 1).

## Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion- $\ln (\overline{\mathrm{XI}})$ input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7203 can be expanded in width to create FIFOs of word widths greater than nine bits. In Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1.) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated. 2.) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-to-LOW generates a false flag. These two hazards can be avoided if one device's flags are used
as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time ( $\mathrm{t}_{\text {WEF }}, \mathrm{t}_{\text {WHF }}, \mathrm{t}_{\text {WFF }}, \mathrm{t}_{\text {REF }}, \mathrm{t}_{\text {RHF }}$, and $\mathrm{t}_{\text {WFF }}$ ) for each flag has elapsed.

## Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out ( $\overline{\mathrm{XO}}$ ) of one device must be connected to Expansion $\ln (\overline{\mathrm{XI}})$ of the next device, with $\overline{X O}$ of the last device being connected to $\bar{X} I$ of the first device. The device that is to receive data first has its First Load (FL) input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using XO and XI. A LOWgoing pulse on XO occurs when the last physical location of an active device, address 2047, is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.
When expanding in depth, a composite Full Flag must be created by OR-ing all the $\overline{\mathrm{FF}}$ outputs together. Likewise, a composite Empty Flag is created by OR-ing all the EF outputs together. The Half-Full Flag and Retransmit functions are not available in DepthExpansion Mode.

## Compound Expansion

FIFOs of greater width and depth than the Am7203 can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)


Note: $\overline{\mathrm{EF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at $\mathrm{t}_{\text {RTC }}$.

Figure 7. Retransmit Timing


Note: ( $\left.t_{\text {RPE }}=t_{\text {RPW }}, t_{\text {RFT }}=t_{\text {REF }}\right)$
Figure 8. Read Data Flow-Through Mode


Note: ( $\left.t_{\text {WPF }}=t_{\text {WPW }}, t_{\text {WFT }}=t_{\text {WFF }}\right)$
Figure 9. Write Data Flow-Through Mode


Figure 10. Single FIFO Configuration


Figure 11. Width-Expansion to Form a $512 \times 18$ FIFO


Figure 12. Depth-Expansion to Form a 12288x9 FIFO


Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques


Figure 14. Bidirectional FIFO Mode

## Am7204-25/35/50/65/80

## DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 4096x9 organization
- Cycle times of 35/45/65/80/100 nanoseconds
- Asynchronous and simultaneous writes and reads
- Low power consumption
- 60 mA max, -35/50/65/80
- 70 mA max, -25
- Status flags - full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for $\overline{\mathrm{XI}}$ - CMOS threshold
- Functional and pin compatible with industry standard devices


## GENERAL DESCRIPTION

The Am7204 is a RAM-based CMOS FIFO that is 4096 words deep with 9 -bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 28.5 MHz . Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7204 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7204 useful in communication, image processing, mass storage, DSP, and printing systems.

## BLOCK DIAGRAM



Figure 1.

## CONNECTION DIAGRAMS




Note: Pin 1 is marked for orientation.

Pin Designations: $\bar{W}=$ Write

$$
\overline{\mathrm{R}}=\mathrm{Read}
$$

$\overline{\mathrm{RS}}=$ Reset
$\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit
$\mathrm{D}_{\mathrm{x}}=$ Data In
$Q_{x}=$ Data Out
$\mathrm{XI}=$ Expansion In
$\overline{\mathrm{XO}} / \overline{\mathrm{HF}}=$ Expansion Out/Half-Full Flag
$\overline{\mathrm{FF}}=$ Full Flag
$\overline{\mathrm{EF}}=$ Empty Flag
$V_{C C}=$ Supply Voltage
GND = Ground
NC = No Connect

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages. The order number (Valid Combination) is formed by a combination of:
a. Part Number
b. Performance
c. Package Type
d. Operating Conditions

NOTE: AMD has changed the part numbers on the high-density FIFOs. The following part numbers are equivalent devices with the same DC and AC electrical characteristics.

| New P/N | Old P/N |
| :---: | :---: |
| Am7200 | $67 C 4500$ |
| Am7201 | 67C4501 |
| Am7202 | 67C4502 |
| Am7203 | 67C4503 |
| Am7204 | - |

## ABSOLUTE MAXIMUM RATINGS

|  | -0.5 V to + 7.0 V |
| :---: | :---: |
| Input voltage ........ | -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ |
| Operating tempera | $\ldots . . . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperatu | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation | ......1.0 W |
| DC output curr | .... 50 mA |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS Commercial: $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+\mathbf{7 0}{ }^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | $\begin{aligned} & \text { Am7204-25 } \\ & t_{A}=25 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & \text { Am7204-35 } \\ & t_{A}=35 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ | $\left\lvert\, \begin{gathered} \text { Am7204-50 } \\ t_{A}=50 \mathrm{~ns} \\ \text { Min. Max. } \end{gathered}\right.$ | $\begin{aligned} & \text { Am7204-65 } \\ & t_{A}=65 \mathrm{~ns} \\ & \text { Min. Max. } \end{aligned}$ | $\left\|\begin{array}{c} \text { Am7204-80 } \\ t_{A}=80 \mathrm{~ns} \\ \text { Min. Max. } \end{array}\right\|$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IL | Input Leakage Current (any input) (Note 1) | $\begin{array}{ll}-1 & 1\end{array}$ | $-1 \quad 1$ | $\begin{array}{ll}-1 & 1\end{array}$ | $-11$ | $-1 \quad 1$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{10}$ | Output Leakage Current (data outputs) (Note 2) | -10 10 | -10 10 | -10 10 | -10 10 | -10 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | 2.0 - | 2.0 - | 2.0 - | 2.0 - | 2.0 - | V |
| $\mathrm{V}_{1}$ | Input Low Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | - 0.8 | - 0.8 | - 0.8 | - 0.8 | - 0.8 | V |
| $\mathrm{V}_{1 H \times 1}$ | Input High Voltage, $\overline{\mathrm{XI}}$ (Note 3) | 3.5 - | 3.5 - | 3.5 - | 3.5 - | 3.5 - | V |
| $\mathrm{V}_{1 \times \mathrm{XI}}$ | Input Low Voltage, $\overline{\mathrm{XI}}$ (Note 3) | 1.5 | - 1.5 | - 1.5 | - 1.5 | - 1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | 2.4 | 2.4 | 2.4 - | 2.4 | V |
| $\mathrm{V}_{0}$ | Output Logic "0" voltage $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - 0.4 | - 0.4 | - 0.4 | - 0.4 | - 0.4 | V |
| $\mathrm{I}_{\mathrm{cc} 1}$ | Average $\mathrm{V}_{\text {cc }}$ Power Supply Current (Note 4) | 70 | 60 | 60 | - 60 | - 60 | mA |
| $\mathrm{I}_{\mathrm{CC2}}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{H}}\right)$ (Note 4) | - 20 | - 20 | - 20 | - 20 | - 20 | mA |
| $\mathrm{I}_{\text {cc3 }}$ | Power Down Current (all inputs $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ ) (Note 4) | - 5 | - 5 | - 5 | - 5 | - 5 | mA |

Notes: 1. Measurements with $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{Cc}}$.
2. $\bar{R} \geq \mathrm{V}_{\mathrm{tH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{cc}}$.
3. These are absolute voltage levels with respect to the ground pins on the device and include all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.
4. $I_{c C}$ measurements are made with outputs open.

AC CHARACTERISTICS $\mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Figures | Am7204-25 <br> Min. Max. | Am7204-35 <br> Min. Max. | Am7204-50 <br> Min. Max. | Am7204-65 Min. Max. | $\begin{aligned} & \text { Am7204-80 } \\ & \text { Min. Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Write and Flag Timing

| $t_{\text {wC }}$ | Write Cycle Time | 3 | 35 | 45 | 65 | 80 | 100 | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {wPW }}$ | Write Pulse Width | 3 | 25 | 35 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {wR }}$ | Write Recovery Time | 3 | 10 | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\text {os }}$ | Data Setup Time | 3,9 | 15 | 18 | 30 | 30 | 40 | ns |
| $\mathrm{t}_{\mathrm{bH}}$ | Data Hold Time | 3,9 | 0 | 0 | 5 | 10 | 10 | ns |
| $\mathrm{t}_{\text {WFF }}$ | Write LOW to Full Flag LOW | 6,9 | 25 | 30 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {WHF }}$ | Write LOW to Half-Full Flag LOW | 5 | 35 | 45 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {WEF }}$ | Write HIGH to Empty Flag HIGH | 4,8 | 25 | 30 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {WLZ }}$ | Write pulse HIGH to data bus <br> at LOW Z (Note 1) | 8 | 5 | 10 | 15 | 15 | 20 | ns |

## Read and Flag Timing

| $t_{\text {Rc }}$ | Read Cycle Time | 3 | 35 | 45 | 65 | 80 | 100 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time | 3,4,8,9 | 25 | 35 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RR }}$ | Read Recovery Time | 3 | 10 | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\text {RPW }}$ | Read Pulse Width | 3 | 25 | 35 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RLZ }}$ | Read pulse LOW to data bus at LOW Z (Note 1) | 3 | 5 | 5 | 10 | 10 | 10 | ns |
| bv | Data Valid from read pulse HIGH | 3 | 5 | 5 | 5 | 5 | 5 | ns |
| $\mathrm{t}_{\text {RHZ }}$ | Read pulse HIGH to data bus at HIGH Z (Note 1) | 3 | 18 | 20 | 30 | 30 | 30 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read HIGH to Full Flag HIGH | 6,9 | 25 | 30 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {HHF }}$ | Read HIGH to Half Full-Flag HIGH | 5 | 35 | 45 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read LOW to Empty Flag LOW | 4,8 | 25 | 30 | 45 | 60 | 60 | ns |

Reset Timing

| $t_{\text {RSC }}$ | Reset Cycle Time | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{\text {RS }}$ | Reset Pulse Width | 2 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RSS }}$ | Reset Setup Time | 2 | 25 | 35 | 50 | 65 | 80 | ns |
| $t_{\text {RSR }}$ | Reset Recovery Time | 2 | 10 | 10 | 15 | 15 | 20 | ns |
| $t_{\text {EFL }}$ | Reset to Empty Flag LOW | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {HFH }}$ | Reset to Half-Full Flag High | 2 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {FFH }}$ | Reset to Full Flag HIGH | 2 | 35 | 45 | 65 | 80 | 100 | ns |


| Retransmit Timing |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{\text {RTC }}$ | Retransmit Cycle Time | 7 | 35 | 45 | 65 | 80 | 100 | ns |
| $t_{\text {RT }}$ | Retransmit Pulse Width | 7 | 25 | 35 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RTR }}$ | Retransmit Recovery Time | 7 | 10 | 10 | 15 | 15 | 20 | ns |

[^4]
## FUNCTIONAL DESCRIPTION

The Am7204 CMOS FIFO is designed around a 4096x9 dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.
The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.
Address pointers automatically overflow to address zero after reaching address 4095. Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.
Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.
Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7204. The write, read, data-in and dataout lines of the Am7204 are connected in parallel, and the Expansion-Out (XO) and the Expansion-In (XI) lines are daisychained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the handshake between $\overline{\mathrm{XO}}$ and $\overline{\mathrm{XI}}$.

## OPERATIONAL DESCRIPTION

## Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of $\overline{\mathrm{XI}}$ and $\overline{\mathrm{FL}}$ are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read $(\bar{R})$ and Write $(\bar{W})$ signals must be HIGH $_{\text {sss }}$ prior to and $t_{\text {RSR }}$ after the rising edge of Reset ( $\overline{\mathrm{RS}}$ ). The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag ( $\overline{\mathrm{EF}}$ ) being LOW, active, and both the Half-Full ( $\overline{\mathrm{HF}}$ ) and Full Flag $(\overline{\mathrm{FF}})$ being HIGH, inactive.


## Writing Data To The FIFO

The HIGH state of the Full Flag ( $\overline{\mathrm{FF}}$ ) indicates that the FIFO is capable of accepting data. The falling edge of Write $(\bar{W})$ initiates a write cycle. (See Figure 3.) Data appearing at inputs D0-D8 $\mathrm{t}_{\mathrm{Ds}}$ prior to and $t_{O H}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.
The LOW- to-HIGH transition of the Empty Flag ( $\overline{\mathrm{EF}}$ ) occurs $\mathrm{t}_{\text {wEF }}$ after the rising edge of $\bar{W}$ during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag $/ \overline{\mathrm{HF}}$ ) will go LOW $\mathrm{t}_{\text {whF }}$ after the falling edge of $\bar{W}$ during the write operation which creates the half-full condition. (See Figure 5.) $\overline{H F}$ will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 2048 or more. The Half-Full Flag is not available in DepthExpansion Mode. The Full Flag ( $\overline{\mathrm{FF}}$ ) goes LOW $\mathrm{t}_{\text {wFF }}$ after the falling edge of $\bar{W}$ during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 4096 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

## Reading Data From The FIFO

The HIGH state of the Empty Flag ( $\overline{\mathrm{EF}}$ ) indicates that the FIFO is ready to output data. The falling edge of Read ( $\overline{\mathrm{R}})$ initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Q0-Q8 . $t_{A}$ after the falling edge of $\bar{R}$, and remains until $t_{D v}$ after the rising edge of $\bar{R}$. Q0-Q8 return to a high-impedance state when a valid read is not in progress.
The Full Flag ( $\overline{\mathrm{FF}}$ ) will go $\mathrm{HIGH} \mathrm{t}_{\text {RFF }}$ after the rising edge of $\overline{\text { R }}$ during the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag ( $\overline{\mathrm{HF})}$ will go HIGH $\mathrm{t}_{\text {RHF }}$ after the rising edge of $\bar{R}$ during the read operation, which eliminates the half-full condition. (See Figure 5). HF will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 2047 or less. The Half-Full Flag is not available in Depth-Expansion Mode. The HIGH-to-LOW transition of $\overline{E F}$ occurs $t_{\text {REF }}$ after the falling edge of $\overline{\mathrm{R}}$ during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

## Half-Full Flag

The Half-Full ( $\overline{\mathrm{HF}}$ ) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 2048 or more. (See Figure 5.)
Care should be exercised in using the Halt-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 2048 words, and Read and Write pulses are applied simultaneously, the $\overline{\mathrm{HF}}$ flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.
$\overline{\mathrm{HF}}$ will always settle to the correct state after the appropriate delay, $t_{\text {WHF }}$ or $t_{\text {RHF }}$. This property of the Half-Full Flag is clearly a function of the dynamic relation between $\bar{W}$ and $\bar{R}$. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

Figure 2. Reset Timing

RESET AND RETRANSMIT TRUTH TABLE Single-Device Configuration/Width-Expansion Mode

| Mode | Input |  |  | Internal Status |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathbf{E F}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location zero | Location zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location zero | Unchanged | X | X | X |
| (Note 1) | $($ Note 1) | $($ Note 1) |  |  |  |  |  |  |
| Read/Write | 1 | 1 | 0 | Increment (Note 2) | Increment (Note 2) | X | X | X |

Notes: 1. Flags will change to show correct state according to write pointer.
2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

## Table 1.

RESET AND FIRST LOAD TRUTH TABLE Depth-Expansion/Compound-Expansion Mode

| Mode | Input |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}} / \overline{\mathbf{R T}}$ | $\overline{\mathbf{X I}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathbf{F F}}$ |
| Reset-first device | 0 | 0 | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Location zero | Location zero | 0 | 1 |
| Reset all <br> other devices | 0 | 1 | $\overline{\mathrm{XO}}$ <br> $($ Note 1) | Location zero | Location zero | 0 | 1 |
| Read/Write | 1 | X <br> (Note 2) | $\overline{\mathrm{X0}}$ <br> $($ Note 1) | Increment (Note 3) | Increment (Note 3) | X | X |

Notes: 1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 12.
2. Same as during Reset Cycle.
3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2.


Figure 3. Asynchronous Write and Read Timing


Figure 4. Empty Flag Timing


Note: Depending on the precise phase of $\bar{W}$ and $\bar{R}$, the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when $\bar{W}$ and $\bar{R}$ are operating asynchronously near half full.

Figure 5. Half-Full Flag Timing


Figure 6. Full Flag Timing

## Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 4096 or less writes between reset cycles.
The $\overline{F L} \overline{R T}$ is used as the Retransmit $(\overline{\mathrm{RT}})$ input in Single-Device Mode. $\overline{\mathrm{RT}}$, an active LOW-going pulse of at least $\mathrm{t}_{\mathrm{aT}}$ in duration, returns the internal read pointer to address zero and leaves the write pointer unaffected. $\bar{W}$ and $\bar{R}$ must both be HIGH during the retransmit cycle. The first write or read cycle should not start until $t_{R T R}$ after the rising edge of $\overline{R T}$. The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO $t_{\text {RTC }}$ after the falling edge of RT. (See Figure 7 and Table 1).

## Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion- $\ln (\overline{\mathrm{XI}})$ input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7204 can be expanded in width to create FIFOs of word widths greater than nine bits. In Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1.) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated. 2.) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-to-LOW generates a false flag. These two hazards can be avoided if one device's flags are used
as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time ( $\mathrm{t}_{\text {WEF }}, \mathrm{t}_{\text {WHF }}, \mathrm{t}_{\text {WFF }}, \mathrm{t}_{\text {REF }}, \mathrm{t}_{\text {RHF }}$, and $\mathrm{t}_{\text {WFF }}$ ) for each flag has elapsed.

## Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out ( $\overline{\mathrm{XO}}$ ) of one device must be connected to Expansion $\ln (\mathrm{XI})$ of the next device, with $\overline{\mathrm{XO}}$ of the last device being connected to $\overline{\mathrm{X}}$ of the first device. The device that is to receive data first has its First Load (FL) input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using XO and XI. A LOWgoing pulse on XO occurs when the last physical location of an active device, address 4095, is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.
When expanding in depth, a composite Full Flag must be created by OR-ing all the $\overline{F F}$ outputs together. Likewise, a composite Empty Flag is created by OR-ing all the EF outputs together. The Half-FullFlag and Retransmit functions are not available in DepthExpansion Mode.

## Compound Expansion

FIFOs of greater width and depth than the Am7204 can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)


Note: $\overline{\mathrm{EF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at $t_{\text {RTC }}$.

Figure 7. Retransmit Timing


Note: $\left(\mathrm{t}_{\text {RPE }}=\mathrm{t}_{\text {RPW }}, \mathrm{t}_{\mathrm{RFT}}=\mathrm{t}_{\text {REF }}\right)$
Figure 8. Read Data Flow-Through Mode


Figure 9. Write Data Flow-Through Mode


Figure 10. Single FIFO Configuration


Figure 11. Width-Expansion to Form a $512 \times 18$ FIFO


Figure 12. Depth-Expansion to Form a 12288x9 FIFO


Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques


Figure 14. Bidirectional FIFO Mode

## AC TEST CONDITIONS

| Input pulse levels | GND to 3.0 V |
| :--- | :---: |
| Input rise and fall times | 5 ns |
| Input timing reference levels | 1.5 V |
| Output reference levels | 1.5 V |
| Output load | See Figure 15 |



* Includes jig and scope capacitances.

Figure 15. A.C. Test Load

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter (Note 1) | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

Note: 1. For reference only.

## 67C401/13 67C402/23

First-In First-Out (FIFO)
64x4, 64x5 CMOS MEMORY 25/35 MHZ (Cascadable)

## FEATURES

- Zero standby power
- High-speed $35-\mathrm{MHz}$ shift-in/shift-out rates
- Very low active power consumption
- TTL-compatible inputs and outputs
- Readily expandable in word width and depth
- RAM-based architecture for short fall-through delay
- Full CMOS cell for maximum noise immunity
- Asynchronous operation
- Output Enable feature (67C4013/23)


## ORDERING INFORMATION



## GENERAL DESCRIPTION

The 67C40X/XX series devices are high-performance CMOS RAM-based First-In First-Out (FIFO) buffer memory products organized as 64 words by 4 or by 5 bits wide. These devices use Advanced Micro Devices latest CMOS process technology and meet the demands for high-speed, low-power operation. By utilizing an on-chip, dual-port RAM, a very short fall-through time is realized, thus improving overall system performance. By using both Read and Write pointers for addressing each memory
location, the data can propagate to the outputs in much less time than in traditional register-based FIFOs. These FIFOs are easily integrated into many applications and perform particularly well for high-speed disc controllers, graphics, and communication network systems. The $550-\mu$ watt standby power specification makes these devices ideal for ultra-low-power and batterypowered systems.

## BLOCK DIAGRAM



| Publication \# <br> 10998 <br> Issue Date:$\frac{\text { Rev. }}{\mathrm{B}} \quad \frac{\text { Amendment }}{10}$ |
| :--- |

## CONNECTION DIAGRAMS




Plastic Leaded Chip Carrier


Plastic Leaded Chip Carrier

## ABSOLUTE MAXIMUM RATINGS



OPERATING CONDITIONS Commercial: $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | FIGURE | 67C40X/XX-25 |  | 67C40X/XX-35 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{I}}$ | Shift in rate | 1 |  | 25 |  | 35 | MHz |
| $\mathrm{t}_{\mathrm{SIH}}{ }^{*}$ | Shift in HIGH time | 1 | 8 |  | 8 |  | ns |
| $\mathrm{t}_{\text {SIL }}{ }^{\text {* }}$ | Shift in LOW time | 1 | 8 |  | 8 |  | ns |
| tIDS | Input data setup to SI (Shift In) | 1 | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{IDH}}$ | Input data hold time from SI (Shift in) | 1 | 20 |  | 15 |  | ns |
| trids | Input data setup to IR (Input Ready) | 3 | 5 |  | 2 |  | ns |
| ${ }^{\text {t RIDH }}$ | Input data hold time from IR (Input Ready) | 3 | 20 |  | 15 |  | ns |
| ${ }^{\text {fout }}$ | Shift out rate | 4 |  | 25 |  | 35 | MHz |
| ${ }^{\text {tSOH }}{ }^{*}$ | Shift out HIGH time | 4 | 8 |  | 8 |  | ns |
| ${ }^{\text {tSOL }}{ }^{*}$ | Shift out LOW time | 4 | 8 |  | 8 |  | ns |
| $t_{\text {MRW }}$ | Master Reset pulse | 8 | 25 |  | 18 |  | ns |
| ${ }^{\text {m }}$ MRS | Master Reset to SI | 8 | 10 |  | 7 |  | ns |

* See AC test and high-speed application note.


## DC CHARACTERISTICS $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | TEST CONDITION |  | 67C40X/XX-25 |  | 67C40X/XX-35 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX |  | MAX |  |
| $\mathrm{V}_{\text {IL }}{ }^{*}$ | Low-level input voltage |  |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1 H}{ }^{*}$ | High-level input voltage |  |  | 2 |  | 2 |  | V |
| IN | Input current | $V_{C C}=M A X$ | $\mathrm{GND}<\mathrm{V}_{1 N}<\mathrm{V}_{\mathrm{C}} \mathrm{C}$ | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| IOZ | Off-state output current | $V_{C C}=$ MAX | GND $<V_{\text {OUT }}<V_{C C}$ | -5 | 5 | -5 | 5 | $\mu \mathrm{A}$ |
| VOL | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $\mathrm{IOL}=20 \mu \mathrm{~A}$ |  | 0.1 |  | 0.1 | V |
|  |  |  | $\mathrm{I}^{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  |
| VOH | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $\mathrm{IOH}=-20 \mu \mathrm{~A}$ | VCC |  | $\mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  |  | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 |  | 2.4 |  |  |
| Ios** | Output short-circuit current | $V_{C C}=$ MAX | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -90 | -20 | -90 | -20 | mA |
| ICC | Standby supply current | $\begin{aligned} & V_{C C}=M A X \\ & \text { IOUT }=0 \end{aligned}$ | $\begin{aligned} & V_{I H}=V_{C C} \\ & V_{I L}=G N D \end{aligned}$ |  | 100 |  | 100 | $\mu \mathrm{A}$ |
|  | Operating supply current |  | $\begin{aligned} & V_{I H}=M I N, V_{I L}=M A X \\ & f_{I N}=\text { fOUT }=M A X \end{aligned}$ |  | 50 |  | 60 | mA |

[^5]SWITCHING CHARACTERISTICS Over Operating Conditions

| SYMBOL | PARAMETER | FIGURE | 67C40X/XX-25 |  | 67C40X/XX-35 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tIRL* | Shift In 1 to Input Ready LOW | 1 |  | 21 |  | 18 | ns |
| ${ }_{\text {IRH }}{ }^{*}$ | Shift In $\downarrow$ to Input Ready HIGH |  |  | 28 |  | 20 | ns |
| ${ }^{\text {toRL }}{ }^{*}$ | Shift Out i to Output Ready LOW | 4 |  | 19 |  | 18 | ns |
| ${ }^{\text {ORRH }}{ }^{*}$ | Shift Out 1 to Output Ready HIGH |  |  | 34 |  | 20 | ns |
| ${ }^{\text {todH }}$ | Output Data Hold (previous word) |  | 5 |  | 5 |  | ns |
| ${ }^{\text {tods }}$ | Output Data Shift (next word) |  |  | 34 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PT}}$ | Data throughput | 3,6 |  | 40 |  | 34 | ns |
| $t_{\text {MRORL }}$ | Master Reset I to Output Ready LOW | 8 |  | 35 |  | 28 | ns |
| ${ }^{\text {t MRIRH }}$ | Master Reset I to Input Ready HIGH |  |  | 35 |  | 28 | ns |
| ${ }^{\text {t MRO }}$ | Master Reset \| to Outputs LOW |  |  | 25 |  | 22 | ns |
| ${ }^{4} \mathrm{PPH}$ | Input Ready pulse HIGH | 3 | 8 |  | 8 |  | ns |
| ${ }^{\text {toPH }}$ | Output Ready pulse HIGH | 6 | 8 |  | 8 |  | ns |
| tord | Output Ready 1 to Data Valid | 4 |  | 0 |  | 0 | ns |
| $\mathrm{t}_{\mathrm{PH}} \mathrm{Z}^{* *}$ | Output Disable Delay | A |  | 15 |  | 12 | nsns |
| tplz $^{* *}$ |  |  |  | 15 |  | 12 |  |
| $t_{\text {PZL }}{ }^{* *}$ | Output Enable Delay |  |  | 20 |  | 15 |  |
| $t_{\mathrm{PZH}}{ }^{\star \star}$ |  |  |  | 20 |  | 15 |  |

* See AC test and high-speed application note.
*     * Enable/Disable delays refer to 67C4013/23 only.


## CAPACITANCES*

| SYMBOL | PARAMETER | TEST CONDITION | 67C40X/XX-25 MIN $\quad$ MAX | 67C40X/XX-35 MIN $\quad$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CIN | Input capacitance | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{gathered}$ | 10 | 10 | pF |
| COUT | Output capacitance |  | 7 | 7 | pF |

[^6]

Figure A. Enable and Disable

[^7]
## STANDARD AC TEST LOAD



## RESISTOR VALUES

| IOL | R1 | R2 |
| :---: | :---: | :---: |
| 8 mA | $600 \Omega$ | $1200 \Omega$ |

Input Pulse Amplitude $=3 \mathrm{~V}$
Input Rise and Fall Time ( $10 \%-90 \%$ ) $=2.5 \mathrm{~ns}$
Measurements made at 1.5 V
All Diodes are 1N916 or 1N3064

## THREE-STATE TEST LOAD



## FUNCTIONAL DESCRIPTION

## Data Input

The FIFO consists of a dual-port RAM and two ring counters for read and write. After power-up, the Master Reset should be pulsed LOW, which internally resets both the read and write counters. When the Input Ready (IR) is HIGH, the FIFO is ready to accept DATA from the $D_{\mathrm{X}}$ inputs. Data then present at the inputs is written into the first location of the RAM when Shift-In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. When the SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. The write pointer now points to the next location in the RAM. If the memory is full, then the $\mathbb{R}$ will remain LOW.

## Data Output

Data is read from the $O_{x}$ outputs. Just after the first shift-in, the first data word is available at the outputs, which is indicated by the Output Ready (OR) going HIGH. When the OR is HIGH, data may be shifted out by bringing the Shift-Out (SO) HIGH. AHIGH signal at SO causes the read pointer to point to the next location in the RAM, and also the OR to go LOW. Valid data is maintained while the SO is HIGH. When the SO is brought LOW, the OR goes HIGH, indicating the presence of new valid data. If the FIFO is emptied, OR stays LOW, and $\mathrm{O}_{x}$ remains as before, (i.e., data does not change if the FIFO is empty). A dual-port RAM inside the chip provides the capability of simultaneous and asynchronous writes (Shift-Ins) and reads (Shift-Outs).

## AC TEST AND HIGH-SPEED APP. NOTES

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. Advanced Micro Devices recommends a monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $V_{C C}$ and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements may be misleading; i.e., a rising edge of the Shift-In
pulse is not recognized until Input Ready is HIGH. If Input Ready is not HIGH due to (a) too high a frequency, or (b) FIFO being full or affected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time $\left(\mathrm{t}_{\mathrm{IDH}}\right)$ and the next activity of Input Ready ( $\mathrm{t}_{\mathrm{IRL}}$ ) to be extended relative to Shift-In going HIGH. This same type of problem also relates to tIRH, tORL, and tORH. For high-speed applications, $_{\text {to }}$, proper grounding technique is essential. In order to diminish timing ambiguities between the Shift-In-Input-Ready or Shift-Out-Output-Ready pairs when operating at high frequencies, it is recommended that the $\mathrm{t}_{\mathrm{SH}} \mathrm{H}$ and tSOH pulse widths be as short as possible within the specified limits.


Figure 1. Input Timing


Figure 2. The Mechanism of Shifting Data into the FIFO
(1) Input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
(2) Input Data is loaded into the first available memory location.
(3) Input Ready goes LOW indicating this memory location is full.
(4) Shift-In going LOW allows Input Ready to sense the status of the next memory location. The next memory location is empty as indicated by Input Ready HIGH.
(5) If the FIFO is already full then the Input Ready remains LOW.

Note: Shift-In pulses applied while Input Ready is LOW will be ignored.


Figure 3. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

[^8]

Figure 4. Output Timing
(1) The diagram assumes that the FIFO contains at least three words: A-Data (first input word), B-Data (second input word), and C-Data (third input word). (2) Output data changes on the falling edge of SO after a valid Shift-Out Sequence, i.e., OR and SO are both high together.


Figure 5. The Mechanism of Shifting Data Out of the FIFO
(1) Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
(2) Shift-Out goes HIGH causing B-Data (second input word) to advance to the output register. Output data remains as valid A-Data while Shift-Out is HIGH.
(3) Output Ready goes LOW.
(4) Shift-out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
(5) If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data remains the same (A-Data).


Figure 6. tpT and tOPH Specification

[^9]

Figure 7. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH
(1) The internal logic does not detect the presence of any words in the FIFO.
(2) New data (A) arrives at the outputs.
(3) Output Ready goes HIGH indicating arrival of the new data.
(c) Since Shift Out is held HIGH, Output Ready goes immediately LOW.
(5) As soon as Shift Out goes LOW the Output Data is subject to change. Output Ready will go HIGH or remain LOW depending on whether there are any additional words in the FIFO.

(1) FIFO is initially full.

Figure 8. Master Reset Timing

## NORMALIZED I ${ }_{c c}$ vs FREQUENCY



## Features

- Zero standby power
- High-speed $15-\mathrm{MHz}$ shift-in/shift-out rates
- Very low active power consumption
- TTL-compatible inputs and outputs
- Readily expandable in word width and depth
- RAM-based architecture for short fall-through delay
- Full CMOS 8-transistor cell for maximum noise immunity
- Asynchronous operation


## - Output Enable feature (67C4013/23)

## General Description

The 67C40X/XX series devices are high-performance CMOS RAM-based First-In First-Out (FIFO) buffer memory products organized as 64 words by 4 or by 5 bits wide. These devices use Monolithic Memories' latest CMOS process technology and meet the demands for high-speed, low-power operation. By utilizing an on-chip, dual-port RAM, a very short fall-through time is reatized, thus improving overall system performance. By using both Read and Write pointers for addressing each memory location, the data can propagate to the outputs in much less time than in traditional register-based FIFOs. These FIFOs are easily integrated into many applications and perform particularly well for high-speed disc controllers, graphics, and communication network systems. The $550-\mu$ watt standby power specification makes these devices ideal for ultra-low-power and batterypowered systems.

## Block Diagram



## Ordering Information

| Part Number | Package | Temp | Output | Description |
| :---: | :---: | :---: | :---: | :---: |
| 67401-10 | CD 020, PD 020, PL 020 | Com | Totem Pole | $10 \mathrm{MHz} \mathrm{64} \mathrm{\times 4}$ |
| 67401-15 |  | Com | Totem Pole | $15 \mathrm{MHz} 64 \times 4$ |
| 674013-10 |  | Com | 3-State | $10 \mathrm{MHz} \mathrm{64x4}$ |
| 674013-15 |  | Com | 3-State | 15MHz 64x4 |
| 67C402-10 |  | Com | Totem Pole | 10MHz 64x5 |
| 67C402-15 |  | Com | Totem Pole | 15MHz 64x5 |
| 67C4023-10 |  | Com | 3-State | 10MHz 64x5 |
| 67C4023-15 |  | Com | 3-State | 15MHz 64x5 |

## Pin Configurations



67C402/23

Absolute Maximum Ratings
Supply voltage $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage ..... -1.5 V to 7 V
Off-state output voltage ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Power dissipation ..... 1.0 W
Latch-up trigger current (all outputs) ..... 140 mA

## Operating Conditions Over Temperature Range

| SYMBOL | PARAMETER | FIGURE | 67C40X/XX-10 |  | 67C40X/XX-15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $T_{\text {A }}$ | Operating free-air temperature |  | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {I }} \mathrm{N}$ | Shift in rate | 1 |  | 10 |  | 15 | MHz |
| ${ }^{\text {t }}$ SIH | Shift in HIGH time | 1,B | 14 |  | 14 |  | ns |
| ${ }^{\text {t }}$ SIL | Shift in LOW time | 1 | 25 |  | 25 |  | ns |
| ${ }_{\text {I }}$ DS | Input data setup to SI (Shift In) | 1 | 0 |  | 0 |  | ns |
| ${ }_{1} \mathrm{IDH}$ | Input data hold time from SI (Shift In) | 1 | 40 |  | 40 |  | ns |
| ${ }^{\text {t RIDS }}$ | Input data setup to IR (Input Ready) | 3 | 0 |  | 0 |  | ns |
| ${ }^{\text {t RIDH }}$ | Input data hold time from IR (Input Ready) | 3 | 30 |  | 30 |  | ns |
| ${ }^{\text {f OUT }}$ | Shift out rate | 4 |  | 10 |  | 15 | MHz |
| ${ }^{\text {t }} \mathrm{SOH}$ | Shift out HIGH time | 4,B | 24 |  | 21 |  | ns |
| ${ }^{\text {tSOL }}$ | Shift out LOW time | 4 | 25 |  | 25 |  | ns |
| ${ }^{\text {'MRW }}{ }^{\text {* }}$ | Master Reset pulse | 8 | 35 |  | 35 |  | ns |
| ${ }^{\text {t MRS }}$ | Master Reset to SI | 8 | 65 |  | 65 |  | ns |

* See $A C$ test and high-speed application note


## Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITION |  | 67C40X/XX-10 |  | 67C40X/XX-15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX | MIN | MAX |  |
| $V_{\text {IL }}{ }^{*}$ | Low-level input voltage |  |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{VIH}^{*}$ | High-level input voltage |  |  | 2 |  | 2 |  | V |
| IIN | Input current | $V_{C C}=$ MAX | GND $<V_{\text {IN }}<V_{C C}$ | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| loz | Off-state output current | $V_{C C}=$ MAX | GND $<V_{O U T}<V_{C C}$ | -5 | 5 | -5 | 5 | $\mu \mathrm{A}$ |
| VOL | Low-level output voltage | $V_{C C}=\mathrm{MIN}$ | IOL $=20 \mu \mathrm{~A}$ |  | 0.1 |  | 0.1 | V |
|  |  |  | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  |
| VOH | High-level output voltage | $V_{C C}=\mathrm{MIN}$ | $\mathrm{IOH}=-20 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | V |
|  |  |  | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 |  | 2.4 |  |  |
| los** | Output short-circuit current | $V_{C C}=$ MAX | $V_{O}=0 \mathrm{~V}$ | -90 | -20 | -90 | -20 | mA |
| ${ }^{1} \mathrm{CC}$ | Standby supply current | $\begin{aligned} & V_{C C}=M A X \\ & I O U T=0 \end{aligned}$ | $\begin{aligned} & V_{\text {IH }}=V_{C C} \\ & V_{\text {IL }}=G N D \end{aligned}$ |  | 100 |  | 100 | $\mu \mathrm{A}$ |
|  | Operating supply current |  | $\begin{aligned} & V_{I H}=M I N . V_{I L}=M A X \\ & I_{I N}=\text { IOUT }=\text { MAX } \end{aligned}$ |  | 35 |  | 45 | mA |

[^10]
## Switching Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | FIGURE | 67C40X/XX-10 |  | 67C40X/XX-15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
|  | Shift In 1 to Input Ready LOW | 1 |  | 60 |  | 55 | ns |
| ${ }_{\text {IR }}{ }^{\text {d }}{ }^{\text {* }}$ | Shift In ! to Input Ready HIGH |  |  | 50 |  | 50 | ns |
| ${ }^{\text {torL }}{ }^{\text {* }}$ | Shift Out 1 to Output Ready LOW | 4 |  | 55 |  | 45 | ns |
| ${ }^{\text {toRH }}{ }^{*}$ | Shift Out ! to Output Ready HIGH |  |  | 50 |  | 41 | ns |
| ${ }^{\text {tode }}$ | Output Data Hold (previous word) |  | 5 |  | 5 |  | ns |
| ${ }^{\text {tods }}$ | Output Data Shift (next word) |  |  | 35 |  | 30 | ns |
| ${ }^{\text {t }}$ PT | Data throughput | 3,6 |  | 100 |  | 90 | ns |
| $\mathrm{t}_{\text {MRORL }}$ | Master Reset ! to Output Ready LOW | 8 |  | 100 |  | 100 | ns |
| ${ }^{\text {m MRIRH }}$ | Master Reset I to Input Ready HIGH |  |  | 100 |  | 100 | ns |
| $t_{\text {MRO }}$ | Master Reset \| to Outputs LOW |  |  | 35 |  | 35 | ns |
| $\mathrm{tIPH}^{\text {P }}$ | Input ready pulse HIGH | 3,B | 19 |  | 16 |  | ns |
| ${ }^{\text {toPH }}$ | Output ready pulse HIGH | 6,B | 14 |  | 14 |  | ns |
| ${ }^{\text {torD }}$ | Output ready 1 to Data Valid | 4 |  | -3 |  | -3 | ns |
| ${ }^{\text {t }}$ PHZ | Output Disable Delay | A |  | 25 |  | 25 | ns |
| ${ }^{\text {t PLZ }}$ |  |  |  | 25 |  | 25 | ns |
| ${ }^{\text {tPZL }}$ | Output Enable Delay |  |  | 30 |  | 30 | ns |
| ${ }^{\text {tPZH }}$ |  |  |  | 30 |  | 30 |  |

* See AC test and high-speed application note.


## Capacitances*

| SYMBOL | PARAMETER | TEST CONDITION | 67C40X/XX-10 | 67C40X/XX-15 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX |  |
| CIN | Input capacitance | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz} \\ V_{C C}=4.5 \mathrm{~V} \end{gathered}$ | 10 | 10 | pF |
| COUT | Output capacitance |  | 7 | 7 | pF |

* Not tested in production.


Figure A. Enable and Disable

[^11]
## Standard AC Test Load



Input Pulse Amplitude $=3 \mathrm{~V}$
Input Rise and Fall Time ( $10 \%-90 \%$ ) $=2.5 \mathrm{~ns}$
Measurements made at 1.5 V
All Diodes are 1N916 or 1N3064

## Functional Description

## Data Input

The FIFO consists of a dual-port RAM and two ring counters for read and write. After power-up, the Master Reset should be pulsed LOW, which internally resets both the read and write counters. When the Input Ready (IR) is HIGH, the FIFO is ready to accept DATA from the $D_{X}$ inputs. Data then present at the inputs is written into the first location of the RAM when Shift-In (SI) is brought HIGH. A SIHIGH signal causes the IR to go LOW. When the SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. The write pointer now points to the next location in the RAM. If the memory is full, then the IR will remain LOW.

## Data Output

Data is read from the $O_{x}$ outputs. Just after the first shift-in, the first data word is available at the outputs, which is indicated by the Output Ready (OR) going HIGH. When the OR is HIGH, data may be shifted out by bringing the Shift-Out (SO) HIGH. A HIGH signal at SO causes the read pointer to point to the next location in the RAM, and also the OR to go LOW. Valid data is maintained while the SO is HIGH. When the SO is brought LOW, the OR goes HIGH, indicating the presence of new valid data. If the FIFO is emptied, OR stays LOW, and $O_{x}$ remains as before, (i.e., data does not change if the FIFO is empty). A dual-port RAM inside the chip provides the capability of simultaneous and asynchronous writes (Shift-Ins) and reads (Shift-Outs).

## Resistor Values

| IOL | R1 | R2 |
| :---: | :---: | :---: |
| 8 mA | $600 \mathrm{\Omega}$ | $1200 \mathrm{\Omega}$ |

## Three-State Test Load



## AC Test and High-Speed App. Notes

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. Monolithic Memories recommends a monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $V_{C C}$ and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements may be misleading; i.e., rising edge of the Shift-In pulse is not recognized until Input ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or effected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time (TIDH) and the next activity of Input Ready ( $T_{I R L}$ ) to be extended relative to Shift-In going HIGH. This same type of problem is also related to TIRH, TORL, and TORH as related to Shift-In and Shift-Out. For high-speed applications, proper grounding technique is essential.


Figure 1. Input Timing


Figure 2. The Mechanism of Shifting Data into the FIFO
(1) input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
(2) Input Data is loaded into the first available memory location.
(1) Input Ready goes LOW indicating this memory focation is full.
(1) Shift-in going LOW allows Input Ready to sense the status of the next memory location. The next memory location is empty as indicated by input Ready HIGH.
(5) If the FIFO is already full then the Input Ready remains low.

Note: Shift-In pulses applied while input Ready is LOW will be ignored.


Figure 3. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH
(1) FIFO is initially full.
(2) Shift In is heid HIGH.
(1) Shift Out pulse is applied. An empty location is detected by the internal pointers on the falling edge of SO.
(1) As soon as Input Ready becomes HIGH the Input Data is loaded into this location.


Figure 4. Output Timing
(1) The diagram assumes that the FIFO contains at least three words: A-Data (first input word), B-Data (second input word), and C-Data (third input word) (2) Output data changes on the falling edge of SO after a valid Shift-Out Sequence, i.e., OR and SO are both high together.


Figure 5. The Mechanism of Shifting Data Out of the FIFO
(1) Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
(3) Shift-Out goes HIGH causing B-Data (second input word) to advance to the output register.

Output data remains as valid A-Data while Shift-Out is HIGH.
(3) Output Ready goes LOW.
(c) Shift-out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
(5) If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data remains the same (A-Data).


Figure 6. tPT and toph Specification
(1) FIFO initially empty.
(2) Snift-Out held HIGH.
(1) Shift-In pulse applied. A full location is detected by the internal pointers on the falling edge of Shift-In.
() As soon as Output Ready becomes HIGH, the word is shifted out.


Figure 7. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH
(1) The internal logic does not detect the presence of any words in the FIFO
(3) New data (A) arrives at the outputs.
() Output Ready goes HIGH indicating arrival of the new data.
(1) Since Shift Out is held HIGH, Output Ready goes immediately LOW.
(3) As soon as Shift Out goes LOW the Output Data is subject to change. Output Ready will go HIGH or remain LOW depending on whether there are any additional words in the FIFO.


Figure 8. Master Reset Timing
(1) FIFO is initially full.

## ICC vs. Frequency




Guaranteed Distribution of tOPH, ISIH vs. Temperature (For Cascadability Only)


Figure B. Cascadability

## DISTINCTIVE CHARACTERISTICS

- Zero standby power
- High-speed $15-\mathrm{MHz}$ shift-in/shift-out rates
- Very low active power consumption
- TTL-compatible inputs and outputs
- Readily expandable in word width and depth
- Half-Full and Almost-Full/Empty status flags
- RAM-based architecture for short fall-through delay
- Full CMOS 8-transistor cell for maximum noise immunity
- Asynchronous operation
- Output enable


## GENERAL DESCRIPTION

The 67C4033 device is a high-performance CMOS RAM-based First-In First-Out (FIFO) buffer product organized as 64 words by 5 bits wide. This device uses Monolithic Memories' latest CMOS process technology and meets the demands for highspeed, low-power operation. By utilizing an on-chip, dual-port RAM, a very short fall-through time is realized, thus improving overall system performance. By using Read and Write pointers for addressing each memory location, the data can propagate to the outputs in much less time than in traditional register-based FIFOs. These FIFOs are easily integrated into many applications and perform particularly well for high-speed disk controllers, graphics, and communication network systems. The $550 \mu$ watt standby power specification of this device makes it ideal for ultra-low-power and battery-powered systems.

## ORDERING INFORMATION

| Part <br> Number | Package | Temp | Description |
| :---: | :---: | :---: | :---: |
| $67 \mathrm{C} 4033-10$ | CD 020, PD 020, PL 020 | Com | 10 MHz in/out |
| $67 \mathrm{C} 4033-15$ | CD 020, PD 020, PL 020 | Com | 15 MHz in/out |

## CONNECTION DIAGRAMS



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Supply voltage $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage | -1.5 V to 7 V |
| Off-state output voltage | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Storage temperature | ... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation | 1.0 W |
| Latch-up trigger current, all outputs | 140 mA |

## OPERATING RANGES Over Temperature Range

| SYMBOL | PARAMETER | FIGURE | 67C4033-10 |  | 67C4033-15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{IN}}$ | Shift In rate | 1 |  | 10 |  | 15 | MHz |
| ${ }^{\text {tSIH }}$ | Shift in HIGH time | 1,B | 14 |  | 14 |  | ns |
| ${ }^{\text {S SIL }}$ | Shift in LOW time | 1 | 25 |  | 25 |  | ns |
| IIDS | Input data setup to SI (Shift In) | 1 | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {IDH }}$ | Input data hold time from SI (Shift In) | 1 | 40 |  | 40 |  | ns |
| ${ }^{\text {t RIDS }}$ | Input data setup to IR (Input Ready) | 3 | 0 |  | 0 |  | ns |
| ${ }^{\text {t }}$ IIDH | Input data hold time from IR (Input Ready) | 3 | 30 |  | 30 |  | ns |
| ${ }^{\text {f OUT }}$ | Shift Out rate | 4 |  | 10 |  | 15 | MHz |
| ${ }^{\text {t }} \mathrm{SOH}$ | Shift Out HIGH time | 4,B | 24 |  | 21 |  | ns |
| ${ }^{\text {t SOL }}$ | Shift Out LOW time | 4 | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\text {MRW }}{ }^{\text {* }}$ | Master Reset pulse | 8 | 35 |  | 35 |  | ns |
| $\mathrm{t}_{\text {MRS }}$ | Master Reset to SI | 8 | 65 |  | 65 |  | ns |

* See AC test and high-speed application note.


## DC CHARACTERISTICS Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITION |  | 67C4033-10 |  | 67C4033-15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VIL}^{*}$ | Low-level input voltage |  |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1 H^{*}}$ | High-level input voltage |  |  | 2 |  | 2 |  | V |
| IN | Input current | $V_{C C}=M A X$ | GND $<V_{1 N}<V_{C C}$ | -1 | 1 | -1 | 1 | $\mu \mathrm{A}$ |
| IOZ | Off-state output current | $V_{C C}=$ MAX | GND $<V_{\text {OUT }}<V_{\text {CC }}$ | -5 | 5 | -5 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $V_{C C}=$ MIN | $\mathrm{IOL}=20 \mu \mathrm{~A}$ |  | 0.1 |  | 0.1 | V |
|  |  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  |
| VOH | High-level output voltage | $V_{C C}=\mathrm{MIN}$ | $\mathrm{I}^{\mathrm{OH}}=-20 \mu \mathrm{~A}$ | $V_{C C}$ |  | $V_{\text {CC }}$ |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 |  | 2.4 |  |  |
| Ios** | Output short-circuit current | $V_{C C}=M A X$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -90 | -20 | -90 | -20 | mA |
| ${ }^{1} \mathrm{CC}$ | Standby supply current | $\begin{aligned} & V_{C C}=\mathrm{MAX} \\ & \mathrm{IOUT}=0 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{GND} \end{aligned}$ |  | 100 |  | 100 | $\mu \mathrm{A}$ |
|  | Operating supply current |  | $\begin{aligned} & V_{I H}=M I N, V_{I L}=M A X \\ & f_{I N}=\text { foUT }=\text { MAX } \end{aligned}$ |  | 35 |  | 45 | mA |

[^12]
## SWITCHING CHARACTERISTICS Over Operating Conditions

| SYMBOL | PARAMETER | FIGURE | 67C4033-10 |  | 67C4033-15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {I }}$ RL ${ }^{\text {* }}$ | Shift In 1 to Input Ready LOW | 1 |  | 60 |  | 55 | ns |
| ${ }_{\text {IIRH }}{ }^{*}$ | Shift in $\downarrow$ to Input Ready HIGH |  |  | 50 |  | 50 | ns |
| ${ }^{\text {t ORL }}{ }^{\text {* }}$ | Shift Out 1 to Output Ready LOW | 4 |  | 55 |  | 45 | ns |
| ${ }^{\text {tori }}{ }^{\text {a }}$ | Shift Out \| to Output Ready HIGH |  |  | 50 |  | 41 | ns |
| ${ }^{\mathrm{t}} \mathrm{ODH}$ | Output Data Hold (previous word) |  | 5 |  | 5 |  | ns |
| tons | Output Data Shift (next word) |  |  | 35 |  | 30 | ns |
| ${ }^{\text {t }}{ }_{\text {PT }}$ | Data throughput | 3,6 |  | 100 |  | 90 | ns |
| ${ }^{\text {t MRORL }}$ | Master Reset I to Output Ready LOW | 8 |  | 100 |  | 100 | ns |
| ${ }^{\text {m MRIRH }}$ | Master Reset $\downarrow$ to Input Ready HIGH |  |  | 100 |  | 100 | ns |
| $\mathrm{t}_{\text {MRO }}$ | Master Reset d to Ouputs LOW |  |  | 35 |  | 35 | ns |
| ${ }^{\text {t MRHFL }}$ | Master Reset 1 to Half-Full Flag LOW | 9 |  | 100 |  | 100 | ns |
| $t_{\text {MRAEH }}$ | Master Reset ! to Almost Empty Flag HIGH |  |  | 100 |  | 100 | ns |
| $\mathrm{tIPH}^{\text {IP }}$ | Input ready pulse HIGH | 3,B | 19 |  | 16 |  | ns |
| ${ }^{\text {t }} \mathrm{OPH}$ | Output ready pulse HIGH | 6,B | 14 |  | 14 |  | ns |
| ${ }^{\text {torb }}$ | Output ready $\dagger$ to Data Valid | 4 |  | -3 |  | -3 | ns |
| ${ }^{t}{ }^{\text {AEEH }}$ | Shift Out 1 to AF/E HIGH | 10 |  | 110 |  | 110 | ns |
| ${ }^{\text {t }}$ AEL | Shift In $\dagger$ to AF/E LOW |  |  | 110 |  | 110 | ns |
| ${ }^{\text {t }}$ AFL | Shift Out $t$ to AF/E LOW | 11 |  | 110 |  | 110 | ns |
| $t_{\text {AFH }}$ | Shift In 1 to AF/E HIGH |  |  | 110 |  | 110 | ns |
| ${ }^{\text {t }} \mathrm{HFH}$ | Shift in $\dagger$ to HF HIGH | 12 |  | 110 |  | 110 | ns |
| $\mathrm{t}_{\mathrm{HFL}}$ | Shift Out 1 to HF LOW |  |  | 110 |  | 110 | ns |
| $t_{\text {PHZ }}$ | Output Disable Delay | A |  | 25 |  | 25 | ns |
| ${ }^{\text {t }}{ }^{\text {PL }} \mathrm{Z}$ |  |  |  | 25 |  | 25 |  |
| ${ }^{\text {P PZL }}$ | Output Enable Delay |  |  | 30 |  | 30 | ns |
| ${ }^{\text {t }}$ PZH |  |  |  | 30 |  | 30 |  |

* See timing diagram for explanation of parameters.


## CAPACITANCES*

| SYMBOL | PARAMETER | TEST CONDITION | MIN | 67C4033-XX |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input capacitance | $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | MAX |
| UNIT |  |  |  |  |
| COUT | Output capacitance | $V_{C C}=4.5 \mathrm{~V}$ |  | 10 |

[^13]
## THREE-STATE TEST LOAD



Figure A. Enable and Disable

## STANDARD A.C. TEST LOAD



Input Pulse Amplitude $=3 \mathrm{~V}$
Input Rise and Fall Time ( $10 \%-90 \%$ ) $=2.5 \mathrm{~ns}$
Measurements made at 1.5 V
All Diodes are 1N916 or 1N3064

Waveform 1 is for a data output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for a data output with internal conditions such that the output is high except when disabled by the output control.

RESISTOR VALUES

| IOL | R1 | R2 |
| :---: | :---: | :---: |
| 8 mA | $600 \Omega$ | $1200 \Omega$ |

## FUNCTIONAL DESCRIPTION

## Data Input

The FIFO consists of a dual-port RAM and two ring counters for read and write. After power-up, the Master Reset should be pulsed LOW, which internally resets both the read and write counters. When the Input Ready (IR) is HIGH, the FIFO is ready to accept DATA from the $D_{X}$ inputs. Data then present at the inputs is written into the first location of the RAM when Shift-In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. When the SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. The write pointer now points to the next location in the RAM. If the memory is full, then the IR will remain LOW.

## Data Output

Data is read from the $O_{X}$ outputs. Just after the first shift-in, the first data word is available at the outputs, which is indicated by the Output Ready (OR) going HIGH. When the OR is HIGH, data may be shifted out by bringing the Shift-Out (SO) HIGH. A HIGH signal at SO causes the read pointer to point to the next location in the RAM, and also the OR to go LOW. Valid data is maintained while the SO is HIGH. When the SO is brought LOW, the OR goes HIGH, indicating the presence of new valid data. If the FIFO is emptied, OR stays LOW, and $O_{X}$ remains as before, (i.e., data does not change if the FIFO is empty). A dual-port RAM inside the chip provides the capability of simultaneous and asynchronous writes (Shift-Ins) and reads (Shift-Outs).

## AC TEST AND HIGH-SPEED APP. NOTES

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. Monolithic Memories recommends a monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $V_{C C}$ and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements may be misleading; i.e., rising edge of the Shift-In pulse is not recognized until Input ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or effected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time (TIDH) and the next activity of Input Ready ( $T_{I R L}$ ) to be extended relative to Shift-In going HIGH. This same type of problem is also related to IIRH, $^{\prime}$, TORL, TORH, and the Status Flag timing as related to Shift-In and Shift-Out. For high-speed applications, proper grounding technique is essential.

## HF AND AFE STATUS FLAGS

The Half-Full (HF) will be high only when the net balance of words shifted into the FIFO exceeds the number of words shifted out by thirty-two or more (i.e., when the FIFO contains thirty-two or more words). The Almost-Full/Empty (AFE) flag will be HIGH when the FIFO contains fifty-six or more words or when the FIFO contains eight or fewer words (see Figures 9, 10, and 11).
Care should be exercised in using the status flags because they are capable of producing arbitrarily short pulses. For example, if
the FIFO contains thirty-one words, and SI and SO pulses are applied simultaneously, the HF flag may produce an arbitrarily short pulse, depending on the precise phase of SI and SO.
The flags will always settle to the correct state after the appropriate delay (e.g., THFL, THFH in this example). This property of the status flags will clearly be a function of the dynamic relation between SI and SO. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.


Figure 1. Input Timing


INPUT DATA


Figure 2. The Mechanism of Shifting Data into the FIFO
(1) Input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
(2) Input Data is loaded into the first avallable memory location.
(3) Input Ready goes LOW indicating this memory location is full.
(1) Shift-In going LOW allows Input Ready to sense the status of the next memory location. The next memory location is empty as indicated by Input Ready HIGH.
(5) If the FIFO is already full then the Input Ready remains low.

Note: Shift-In pulses applied while Input Ready is LOW will be ignored.


Figure 3. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH
(1) FIFO is initially full.
(2) Shift In is held HIGH.
(3) Shift Out pulse is applied. An empty location is detected by the internal pointers on the falling edge of SO.
(4) As soon as Input Ready becomes HIGH the Input Data is loaded into this location.


Figure 4. Output Timing
(1) The diagram assumes that the FIFO contains at least three words: A-Data (first input word), B-Data (second input word), and C-Data (third input word).
(2) Output data changes on the falling edge of SO after a valid Shift-Out Sequence, i.e., OR and SO are both high together.


Figure 5. The Mechanism of Shifting Data Out of the FIFO
(1) Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
(2) Shift-Out goes HIGH causing B-Data (second input word) to advance to the output register.

Output data remains as valid A-Data while Shift-Out is HIGH.
(3) Output Ready goes LOW.
(C) Shift-out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
(5) If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data remains the same (A-Data).


Figure 6. tPT and tOPH Specification
(1) FIFO is initially empty.
(2) Shift-Out is held HIGH.
(3) Shift-In pulse applied. A full location is detected by the internal pointers on the falling edge of Shift-In
(4) As soon as Output Ready becomes HIGH, the word is shifted out.


Figure 7. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH
(1) The internal logic does not detect the presence of any data in the FIFO.
(2) New data (A) arrives at the outputs.
(3) Output Ready goes HIGH indicating arrival of the new data.
(5) Since Shift Out is held HIGH, Output Ready goes immediately LOW.
(5) As soon as Shift Out goes LOW the Output Data is subject to change.

Output Ready will go HIGH or remain LOW depending on whether there are any additional upstream words in the FIFO.


Figure 8. Master Reset Timing
(7) FIFO is initially full.


Figure 9. ${ }^{\text {M MRHFL, }}$ MRAEH Specifications
(1) FIFO intially has between 32 and 56 words.


Figure 10. taEH, taEL Specifications
(1) FIFO contains 9 words (one more than almost empty).


Figure 11. $\mathbf{t}_{\mathrm{AFH}}, \mathrm{t}_{\mathrm{AFL}}$ Specifications
(1) FIFO contains 55 words (one short of almost full).


Figure 12. $\mathbf{t}_{\mathrm{HFL}}, \mathrm{t}_{\mathrm{HFH}}$ Specifications
(1) FIF.O contains 31 words (one short of half full).


Almost Full (AF) is eight words or less to FIFO full.
Aimost Empty (AE) is eight words or less to FIFO empty
Figure 13. $192 \times 15$ FIFO


Figure 14. Application for 67C4033 "Slow and Steady Rate to Fast 'Blocked Rate' "

Note: Expanding the FIFOs in word width is done by ANDing the IR and OR as shown in Figure 13.

## Icc VS. FREQUENCY



Guaranteed Distribution of tIPH, $\mathbf{I S O H}^{\text {vs. Temperature (For Cascadability Only) }}$


Guaranteed Distribution of ${ }^{\text {t }}{ }^{\text {OPH }}$, t $_{\text {SIH }}$ vs. Temperature (For Cascadability Only)


Figure B. Cascadability

## DISTINCTIVE CHARACTERISTICS

- Zero standby power
- High-speed $40-\mathrm{MHz}$ shift-in/shift-out rates
- Very low active power consumption
- TTL-compatible inputs and outputs
- Readily expandable in word width
- Haif-Full and Almost-Full/Empty status flags
- RAM-based architecture for short fall-through delay
- Full CMOS transistor cell for maximum noise immunity
- Asynchronous operation
- Output enable


## GENERAL DESCRIPTION

The 67C413 device is a high-performance CMOS RAMbased First-In First-Out (FIFO) buffer product organized as 64 words by 5 bits wide. This device uses Advanced Micro Devices' CMOS process technology and meets the demands for high-speed, low-power operation. By utilizing an on-chip, dual-port RAM, a very short fall-through time is realized, thus improving overall system performance. By using Read and Write pointers for addressing each memory location, the data can propagate to the outputs in much less time than in traditional registerbased FIFOs These FIFOs are easily integrated into many applications and perform particularly well for highspeed disk controllers, graphics, and communication
network systems. The $550-\mu$ watt standby power specification of this device makes it ideal for ultra-low-power and battery-powered systems.

## ORDERING INFORMATION

| Part <br> Number | Package | Temp | Description |
| :---: | :---: | :---: | :---: |
| $67 \mathrm{C} 413-40$ | CD 020, PD 020, PL 020 | Com | 40 MHz in/out |

## BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

## Data Input

The FIFO consists of a dual-port RAM and two ring counters for read and write. After power-up, the Master Reset should be pulsed LOW, which internally resets both the read and write counters. When the Input Ready (IR) is HIGH, the FIFO is ready to accept DATA from the $D_{x}$ inputs. Data then present at the inputs is written into the first location of the RAM when Shift-ln $(\mathrm{SI})$ is brought HIGH. An SIHIGH signal causes the IR to go LOW. When the SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. The write pointer now points to the next location in the RAM. If the memory is full, then the IR will remain LOW.

## Data Output

Data is read from the $\mathrm{O}_{x}$ outputs. Just after the first shift-in, the first data word is available at the outputs, which is indicated by the Output Ready (OR) going HIGH. When the OR is HIGH, data may be shifted out by bringing the Shift-Out (SO) HIGH. A HIGH signal at SO causes the read pointer to point to the next location in the RAM, and also the OR to go LOW. Valid data is maintained while the SO is HIGH. When the SO is brought LOW, the OR goes HIGH, indicating the presence of new valid data. If the FIFO is emptied, OR stays LOW, and $\mathrm{O}_{\mathrm{x}}$ remains as before (i.e., data does not change if the FIFO is empty). A dual-port RAM inside the chip provides the capability of simultaneous and asynchronous writes (Shift-Ins) and reads (Shift-Outs).

## OPERATING CONDITIONS Over temperature range

| Symbol | Parameter | Figure | 67C413-10 |  | 67C413-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply Voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | V |
| T ${ }_{\text {A }}$ | Operating Free-Air Temperature |  | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {f }}$ I | Shift In Rate | 1 |  | 10 |  | 15 | MHz |
| ${ }^{\text {t }}{ }^{\text {H }}{ }^{\dagger}$ | Shift in HIGH Time | 1,B | 14 |  | 14 |  | ns |
| $\mathrm{t}_{\text {SIL }}$ | Shift in LOW Time | 1 | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\text {IDS }}$ | Input Data Setup to SI (Shift In) | 1 | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{IDH}}$ | Input Data Hold Time from SI (Shift In) | 1 | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\text {RIDS }}$ | Input Data Setup to IR (Input Ready) | 3 | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {RIDH }}$ | Input Data Hold Time from IR (Input Ready) | 3 | 30 |  | 30 |  | ns |
| ${ }_{\text {fout }}$ | Shift Out Rate | 4 |  | 10 |  | 15 | MHz |
| ${ }^{\text {SOH }}$ | Shift Out HIGH Time | 4,B | 24 |  | 21 |  | ns |
| ${ }^{\text {SOL }}$ | Shift Out LOW Time | 4 | 25 |  | 25 |  | ns |
| ${ }^{\text {TWR }}{ }^{*}$ | Master Reset Pulse | 8 | 35 |  | 35 |  | ns |
| $t_{\text {MRS }}$ | Master Reset to SI | 8 | 65 |  | 65 |  | ns |

* See AC test and high-speed application note.


## THREE-STATE TEST LOAD



## ABSOLUTE MAXIMUM RATINGS

| Supply voltage, $\mathrm{V}_{\mathrm{cc}} \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~$ |
| :--- | .5 V to +7.0 V to 7.0 V .

ELECTRICAL CHARACTERISTICS Over Operating Conditions

| Symbol | Parameter | Test Condition |  | 67C413-10 | 67C413-15 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. Max. | Min. Max. |  |
| $\mathrm{V}_{\text {IL }}{ }^{\text { }}$ | Low-level Input Voltage |  |  | 0.8 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level Input Voltage |  |  | 2 | 2 | V |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $V_{C C}=M A X$ | GND $<\mathrm{V}_{1 N}<\mathrm{V}_{\text {cC }}$ | -1 | $-1 \quad 1$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Off-State Output Current | $V_{C C}=M A X$ | GND $<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {CC }}$ | -5 5 | -5 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MIN}$ | $\mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A}$ | 0.1 | 0.1 | V |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | 0.4 | 0.4 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $\mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-0.1}$ | $V_{c c}{ }^{-0.1}$ | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | 2.4 |  |
| $\mathrm{I}_{\text {Os** }}$ | Output Short-Circuit Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MAX}$ | $V_{0}=0 \mathrm{~V}$ | -90 -20 | -90 -20 | mA |
| $I_{C C}$ | Standby Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{GND} \\ & \hline \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{MAX} \\ & \mathrm{f}_{\mathrm{IN}}=\mathrm{f}_{\mathrm{OUT}}=\mathrm{MAX} \\ & \hline \end{aligned}$ |  | 100 | 100 | $\mu \mathrm{A}$ |
|  | Operating Supply Current |  |  | 35 | 45 | mA |

* These are absolute voltages with respect to GND (Pin 10) and include all overshoots due to system or tester noise.
** No more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.


## STANDARD A.C. TEST LOAD



## RESISTOR VALUES

| $\mathbf{I}_{\mathrm{OL}}$ | R1 | R2 |
| :---: | :---: | :---: |
| 8 mA | $600 \Omega$ | $1200 \Omega$ |

## AC TEST AND HIGH-SPEED APP. NOTES

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. Advanced Micro Devices recommends a monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $V_{C C}$ and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements
may be misleading; i.e., rising edge of the Shift-In pulse is not recognized until Input Ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or effected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time ( $\mathrm{T}_{10 \mathrm{H}}$ ) and the next activity of Input Ready ( $\mathrm{T}_{\mathrm{IRL}}$ ) to be extended relative to Shift-In going HIGH. This same type of problem is also related to $T_{\text {IRH }}$, $T_{\text {ORL }}, T_{\text {ORH }}$, and the Status Flag timing as related to Shift-In and Shift-Out. For high-speed applications, proper grounding technique is essential.

## 67401 67401A 67402 67402A

Advanced
First-In First-Out (FIFO)
Micro
64x4 64x5 Standalone Memory
Devices

## DISTINCTIVE CHARACTERISTICS

ORDERING INFORMATION

- Choice of 15 and 10 MHz shift-out/shift-in rates
- Choice of 4-bit or 5-bit data width
- TTL inputs and outputs
- Readily expandable in word dimension only
- Structured pinouts. Output pins directly opposite corresponding input pins
- Asynchronous operation

| Part <br> Number | Package | Temp | Description |
| :--- | :---: | :---: | :---: |
| 67401 | CD 016,PD 016,PL 020 | Com | $10 \mathrm{MHz} 64 \times 4$ FIFO |
| 67402 | CD 018,PD 018,PL 020 | Com | $10 \mathrm{MHz} 64 \times 5$ FIFO |
| 67401 A | CD 016,PD 016,PL 020 | Com | $15 \mathrm{MHz} 64 \times 4$ FIFO |
| 67402 A | CD 018,PD 018,PL. 020 | Com | $15 \mathrm{MHz} 64 \times 5$ FIFO |

## GENERAL DESCRIPTION

The 67401/1A/2/2A are "fall-through" high-speed First-In First-Out (FIFO) memories organized 64 words by 4 bits and 64 words by 5 bits respectively. A 15 MHz data rate
allows usage in high speed tape or disc controllers and communication buffer applications. Word length is expandable; FIFO depth is not expandable.

## BLOCK DIAGRAMS




## CONNECTION DIAGRAMS



LOGIC SYMBOL


## PIN DESCRIPTION

| $D_{0}-D_{3 / 4}$ | $=$ Data Input |
| :--- | :--- |
| $O_{0}-O_{3 / 4}$ | $=$ Data Output |
| INP RDY | $=$ Input Ready |
| OUT RDY | $=$ Output Ready |
| SFT IN | $=$ Shift In |
| SFT OUT | $=$ Shift Out |
| $\overline{\text { MR }}$ | $=$ Master Reset |
| $V_{\text {CC }}$ | $=5 \mathrm{~V}$ Power Supply |
| GND | $=$ Ground |

## ABSOLUTE MAXIMUM RATINGS

Supply voltage, $\mathrm{V}_{\mathrm{cc}}$.......................................... -1.5 V to +7.0 V
Input voltage ....................................................-1.5 V to +7.0 V
Off-state output voltage ..................................... 0.5 V to +5.5 V
Storage temperature ........................................ $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

OPERATING CONDITIONS

| Symbol | Parameter | Figure | 67401A/2A |  |  | 67401/2 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\text {cc }}$ | Supply Voltage |  | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | V |
| TA | Operating Free-Air Temperature |  | 0 |  | 75 | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {S }}$ (1H ${ }^{\dagger}$ | Shift-In HIGH Time | 1 | 23 |  | $28 \dagger$ | 35 |  |  | ns |
| $\mathrm{t}_{\text {SIL }}$ | Shift-In LOW Time | 1 | 25 |  |  | 35 |  |  | ns |
| ${ }^{\text {tidS }}$ | Input Data Setup | 1 | 5 |  |  | 5 |  |  | ns |
| ${ }_{\text {t }}{ }_{\text {IDH }}$ | Input Data Hold Time | 1 | 40 |  |  | 45 |  |  | ns |
| ${ }_{\text {SOH }}{ }^{\text {t }}$ | Shift-Out HIGH Time | 5 | 23 |  |  | 35 |  |  | ns |
| ${ }^{\text {s }}$ SL | Shift-Out LOW Time | 5 | 25 |  |  | 35 |  |  | ns |
| ${ }^{\text {t MRW }}$ | Master Reset Pulse | 10 | 35 |  |  | 35 |  |  | ns |
| ${ }^{\text {t }}$ MRS | Master Reset to Sl | 10 | 35 |  |  | 35 |  |  | ns |

SWITCHING CHARACTERISTICS Over Operating Conditions

$\dagger$ See AC test and high speed application note.

## TEST LOAD

* The "TEST POINT" is driven by the output under test and observed by instrumentation.


Input Pulse 0 to 3 V
Input Rise and Fall Time ( $10 \%$ - $90 \%$ )
5 ns minimum
Measurements made at 1.5 V

DC CHARACTERISTICS Over Operating Conditions

| Symbol | Parameter |  | Test Conditions |  | Min Typ Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | $0.8 \dagger$ | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  |  |  | $2 \dagger$ | V |
| $V_{\text {I }}$ | Input Clamp Voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ | -1.5 | V |
| $\mathrm{I}_{1 L}{ }^{1}$ | Low-Level Input Current | $\mathrm{D}_{0}-\mathrm{D}_{\mathrm{n}}, \overline{\mathrm{MR}}$ | $V_{C C}=M A X$ | $V_{1}=0.45 \mathrm{~V}$ | -0.8 | mA |
| $\mathrm{I}_{1 L}{ }^{2}$ |  | SI, SO |  |  | -1.6 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | High-Level Input Current |  | $V_{C C}=$ MAX | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ | 50 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current |  | $V_{C C}=M A X$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ | 1 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage |  | $V_{C C}=\mathrm{MIN}$ | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage |  | $V_{C C}=\mathrm{MIN}$ | $\mathrm{I}_{\mathrm{OH}}=-0.9 \mathrm{~mA}$ | 2.4 | V |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short-Circuit Current |  | $V_{C C}=$ MAX | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -20 -90 | mA |
| ${ }^{\text {c }}$ c | Supply Current |  | $V_{c C}=M A X$ <br> All inputs low. All outputs open. | 67401 | 160 |  |
|  |  |  | 67402 | 180 |  |
|  |  |  | 67401A | 170 |  |
|  |  |  | 67402A | 190 |  |

* No more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.
$\dagger$ These are absolute voltages with respect to GND (PIN 8 or 9 ) and includes all overshoots due to system or tester noise.


## FUNCTIONAL DESCRIPTION

## Data Input

Afterpower up the Master Reset is pulsed low (Fig. 10) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH, the location is ready to accept data from the $D_{x}$ inputs. Data then present at the data inputs is entered into the first location when the Shift $\ln (\mathrm{SI})$ is brought HIGH. An SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. The first word is present at the outputs before a shift out is applied. If the memory is full, IR will remain LOW.

## Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. $t_{P T}$ defines the time required for the first data to travel from input to the output of a previously empty device.

## Data Output

Data is read from the $O_{x}$ outputs. When data is shifted to the output stage, Output Ready (ÔR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data
is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and $\mathrm{O}_{x}$ remains as before (i.e., data does not change if FIFO is empty).
Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least $t_{P_{T}}$ ) or completely empty (Output Ready stays LOW for at least $t_{P T}$ ).

## AC TEST AND HIGH SPEED APP. NOTES

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized withing the design. The internal shift rate of the FIFO typically exceeds 20 MHz in operation. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitance and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $\mathrm{V}_{\mathrm{cc}}$ and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift InInput Ready combination, as well as the Shift Out-Output Ready combination, timing measurements may be misleading; i.e., rising edge of the Shift-In pulse is not recognized until Input-Ready is High. If Input-Ready is not high due to too high a frequency or FIFO being full or affected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Time ( $\mathrm{t}_{\mathrm{IDH}}$ ) and the next activity of Input Ready ( $\mathrm{t}_{\text {RL }}$ ) to be extended relative to Shift-In going High. This same type of problem is also related to $\mathrm{t}_{\mathrm{IRH}}, \mathrm{t}_{\mathrm{ORL}}$ and $\mathrm{t}_{\mathrm{ORH}}$ as related to Shift-Out.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | MUSTBE STEADY | WILL $8 E$ STEADY |
| $\omega_{0}$ | MAY CHANGE FROM HTOL | WIL BE CHANGING FROM HTOL |
| $\sqrt{7}$ | MAYCHANGE FROM LTOH | WILL BE CHANGING FROM LTOH |
|  | DONT CARE. ANY CHANGE PERMITIED | CHANGING, STATE UNKNOWN |
|  | DOESNOT APPLY | CENTER LINE <br> IS HIGH <br> IMPEDANCE <br> "OFF" STATE |

08125-040A

SWITCHING WAVEFORMS


Figure 1. Input Timing


Figure 2. Typical Waveforms for $10-\mathrm{MHz}$ Shift in Data Rate (67401/2)

## SWITCHING WAVEFORMS



## INPUT DATA


(1) Input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
(2) Input Data is loaded into the first word.
(3) Input Ready goes LOW indicating the first word is full.
(4) The Data from the first word is released for "fall-through" to second word.
(5) The Data from the first word is transferred to second word. The first word is now empty as indicated by input Ready HIGH.
(6) If the second word is already full, then the data remains at the first word. Since the FIFO is now full, Input Ready remains low. NOTE: Shift-In pulses applied while Input Ready is LOW will be ignored (See Figure 3).

Figure 3. The Mechanism of Shifting Data Into the FIFO

(1) FIFO is initially full.
(2) Shift Out pulse is applied. An empty location sarts "bubbling" to the front.
(3) Shift In is held HIGH.
(4) As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.
(5) The Data from the first word is released for "fall through" to second word.

Figure 4. Data Is Shifted In Whenever Shift In and Input Ready Are Both HIGH

## SWITCHING WAVEFORMS


(1) The diagram assumes that at this time, words 63,62 , and 61 are loaded with $A, B$, and $C$ Data, respectively.
(2) Data is shifted out when Shift Out makes a HIGH-to-LOW transition.

Figure 5. Ouput Timing

(1) The diagram assumes that at this time words 63,62 , and 61 are loaded with $\mathrm{A}, \mathrm{B}$, and C Data respectively.
(2) Data in the crosshatched region may be A or B Data.

Figure 6. Typical Waveforms for $\mathbf{1 0 - M H z}$ Shift Out Data Rate (67401/2)

## SWITCHING WAVEFORMS


(1) Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
(2) Shift-Out goes HIGH causing the next step.
(3) Output Ready goes LOW.
(4) Contents of word 62 (B-DATA) to be released for "fall-through" to word 63.
(5) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
(6) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs. NOTE: Shift Out pulses applied when Output Reasdy is LOW will be ignored.

Figure 7. The Mechanism of Shifting Data Out of the FIFO

(1) FIFO is initially empty.
(2) Shift Out held HIGH.

Figure 8. $t_{P T}$ and $t_{O P H}$ Specification

## SWITCHING WAVEFORMS


(1) Word 63 is empty.
(2) New data (A) arrives at the outputs (word 63).
(3) Output Ready goes HIGH indicating arrival of the new data.
(4) Since Shift Out is held HIGH, Output Ready goes immediately LOW.
(5) As soon as Shift Out goes LOW the Output Data is subject to change as shown by the dashed line on Output Ready.

Figure 9. Data Is Shifted Out Whenever Shift Out and Output ready Are Both HIGH

(1) FIFO is initially full.

Figure 10. Master Reset Timing

## C67401 C67401A C67402 C67402A

First-In First-Out (FIFO)
$64 \times 4,64 \times 5$ Cascadable Memory

## DISTINCTIVE CHARACTERISTICS

- Choice of 15 and $10 \mathbf{M H z}$ shift-out/shift-in rates
- Choice of 4 -bit or 5 -bit data width
- TTL inputs and outputs
- Readily expandable in the word and bit dimensions
- Structured pinouts. Output pins directly opposite corresponding input pins
- Asynchronous operation


## ORDERING INFORMATION

| Part <br> Number | Package | Temp | Description |
| :---: | :---: | :---: | :---: |
| C67401 | CD 016,PD 016,PL 020 | Com | $10 \mathrm{MHz} 64 \times 4$ FIFO |
| C67402 | CD 018,PD 018,PL 020 | Com | $10 \mathrm{MHz} 64 \times 5$ FIFO |
| C67401A | CD 016,PD 016,PL 020 | Com | $15 \mathrm{MHz} 64 \times 4$ FIFO |
| C67402A | CD 018,PD 018,PL 020 | Com | $15 \mathrm{MHz} 64 \times 5$ FIFO |

## GENERAL DESCRIPTION

The C67401/2/1A/2A are "fall-through" high speed First-In FirstOut (FIFO) memory organized 64 words by 4 bits and 64 words by 5 bits respectively. A 15 MHz data rate allows usage in high
speed tape or disc controllers and communications buffer applications. Both word length and FIFO depth are expandable.

## BLOCK DIAGRAMS



## CONNECTION DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS



## OPERATING CONDITIONS

|  | Parameter | Figure | C67401A/2A |  |  | C67401/2 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $V_{C C}$ | Supply voltage |  | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | V |
| T ${ }_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 75 | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {t }}$ (IH ${ }^{\dagger}$ | Shift in HIGH time | 1 | 23 |  |  | 23 |  |  | ns |
| ${ }_{\text {SILI }}$ | Shift in LOW time | 1 | 25 |  |  | 35 |  |  | ns |
| ${ }_{\text {IDS }}$ | Input data setup | 1 | 0 |  |  | 0 |  |  | ns |
| ${ }_{\text {tidH }}$ | Input data hold time | 1 | 40 |  |  | 45 |  |  | ns |
| $\mathrm{t}_{\mathrm{SOH}}{ }^{\dagger}$ | Shift Out HIGH time | 5 | 23 |  |  | 23 |  |  | ns |
| $\mathrm{t}_{\mathrm{SOL}}$ | Shift Out LOW time | 5 | 25 |  |  | 35 |  |  | ns |
| $\mathrm{t}_{\text {MRW }}$ | Master Reset pulse | 10 | 35 |  |  | 35 |  |  | ns |
| $\mathrm{t}_{\text {MRS }}$ | Master Reset to SI | 10 | 35 |  |  | 35 |  |  | ns |

## SWITCHING CHARACTERISTICS Over Operating Conditions

| Symbol | Parameter | Figure | C67401A/2A |  | C67401/2 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. Max. | Min. | Typ. Max. |  |
| $\mathrm{f}_{\mathrm{IN}}$ | Shift In rate | 1 | 15 |  | 10 |  | MHz |
| ${ }_{\text {IRLL }}$ | Shift In to Input Ready LOW | 1 |  | 40 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{IRH}}$ | Shift In to Input Ready HIGH | 1 |  | 40 |  | 45 | ns |
| ${ }^{\text {fout }}$ | Shift Out rate | 5 | 15 |  | 10 |  | MHz |
| ${ }_{\text {t }}^{\text {ORL }}{ }^{\dagger}$ | Shift Out to Output Ready LOW | 5 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{ORH}}{ }^{\dagger}$ | Shift Out to Output Ready HIGH | 5 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\mathrm{ODH}}$ | Output Data Hold (previous word) | 5 | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {ODS }}$ | Output Data Shift (next word) | 5 |  | 45 |  | 55 | ns |
| ${ }^{\text {P PT }}$ | Data throughput or "fall through" | 4,8 |  | 1.6 |  | 3 | $\mu \mathrm{s}$ |
| ${ }^{\text {mRORL }}$ | Master Reset to OR LOW | 10 |  | 60 |  | 60 | ns |
| ${ }^{\text {MRIRH }}$ | Master Reset to IR HIGH | 10 |  | 60 |  | 60 | ns |
| $\mathrm{t}_{\text {IPH }}$ | Input Ready pulse HIGH | 4 | 23 |  | 23 |  | ns |
| $\mathrm{t}_{\mathrm{OPH}}{ }^{*}$ | Output Ready pulse HIGH | 8 | 23 |  | 23 |  | ns |

$\dagger$ See AC test and High Speed application note.
*This parameter applies to FIFOs communicating with each other in a cascaded mode.

## SWITCHING TEST CIRCUIT

[^14]

Input Pulse 0 to 3 V
Input Rise and Fall Time ( $10 \%$ - $90 \%$ )
5 ns minimum
Measurements made at 1.5 V

DC CHARACTERISTICS Over Operating Conditions

| SYMBOL | PARAMETER |  |  | ST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  |  | $0.8 \dagger$ | V |
| $V_{\text {IH }}$ | High-level input voltage |  |  |  | $2 \dagger$ |  | V |
| $V_{\text {IC }}$ | Input clamp voltage |  | $\mathrm{V}_{\text {CC }}=\mathrm{MIN}$ | $I_{1}=-18 \mathrm{~mA}$ |  | -1.5 | V |
| ${ }_{\text {ILI }}$ | Low-level input current | $\mathrm{D}_{0}-\mathrm{D}_{\mathrm{n}}, \overline{\mathrm{MR}}$ | $V_{C C}=M A X$ | $V_{1}=0.45 \mathrm{~V}$ |  | -0.8 | mA |
| ${ }^{\prime}$ IL2 |  | SI, SO |  |  |  | -1.6 | mA |
| 1 IH | High-level input current |  | $V_{C C}=$ MAX | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| I/ | Maximum input current |  | $V C C=M A X$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | 1 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  | $V_{\text {CC }}=\mathrm{MIN}$ | ${ }^{\mathrm{I}} \mathrm{OL}=8 \mathrm{~mA}$ |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $V_{C C}=\mathrm{MIN}$ | ${ }^{1} \mathrm{OH}=-0.9 \mathrm{~mA}$ | 2.4 |  | V |
| 'OS | Output short-circuit current * |  | $V_{C C}=\mathrm{MAX}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -20 | -90 | mA |
| ${ }^{1} \mathrm{CC}$ | Supply current |  | $V_{C C}=M A X$ <br> All inputs low. All outputs open. | C67401 |  | 160 | mA |
|  |  |  | C67402 |  | 180 |  |
|  |  |  | C67401A |  | 170 |  |
|  |  |  | C6702A |  | 190 |  |

*Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
$\dagger$ There are absolute voltage with respect to device GND (Pin 8 or 9 ) and includes all overshoots due to test equipment

## FUNCTIONAL DESCRIPTION

## Data Input

After power up the Master Reset is pulsed low (Fig. 10) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH the location is ready to accept data from the $D_{x}$ inputs. Data then present at the data inputs is entered into the first location when the Shift $\ln (\mathrm{SI})$ is brought HIGH. A SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. The first word is present at the outputs before a shift out is applied. If the memory is full, IR will remain LOW.

## Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front.
tPT defines the time required for the first data to travel from input to the output of a previously empty device.

## Data Output

Data is read from the Ox outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and $O_{x}$ remains as before, (i.e. data does not change if FIFO is empty). Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tPT) or completely empty (Output Ready stays LOW for at least tpT).

## AC TEST AND HIGH-SPEED APP. NOTES

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. The internal shift rate of the FIFO typically exceeds 20 MHz in operation. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitance and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of 0.1 $\mu \mathrm{F}$ directly between VCC and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift

In-Input Ready combination, as well as the Shift Out-Output Ready combination, timing measurements may be misleading, i.e. rising edge of the Shift-In pulse is not recognized until Input-Ready is High. If Input-Ready is not high due to too high a frequency or FIFO being full or affected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Time (tIDH) and the next activity of Input Ready ( t IRL) to be extended relative to ShiftIn going High. This same type of problem is also related to tIRH, tORL and tORH as related to Shift-Out.


Figure 1. Input Timing


Figure 2. Typical Waveforms for 10 MHz Shift In Data Rate


INPUT DATA



Figure 3. The Mechanism of Shifting Data Into the FIFO
(1) Input Ready HIGH indicates space is available and a Shift In pulse may be applied
(2) Input Data is loaded into the first word
(3) Input Ready goes LOW indicating the first word is full.
(4) The Data from the first word is released for "fall-through" to second word.
(5A) The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH
(58) If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low. NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (See Figure 4).


Figure 4. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH
(1) FIFO is initially full.
(2) Shift Out pulse is applied. An empty location starts "bubbling" to the front.
(3) Shift in is held HIGH.
(4) As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.
(5) The Data from the first word is released for "fall through" to second word.

(1) The diagram assumes, that at this time. words 63, 62.61 are loaded with A, B, C Data. respectively.
(2) Data is shifted out when Shift Out makes a HIGH to LOW transition.

Figure 5. Output Timing


Figure 6. Typical Waveforms for 10 MHz Shift Out Data Rate
(1) The diagram assumes, that at this time, words $63,62.61$ are loaded with A, B. C Data, respectively.
(2) Data in the crosshatched region may be $A$ or $B$ Data.


Figure 7. The Mechanism of Shifting Data Out of the FIFO.
(1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
(2) Shift Out goes HIGH causing the next step.
(3) Output Ready goes LOW.
(4) Contents of word 62 (B-DATA) is released for "fall through" to word 63.
(5A) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
(5B) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.
NOTE: Shift Out pulses applied when Output Ready is LOW will be ignored.


Figure 8. ${ }^{\mathrm{t}_{\mathrm{PT}}}$ and $\mathrm{t}_{\mathrm{OPH}}$ Specification


Figure 9. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH.
(1) Word 63 is empty.
(4) Since Shift Out is held HIGH, Output Ready goes immediately LOW.
(2) New data (A) arrives at the outputs (word 63).
(3) Output Ready goes HIGH indicating the arrival of the new data.
(5) As soon as Shift Out goes LOW the Output Data is subject to change as shown by the dashed line on Output Ready.



Figure 11. Cascading FIFOs to Form $128 \times 4$ FIFO with C5/C67401A/1

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the FIFOs themselves.


Figure 12. $192 \times 12$ FIFO with C5/C67401/1A

FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the different fall-through times of the FIFOs.

## APPLICATIONS



NOTE: The output of monostable holds off the "Buffer full" interrupt for 100 ns . If 100 ns after shift in, there has not been an input Ready to reset the "D Flip-flop" an interrupt is issued, as the FIFO is full. The CPU then empties the FIFO before the next character is output from the tape drive.

Figure 13. Slow Steady Rate to Fast "Blocked" Rate


NOTE: Both depth and width expansion can be used in this mode. The IR and OR signals are the anded versions of the individual IR and OR signals.

Figure 14. Bidirectional FIFO Application

## Features/Benefits

- DC to $\mathbf{2 0 - M H z}$ shift-in/shift-out rates
- Fully expandable by word width and depth
- Three-state outputs
- TTL-compatible inputs and outputs
- Functionally compatible with T.I. SN74S225
- Designed for extended testability


## Description

The 74S225/A is a Schottky-clamped transistor-transistor logic (STTL) 16x5 First-In-First-Out memory (FIFO) which operates from DC to $10 / 20 \mathrm{MHz}$. The data is loaded and emptied on a

## Pin Names

| PIN \# | PIN NAME | DESCRIPTION |
| :---: | :--- | :--- |
| 1 | CLK A | Load clock A |
| 2 | IR | Input ready |
| 3 | UNCK OUT | Unload clock output |
| $4-8$ | DO-D4 | Data inputs |
| 9 | $\overline{\text { OE }}$ | Output enable |
| 10 | GND | Ground pin |
| $11-15$ | Q4-Q0 | Data outputs |
| 16 | UNCLK IN | Unload clock input |
| 17 | OR | Output ready |
| 18 | $\overline{\text { CLR }}$ | Clear |
| 19 | CLK B | Load clock B |
| 20 | VCC | Supply voltage |

## Block Diagram



## Ordering Information

| Part <br> Number | Package | Temp | Description |
| :--- | :---: | :---: | :---: |
| 74 S225 | CD 020, PD 020 | Com | 10 MHz in/out |
| 74 S225A | CD 020, PD 020 | Com | 20 MHz in/out |

first-in-first-out basis through asynchronous input and output ports. These devices are used in digital systems performing data transfers when source and receiver are not operating at the same data rate. FIFOs are also used as data buffers where the source and receiver are not operating at the same time. Both word length and FIFO depth are expandable. Unload clock output (Pin 3 ) is designed for testability of $\mathrm{V}_{\mathrm{OL}}$.

## Pin Configuration



## Absolute Maximum Ratings


Input voltage ................................................................................................................ -1.5 V to 7 V
Off-state output voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 5.5 V
Storage temperature
-65 to $+150^{\circ} \mathrm{C}$

## Operating Conditions

| SYMBOL | PARAMETER | FIGURE | 74S225A |  |  | 745225 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN |  | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.75 |  | 5.25 | 4.75 |  | 5.25 | $\checkmark$ |
| ${ }^{\text {t }}$ A | Operating free-air temperature |  | 0 |  | 75 | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |
| ${ }_{\text {t }}$ LCKH | LOAD CLOCK pulse width, A or B, $\mathrm{t}_{\mathrm{w}}$ (HIGH) | 2 | 22 |  | 36 | 25 |  |  | ns |
| ${ }^{\text {t }}$ IDS | Setup time, data to load clock | 2 | $-20 t^{*}$ |  |  | -201 * |  |  | ns |
| ${ }^{\text {I IDH }}$ | Hold time, data from load clock | 2 | 501 |  |  | 701 |  |  | ns |
| $\mathrm{t}_{\text {UCKL }}$ | UNLOAD CLOCK INPUT pulse width, $\mathrm{t}_{\text {w }}$ (LOW) | 4 | 7 |  | 36 | 7 |  |  | ns |
| ${ }^{\text {t }}$ CLW | CLEAR pulse width, $\mathrm{t}_{\mathrm{w}}$ (low) | 2 | 20 |  |  | 40 |  |  | ns |
| ${ }^{\text {t }}$ CLCK | Setup time, clear release to load clock, $\mathrm{t}_{\text {Su }}$ | 2 | 10 |  |  | 251 |  |  | ns |

* Data must be setup within 20 ns after valid Load Clock (A or B) pulse (positive transition).
$i=$ Arrow indicates that it is referenced to the LOW-to-HIGH transition.


## Switching Characteristics Over Operating Conditions

| SYMBOL | PARAMETER |  | FIGURE | 74S225A |  |  | 74S225 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ${ }^{\text {fiN }}$ | Load clock A or clock B | Cascade Mode** |  | 2 | 20 | 22 |  | 10 | 20 |  | MHz |
|  |  | Standalone Mode |  |  |  |  |  |  |  |  |  |
| ${ }_{\text {t LCIRL }}$ | CLK A or CLK B to IR! ** |  | 2 |  | 43 | 55 |  | 55 | 75 | ns |  |
| ${ }^{\text {t LCCOL }}$ | CLK A or CLK B to UNCK OUT! |  | 2 |  | 31 | 40 |  | 25 | 50 | ns |  |
| ${ }^{\text {f OUT }}$ | Unload clock input | Cascade Mode*** | 4 | 20 | 22 |  | 10 | 20 |  | MHz |  |
|  |  | Standalone Mode |  |  |  |  |  |  |  |  |  |
| t UCKORL | UNCK IN 1 to OR LOW |  | 4 |  | 26 | 35 |  | 30 | 45 | ns |  |
| tUCKORH | UNCK IN $\dagger$ to OR HIGH |  | 4 |  | 32 | 45 |  | 40 | 60 | ns |  |
| ${ }^{\text {t ODH }}$ | Output data hold, UNCK IN to output data |  | 4 | 20 | 30 |  | 20 | 50 |  | ns |  |
| tods | Output data setup, UNCK IN to output data |  | 4 |  | 41 | 55 |  | 50 | 75 | ns |  |
| $\mathrm{t}_{\text {RIP }}$ | CLK A or CLK B to OR $\dagger$ |  | 7 |  | 167 | 220 |  | 190 | 300 | ns |  |
| ${ }^{\text {t CLOL }}$ | CLR to OR ! |  | 6 |  | 31 | 40 |  | 35 | 60 | ns |  |
| ${ }^{\text {t CLIH }}$ | CLR to IR $\dagger$ |  | 6 |  | 15 | 20 |  | 16 | 35 | ns |  |
| tUCKOW | Pulse width, UNCK OUT, $\mathrm{t}_{\mathrm{w}}$ |  | 2 | 7 | 11 |  | 7 | 14 |  | ns |  |
| tord | OR I to output data |  | 4 |  | 9 | 15 |  | 10 | 20 | ns |  |
| ${ }^{\text {t BUBI }}$ | UNCK IN to IR ! (bubble-back time) |  | 8 |  | 214 | 290 |  | 255 | 400 | ns |  |
| ${ }^{t}{ }_{B U B C}$ | UNCK IN to UNCK OUT $\downarrow$ (bubble-back time) |  | 8 |  | 226 | 290 |  | 270 | 400 | ns |  |

[^15]
## Switching Characteristics Over Operating Conditions

|  | PARAMETER | FIGURE | 74S225A |  |  | 745225 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  |  | MIN | TYP | MAX | MIN |  | MAX |  |
| ${ }^{\text {t }} \mathrm{PHZ}$ | Output disable delay, $\overline{O E}$ to $\mathrm{Q}_{\mathrm{i}}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ | 1 |  | 8 | 25 |  | 10 | 25 | ns |
| $t_{\text {PLZ }}$ |  |  |  | 18 | 25 |  |  |  |  |
| ${ }^{\text {tPZL }}$ | Output enable delay, $\overline{O E}$ to $Q_{i}, C_{L}=5 \mathrm{pF}$ | 1 |  | 19 | 40 |  | 25 | 40 | ns |
| ${ }^{\text {tPZH }}$ |  |  |  | 23 | 40 |  |  |  |  |

## Test Load for Bi-State Output

Test Load for Three-State Output

$\mathrm{CL}=30 \mathrm{pF}$ $R L=300 \Omega$


* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Input Pulse Amplitude $=3.0 \mathrm{~V}$
Input Rise and Fall Time ( $15 \%-90 \%$ ) $=2.5 \mathrm{~ns}$
Measurements made at 1.5 V


Figure 1. Enable and Disable

[^16]
## Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER |  | TEST CONDITIONS |  |  | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  |  |  | 0.8 | V |
| $V_{\text {IH }}$ | High-level input voltage |  |  |  |  | 2.0 |  | V |
| $V_{\text {IC }}$ | Input clamp voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $1_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| IIL. | Low-level input current | $\mathrm{D}_{0}-\mathrm{D}_{4}$ | $V_{C C}=M A X$ | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ |  |  | -1 | mA |
| $\mathrm{l}_{\text {IL2 }}$ |  | All others |  |  |  |  | -. 25 | mA |
| ${ }^{1} \mathrm{IH}$ | High-level input current |  | $V_{C C}=\operatorname{MAX}$ | $V_{1}=2.7 \mathrm{~V}$ | Data inputs |  | 40 |  |
|  |  |  | Others |  |  | 25 | $\mu \mathrm{A}$ |
| 1 | Maximum input current |  |  | $V_{C C}=M A X$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage* |  | $V_{C C}=\mathrm{MIN}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ (Data outputs) |  | 0.5 |  | V |
|  |  |  | ${ }^{1} \mathrm{OL}=8 \mathrm{~mA}$ (All others) |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $\mathrm{I}^{\mathrm{OH}}=-6.5 \mathrm{~mA}$ (Data outputs) |  | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ (All others) |  |  |  |  |
| IOS | Output short-circuit current** |  | $V_{C C}=M A X$ |  | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | -30 | -100 | mA |
| $\mathrm{I}_{\mathrm{HZ}}$ | Off-state output current |  | $V_{C C}=M A X$ | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| ${ }_{L}^{\text {LZ }}$ |  |  | $V_{C C}=$ MAX | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -50 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{CC}$ | Supply current |  | $V_{C C}=\operatorname{MAX}$ | Inputs low, All outputs open | 74S225 | 80 | 120 | mA |
|  |  |  | 74S225A |  | 80 | 125 |  |  |

* To measure $\mathrm{V}_{\mathrm{OL}}$ on Pin 3 , force 10 V on Pin 9 (Extended Testability).
*     * Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


## Functional Description

## Data Input

After power up the CLEAR is pulsed low (Figure5) to prepare the FIFO to accept data in the first location. Clear must be applied prior to use to ensure proper operation. When Input Ready (IR) is HIGH, the first location is ready to accept data from the $D_{x}$ inputs. Data then present at the data inputs is entered into the first location when both Load Clocks (CLK A and CLKB) are brought HIGH. The CLK A HIGH and CLK B HIGH signal causes the IR and UNCK OUT to pulse LOW. Once data is entered into the first cell, the transfer of data from any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. tRIP defines the time required for the first data to travel from input to the output of a previously empty device. When the sixteenth word is clocked into the device, the memory is full (sixteen words) and IR remains low. The Unload Clock Output is provided chiefly for use in cascading devices to extend FIFO depth (Figure 9). When Input Ready is Low, do not attempt to shift-in new data.

## Data Output

Data is read from the $Q_{x}$ outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Unload Clock Input (UNCK IN) LOW. A LOW signal at UNCK IN causes the OR to go LOW. Valid data is maintained while the UNCK IN is LOW. When UNCK $\mathbb{I N}$ is brought HIGH the upstream data, provided that stage has valid data, is shifted to the output stage.

When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW and Data remains valid for the last word.
Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least $t_{B U B I}$ ) or completely empty (Output Ready stays LOW for at least tRIP).

## AC Test and High-Speed App. Notes

Since the FIFO is a high-speed device, care must be exercised in the design of the hardware and the timing utilized within the PC board design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $\mathrm{V}_{\mathrm{CC}}$ and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Load Clocks (A, B) - Unload Clock Output-Input Ready combination, as well as the Unload Clock Input-Output Ready combination, timing measurements may be misleading, i.e., rising edge of the Load Clock pulse is not recognized until Input Ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or affected by ( $\overline{\mathrm{CLR}}$ ), the LOAD-CK activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time (tIDH) and the next activity of Input Ready (tLCIRL) to beextended relative to Load Clock (A or B) going HIGH.


NOTES: 1. Permissible negative setup time for input data
2. Measure thCIRL for 16 th input word only

Figure 2. Input Timing


NOTES: 1. Input Ready HIGH indicates space is available and a Load Clock (A and B) pulse may be applied.
2. Input Data is loaded into the first word.
3. Unload Clock Output pulses indicating the first word is full and the Data from the first word is released for "fall-through" to second word.
4. If the second word is already full, then the data remains at the first word. Since the FIFO is now full, Input Ready remains LOW.


Figure 4. Output Timing


NOTES: 1. Output Ready HIGH indicates that data is available and an Unload Clock Input pulse may be applied.
2. Unload Clock Input goes LOW creating an empty position at word 16 for word 15 to "fall-through" to.
3. Output Ready goes LOW.
4. Unload Clock Input goes HIGH, causing Output Ready to go HIGH, indicating that new data (B) is now avaitable at the FIFO outputs.
5. If the FIFO has only one word loaded (A-DATA), then Output Ready stays LOW and the A-DATA remains on the outputs.

NOTE: Assume FIFO initially contains at least two words.

Figure 5. The Mechanism of Shifting Data Out of the FIFO


NOTE: Assume FIFO is full before $\overline{\text { CLEAR }}$ goes active.
Figure 6. Clear Timing


INPUT
NOTES: 1. FIFO is initially empty.
2. Unload Clock Input and one Load Clock held HIGH throughout.

Figure 7. $\mathbf{t}_{\text {RIP }}$ Specifications

(A and B)

NOTES: 1. FIFO is initially full.
2. Load Clock ( $A$ and $B$ ) held HIGH throughout.

Figure 8. $\mathrm{t}_{\mathrm{BUBI}}, \mathrm{t}_{\mathrm{BUBC}}$ Specifications


Figure 9. $48 \times 10$ FIFO with 74S225/A

## Features/Benefits

- High-speed 35 MHz shift-in/shift-out rates
- High-drive capability
- Three-state outputs
- Hali-full and Almost-full/Empty status flags
- Structured pinouts. Output pins directly opposite corresponding input pins.
- Asynchronous operation
- TTL-compatible inputs and outputs


## Description

The 67413A is a high-speed, $64 \times 5$ First-In-First-Out (FIFO) memory which operates at $35-\mathrm{MHz}$ input/output rates ( 67413 operates at $25-\mathrm{MHz}$ in-out). The data is loaded and emptied on a first-in-first-out basis. It is a three-state device with high-drive ( $I_{\mathrm{OL}}=24 \mathrm{~mA}$ ) data outputs. These devices can be connected in parallel to give FIFOs of any word length. It has a Half-full flag (thirty-two or more words full) and an almost full/empty flag (fifty-six or more words or eight or less words). The main applications of 67413A, 67413 are rate buffers; sourcing and absorbing data at different rates. Other applications are high-speed tape and disk controllers, data communications systems and plotter control systems.

## Ordering Information

| Part <br> Number | Package | Temp | Description |
| :--- | :---: | :---: | :---: |
| 67413 A | CD 020 | Com | 35 MHz in/out |
| 67413 | CD 020 | Com | 25 MHz in/out |

## Pin Configuration



## Block Diagram


$\frac{\text { Publication \# }}{10678} \frac{\text { Rev. }}{\mathrm{A}} \frac{\text { Amendment }}{10}$
Issue Date: May 1988

## Absolute Maximum Ratings



Operating Conditions

| SYMBOL | PARAMETER | FIGURE | MIN | $\begin{gathered} \text { 67413A } \\ \text { TYP } \end{gathered}$ | MAX | MIN | $\begin{gathered} 67413 \\ \text { TYP } \end{gathered}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage |  | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperatue |  | 0 |  | 75 | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |
| tSIH $\dagger$ | Shift in HIGH time | 1 | 9 |  |  | 16 |  |  | ns |
| tSIL $\dagger$ | Shift in LOW time | 1 | 17 |  |  | 20 |  |  | ns |
| tids | Input data setup | 1 | 2 |  |  | 3 |  |  | ns |
| tide | Input data hold time | 1 | 15 |  |  | 25 |  |  | ns |
| ${ }^{\text {tSOH }}{ }^{\dagger}$ | Shift Out HIGH time | 5 | 9 |  |  | 16 |  |  | ns |
| tSOL | Shift Out LOW time | 5 | 17 |  |  | 20 |  |  | ns |
| tMRWt | Master Reset pulse | 10 | 30 |  |  | 35 |  |  | ns |
| $t_{\text {MRS }}$ | Master Reset to SI | 10 | 35 |  |  | 35 |  |  | ns |

## Switching Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | FIGURE | MIN | $\begin{gathered} \text { 67413A } \\ \text { TYP } \end{gathered}$ | MAX | MIN | $\begin{aligned} & 67413 \\ & \text { TYP } \end{aligned}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fin | Shift in rate | 1 | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ |  | $\begin{array}{r} \dagger \dagger 30 \\ \dagger \dagger \dagger 35 \end{array}$ | DC |  | 25 | MHz |
| tIRL $\dagger$ | Shift In 1 to Input Ready LOW | 1 |  | 12 | 18 |  | 12 | 28 | ns |
| tIRH ${ }^{+}$ | Shift In ! to Input Ready HIGH | 1 |  | 14 | 20 |  | 14 | 25 | ns |
| fout | Shift Out rate | 5 | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ |  | $\begin{array}{r} \dagger \dagger 30 \\ \dagger \dagger+35 \end{array}$ | DC |  | 25 | MHz |
| torl $\dagger$ | Shift Out $\dagger$ to Output Ready LOW | 5 |  | 12 | 18 |  | 12 | 28 | ns |
| ${ }^{\text {toRH }}{ }^{+}$ | Shift Out $\dagger$ to Output Ready HIGH | 5 |  | 14 | 20 |  | 14 | 25 | ns |
| ${ }^{\text {toDH }}{ }^{\dagger}$ | Output Data Hold (previous word) | 5 | 12 |  |  |  | 10 |  | ns |
| toDS | Output Data Shift (next word) | 5 |  |  | 34 |  |  | 40 | ns |
| tPT | Data throughput or "fall through" | 4, 8 |  | 510 | 650 |  | 510 | 750 | ns |
| $\mathrm{t}_{\text {MRORL }}$ | Master Reset \| to Output Ready LOW | 10 |  | 18 | 28 |  | 18 | 30 | ns |
| ${ }_{\text {t MRIRH }}$ | Master Reset 1 to Input Ready HIGH | 10 |  | 21 | 28 |  | 21 | 30 | ns |
| tMRIRL | Master Reset + Input Ready LOW* | 10 |  | 18 | 28 |  | 18 | 30 | ns |
| $\mathrm{t}_{\mathrm{MRO}}{ }^{*}$ | Master Reset ! to Outputs LOW | 10 |  | 32 | 45 |  | 32 | 55 | ns |

[^17]Switching Characteristics Over Operating Conditions (continued)

| SYMBOL | PARAMETER | FIGURE | MIN | $\begin{aligned} & \text { 67413A } \\ & \text { TYP } \end{aligned}$ | MAX | MIN | $\begin{aligned} & 67413 \\ & \text { TYP } \end{aligned}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tIPH | Input ready puise HIGH | 4 | 5 | 12 |  | 5 | 12 |  | ns |
| toph | Output ready pulse HIGH | 8 | 5 | 12 |  | 5 | 12 |  | ns |
| tord | Output ready 1 HIGH to Data Valid | 5 |  |  | 18 |  |  | 20 | ns |
| ${ }^{\text {taEH }}{ }^{*}$ | Shift Out $\dagger$ to AF/E HIGH | 11 |  | 100 | 135 |  | 100 | 145 | ns |
| $t^{\text {AEL }}{ }^{*}$ | Shift In $\dagger$ to AF/E LOW | 11 |  | 450 | 600 |  | 450 | 650 | ns |
| ${ }^{\text {taFL* }}$ | Shift Out $\dagger$ to AF/E LOW | 12 |  | 450 | 600 |  | 450 | 650 | ns |
| ${ }^{\text {taFH*}}$ | Shift In $\dagger$ AF/E HIGH | 12 |  | 100 | 135 |  | 100 | 145 | ns |
| ${ }^{\text {thFH }}$ | Shift In 1 to HF HIGH | 13 |  | 280 | 360 |  | 280 | 380 | ns |
| thFL** | Shift Out 1 to HF LOW | 13 |  | 280 | 360 |  | 280 | 380 | ns |
| tPHZ | Output Disable Delay | A |  | 14 | 25 |  | 14 | 30 | ns |
| tPLZ |  | A |  | 14 | 25 |  | 14 | 30 |  |
| tPZL | Output Enable Delay | A |  | 14 | 25 |  | 14 | 30 | ns |
| tPZH |  | A |  | 24 | 38 |  | 24 | 50 |  |

Note: Input rise and fall time $(10 \%-90 \%)=2.5 \mathrm{~ns}$. * See timing diagram for explanation of parameters.
67413A/67413

## Standard Test Load



| IOL | R1 | R2 |
| :---: | :---: | :---: |
| 24 mA | $200 \Omega$ | $300 \Omega$ |
| 8 mA | $600 \Omega$ | $1200 \Omega$ |

Input Puise Amplitude $=3 \mathrm{~V}$ Input Rise and Fall Time ( $10 \%-90 \%$ ) $=2.5 \mathrm{~ns}$ Measurements made at 1.5 V

## Design Test Load




Typical lec vs Temperature ( $\mathbf{V}_{\mathbf{C C}}=\mathbf{M A X}$ )

67413 Switching Characteristics Over Operating Conditions (continued)

| SYMBOL | PARAMETER | FIGURE | COMMERCIAL |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| $\mathrm{t}_{\mathrm{IPH}}$ | Input ready pulse HIGH | 4 | 5 | 12 |  | ns |
| ${ }^{\text {t }}{ }^{\text {OPH }}$ | Output ready pulse HIGH | 8 | 5 | 12 |  | ns |
| ${ }^{\text {t ORD }}$ | Output ready 1 HIGH to Data Valid | 5 |  |  | 20 | ns |
| ${ }^{\text {taEH }}{ }^{*}$ | Shift Out 1 to AF/E HIGH | 11 |  | 100 | 145 | ns |
| $\mathrm{t}_{\text {AEL }}{ }^{\text {* }}$ | Shift In 1 to AF/E LOW | 11 |  | 450 | 650 | ns |
| ${ }^{\text {taFL }}{ }^{*}$ | Shift Out it to AF/E LOW | 12 |  | 450 | 650 | ns |
| ${ }^{\text {taFH }}{ }^{\text {* }}$ | Shift In i to AF/E HIGH | 12 |  | 100 | 145 | ns |
| $\mathrm{t}_{\mathrm{HFH}}{ }^{*}$ | Shift In 1 to HF HIGH | 13 |  | 280 | 380 | ns |
| ${ }^{\text {t }} \mathrm{HFL}{ }^{\text {* }}$ | Shift Out $\dagger$ to HF LOW | 13 |  | 280 | 380 | ns |
| ${ }^{\text {tPHZ }}$ | Output Disable Delay | A |  | 14 | 30 | ns |
| $t_{\text {t PLZ }}$ |  | A |  | 14 | 30 | ns |
| ${ }^{\text {tPZL }}$ | Output Enable Delay | A |  | 14 | 30 | ns |
| ${ }^{\text {t }}$ PZH |  | A |  | 24 | 50 | ns |

Note: Input rise and fall time $(10 \%-90 \%)=2.5 \mathrm{~ns}$.

* See timing diagram for explanation of parameters.
Absolute Maximum Ratings
Supply voltage $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage ..... -1.5 V to 7 V
Off-state output voltage ..... -0.5 V to 5.5 V
Storage temperature $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$


## 67413 Operating Conditions Over Temperature Range

| SYMBOL | PARAMETER | FIGURE | COMMERCIAL |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FIGURE | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {tSIH }}{ }^{\dagger}$ | Shift in HIGH time | 1 | 16 |  |  | ns |
| ${ }^{\text {tSIL }} \dagger$ | Shift in LOW time | 1 | 20 |  |  | ns |
| ${ }^{\text {I }}$ DS | Input data set up | 1 | 3 |  |  | ns |
| ${ }^{\text {I IDH }}$ | Input data hold time | 1 | 25 |  |  | ns |
| ${ }^{\text {t }}{ }^{\text {SOH }}{ }^{\dagger}$ | Shift Out HIGH time | 5 | 16 |  |  | ns |
| ${ }^{\text {t SOL }}$ | Shift Out LOW time | 5 | 20 |  |  | ns |
| ${ }^{\text {t MRW }}$ | Master Reset pulse $\dagger$ | 10 | 35 |  |  | ns |
| ${ }^{\text {t MRS }}$ | Master Reset to SI | 10 | 35 |  |  | ns |

## 67413 Switching Characteristics Over Temperature Range

| SYMBOL | PARAMETER | FIGURE | MIN | COMMERCIAL <br> TYP | MAX |
| :--- | :--- | :--- | :--- | :---: | :---: | UNIT

Note: Typicals at $5 \mathrm{VV}_{\mathrm{CC}}$ and $25^{\circ} \mathrm{CT}_{\mathrm{A}}$.
$*$ If the FIFO is not full (IR High), $\overline{M R}$ low forces IR low, followed by IR returning high when $\overline{M R}$ goes high.
$\dagger$ See $A C$ test and high-speed application note.

## Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITION |  |  |  | MIN TYP MAX |  | $\frac{\text { UNIT }}{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  |  |  |  |  |
| $V_{\text {IH }}$ | High-level input voltage |  |  |  |  | $2 \dagger$ |  | V |
| $\mathrm{V}_{\text {IC }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| IL | Low-level input current | $V_{C C}=M A X$ | $\mathrm{V}_{1}=0.45 \mathrm{~V}$ |  |  |  | -250 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{H}$ | High-level input current | $V_{C C}=M A X$ | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| 1 | Maximum input current | $V_{C C}=M A X$ | $V_{1}=5.5 \mathrm{~V}$ |  |  |  | 1 | mA |
|  |  |  | ${ }^{\text {I OL }}$ (Data outputs) | $\begin{aligned} & 67413 A \\ & 67413 \end{aligned}$ | 24 mA |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | ${ }^{\text {O }}$ ( (IR, OR) | $\begin{aligned} & 67413 A \\ & 67413 \end{aligned}$ | $8 \mathrm{~mA} \dagger \dagger$ |  | 0.5 | V |
|  |  |  | ${ }^{\text {I OL }}$ (Flag outputs) | $\begin{aligned} & 67413 A \\ & 67413 \end{aligned}$ | 8 mA |  |  |  |
|  |  |  | $\mathrm{I}^{\mathrm{OH}}$ (Data outputs) |  | -3.0 mA |  |  |  |
| VOH | High-level output voltage | $V_{C C}=\mathrm{MIN}$ | $\mathrm{I}^{\mathrm{OH}}$ (IR,OR) | 67413A <br> 67413 | -0.9 mA | 2.4 |  | v |
|  |  |  | $\mathrm{I}^{\mathrm{OH}}$ (Flag outputs) |  | -0.9 mA |  |  |  |
| Ios | Output short-circuit current* | $V_{C C}=M A X$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  |  | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{Hz}}$ | Off-state output current | $V_{C C}=M A X$ | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LZ}}$ | Or-state output current | $V_{C C}=$ MAX | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | Supply current | $V_{C C}=$ MAX | All inputs low. All ou | pen. 67413 | A/67413) |  | ${ }^{* *} 240$ | mA |

* Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
** See curve for ICC vs. temp.
$\dagger$ There are absolute voltages with respect to GND (PIN 8 or 9 ) and includes all overshoots due to test equipment.
$\dagger \dagger$ Care should be taken to minimize as much as possible the $D C$ and capacitive load on IR and OR when operating at frequencies above 25 MHz .


## Functional Description

## Data Input

After power up the Master Reset is pulsed low (Figure 10) to prepare the FIFO to accept data in the first location. Master Reset must be applied prior to use to ensure proper operation. When Input Ready (IR) is HIGH the first location is ready to accept data from the $D_{x}$ inputs. Data then present at the data inputs is entered into the first location when the Shift-In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Once data is entered into the first cell, the transfer of data in any full cell to the adjacent (downstream) empty cell is automatically activated by an on-chip control. Thus data will stack up at the end of the device (while empty locations will "bubble" to the front when data is shifted out). tPT defines the time required for the first data to travel from input to the output of a previously empty device. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating more room is available. If the memory is full, IR will remain LOW.

## Data Output

Data is read from the $O_{x}$ outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the
presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that there is valid upstream data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW and Data output will not be valid.

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tpT) or completely empty (Output Ready stays LOW for at least tpT).

## AC Test and High-Speed App. Notes

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. The internal shift rate of the FIFO typically exceeds 60 MHz in operation. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. Monolithic Memories recommends a monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $V_{C C}$ and GND with very short lead length. In addition,
care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements may be misleading, i.e., rising edge of the Shift-In pulse is not recognized until Input Ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or effected by Master Reset, the Shift-In activity
will be ignored. This will affect the device from a funcitonal standpoint, and will also cause the "effective" timing of Input Data Hold time (TIDH) and the nextactivity of Input Ready ( $T_{\text {IRL }}$ ) to be extended relative to Shift-ingoing HIGH. This same type of problem is also related to TIRH, TORL and TORH as related to Shift-Out. Data outputs driving a bus should be limited to 10 MHz frequency. For high-speed applications, proper grounding technique is essential.


Figure 1. Input Timing


Figure 2. Typical Waveforms for 35 MHz Shift-In Data Rate (67413A)


INPUT DATA


Figure 3. The Mechanism of Shifting Data into the FIFO
(1) Input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
(2) Input Data is loaded into the first word. The Data from the first word is released for "fall-through" to second word.
(3) Input Ready goes LOW indicating the first word is full.
(4) Shift-In going LOW allows Input Ready to sense the status of first word. The first word is now empty as indicated by Input Ready HIGH.
5. If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

Note: Shift-In pulses applied while Input Ready is LOW will be ignored (See Figure 5).


Figure 4. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH
(1) FIFO is initially full.
(2) Shift Out pulse is applied. An empty location starts "bubbling" to the front.
(3) Snift In is held HIGH
(4) As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.


Figure 5. Output Tlming
(1) The diagram assumes that at this time, words 63,62 and 61 are loaded with $A, B$ and $C$ Data, respectively.
(2) Output data changes on the falling edge of SO after a valid Shift-Out Sequence, i.e. OR and SO are both high together.


Figure 6. Typical Waveforms for 35 MHz Shift-Out Data Rate (67413A)
(1) The diagram assumes that at this time words 63,62 and 61 are loaded with $A, B$ and $C$ Data, respectively.
(2) Data in the first crosshatched region may be A or B Data.


Figure 7. The Mechanism of Shifting Data Out of the FIFO
(1) Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
(2) Shift-Out goes HIGH causing the contents of word 62 (B-Data) to be released for fall-through to word 63 . Output data remains as valid A-Data while Shift-Out is HIGH.
(3) Output Ready goes LOW.
(4) Shift-out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
(5) If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data becomes invalid.


Figure 8. $\mathrm{t}_{\mathrm{PT}}$ and $\mathrm{t}_{\mathrm{OPH}}$ Specification
(1) FIFO initially empty.


Figure 9. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH
(1) Word 63 is empty.
(2) Output Ready goes HIGH indicating arrival of the new data.
(3) New data (A) arrives at the outputs (word 63).
(4) Since Shift Out is held HIGH, Output Ready goes immediately LOW:
(5) As soon as Shift Out goes LOW the Output Data is subject to change. Output Ready will go HIGH or LOW depending on whether there are any additional upstream words in the FIFO.


Figure 10. Master Reset Timing
(1) FIFO is partially full.


Figure 11. $\mathbf{t}_{A E H} \mathbf{t}^{\prime} A E L$ Specifications
(1) FIFO contains 9 words (one more than almost empty).


Figure 12. $\mathbf{t}_{\mathbf{A F H}}, \mathbf{t}_{\mathbf{A F L}}$ Specifications
(1) FIFO contains 55 words (one short of almost full)


Figure 13. ${ }^{\mathbf{t}} \mathrm{HFL},{ }^{\mathbf{t}} \mathrm{HFH}$ Specifications
(1) FIFO contains 31 words (one short of half full).


Figure 14. $64 \times 15$ FIFO with $67413 \mathrm{~A} / 67413$

FIFOs are expandable in width. However, in forming wider words two external gates are required to generate composite input and Output Ready flags. This requirement is due to the different fall through times of the FIFOs.


Figure 15. Application for 67413A "Slow and Steady Rate to Fast 'Blocked Rate'"

Note: Cascading the FIFO's in word width is done by ANDing the IR and OR as shown in Figure 14.

## Three-State Test Load



## Design Test Load



Notes: A. All diodes are 1 N916 or 1N3064.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
D. When measuring propagation delay times of three-state outputs, switches S1 and S2 are closed.

## Am4601

## Programmable-Flags, $512 \times 9$ FIFO

DISTINCTIVE CHARACTERISTICS

- Two programmable flags; programmable from 1 to 511 In increments of one
- Full and empty flags
- 45 nSec read and write cycle-time
- CMOS part with TTL-compatible I/O
- RAM-based architecture; short fallthrough time delays


## BLOCK DIAGRAM



11684-001A

## GENERAL DESCRIPTION

The Am4601 is a RAM-based CMOS register programmable FIFO (PFIFO) that is 512 words deep with 9 -bit wide words. It is expandable to create wider words.

This programmable FIFO (PFIFO) can accept data and output data asynchronously and simultaneously at data rates from 0 to 22 MHz . Status flags are provided to signify empty and full, plus two programmable flags which can be programmed from 1 to 511 words in increments
of one. Programmable polarity is available for all flags. Programmable depth is supported for applications requiring a programmable digital delay line.

The PFIFO is useful in a wide range of applications. The abiity to buffer large transfers of data and the rate adaption capabilities make the Am4601 useful in communication, image processing, mass storage, DSP and printing systems.

## CONNECTION DIAGRAM



## FUNCTIONAL DESCRIPTION

The Am4601 is a $512 \times 9$ RAM-based, CMOS Programmable FIFO (PFIFO) designed with three programmable features. (See block diagram.) The RAM-based PFIFO stores the data written into them in a sequencial pattern.
The PFIFO offers two operational modes. The first mode resembles its counterpart Am7201, a standard, asynchronous $512 \times 9$ FIFO. The second is a programming mode, where two flags, the word depth and flag polarities can be register programmed to allow the system designer to optimize the system performance. The operational mode is determined by the use of the Command/Data (C/D) input pin.
The RAM array has dedicated write and read address pointers. The Empty Flag prevents reading while empty, a data underflow condition. While the Full Flag prevents writing while full, a data overflow condition.

## ABSOLUTE MAXIMUM RATINGS

Supply voltage, VCC
Input voltage
Operating temperature
Storage temperature $\quad-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Power dissipation
D.C. output current

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliablity.

In the programming mode, input data is written into a group of registers whose contents control the three programming features. Two dedicated programmable flags can be set at any location from 1 to 511 , in increments of one. These two flags could, for example, be used to indicate Almost Empty or Almost Full conditions. The polarity of all flags (two programmable flags, Empty and Full flags) can be independently programmed to be activelow or active-high. The FIFO depth can also be programmed, in conjuction with the programmable flags to any depth of less than 512 words deep. The programming registers are only accessible if the FIFO is empty.
The Master Reset ( $\overline{\mathrm{R}}$ ) sets the FIFO to Empty. The $\overline{\mathrm{R}} \mathrm{S}$ will reset the write and read pointers and the registers' pointer to address zero. All of the control bits in the register will reset to a default value. After $\overline{\mathrm{R} S}$ the user may write data to the FIFO while the registers are in their default values or program the registers before writing data.

## OPERATING RANGES

## Commercial Devices

Ambient Temperature $\left(T_{A}\right) \quad 0$ to $+75^{\circ} \mathrm{C}$
Supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) +4.5 to +5.5 V

## Features/Benefits

- High-speed $28-\mathrm{MHz}$ serial shift-In/shift-out rate
- $10-\mathrm{MHz}$ parallel shift-in/shift-out rate
- Three-state outputs with Hi-current drive
- Cascadable at parallel port only
- Hali-full flag (32 or more)
- Selectable $64 \times 8$ or $64 \times 9$ FIFO configuration thus providing "frame mark bit"


## Typical Applications

- LAN equipment
- Data communication
- Office automation
- Microcomputers
- Minicomputers
- Disk/tape controllers


## Description

The 67417 is a serializing/deserializing FIFO. This FIFO, the first one of its type in the industry, is organized 64 words $\times 8 / 9$ bits wide. Like traditional Monolithic Memories' FIFOs it is cascadable, but only at the parallel port.

## Pin Configuration



## Ordering Information

| Part <br> Number | Package | Temp | Description |
| :---: | :---: | :---: | :---: |
| 67417 | CD 024 | Com | $64 \times 8 / 9$ |

In addition, the device has the ability to connect directly to a system bus. These features make it a complete "sub-system on a chip."
The FIFO basically has three modes of operation;

1. Serial in to parallel out
2. Parallel in to serial out
3. Serial in to serial out (requires non-standard logic level on PDIR).
In the first mode, serial data can be accepted at up to 28 Ml Hz and the FIFO outputs parallel data at up to 10 MHz . Similarly, in the alternate mode parallel data can be transformed into serial data. Please refer to appendix for detailed description.

## Pin Names

| P0-P8 | Parallel Data |
| :--- | :--- |
| PS | Parallel Shift In/Out |
| PR | Parallel Input/Output Ready |
| $\overline{\text { POE }}$ | Parallel Output Enable |
| SID | Serial Input Data |
| SIS | Serial Input Shift |
| SIR | Serial Input Ready |
| SOD | Serial Output Data |
| SOS | Serial Output Shift |
| SOR | Serial Output Ready |
| PDIR | Parallel Port Direction |
| WL | Word Length |
| $\overline{\text { MR }}$ | Master Reset |
| HF | Half Full Flag |
| VCC | VCC |
| GND | Ground |

## Block Diagram



## Absolute Maximum Ratings


Input voltage ....... -1.5 V to 7 V
Off-state output voltage
-0.5 V to 5.5 V
Storage temperature
$-65^{\circ}$ to $+150^{\circ} \mathrm{C}$

## Operating Conditions

| SYMBOL | PARAMETER | FIGURE | MINCOMMERCIAL <br> TYP | MAX |
| :--- | :--- | :--- | :--- | :---: | UNIT

Switching Characteristics Over Operating Conditions


Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER |  | TEST CONDITIONS |  |  |  |  | $\begin{aligned} & \text { COM } \\ & \text { TYP MAX } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  |  |  |  | $0.8 \dagger$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  |  |  |  |  | $2 \dagger$ |  | V |
| $\mathrm{V}_{1 \mathrm{C}}$ | Input clamp voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| ILL | Low-level input current |  | $V_{C C}=M A X$ | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  |  | -0.4 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level input current |  | $V_{C C}=M A X$ | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| 1 | Maximum input current |  | $V_{C C}=$ MAX | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  | 0.4 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  | $V_{C C}=\mathrm{MIN}$ | Data Outputs PO-P8, SOD |  | $0^{\circ} \mathrm{C}-75^{\circ} \mathrm{C}$ |  | 0.58 | V |
|  |  |  | ${ }^{\prime} \mathrm{OL}=24 \mathrm{~mA}$ |  | $25^{\circ} \mathrm{C}$ |  | 0.55 |  |
|  |  |  | $\mathrm{O}^{\mathrm{OL}}=16 \mathrm{~mA}$ |  | $0^{\circ} \mathrm{C}-75^{\circ} \mathrm{C}$ |  | 0.5 |  |
|  |  |  | All other outputs | ${ }^{\prime} \mathrm{OL}=8 \mathrm{~mA}$ |  |  | 0.5 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | $V_{\text {CC }}=$ MIN | $\mathrm{I}^{\mathrm{OH}}=-3 \mathrm{~mA}$ |  |  | 2.4 |  | V |
| IOS | Output short-circuit current* |  |  | $V_{C C}=$ MAX | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  |  | -20 | -90 | mA |
| ${ }_{l}^{\text {L } Z}$ | Off-state output current* | SOD <br> P0 to P8 |  | $V_{C C}=\operatorname{MAX}$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -100 | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{HZ}$ |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  |  | 100 | mA |
| ${ }^{\text {I CC }}$ | Supply current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ |  |  |  |  | 350 | mA |
| OV | PDIR non-standard over voltage |  | Serial-In, Serial-Out |  |  |  | 10 | 16 | V |

* Not more than one output should be shorted at a time and duration of the short circuit not exceed one second.
$\dagger$ This is an absolute voltage with respect to device GND ( pin 12 ) and includes all overshoots due to test equipment.


## Test Waveforms

| TEST | S = OPEN | S = CLOSED | OUTPUT WAVEFORM-MEAS-LEVEL |
| :---: | :---: | :---: | :---: |
| All tpd |  | All tpd |  |
| ${ }^{\text {tPXZ }}$ | ${ }^{\text {tPHZ }}$ | ${ }^{\text {P PLZ }}$ |  |
| ${ }^{\text {tpzx }}$ | ${ }^{\text {tPZH }}$ | ${ }^{\text {t }}$ PLL |  |



## ICC VS Temperature



## Definition of Waveforms



Figure 1. Serial Input Timing

(1) FIFO is not full.
(2) FIFO is full.

Figure 2. FIFO Full Specification (tSIRL)

## Definition of Waveforms (cont'd)


(1) FIFO is empty, output ready remains Low and shift-out cannot be applied.
(2) After a word is shifted in, output ready goes High and shift-out can be applied.
(3) The first serial bit is P0.

Figure 3. Serial Output Timing

(1) After the last shift-out, output ready goes Low indicating FIFO is empty.

Figure 4. FIFO Empty Specifications (tSORL),

## Definition of Waveforms (cont'd)



NOTE: $P_{\text {DIR }}=$ High for the mode parallel-in to serial-out. Parallel ready is an output flag from the FIFO indicating that a word can be loaded into the FIFO.
(1) FIFO is not full and ready for input.
(2) PS ( In ) is asserted, shifting in parallel data P0-8.

PR (In) goes Low indicating parallel port is in use and no longer ready.
PR ( In ) will remain Low as long as PS (In) remains High.
(3) PS (In) has gone Low, allowing recent word to propagate through FIFO, PR (In) returns High when ready for more input.

Figure 5. Parallel Input Shift Timing

(1) for $P_{D I R}=$ High, the direction is parallel-in to serial-out. After the 32 nd shift-in, the half-full flag is set to High, and remains High, indicating the presence of 32 or more words.

Figure 6. Hali-full Flag Specifications on Parallel (tpSHFH)

(1) When there are 31 words in the FIFO, the next shift-in on the 32 nd word sets the half-full flag (HF) High indicating that there are 32 or more words.
(2) As soon as one word is partially shifted out, HF goes Low indicating there are less than 32 words.

Figure 7. Half-full Flag Specification on Serial Operation ('SIHFH, $\mathbf{I S O H F L}^{\text {S }}$

## Definition of Waveforms (cont'd)



NOTE: For above conditions PDIR = Low indicating that the direction is from serial-in to parallel-out.
Thus parallel ready indicates the output status.
(1) FIFO is not empty and at least one word is valid and ready at PO-8 outputs.
(2) PS (Out) is asserted, shifting out parallel data. Data remains valid, but: PR (Out) goes Low to indicate parallel port is in use and no longer ready. PR (Out) will remain Low as long as PS (Out) remains High.
(3) PS (Out) has gone Low, allowing data word to be shifted out. Next data word appears at output and PR (Out) is asserted to indicate valid data ready.

Figure 8. Serial-in to Parallel-out Specifications (tPOD, ${ }^{\text {PODH }}$, t $_{\text {ODV }}$ )


NOTE: For $\mathrm{P}_{\text {DIR }}=$ Low the direction is serial-in to parallel-out.
(1) When a word is shifted out and the half-full flag goes Low, 31 words or less are in the FIFO.

Figure 9. Half-full Flag Specification on Parallel Shift-out (tpsHFL)


NOTE: PDIR $=$ Low indicating serial-in to parallel-out.
(1) FIFO initially empty.
(2) PS (Out) held High.

Figure 10. ${ }^{\text {tPSPRH }}$, t $_{\text {PT }}$, t $_{\text {POH }}$ Specifications (Serial Input Mode)

## Definition of Waveforms (cont'd)



NOTE: PDIR $=$ High (parallel-in to serial-out).
(1) FIFO is full.
(2) PS (1) held High.

Figure 11. Fall-through Specifications


Figure 12. Master Reset Timing Serial-in to Parallel-out

## Definition of Waveforms (cont'd)



Figure 13. Master Reset Timing (Parallel-in to Serial-out)


NOTE: When the FIFO is used as a stack, change the port direction before the FIFO is full; otherwise, data may be lost.
Figure 14. PDIR Transition Parameters


Figure 15. Parallel Port Enable and Disable Timing

## Definition of Waveforms (cont'd)



Figure 16. $\mathrm{t}_{\mathrm{PT}}$ Specification (Shift-in to Serial Output Ready)

(2) FIFO empty

Figure 17. ${ }^{\text {t }} \mathbf{P T}$ Specification (Shift-in to Serial Input Ready)

## Appendix <br> Detailed Functional/Description for 67417

The 67417 is a serializing FIFO intended as a one-chip solution for data buffering and serializing/deserializing. It can be successfully used for interfacing parallel-format computing equipment to serial-format data communications and mass-memory equipment. The 67417 is a word-oriented device. It is meant to function with complete 8- or 9-bit words of data.

## Parallel Port

This is a fully bidirectional port, and it operates at a more conservative data rate of 10 MHz . The input-staging register (ISR) internally controls the parallel input data port bus signals. Likewise the OSR internally controls the parallel output data port. The ISR data outputs drive the parallel data inputs to the cell array, and the OSR inputs are likewise driven by the final parallel data stage of the cell array


Basically the major internal subsystems of the 67417 are:
(i) The serial input port
(ii) The serial output port
(iii) The parallel port
(iv) The FIFO control logic and
(v) The cell array

## Serial Port

The two serial ports (input and output) are entirely separate which allows a high-speed data rate of 28 MHz . These serial ports do not share data pins, control pins, or internal circuits. However, since the serial output data is a three-state output, the serial data ports could be connected together in the normal serial-parallel operation mode with separate SOR and SIR status signals.
The serial input port interface consists of the Serial Input Ready (SIR) output, Serial Input Data (SID) input, and the Serial Input Shift (SIS) clock input. Unlike the analogous SI and IR signals on the 67401/2, SIS and SIR do not accomplish a "handshake" with the rest of the logic of the system which incorporates the 67417; rather SIR is asserted whenever the 67417 is still capable of receiving at least one more bit. SIS is a positive edge-triggered input which sequences the serial input control logic. This logic in turn controls SIR and the 8/9-bit Input Staging Register (ISR).
The serial output port interface is the dual of the above, with a Serial Output Data (SOD) output, a Serial Output Shift (SOS) clock input, and a Serial Output Ready (SOR) status output. SOR is asserted whenever at least one more bit is available at the output. SOS is a positive edge-triggered input which sequences the 8/9-bit Output Staging Register (OSR). Serial Output Data is automatically three-stated whenever the serial output port is
disabled (during Master Reset) and PDIR = Low. The parallel port is controlled by Parallel Shift (PS) input and Parallel Direction Input (PDIR). Parallel Ready (PR) is the handshake/status output. At the Parallel Port PS and PR do accomplish a handshake with the outside world as SI, IR, SO and OR on the 67401/2.

## Modes of Operation

There are three modes in which the 67417 can operate
(i) Parallel-in to serial-out
(ii) Serial-in to parallel-out and
(iii) Serial-in to serial-out.

In the parallel-in to serial-out mode, PDIR $=$ HIGH. Thus Parallel Shift (PS) acts as a Shift In (SI) and similarly, Parallel Ready (PR) as Input Ready (IR). The first bit shifted out of the serial port will be bit 0 of the parallel word input.
Similarly for serial-in to parallel-out mode, PDIR = LOW, and Parallel Shift (PS) acts as a Shift Out(SO) and Parallel Ready (PR) as Output Ready (OR). The first bit shifted into the serial port will be bit 0 of the parallel word output.
If the direction mode for a particular application of the 67417 is not intended to change during system operation, the PDIR input should be strapped to a logic LOW or HGH.
In the serial-in to serial-out mode, PDIR $=10 \mathrm{~V}$ minimum.
The parallel port does not function during this mode and is three-stated. The direction operating mode should not be changed if the FIFO is FULL otherwise stored data will be lost.

## Cell Array

The 67417 cell array can function either as a $64 \times 8$ FIFO (with the 9 th bit padded to a zero) or as a $64 \times 9$ F.IFO, according to the setting of the word length (WL) control input. Like the PDIR
control input, WL can be switched at electronic speeds during system operations; but if the word length of a particular 67417 is never to change during system operation, WL for that part can be strapped to ground or $\mathrm{V}_{\mathrm{CC}}$.
It is a permissible 67417 mode of operation to almost fill the FIFO (there should be at least two empty locations) with WL set to 8 -bit operation, then switch WL to 9 -bit operation (WL $=$ HIGH) to load one more word plus a frame marker in the last bit, and then switch PDIR and unload the 67417 in a 9-bit mode. This sequence of operations has the effect of providing a "frame marker bit" in the ninth bit of the last word loaded. The corresponding 9th bits will have been zeroed by the 67417 internal logic for all the other words in the frame since they were loaded while the 67417 was operating as an 8-bit device.
It is, however, the system designer's responsibility to avoid changing PDIR inputs when only part of an 8-or 9 -bit word has been received or transmitted. In general, if such a change occurs, the part in general will try to add zero bits to pad out the impacted word to assume full length.

## Half-Full Flag

This status output indicates when the 67417 statically contains 32 words or more. This provides an indication to send in more data if the device is operated in a mostly-empty mode or send out more data if the 67417 is operated in a mostly-full mode.

## Cascading

The 67417 is designed to be cascaded at the parallel port only, due to very high data transfer rates at the serial ports. Cascading two 67417's is accomplished by connecting Parallel Input/Output Ready (PR) of each part to control the Parallel Shift In/Out (PS) of the other part, with one FIFO in serial-in to parallel-out mode, and the other FIFO in parallel-in to serial-out mode. The combined effect of this is a reversible $128 \times 8$ or $128 \times 9$ serial-in serial-out FIFO. The 67417 can not be cascaded at the serial ports because SIR and SOR are not acknowledged signals but rather status signals only.

## Applications



NOTE: It can shift in data serially in the multiples of 8-or 9-bit according to WL.

Figure 18. 512/576x1 Serial-in to Serial-out Mode


[^18]Figure 19. Cascading of Two 'S417s for Serial-in to Serial-out Operation as a $128 \times 9$ (1152x1) FIFO


Figure 20. An Example of an Expansion Scheme for a $64 \times 18$ Parallel-to-Serial FIFO

An 18-bit data word is multiplexed into the two 67401/2 FIFOs. 67401/2 FIFOs were used along with the 67417 to obtain the Since the 67417 FIFO is cascadable at the parallel port only, two appropriate organization.


Figure 21. Another Example of an Expansion Scheme for a $64 \times 18$ Parallel-in to Serial-out FIFO Two 67417 FIFOs Are Used to Implement a $64 \times 18$ Parallel-in to Serial-out FIFO


Figure 22. A Multiprocessing System

Each processor unit on the left has its own communication interface which consists of a serializing FIFO. The serial datalink can operate in either direction 1 or direction 2 which is decided by the Decision logic. In direction 1 either of the slave units send the data to the master over the serial link, with its respective 67417 operating in paraliel-in to serial-out mode (PISO1). While
the 67417 for the master unit operates in serial-in to parallel-out mode (SIPO1). The direction 2 has the FIFOs (67417) operating in the reverse direction from the above case. Decision logic determines the priority of the slave processors to use the serial link.

## Features/Benefits

- High-speed, no fall-through time
- Deep FIFOs-16-bit SRAM address
- Arbitration read/write
- Control signals for data latching
- Full, Half-Full, Empty, Almost flags for bufier sizes from 512 to 64 K
- Three-state outputs


## Applications

- LAN equipment
- Data communication
- Disk/tape controllers
- Host-to-dedicated-processor interface


## Pin Configuration



## Ordering Information

| Part <br> Number | Package |  | Temperature |
| :---: | :---: | :---: | :---: |
|  | Pins | Type |  |
| 674219 | 40 | CD 040 | Com |

## Description

The 674219 FIFO RAM Controller provides addressing control, status, and arbitration for a static RAM array used as a First-In-First-Out (FIFO) buffer. The sixteen address lines can address a FIFO buffer area ranging from 512 to 65,536 static RAM words. Control signals including W (the write enable signal for the static RAMs), handshaking signals for the read and write ports, and strobes for external data latching.
The 674219 allows single-port static RAMs to resolve read and write request conflicts according to priority rules selected via the Priority-on-Read (PR) and Priority-on-Write (PW) inputs. If priority is given to either port, or if only one port is used, the maximum data rate through that port is 10 MHz .

## Block Diagram



## Definition of Terms

LATCHED A request has been received by the 674219 on one of its ports. The request has been internally latched, but not sampled.
SAMPLED The state of a latched request when it has been internally synchronized.
PROCESSED A decision to perform a sampled request.
PERFORMED When the processed request is executed as a memory cycle.
PENDING REQUEST A sampled request that has been held until the FIFO completes its current operation(s).
WRITE DATA PORT The register(s) where the system places the data that is to be written into the FIFO.

READ DATA PORT The register(s) where the system reads the FIFO data.
WRITE DATA REGISTER The register(s) which serves as the data input to the FIFO.
READ DATA REGISTER The register(s) where the FIFO leaves the read data for the system to take.

## Architecture

The 674219 FIFO RAM Controller, together with an array of static RAMs and two registers, comprises a First-In-First-Out (FIFO) memory. (See Figure 1.)


Figure 1. 57/674219 In and Implementation of a FIFO Buffer

The 674219 provides addresses and control signals to the static RAMs, and interfaces with the system via a write port, a read port, and status flags. The 674219 includes three 16 -bit counters: a write-address counter, a read-address counter, and a status counter. The status flags are generated as a function of the state of the status counter and the buffer length selected. The write port has a Write REQuest (WREQ) input, a Write ENable (WEN) input, and a Write ReaDY (WRDY) output. The read port has a Read REQuest (RREQ) input, a Read ENable ( $\overline{\operatorname{REN}}$ ) input, and a

Read ReaDY (RRDY) output. Two priority-control inputs, Priority-on-Write (PW) and Priority-on-Read (PR), determine the priority rules by which the 674219 arbitrates between simultaneous read and write requests. The 674219 provides two clock signals (RREGCK, WREGCK) to the Read Data Register and the Write Data Register, as well as a Write signal ( $\bar{W}$ ) to be connected to the Write Enable (WE) inputs of the static RAMs. Sixteen address outputs provide the read and write addresses to the static RAMs. When both $\overline{\text { REN }}$ and $\overline{\text { WEN }}$ are HIGH, the address outputs go into high-impedance ( $\mathrm{Hi}-\mathrm{Z}$ ) state, so that the static RAMs can be accessed externally.
A Master Reset $\overline{(\mathrm{MR})}$ input allows initializing the part by clearing the three counters and presetting the flags. (See Table 1.)

| FLAG | CONDITION |
| :---: | :---: |
| Empty | High |
| Full | Low |
| Almost | High |
| Half | Low |

Table 1. Condition of Flags After Master Reset

## Pin Definitions

VCC $5.0 \mathrm{~V} \pm 10 \%$
GND Ground
CLK CLOCK-Controls synchronous operation of the device. All requests are sampled internally on every other LOW-toHIGH transition of the clock. These transitions are called sampling clock edges. The first sampling clock edge is the first LOW-to-HIGH transition of the clock after master reset.
BF2-BFO BUFFER SIZECONTROLS-Determine the desired buffer size. (See Table 3.) Setting the buffer size is essential for correct operation of the status flags.
$\overline{M R}$ MASTER RESET-Clears all counters when LOW. The first LOW-to-HIGH transition of the clock, following a LOWgoing Master Reset pulse, is the first sampling clock edge; the first request to be serviced is a write request. (See Figure 7.)
A15-A0 ADDRESS OUTPUTS-Three-state outputs which provide a read address when $\bar{W}$ is HIGH, or a write address when W is LOW. A15-A0 are in the Hi-Z state only when both REN and $\overline{W E N}$ are HIGH.

TEST An input used during manufacturing final test. For normal operation, TEST should be tied to GND.
W WRITECONTROL—Used to control the SRAM arrays Write Enable pin and to output enable the write data register.
$\overline{\text { WREQ WRITE REQUEST-A LOW-going pulse on this pin }}$ requests a write to the FIFO. A write requestcan only be latched if the write port is enabled (WEN is LOW), and the previous write request has been processed (WRDY is HIGH).
RREQ READ REQUEST-A LOW-going pulse on this pin requests a read from the FIFO. A read request can only be latched if the read port is enabled ( $\overline{\mathrm{REN}}$ is LOW), and the previous read request has been processed (RRDY is HIGH).

WEN WRITE ENABLE-When this input is HIGH, all write requests are ignored. When WEN is LOW and WRDY is HIGH, a write request ( $\overline{W R E Q}=$ LOW-going pulse) will be latched by the 674219. If both WEN and $\overline{\text { REN }}$ are HIGH, the address outputs A15-A0 go into the $\mathrm{Hi}-\mathrm{Z}$ state, permitting external access to the SRAM array.
$\overline{\text { REN }}$ READ ENABLE-When this input is HIGH, all read requests are ignored. When REN is LOW and RRDY is HIGH, a read request ( $\overline{\mathrm{RREQ}}=$ LOW-going pulse) will be latched by the 674219. If both $\overline{\text { WEN }}$ and $\overline{\operatorname{REN}}$ are HIGH, the address outputs A15-A0 go into the $\mathrm{Hi}-\mathrm{Z}$ state, permitting external access to the SRAM array.
PW, PR WRITE PRIORITY and READ PRIORITY-These two inputs determine the rules governing the arbitration between write and read requests. (See Table 2.) These inputs must not both be HIGH simultaneously.
WRDY WRITE READY-When this output is HIGH, and WEN is LOW, a write request may be sent to the $\overline{W R E Q}$ pin.
WRDY goes LOW on the sampling clock edge which samples the write request. WRDY will go HIGH on the non-sampling clock edge which starts the write cycle. WRDY will stay LOW if the FIFO is full. .
Write requests should be made only when WRDY is HIGH.
RRDY READ READY-When this output is HIGH, and $\overline{\text { REN }}$ is LOW, a read request may be sent to the $\overline{R R E Q}$ pin.
RRDY goes LOW on the sampling clock edge which samples the read request. RRDY will go HIGH on the non-sampling clock edge which starts the read cycle. RRDY will stay LOW if the FIFO is empty.
Read requests should be made only when RRDY is HIGH.
WREGCK WRITEREGISTER CLOCK-This output is used to clock the write data register.
RREGCK READ REGISTER CLOCK-This output is used to clock the read data register.
EMPTY EMPTY FLAG-When HIGH, indicates that the FIFO is empty. Read requests are not permitted when the FIFO is EMPTY.
FULL FULL FLAG-When HIGH, indicates that the FIFO is full. Write requests are not permitted when the FIFO is FULL.
HF HALF-FULL FLAG-When HIGH, indicates that the FIFO has half, or more, of its locations occupied.
ALMOST ALMOST FLAG-When HIGH, indicates that one of the following conditions exists:

1. The FIFO is almost empty (less than sixteen words in the FIFO), if ALMOST is HIGH and HF is LOW.
2. The FIFO is almost full (sixteen or less locations are available) if ALMOST is HIGH and HF is HIGH.

## Requests, Arbitration and Data Capture

A clock, supplied via the CLK input of the 57/674219, generates the internal sequence of events which constitutes a single FIFO operation. The read and write ports recognize and latch read and write requests asynchronously, provided that the respective enable (REN or WEN) is LOW, and the request window setup time is observed.
The FIFO write operation is as follows (see Figure 2):

Stage 1 A write request is sent to the 674219 by a LOWgoing pulse on the $\overline{W R E Q}$ pin.
Stage 2 The write request is latched internally, asynchronous to the clock.
Stage 3 WRDY goes LOW on the sampling clock edge that latched the request to indicate to the system that the request has been latched and synchronized internally. WRDY also indicates to the system that the write port is no longer accepting write requests. In order to guarantee that a request is properly synchronized, the request must not occur during the window stated by the WWRQC specifications.
Stage 4a Regardless of whether the write cycle is started or not, WREGCK will go HIGH for one clock cycle on the nonsampling clock edge that follows WRDY going LOW. The transition from LOW-to-HIGH on the WREGCK pin clocks data into the write data port, reading the data for writing to the SRAM.
Stage 4b A decision to wait, or to perform the write cycle is made based on the following:
Case 1 If read priority is set, the 674219 will process all pending read requests first. The write cycle will be delayed until all of the read cycles have been performed. Then, and only then, will the pending write cycle be performed.
Case 2 If write priority is set, regardless if there is a pending read request or not, the write cycle will start on the next nonsampling clock edge that follows WRDY going LOW. If there was a pending read request, the read cycle will not be started until the write cycle has been completed.
Case 3 If no priority is set, and there is no pending read request, the FRC will start the write cycle on the next nonsampling clock edge that follows WRDY going LOW.
Case 4 If no priority is set, and there are simultaneous requests (i.e., a read request and a write request have both been latched before the same sampling clock edge), the FIFO will decide which is to be processed first according to the following:

If the last case of simultaneous requests (with no priority) performed a read cycle first, the write request will be processed first, followed by the read request.
If the last case of simultaneous requests (with no priority) performed a write cycle first, the read request will be processed first, followed by the write request.


Figure 2. The Stages of a FIFO Write Operation

Stage 5 WRDY will go HIGH on the non-sampling edge that starts the write cycle.

Stage 6 Once a request has been granted, the memory cycle takes place over two clock cycles, starting with the nonsampling clock edge on which the request is granted (WRDY going from LOW-to-HIGH). The Write line ( $\overline{\mathrm{W}}$ ) goes LOW at tCWL after the clock edge starting the memory cycle and stays low until tCWH after the clock edge terminating the memory cycle.

The FIFO read operation is as follows (see Figure 3):
Stage 1 A read request is sent to the 674219 by a LOWgoing pulse on the $\overline{R R E Q}$ pin.
Stage 2 The read request is latched internally, asynchronous to the clock.
Stage 3 RRDY goes LOW on the sampling clock edge that latched the request to indicate to the system that the request has been latched and synchronized internally. RRDY also indicates to the system that the read port is no longer accepting read requests. In order to guarantee that a request is properly synchronized, the request must not occur during the window stated by the tRRQC specifications.
Stage 4 A decision to wait, or to perform the read cycle is made based on the following:
Case 1 If write priority is set, the 674219 will process all pending write requests first. The read cycle will be delayed until all of the write cycles have been performed. Then, and only then, will the pending read cycle be performed.
Case 2 If read priority is set, regardless if there is a pending write request or not, the read cycle will start on the next nonsampling clock edge that follows RRDY going LOW. If there was a pending write request, the write cycle will not be started until the read cycle has been completed.
Case 3 If no priority is set, and there is no pending write request, the FRC will start the read cycle on the next nonsampling clock edge that follows RRDY going LOW.
Case 4 If no priority is set, and there are simultaneous requests (i.e., a read request and a write request have both been latched before the same sampling clock edge), the FIFO will decide which is to be processed first according to the following:

1. If the last case of simultaneous requests (with no priority) performed a read cycle first, the write request will be processed first, followed by the read request.
2. If the last case of simultaneous requests (with no priority) performed a write cycle first, the read request will be processed first, followed by the write request.
Stage 5 RRDY will go HIGH on the non-sampling edge that starts the write cycle.
Stage 6 Once a request has been granted, the memory cycle takes place over two clock cycles, starting with the nonsampling clock edge on which the request is granted (RRDY going from LOW-to-HIGH). Read REGister Clock (RREGCK) goes LOW for one clock cycle, starting with the sampling edge that occurred within the read memory cycle. RREGCK clocks data from the SRAM array to the read data port on the LOW-toHIGH transition, which terminates the read cycle.


Figure 3. The Stages of a FIFO Read Operation

## Priority

Two input signals, Priority-on Read (PR) and Priority -on-Write (PW), determine the arbitration rule which sequences the read and write cycles, for various cases as follows: (see Table 2):

| PW | PR | PRIORITY |
| :---: | :---: | :--- |
| 0 | 0 | No priority |
| 0 | 1 | Priority on READ |
| 1 | 0 | Priority on WRITE |
| 1 | 1 | (Not allowed) |

Table 2. Priority Encoding

## No-Priority Case

If no priority is selected ( $\mathrm{PR}=\mathrm{PW}=\mathrm{LOW}$ ), each request is processed in the order it came into the FRC.
If no priority is set and both a read and write request are latched before the same sampling clock edge, the 674219 will perform read and write cycles alternately. (See Figure 4.)

## Write Priority Case

If write priority is selected ( $\mathrm{PR}=\mathrm{LOW}, \mathrm{PW}=\mathrm{HIGH}$ ) write requests are always processed before read requests (assuming that the requests meet the setup time).
If write priority is set and both a read and write request are latched before the same sampling clock edge, (i.e., a simultaneous request), the write cycle will take place first. If, before the next sampling clock edge, another write request is latched, another write cycle will take place, and the pending read request will not be processed. Only when the sampling clock edge encounters no further write requests will the pending read request be processed. At this time the read cycle will start and the RRDY output will go HIGH. (See Figure 5.)


Notes: 1. Assumes not at FULL and not at EMPTY.
2. Assumes last case of simultaneous requests processed a write first.

Figure 4. Operation With No Priority


Figure 5. Operation With Write Priority

## Read Priority Case

If read priority is selected ( $\mathrm{PR}=\mathrm{HIGH}, \mathrm{PW}=$ LOW) read requests are always processed before write requests assuming that the requests meet the setup time).
If read priority is set and both a read and write request are latched before the same sampling clock edge, (i.e., a simultaneous request), the read cycle will take place first. If, before the next sampling clock edge, another read request is latched, another read cycle will take place and the pending write request will not be processed. Only when the sampling clock edge encounters no further read requests will the pending write requests be processed. At this time, the write cycle will start and the WRDY output will go HIGH. (See Figure 6.)


Figure 6. Operation With Read Priority

## Buffer Length

A three-bit input control field, BF2-0, selects the buffer length ("depth") of the FIFO. Any power of 2 from 512 to 65,536 may be chosen as the buffer length. (See Table 3.)

| BF2 | BF1 | BF2 | BUFFER SIZE |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 | 512 |
| 0 | 0 | 1 | 1024 |
| 0 | 1 | 0 | 2048 |
| 0 | 1 | 1 | 4096 |
| $\mathbf{1}$ | 0 | 0 | 8192 |
| 1 | 0 | 1 | 16384 |
| $\mathbf{1}$ | 1 | 0 | 32768 |
| $\mathbf{1}$ | 1 | 1 | 65536 |

Table 3. Buffer Length

## Status Flags

The flags are generated as a function of the buffer length, selected via inputs BF2-BF0, and the state of the status counter. The status flags are:
EMPTY When HIGH, the EMPTY flag indicates that the FIFO is empty. The EMPTY flag goes HIGH on the first sampling clock edge during the memory cycle which empties out the FIFO.
FULL When HIGH, the FULL flag indicates that the FIFO is full, and no more data can be written into it until a read cycle takes place. The FULL flag goes HIGH on the first sampling clock edge during the memory write cycle which fills up the FIFO.
HF When HIGH, the Half-Full flag indicates that the FIFO is filled to half its depth, or more.
ALMOST When HIGH, the ALMOST flag indicates that one of the following conditions exists:

1. The FIFO is almost empty (less than sixteen words in the FIFO), if ALMOST is HIGH and HF is LOW.
2. The FIFO is almost full (sixteen or less locations are available) if ALMOST is HIGH and HF is HIGH.

The flags Master Reset to the states shown in Table 1.

## First Write Cycle (After a Master Reset or When FIFO is Empty)

The first LOW-to-HIGH clock edge, following Master Reset ( $\overline{\mathrm{MR})}$ going LOW-to-HIGH, is the first sampling clock edge. The sampling clock edge occurs every other positive-going transition of the clock. The LOW pulse on MR clears the three internal 16 -bit counters (status, read and write). The FIFO is set to the EMPTY state, and no read requests are allowed (RRDY = LOW).
After an interval of at least tMRS after $\overline{M R}$ goes HIGH, a LOWgoing pulse on the WREQ pin tells the 674219 that a write to the FIFO is requested. The write request is latched by the write port, provided that WEN is LOW. (See Figure 7.) The following sampling clock edge samples the request, and causes WRDY to go LOW. WRDY goes HIGH again on the next (non-sampling) positive clock edge, regardless of priority. The write cycle takes place over two clock periods, starting on the positive non-sampling clock edge following the sampling clock edge which brought WRDY HIGH. The data is clocked into the external Write Data Register on the same non-sampling clock edge, and into the external Read Data Register on the second sampling clock edge, to allow minimal fall-through time. (See again Figure 7.) EMPTY will go LOW to indicate that there is valid data in the FIFO. RRDY goes HIGH indicating that there is data to be read from the FIFO. The same sequence of events occurs for the first write request that is initiated when the FIFO is empty.

## Methodology for Reading

In order to maintain a consistent system level architecture, the 674219 has been constructed such that the system should read the data port before a read request is sent. (See Figure 8.)
This ability allows the FIFO a zero fall-through time on all cycles. The system is able to get the data from the FIFO right away, without having to wait for the FRC to perform a read cycle of the SRAMs.
On the read port, a positive-going edge of RREGCK signals to the system that the read data register is being updated. The system should read the data first and then send a request to obtain the next word from memory to the read data register.


Figure 7. First Write After Master Reset or When FIFO Is Empty


Figure 8. Methodology for Reading From the FIFO

## Write Cycle (Figure 9)

A write request, indicated by a LOW-going pulse on the $\overline{W R E Q}$ pin, is latched by the 674219, provided that WEN is LOW and WRDY is HIGH. The request is sampled internally on the sampling clock edge. WRDY goes LOW on the same sampling clock edge, to indicate to the system that a write request has been latched and synchronized internally. In addition, WREGCK will go HIGH for one clock cycle on the non-sampling clock edge that follows WRDY going LOW, regardless of whether the write request is processed. The write request will be processed only if one of the following sets of conditions is true:

1. Write Priority has been selected.

If write priority has been selected, the FRC will process all write requests before any pending read requests.
2. No read request has been latched.

If no read request has been latched, regardless of priority, the FRC will process the write request immediately and will start the write memory cycle on the non-sampling clock edge that follows WRDY going LOW.
3. No priority has been selected, both a read and a write request occur before the same sampling clock edge (simultaneous request), and in the last case of a simultaneous request, the FRC processed the read request first.
In this case, the 674219 will process the write request first, and then process the read request.
4. No priority has been selected, both a read and a write request occur before the same sampling clock edge (simultaneous request), and in the last case of a simultaneous request, the FRC processed the write request first.
In this case the 674219 will process the read request first, and then process the write request.
Once the write request has been processed, a write cycle takes place over two clock cycles starting with the non-sampling clock edge on which WRDY goes HIGH. $\bar{W}$ will go LOW, tCWL after the start of the write cycle. $\bar{W}$ is used to Write Enable the SRAM array and to Output Enable the write data register. Two clocks later (tCWH) $\bar{W}$ will go HIGH again, terminating the write cycle.
In order to avoid the bus contention inherent in shared-I/O memory systems, a delay line and an OR gate may be required (see Memory Interface Design Guidelines).


## Read Cycle (Figure 10)

A read request, indicated by a LOW-going pulse on the $\overline{\operatorname{RREQ}}$ pin, is latched by the 674219, provided that REN is LOW and RRDY is HIGH. The request is sampled internally on the sampling clock edge. RRDY goes LOW on the same sampling clock edge to indicate to the system that a read request has been latched and synchronized internally. The read request is processed only if one of the following sets of conditions is true:

1. Read Priority has been selected.

If read priority has been selected, the FRC will process all read requests before any pending write request.
2. No write request has been latched.

If no write request has been latched, regardless of priority, the FRC will process the read request immediately and will start the read memory cycle on the non-sampling clock edge that follows RRDY going LOW.
3. No priority has been selected, both a read and a write request occur before the same sampling clock edge (simultaneous
request), and in the last case of a simultaneous request, the FRC processed the write request first.
In this case, the 674219 will process the read request first.
4. No priority has been selected, both a read and a write request occur before the same sampling clock edge (simultaneous request), and in the last case of a simultaneous request, the FRC processed the read request first.
In this case, the 674219 will process the write request first, and then process the read request.
Once the read request has been processed, a read cycle takes place over two clock cycles starting with the non-sampling clock edge on which the RRDY goes HIGH. RREGCK goes LOW on the next sampling clock edge, stays LOW for one clock cycle, and goes HIGH on the following non-sampling clock edge, thus clocking the data which appears at the SRAM array's data outputs into the Read Data Register. RREGCK going HIGH terminates the read cycle.


Figure 10. Read Cycle Timing

## Memory Interface Design Guidelines

## Introduction

The purpose of the memory interface design guideline is to aid the engineer in interfacing the 674219 FIFO RAM Controller (FRC) to an array of static RAMs. This guideline will be broken down into three separate sections. The first section is a timing analysis of the read cycle. The second section is a timing analysis of the write cycle. The final section will guide the designer through a real design.
Figure 11 shows a typical SRAM interface schematic.

## Section One: <br> Read Cycle Timing Analysis

Figure 12 shows the basic timings which are critical to the read cycle. Some of these parameters apply to the FRC, some to the SRAM array, and others to external logic. For convenience, these parameters are broken up below:

## FRC Parameters:

$t_{\text {AV }} \quad$ Clock to Address Valid Time
tanV Clock to Address Not Valid Time

## SRAM Parameters

trC . Read Cycle Time
$t_{\text {ACS }} \quad$ Chip Select Access Time
taA Address Access Time
toH Output Data Hold Time from Address Change
thZ Chip Deselect to Output in High-Z

## External Logic:

Chip Select Decoder Parameters:
tDECODE tPD through Decoder
Read Data Register Parameters:
ts Data Setup Time
$\mathrm{t}_{\mathrm{H}} \quad$ Data Hold Time

## Other Parameters (See Text):

trDREGH Clock to RDCLK High [RDCLK is the clock input of the Read Data Register]
(This parameter is normally tCRRGH of the FRC)
There are six separate equations which must each be met in order to determine what speed of SRAM the designer will need. It is assumed that the user has already specified a speed of operation and the external components needed. The equations listed can be used at any frequency, up to a maximum of a $20-\mathrm{MHz}$ clock rate.

Since every read cycle consists of two physical clock cycles, all equations are with respect to $2 \mathrm{~T}(2 \times$ Cycle Time).
The first equation which should be satisfied is the read cycle time (tRC). This identifies what speed SRAM is required. The equation is based on the total time that the address is valid minus the decoder time. Since the decoder has some minimum skew on the negating edge, this time is ADDED to the equation. The equation thus becomes:


Figure 11. A Typical SRAM Interface

## Equation 1-1

$t_{R C} \leq 2 T-t_{D E C O D E}(\max )+$ tDECODE $^{(m i n)}-$ t ANVAV $\left.^{(m a x}\right)$
The access time must be looked at next. There are actually two separate equations that help determine the access time.

Equation 1-2 determines the address access time (tAA). tAA is based on the time that the address is valid before the read register gets clocked. The equation takes into account the setup time of the read data register ( tS ) as well. The equation is:

## Equation 1-2

$t_{A A} \leq 2 T-M A X\left(t_{A V}-t_{\text {RDREGH }}\right)-t_{S}(\min )$
Where MAX(tAV - tRDREGH) is the maximum difference between $t_{A V}$ and tRDREGH

Equation 1-3 determines the chip select access time (tACS). This time is based on the time the address is valid before the read register gets clocked MINUS the maximum skew through the chip select decoder. This is done to ensure that the decoder delay is taken into consideration. Again, the read register setup time is considered. The modified equation thus becomes:
Equation 1-3
${ }^{t} A C S \leq 2 T-t_{D E C O D E}(\max )-M A X\left(t_{A V}-t_{R D R E G H}\right)-t_{S}(\min )$ Where MAX(taV - tRDREGH) is the maximum difference between $t_{A V}$ and trDREGH
The next two equations take into consideration the read data hold time with respect to the address ( tOH ), and the chip deselect to data outputs in High-Z time ( tHZ ). We will consider the more critical tOH . tOH can easily be determined by comparing the data hold time PLUS the clock to address not valid (tANV) time with the sum of the clock to RDCLK HIGH time (tRDREGH) and the data register hold time (tH). The equation for this becomes:

## Equation 1-4

$\mathrm{t}_{\mathrm{OH}}(\min )+\mathrm{t}_{\mathrm{ANV}}(\min ) \geq \mathrm{t}_{\text {RDREGH }}(\max )+\mathrm{t}_{\mathrm{H}}($ min $)$
If the SRAM has an extraordinarly long read data hold time ( tOH ), the above equation must be modified to include the now more critical chip deselect to data outputs in High-Z time (tHZ). This is done by simply substituting tHZ for tOH . The modified equation is:

## Equation 1-5

$\mathrm{t}_{\mathrm{H} Z}($ min $)+\mathrm{t}_{\mathrm{ANV}}($ min $) \geq$ trDREGH $\left.^{(\max )}\right)+\mathrm{t}_{\mathrm{H}}($ min $)$
In addition to the above equations, one more is necessary in certain cases. In Figure 12, the read cycle is shown. At the very end of a read cycle, the read data register is clocked. The normal clocking signal for the FRC is RREGCK. Since the read data register's clock is normally connected to RREGCK, if RREGCK goes HIGH after the data from the SRAMs goes away, the data will be lost. This is only true if the SRAMs have a low $\mathrm{tOH}(\mathrm{min})$. Normally, in all of the above equations, the clock to RREGCK HIGH (tCRRGH) is substituted in place of tRDREGH. In the cases where a low toH does not guarantee the data will be properly clocked, the user has another alternative.
By adding an external OR gate between the clock and RREGCK, the user can effectively shorten tCRRGH(max). The gate
"ANDs" the active LOW RREGCK with the clock when it is LOW. This produces an active L.OW output signal called RDCLK (see Figure 12). This will bring the edge of read register clock into specification for any tOH , even one of zero. Figure 11 shows a typical example of a SRAM interface, including this gate, should it be necessary.

Because the OR gate inherently has some delay, an equation is necessary to calculate the new tCRRGH. (This "new" parameter is called tRDREGH). It should be noted that if the designer finds it necessary to implement this logic, due to a low tOH, he/she must replace the tRDREGH in Equation 1-1 through 1-5 with the result from the following equation, rather than the normal tCRRGH. The equation for the gate is:

Equation 1-6
${ }^{\text {t}}{ }^{\text {RDREGH }}$ (max) ${ }^{\text {t }}{ }^{\text {PRDOR (max) }}$
Where tpDOR (max) is the maximum tpD through the OR gate.
Since the clock will bring RDCLK low some tPDOR(max) later, the setup time of the read data register is automatically achieved.
The above equations complete the timing analysis for a read cycle. Once the user has gone through both the read and write cycle timings, an appropriate Static RAM may be chosen.


- CS to the Static RAM bank
* Actual clock input to the Read Data Register. This may be the same as RREGCK or may be the output of the OR-gate shown in Figure 1

Figure 12. Read Cycle Timing

## Section Two: Write Cycle Timing Analysis

Figure 13 shows the basic timings which are critical to the write cycle. Some of these parameters apply to the FRC, some to the Static RAM array, and others to external logic. The parameters that are unique to the write cycle will be summarized below:

## FRC Parameters:

| tpW | Write Pulse Width HIGH |
| :--- | :--- |
| tWHAV | $\overline{\text { W HIGH to Address Valid }}$ |
| taNVAV | Address Not Valid to Address Valid |
| tWHWRCH | $\overline{\text { W }}$ HIGH to WREGCK HIGH |

## SRAM Parameters

| twC | Write Cycle Time |
| :--- | :--- |
| taW | Address Valid to End of Write |
| t $C W$ | CS to End of Write |
| tWP | WE Pulse Width LOW |
| tDW | Data Valid to End of Write |
| tWZ | $\overline{\text { WE LOW to Outputs in High-Z }}$ |

## External Logic:

Write Data Register Parameters:

| tpZ | $\overline{\mathrm{OE}}$ to Outputs in Low-Z |
| :--- | :--- |
| t CP | Clock to Outputs Valid |

## Other Parameters (See Text):

tWOE tDLY(max) + tORSKEW(max)
There are six equations which must determine the write cycle specifications for the Static RAM. It is assumed that the user has already selected the frequency of operation and the external components needed for his/her system.
Since every write cycle consists of two physical clock cycles, all equations are with respect to $2 T$ ( $2 \times$ Cycle Time).
The first equation which should be looked at is the write cycle time (tWC). This equation will determine what speed of SRAM is required for proper operation. This parameter is the same as the total time that the address is valid. This is calculated with the following equation:

## Equation 2-1

tWC $\leq 2 T-t_{\text {ANVAV (max }}$ )
There are three basic areas to be looked at once the write cycle time has been determined. The first is the access time of the SRAM. There are two separate equations in this area.
The first parameter to be analyzed is the time from address valid to the end of write ( $\mathrm{t} A \mathrm{~W}$ ). This parameter can be calculated by taking the total write cycle time (2T) and subtracting from it, the time from $\bar{W}$ going HIGH to the next address becoming valid. The equation is:


Figure 13. Write Cycle Timing

## Equation 2-2

$\mathrm{t}_{\mathrm{AW}} \leq 2 \mathrm{~T}$ - $\mathrm{t}_{\mathrm{WH}} \mathrm{HAV}$ (max)
The designer must also check the chip select to end of write time (tCW). This is often more critical than tAW in determining which SRAM to use in the system. The tCW parameter can be obtained in the same way as tAW except that the decode time is also included in the equation. The modified equation is:

## Equation 2-3

t $C W \leq 2 T-{ }^{2} W H A V(\max )-\operatorname{tDECODE}(\max )$
In addition to the various access times of the write cycle, the user must next look at the pulse width of the write signal (tWP). This is basically the difference between 2T and the FRC's write time HIGH (tPW). The equation is:

## Equation 2-4

$t_{W P} \leq 2 T-t_{P W}(\max )$
The last area that needs to be analyzed is the data setup time of the SRAM. The data setup time is specified as the time data is valid before write goes HIGH (tDW).
There are three separate equations which determine the required tDW of the SRAM.
Thewrite register has a certain propagation delay from its clock input pulse before the data becomes valid. Data must be valid at least tDW before WE goes HIGH or it will be lost. The equation takes into account the clock to output time (tCP) of the write register. The equation is:

## Equation 2-5

${ }^{t} \mathrm{DW} \leq 2 \mathrm{~T}-\mathrm{t}_{\mathrm{CP}}$ (max) - ${ }^{\text {tWHWRCH (max) }}$
The write data register is enabled by the $\bar{W}$ signal of the FRC. The register takes some minimum time before it enables its outputs from the High-Z state (tPZ).
The SRAMs have some maximum time in which they disable their outputs when the $\overline{W E}$ signal goes LOW. This parameter is the time from $\overline{W E}$ LOW to the data outputs in High-Z (tWZ).
If $\mathrm{tWZ}(\max )$ is greater than $\mathrm{tPZ}(\mathrm{min})$, bus contention will result. To counter this problem a delay must be introduced between the W signal of the FRC and the $\overline{O E}$ input of the write data register. In addition, an OR gate is used to bring $\overline{\mathrm{OE}}$ HIGH shortly after $\bar{W}$ goes HIGH. This is illustrated in Figure 11. tWOE(max) is the total delay between $\bar{W}$ going LOW and $\overline{O E}$ going LOW. It is calculated by the following equation:

## Equation 2-6

tWOE $(\max )=\operatorname{tDLY}(\max )+$ tPDOR $_{(\max )}$
Where $t_{D L Y}(\max )$ is the maximum delay through the delay line. tPDOR(max) is the maximum propagation delay through the ORgate.
Equation 2-5 dictated the tDW based on the clock to output time of the register. In most cases though, this time is automatically guaranteed. Since the data will not be valid (Low-Z) until some tPZ after $\overline{\mathrm{OE}}$ goes LOW, even though it has been clocked properly, a new equation is necessary to determine the tDW of the SRAM. This equation must take into account the delay that was added in to prevent bus contention. It must also take into
account the $t P Z$ time of the register. The equation is very similar to Equation 2-5 with those exceptions. The equation thus becomes:

## Equation 2-7


One additional equation is required to determine the delay line required to prevent bus contention. The equation for the delay line takes into account the maximum tPD through the OR gate. The equation is based on the tWZ of the SRAM and the tPZ of the write data register. The equation is:

## Equation 2-8

$t_{D L Y}($ min $)=t W Z($ max $)-t_{P Z}($ min $)-t_{O R(m i n)}$
The above equations complete the timing analysis of the write cycle. Once the user has gone through both the read and write cycle timings, an appropriate Static RAM may be chosen.

## An Example Interface

In order to determine any Static RAM parameters, the user must know several things. He/she must identify the frequency of operation, the read and write data registers, the chip select decoder, and any other logic which may be necessary.
As an example, assume that a $5-\mathrm{MHz}$ data throughput is desired. This will allow a $10-\mathrm{MHz}$ all read or all write data rate. This data rate dictates a $20-\mathrm{MHz}$ clock speed for the FRC.
For worst case design, assume that the selected SRAM has a tOH of zero. Since tOH $=0 \mathrm{~ns}$, there must be an external OR-gate to clock the read register. In addition, assume that the selected SRAM has a tWZ (max) $\leq 20 \mathrm{~ns}$.
In order to resolve any bus contention a delay line and another OR gate will be added.
74F series parts are used to keep the design clean. It should be noted that the user can use any kind of logic. Because of the particular worst case SRAM parameters that were chosen, this design contains the maximum number of parts that are required for any design.
Given the above considerations, this $20-\mathrm{MHz}$ design requires the following parts:

## Parts List:

| QTY | PART |
| :---: | :---: |
| 1 | 674219 |
| 1 | 74F138 |
| 2 | 74F374 |
| 1 | 74F32 |
| 1 | $20 \mathrm{~ns} \pm 10 \%$ |

## DESCRIPTION

FIFO RAM Controller Address Decoder 8-bit Register OR-Gate Delay Line

The following is a step-by-step analysis of the read and write equations to determine the required SRAM parameters. The equations will also show the delay line needed to avoid bus contention.

## Read Equations:

Equation 1-1

$\mathrm{t}_{\mathrm{RC}} \leq 82.0 \mathrm{~ns}$
Equation 1-6

$t_{\text {RDREGH }}(\max )=6.6 \mathrm{~ns}$

## Equation 1-2

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

$t_{A A} \leq 66.4 \mathrm{~ns}$

## Equation 1-3


$t_{\text {ACS }} \leq 57.4 \mathrm{~ns}$
Equation 1-4

| OH(min) | ANV(min) | RDREGH (max) | $\mathrm{H}(\mathrm{min})$ |
| :---: | :---: | :---: | :---: |
| $0+$ | $15 \geq$ |  | + 2.0 |
| [SRAM] | [FRC] | [F32] | [F374] |
|  | $15 \mathrm{~ns} \geq$ | 10.4 ns |  |

## Equation 1-5

| $\mathrm{t}_{\mathrm{H}} \mathrm{Z}$ ( min ) | $+t_{\text {ANV }}(\mathrm{min})$ | tRDREGH (max) | $+\mathrm{t}_{\mathrm{H}}(\mathrm{min})$ |
| :---: | :---: | :---: | :---: |
| 0 | $+15 \geq$ | $\geq 8.4$ | $+2.0$ |
| [SRAM] | [FRC] | [F32] | [F374] |
|  | 15 ns | $\geq 10.4$ |  |

## Write Equations:

## Equation 2-1

```
twC 
100-12
```

[FRC] [FRC]
tWC $\leq 88.0 \mathrm{~ns}$

## Equation 2-2

$t_{\text {AW }} \leq 2 T-$ twhav $^{2}$ (max)
100-25
[FRC] [FRC]
$t_{A W} \leq 75.0 \mathrm{~ns}$
Equation 2-3


```
        100-25 - 9.0
        [FRC] [FRC] [F138]
\({ }^{t} \mathrm{CW} \leq 66.0 \mathrm{~ns}\)
```

Equation 2-4
tWP $\leq 2 T-\mathrm{t}_{\mathrm{t}} \mathrm{W}$ (max)
100-25
[FRC] [FRC]
$t W P \leq 75.0 \mathrm{~ns}$

Equation 2-5


```
    [FRC] [F374] [FRC]
tDW \(\leq 69.5 \mathrm{~ns}\)
```

Equation 2-8
$\operatorname{t}_{\mathrm{D}} \mathrm{LY}(\min )=\mathrm{t} W Z($ max $)-\operatorname{tPZ}_{(\text {min })}-\mathrm{t}_{\mathrm{OR}}(\min )$

| 20 | 2.0 |
| :--- | :--- | :--- |
| [SRAM] | -3.0 |
| $[F 374]$ |  | [F32]

$t^{t} D \operatorname{LY}(\min )=15$ ns (USE 20 ns ' $10 \%$
Equation 2-6
twoE (max) $=$ tDLY (max $)+$ tor $\left._{\text {(max }}\right)$

| 22 |
| :--- |
| $[$ DELAY] |$+$| 6.6 |
| :--- |
| $[F 32]$ |

twoE $(\max )=28.6 \mathrm{~ns}$
Equation 2-7

tDW $\leq 33.9 \mathrm{~ns}$

## RESULTS

## READ PARAMETERS:

| Minimum tRC | $=82.0 \mathrm{~ns}$ |
| :--- | :--- |
| Minimum tAA | $=66.4 \mathrm{~ns}$ |
| Minimum tACS | $=57.4 \mathrm{~ns}$ |
| Minimum toH | $=0 \mathrm{~ns}$ (Assumed) |
| Minimum thZ | $=0 \mathrm{~ns}$ (Assumed) |

## WRITE PARAMETERS:

| Minimum tWC | $=88.0 \mathrm{~ns}$ |
| :--- | :--- |
| Minimum tAW | $=75.0 \mathrm{~ns}$ |
| Minimum t CW | $=66.0 \mathrm{~ns}$ |
| Minimum tWP | $=75.0 \mathrm{~ns}$ |
| Minimum tDW | $=33.9 \mathrm{~ns}$ (Equation 2-7 used for tDW(min)) |
| Minimum tWR | $=0 \mathrm{~ns}$ (Because FRC's tWR $=0 \mathrm{~ns}$ ) |

## DELAY LINE:

20 ns Delay Line ('10\%)

Based on those results, the Hitachi HM6168H-45 was selected. This is a $4096 \times 4$-bit Static RAM with a 45 -ns access time. Its specifications are:

## READ PARAMETERS:

| Minimum tRC | $=45.0 \mathrm{~ns}$ |
| :--- | :--- |
| Minimum taA | $=45.0 \mathrm{~ns}$ |
| Minimum taCS | $=45.0 \mathrm{~ns}$ |
| Minimum toH | $=5.0 \mathrm{~ns}$ |
| Minimum thZ | $=0 \mathrm{~ns}$ |

## WRITE PARAMETERS:

| Minimum tWC | $=45.0 \mathrm{~ns}$ |
| :--- | :--- |
| Minimum taW | $=40.0 \mathrm{~ns}$ |
| Minimum tCW | $=40.0 \mathrm{~ns}$ |
| Minimum tWP | $=35.0 \mathrm{~ns}$ |
| Minimum tDW | $=20.0 \mathrm{~ns}$ |
| Minimum tWR | $=0 \mathrm{~ns}$ |

Sixteen $4 \mathrm{~K} \times 4$-bit SRAMs are required to complete a $32 \mathrm{~K} \times 8$-bit FIFO buffer. The complete design is shown in Figure 14. This illustrates the two OR-gates, the delay line, the decoder, the two registers, the Static RAM array and the 674219 FIFO RAM Controller in a $20-\mathrm{MHz}$ design.


Figure 14. Worst Case Design for 20 MHz

## Absolute Maximum Ratings







## Operating Conditions

| SYMBOL | PARAMETER | FIG. | MILITARY |  |  | COMMERCIAL |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{C C}$ | Supply voltage | N/A | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| TA | Operating free-air temperature | N/A | -55 |  | 125 | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {t CLKWH }}$ | Clock width HIGH | 9,10 | 45 |  |  | 31 |  |  | ns |
| tCLKWL | Clock width LOW | 9,10 | 34 |  |  | 18 |  |  | ns |
| ${ }^{\text {f CLK }}$ | Clock frequency | N/A |  |  | 12.5 |  |  | 20 | MHz |
| trequ | Request LOW time | 7,9,10 | 12 |  |  | 12 |  |  | ns |
| tREQH | Request HIGH time | 9,10 | 25 |  |  | 25 |  |  | ns |
| ${ }^{\text {t MRL }}$ | Master Reset width LOW | 7 | 60 |  |  | 50 |  |  | ns |
| tMRS | Master Reset HIGH to WREQ LOW | 7 | 25 |  |  | 25 |  |  | ns |
| tPS | Priority to non-sampling clock setup time | 5,6 | 30 |  |  | 25 |  |  | ns |
| tEWRQ | WEN to WREQ setup time | 7,9 | 0 |  |  | 0 |  |  | ns |
| tERRQ | REN to RREQ setup time | 10 | 0 |  |  | 0 |  |  | ns |
| tWEH | WREQ to WEN hold time | 9 | 15 |  |  | 15 |  |  | ns |
| treh | RREQ to REN hold time | 10 | 15 |  |  | 15 |  |  | ns |
| tWRQC | WREQ LOW to sampling clock setup time | 7,9 | 5* |  | 30* | 10* |  | 25* | ns |
| tRRQC | RREQ low to sampling clock setup time | 10 | 5* |  | $30^{*}$ | 10* |  | 25* | ns |

The request window must be observed to guarantee proper operation, between min and max values are not allowed.

## Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITION |  | COMMERCIAL |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Low-Level input voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {A }}$ | High-level input voltage |  |  | 2 |  | V |
| VIC | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $I_{1}=-18 \mathrm{~mA}$ |  | -1.5 | V |
| IIL* | Low-level input current | $V_{C C}=\mathrm{MIN}$ | $\mathrm{V}_{1}=0.45 \mathrm{~V}$ |  | -250 | $\mu \mathrm{A}$ |
| ${ }_{1 / 4}{ }^{*}$ | High-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| 1 | Maximum input current | $V_{C C}=\mathrm{MIN}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | 1 | mA |
| VOL | Low-level output voltage | $\begin{aligned} & V_{C C}=M I N \\ & V_{C C}=M I N \\ & V_{C C}=M I N \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}(\text { Address })=16 \mathrm{~mA} \\ & \mathrm{IOL} \text { (Control) }=8 \mathrm{~mA} \\ & \mathrm{IOL}(\text { Flag })=8 \mathrm{~mA} \end{aligned}$ |  | 0.5 | V |
| VOH | High-level output voltage | $\begin{aligned} & V_{C C}=M I N \\ & V_{C C}=M I N \\ & V_{C C}=M I N \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}(\text { Address })=-3 \mathrm{~mA} \\ & \mathrm{OH}(\text { Control })=-3 \mathrm{~mA} \\ & \mathrm{IOH}(\text { (Flag })=-3 \mathrm{~mA} \end{aligned}$ | 2.4 |  | V |
| IOS** | Output short-circuit current | $V_{C C}=\mathrm{MAX}$ | $\mathrm{VOH}^{\text {OH}}$ = V | -20 | -90 | mA |
| $\begin{aligned} & \mathrm{IOZH} \\ & \mathrm{IOZL} \\ & \hline \end{aligned}$ | Off-state output currents | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} \\ & \mathrm{~V}_{\mathrm{C}}=\mathrm{MAX} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V} \end{aligned}$ |  | $\begin{array}{r} +40 \\ -350 \dagger \\ \hline \end{array}$ | $\mu \mathrm{A}$ |
| ICC | Supply current | $V_{C C}=\mathrm{MAX}$ |  |  | 350 | mA |

[^19]
## Switching Characteristics

| SYMBOL | PARAMETER | FIG. | MILITARY |  | COMMERCIAL |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX |  | TYP MAX |  |
| $t_{\text {MRWH }}$ | Master Reset LOW to WRDY HIGH | 7 |  | 50 |  | 50 | ns |
| ${ }^{\text {m }}$ MRRL | Master Reset LOW to RRDY LOW | 7 |  | 50 |  | 50 | ns |
| $t_{\text {MREF }}$ | Master Reset LOW to EMPTY flag HIGH | 7 |  | 50 |  | 50 | ns |
| $\mathrm{t}_{\text {MRAL }}$ | Master Reset LOW to Almost HIGH | 7 |  | 60 |  | 55 | ns |
| tMRWRC | Master Reset LOW to WREGCK HIGH | 7 |  | 40 |  | 35 | ns |
| $\mathrm{t}_{\text {MRRRC }}$ | Master Reset LOW to RREGCK HIGH | 7 |  | 40 |  | 35 | ns |
| ${ }^{\text {t }}$ MRWBH | Master Reset LOW to W HIGH | 7 |  | 50 |  | 50 | ns |
| ${ }^{t} \mathrm{AV}$ | Clock to address valid | 7,9,10,12,13 |  | 50 |  | 40 | ns |
| ${ }^{\text {tanV }}$ | Clock to address not valid | 7,9,10,12,13 | 15 |  | 15 |  | ns |
| ${ }^{\text {t }}$ ANVAV | Address not valid to address valid | 7,9,10,12,13 |  | 20 |  | 12 | ns |
| ${ }^{\text {t }}$ CWRL | Clock to WRDY LOW | 7,9 |  | 35 |  | 35 | ns |
| ${ }^{\text {t }}$ CWRH | Clock to WRDY HIGH | 7,9 |  | 40 |  | 35 | ns |
| ${ }^{\text {t }}$ CWRGL | Clock to WREGCK LOW | 7,9 |  | 35 |  | 30 | ns |
| ${ }^{\text {t }}$ CWRGH | Clock to WREGCK HIGH | 7,9 |  | 35 |  | 30 | ns |
| ${ }^{\text {t CWL }}$ | Clock to W LOW | 7,9 |  | 50 |  | 45 | ns |
| ${ }^{\text {t }} \mathrm{CWH}$ | Clock to W HIGH | 7,9 |  | 25 |  | 25 | ns |
| $t_{\text {AS }}$ | Address valid to W LOW | 7,9 | 0 | 12 | 0 | 12 | ns |
| ${ }^{\text {t WR }}$ | Address not valid to W HIGH | 7,9 |  | 0 |  | 0 | ns |
| twP | W pulse width LOW at $\mathrm{f}_{\text {CLK }}$ (max) | 9,13 | 100* |  | 50** |  | ns |
| $\mathrm{t}_{\text {PW }}$ | W pulse width HIGH | 4,13 | 12 | 30 | 12 | 25 | ns |
| tWHAV | W HIGH to address valid | 4,9,13 |  | 35 |  | 25 | ns |
| ${ }^{\text {t WHWWRCH }}$ | W HIGH to WREGCK HIGH | 4,13 |  | 25 |  | 18 | ns |
| ${ }^{\text {t CRRL }}$ | Clock to RRDY LOW | 10 |  | 35 |  | 30 | ns |
| ${ }^{\text {t CRRH }}$ | Clock to RRDY HIGH | 7,10 |  | 40 |  | 35 | ns |
| ${ }^{\text {t CRRGL }}$ | Clock to RREGCK LOW | 7,10 |  | 35 |  | 30 | ns |
| ${ }^{\text {t }}$ CRRGH | Clock to RREGCK HIGH | 7,10,12 |  | 35 |  | 30 | ns |
| ${ }^{\text {taRRH }}$ | Address valid to RREGCK HIGH at ${ }^{\text {C CLK }}$ (max) | 10 | 110* |  | 60** |  | ns |
| $t_{\text {ANRRH }}$ | Address not valid to RREGCK HIGH | 10 |  | 10 |  | 8 | ns |
| ${ }^{\text {t }}$ CE | Clock to EMPTY flag | 7,9,10 |  | 40 |  | 35 | ns |
| ${ }^{\text {t }}$ CF | Clock to FULL flag | 9,10 |  | 40 |  | 35 | ns |
| ${ }^{\text {t }} \mathrm{CHF}$ | Clock to Half-Full flag | 9,10 |  | 50 |  | 45 | ns |
| ${ }^{\text {t }}$ CA | Clock to Almost flag | 9,10 |  | 60 |  | 55 | ns |
| ${ }_{\text {t }}$ | Address bit LOW to Hi-Z | 15 |  | 30 |  | 30 | ns |
| ${ }^{\text {t }} \mathrm{HZ}$ | Address bit HIGH to Hi-Z | 15 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{ZL}}$ | Address bit $\mathrm{Hi}-\mathrm{Z}$ to LOW | 15 |  | 30 |  | 30 | ns |
| ${ }^{\text {t }} \mathrm{ZH}$ | Address bit Hi-Z to HIGH | 15 |  | 30 |  | 30 | ns |

$\left.{ }^{*}{ }^{\mathrm{f}} \mathrm{CLLK}^{(\text {max }}\right)=12.5 \mathrm{MHz}$ (Military).
** $\mathrm{f}_{\mathrm{CLK}}(\mathrm{max})=20 \mathrm{MHz}$ (Commercial).

## Standard Test Load



Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled.

Figure 15. Enable and Disable Timing

Notes: $A . C_{L}$ includes probe and jig capacitance.
B. All diodes are 1 N916 or 1 N306A.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
E. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, Z_{\text {out }}=50 \Omega$ and $t_{R} \leq 2.5 \mathrm{~ns} \mathrm{t}_{\mathrm{F}} \leq 2.5 \mathrm{~ns}$.
F. When measuring propagation delay times of three-state outputs, switches S1 and S2 are closed.

## Am4701-45

Bidirectional $512 \times 8$ FIFO Am4701 BIFIFO (Previously 67C4701)

## DISTINCTIVE CHARACTERISTICS

- 2-512x8 FIFO buffer, provides asynchronous bidirectional full duplex communication.
- Full and Empty Flags
- Programmable Almost-Full and Almost-Empty flags.
- Byte detect mode.
- No handshaking necessary.
- Built in parity checker/generator.
- Generates and detects framing blt.
- Programmable Interrupt request.
- Bypass mode-Changes the Am4701 to a transcelver.
- Two mailboxes.
- Bidirectional data bus.
- Low power consumption.


## GENERAL DESCRIPTION

The Am4701 is a CMOS RAM-based, fully asynchronous, byte-wide bidirectional First In First Out (FIFO) device that is 512 words deep with 8 -bit wide words in each direction. It contains two $512 \times 9$ dual-port memory arrays with the ninth bit in each array reserved for framing and parity functions.

The Am4701 can accept and output data asynchronously and simultaneously at data rates from 0 to 16.7 MHz. Interrupt driven status flags are provided to signify Full, Empty and user programmable Almost Full and Almost Empty conditions. Parity generation/check-
ing, programmable interrupt requests, byte-detection, framing and port-to-port communication through mail boxes are provided on chip. The Am4701 can also operate in Bypass Mode where it behaves like a transceiver.

The Am4701 is ideally suited for bidirectional interprocessor communication and data-buffering between a CPU and a peripheral device. The ability to buffer large transfers of data and its rate adaption capabilities make the Am4701 useful in communication, image processing, DSP and printing systems.

## BLOCK DIAGRAM




PLCC
PRELIMINARY


## LOGIC SYMBOL



11120-009B

DEFINITIONS PIN NAMES

| PORT B | PORT A | NAMES |
| :---: | :---: | :---: |
| त्RD_B | $\overline{\mathrm{RD}} \mathrm{A}$ | READ ENABLE |
| $\overline{W R} B$ | WR_A | WRITE ENABLE |
| C/D_B | C/İ_A | COMMAND / DATA SELECTION |
| $\overrightarrow{\mathrm{RQ}}$ _B | $\overline{\mathrm{IRQ}}$ _A | INTERRUPT REQUEST OUTPUT |
| $\mathrm{D}_{0.7}$ _B | $\mathrm{D}_{0-7}$ | BIDIRECTIONAL DATA BUS |
| PARITY |  | PARITY / FRAMING BIT (PORT B ONLY) |
| $\mathrm{V}_{\mathrm{CC}}$ |  | SUPPLY VOLTAGE |
| GND |  | GROUND ( 2 PINS ) |

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing


| Valld Combinations |  |
| :---: | :---: |
| Am4701-45 | PC, JC (future) |

## Valld Comblnations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## PIN DESCRIPTION

```
\(D_{7}-D_{0} \_A, B\)
    8 -bit bidirectional data bus for port \(\mathrm{A}, \mathrm{B}\).
Parity
```

Bidirectional parity/framing bit for port B only.

```
\overline{RD_A,B}
```

Read input for port A or B. The falling edge of Read initiates a read from the FIFO or the internal registers. Both ports can be read simultaneously by $\overline{\mathrm{RD}}$ _A and RD_B.

## WR_A,B

Write input to port A or B. The falling edge of Write initiates a write cycle. Both ports can write simultaneously by $\overline{W R} A$ and $\overline{W R} B$.
$C / \bar{D} \_A, B$
Command / Data selection for port A or B.
$C / \bar{D}=$ High : Read or Write to the internal registers.
$C / \bar{D}=$ Low : Read or Write to the FIFO.
$\overline{\text { IRQ_A,B }}$
Interrupt request output of port $A, B$. The $\overline{\mathrm{RQ}}$ flag will be active low by any change of status in the appropriate port and is reset by reading the status register of the same port. Each port's $\overline{\mathrm{RQ}}$ flag can be masked by its mask register.

## FUNCTIONAL DESCRIPTION

The Am4701 provides an asynchronous full duplex connection between two CPUs working in a Multiprocessing mode, or between a CPU and a peripheral device.

Each port writes into a $512 \times 8$ FIFO and reads from the other FIFO. Each port has a set of internal register and a framing generator/checker. Port B has an additional parity generator/checker.

## I. Registers

Each port of Am4701 has a set of internal registers which control the operation of BiFIFO. Each port's registers can read and write asynchronously. Accessing these registers requires two cycles. In order to access these registers, the user has to write the address of the register during Cycle 1 in the pointer register. In Cycle 2 write/read operation of the addressed register is performed. The pointer register (write only register) and status register (read only register) are located at address 0 . Accessing the pointer register or status register requires one cycle only. Accessing of other registers is explained below:

## Writing Data to register

(i) Cycle 1-Writing Address: With $\mathrm{C} / \overline{\mathrm{D}}$ at high, $\overline{\mathrm{WR}}$ is asserted low and the address of register appearing at data bus $D_{0}-D_{2}$ (see Fig. 12) $t_{D W}$ prior to and $t_{D H}$ after the rising edge of $\overline{W R}$ will be written to the pointer register.
(ii) Cycle 2-Writing Data: With $\mathrm{C} / \overline{\mathrm{D}}$ at high and $\overline{W R}$ at low, the data set on the data bus (see Fig. 12) $t_{\text {ow }}$ prior to and $t_{D H}$ after the rising edge of $\overline{W R}$ will be written into the addressed register.

Reading Data from register
(i) Cycle $1-$ Writing Address: With $C / \bar{D}$ at high, $\overline{W R}$ is asserted low and the address of register appearing at data bus $D_{0}-D_{2}$ (see Fig. 12) $t_{D W}$ prior to and $t_{D H}$ after the rising edge of $\overline{W R}$ will be written to the pointer register.
(ii) Cycle 2-Reading Data: With $C / \bar{D}$ at high, the falling edge of $\overline{R D}$ initiates the read cycle. (see Fig. 11) Data appears on the data bus $t_{R A}$ after the falling edge of RD.

After Cycle 2 the pointer register is cleared automatically.

## II. FIFO

The part has two $512 \times 9$ FIFOs connected back to back. Each port can read and write asynchronously. The FIFO is based on a dual port RAM cell and can be read and written simultaneously. The read and write addresses to the FIFO are generated by the read and the write pointers of every port. Data is limited to 8 bits. The ninth bit in the FIFO is provided to support parity or framing functions.

## Writing Data to the FIFO

With $C / \bar{D}$ at low, the falling edge of write ( $\overline{\mathrm{WR}}$ ) initiates a write cycle (see Fig. 12). Data appearing at inputs $\mathrm{D}_{0}-\mathrm{D}_{8}, \mathrm{t}_{\mathrm{DS}}$ prior to and $\mathrm{t}_{\mathrm{DH}}$ after the rising edge of $\overline{\mathrm{WR}}$ will be stored sequentially in the FIFO.

## Reading Data from the FIFO

With $C / \bar{D}$ at low, the falling edge of Read ( $\overline{R D}$ ) initiates a read cycle (see Fig. 11). Valid data appears on the data bus $t_{R A}$ after the falling edge of $\overline{R D}$ and remains valid for $t_{\mathrm{OH}}$ after the rising edge of $\overline{\mathrm{RD}}$.

## III. Parity

The Am4701 has a parity generator/checker for port B only. Port B Command register enables the generator and chooses the odd or even parity mode. While reading from port $B$, the parity bit is generated and sent out by the parity pin output.

While writing to port B, the parity checker gets 9 bits of data and checks if the parity bit is valid. If the parity bit is wrong, port $B$ will get an interrupt at the end of the write, Bit 9 of the written byte will be set to HIGH. When the byte reaches port $A$, the framing detector of port $A$ will detect the byte and interrupt port A.

## IV. Framing

Both ports have a framing generator and checker. The framing bit points a byte in a block, and can be used to identify :

Beginning or end byte in a block.
Command byte between data bytes.
Wrong data byte between valid data bytes.

## A. Framing from Port A to Port B

Port A writes bytes of data to port B with framing bit ="0". When port A wants to change the framing bit, it has to write a " 1 " to the framing bit in the pointer register. Writing to the FB bit in the pointer register will set the framing bit of the next data byte written to the FIFO.

The FB bit in the pointer register will be reset automatically after writing to the FIFO; every writing to the FB flag will frame one byte of data only.

The byte with the framing bit will be shifted to port B and set the FD (frame detect) flag in port B's status register. If the FD flag is not masked it will set the $\overline{\mathrm{IRQ}} \mathrm{B}$ output and interrupt port B's CPU.

If port $B$ is working in the framing mode, the framing bit will be sent out through the parity pin together with the other 8 data bits while port $B$ is reading.

If port $B$ is working in the Parity mode, the framing bit will be changed at port B to a parity bit by the parity generator and will be sent to port B's CPU through the parity output pin. However, the frame detect flag will be set in port B's status register.

## B. Framing from Port B to Port A

Port B can send framing bits to port A in 3 different modes:
a. While working in the parity mode.
b. While working in the framing mode and using the parity pin.
c. While working in the framing mode and using framing bit in the pointer register.
a. Port B's CPU writes to port B 8 data bits and a parity bit. The parity checker in port B checks the parity bit and sets the PE (parity error) flag if an error is detected. The PE flag will set the $\overline{I R Q}$ of port $B$.
The errored byte will automatically be signed by a framing bit, which will be detected by the frame checker in port $A$. When the erroneous byte reaches port $A$, the framing bit will set IRQ_A.
b. Port B's CPU writes to port B 8 data bits and a framing bit through the parity input pin. The bit will be detected by the frame checker in port A and will set $\overline{\mathrm{RQ}}$ _A.
c. Port B's CPU writes to port B 8 data bits and the framing bit is written through the pointer register (like in port A). The bit will be detected by the frame checker in port $A$ and will set IRQ_A.

## V. Bypass Mode

The bypass mode changes the Am4701 to a transceiver between the A and B buses. The bypass mode is controlled by the "BP" bit in port A command register. Changing to this mode will not change the data in the FIFO and the address of the FIFO pointers. Table 1 gives the logic state of control pins for transceiver action and for accessing internal registers in Bypass Mode.

## A. Writing/Reading Between Port A and Port B.

While BP bit in port A command register is HIGH and $C / \bar{D}$ of port $A$ and port $B$ are LOW, port $A$ can read and write to port B data bus. Port B's read and write commands will be ignored, the only master on port $A$ and port $B$ is port $A$ 's CPU.

| Function | $\overline{\mathbf{R D}}$ _A | $\overline{W R}$ _A | C/İ_A | $\overline{\mathbf{R D}} \mathbf{-}$ B | $\overline{W R}$ _B | C/D_B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Writing data from $A$ to $B$ Bus. | H | L | L | $x$ | $x$ | L |
| Reading data from $B$ to $A$ Bus. | L | H | L | X | $x$ | L |
| Writing data to $A$ registers. | H | L | H | X | X | X |
| Reading data from A registers. | L | H | H | X | X | X |
| Writing data to B registers. | H | L | L | H | L | H |
| Reading data from B registers. | $L$ | H | L | L | H | H |

Table 1. Bypass Mode Truth Table
B. Writing/Reading Port A's Registers.

While BP bit in port A command register is HIGH and $C / \bar{D}$ of port $A$ is HIGH, port A can access its internal registers as in the FIFO mode. Port B's read and write commands will be ignored and the only master on the Am4701 is port A.
C. Writing/Reading Port B's Registers.

While BP bit in port A command register is HIGH, port A can access port B's internal registers.
(i) Writing to port B Registers
a. Cycle 1-Writing Address: With C/D_A at LOW, C/D_B at HIGH and WR_A at LOW, WR_B is pulsed LOW. Data appearing on $D_{0}-D_{2} A$ (see Fig. 20) $t_{D W}$ prior to and $t_{\mathrm{DH}}$ after the rising edge of $\overline{\text { WR_B }} \mathrm{B}$ will be written to the pointer register of B.
b. Cycle 2-Writing Data: Port A sets the data to be written to port B's register at the
databus $D_{0}-D_{7} A$. With C/D_A at LOW, C/D_B at HIGH, and WR_A at LOW, WR_B is pulsed LOW. Data appearing on $D_{0}-D_{7-} A$ (see Fig. 20) $t_{D W}$ prior to and $t_{\mathrm{OH}}$ after the rising edge of WR_B will be written to the register.
(ii) Reading from port B Registers
a. Cycle 1-Writing Address: With $C / \bar{D} \_A$ at LOW, C/D_B at HIGH and WR_A at LOW, WR_B is pulsed LOW. Data appearing on $D_{0}-\bar{D}_{2} A$ (see Fig. 20) $t_{\mathrm{Dw}}$ prior to and $t_{\mathrm{OH}}$ after the rising edge of WR_B will be written to the pointer register of $\bar{B}$.
b. Cycle 2-Reading Data: With C/D_A at LOW, C/D_B at HIGH and $\overline{\text { RD }}$ A at LOW, RD_B is pulsed LOW. The falling edge of $\overline{\mathrm{RD}} \mathrm{B}$ initiates the read cycle (see Fig. 19). Data appears in $D_{0}-D_{7-} A t_{R A}$ after to falling edge of $\overline{\text { RD_B. }}$

## INTERNAL REGISTER



Read and write address
1
2 MASK REGISTER
3
BYTE DETECT REGISTER
4
MAILBOX REGISTER
5
AF/AE PROG. REGISTER
6


OTHER PORT's MAILBOX
7


Figure 1. One Port's Register Set

[^20]The Pointer and Status registers are both addressed at address 0 . The other read/write registers are addressed at address 1 to 5 . Addresses 6 and 7 have no registers, they are used to reset the read and write pointers and to read the other port's mailbox.

There is a difference in the accessing forms between the two registers in address 0 and all the other registers.

The two registers in address 0 are accessed directly when the C/ $\overline{\mathrm{D}}$ input is high, and $\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$ is LOW:
$C / \bar{D}=H, \overline{W R}=L$ will write to the Pointer register. $\mathrm{C} / \overline{\mathrm{D}}=\mathrm{H}, \overline{\mathrm{RD}}=\mathrm{L}$ will read from the status register.

Accessing the other registers has two stages:

1. Writing an address to the Pointer register which will point to the desired register.
2. Writing or reading data to / from the register addressed by the pointer.
After the second stage has been finished, the pointer is automatically cleared to 0 and ready for a new writing or reading. Two successive reads from the status register will assure that the pointer is cleared.

## Pointer Register (Fig. 2)

## A2-AO

The Pointer register contains 3 address bits A2-AO. These bits select which of the registers will be read or written during the next command access. After master reset the contents of the pointer is zero and the first access to the registers will always be to the pointer (by write) or to the status register (by read).

The next read or write accesses a register addressed by the pointer A2-A0 bits. The pointer address bits are reset after the read or write to the addressed register is completed.
FB
Framing bit ; This bit is used to write a framing bit to the FIFO. The bit is set by writing twice to the pointer while D7=1.

The next write to the FIFO will write the data byte together with a framing bit.The FB bit will reset automatically after the data byte is written to the FIFO.

| FB |  |  |  |  | $A 2$ | $A 1$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 |

Figure 2. Pointer Reglster

## Status Register (Fig. 3)

Each port has a status register, it is read by the port to determine the meaning of any interrupt. Reading the status register will clear the $\overline{\mathrm{RQ}}$ flag, except of an interrupt caused by the mailbox. A mailbox interrupt will be cleared by reading the mailbox.
While "shift" bit in the command register is " 1 ", the status register will display the other port's FULL, EMPTY, AF and AE flags.

The status register has the following flags:
MR
Master reset; the flag is set when one of the ports has reset the part by writing a master reset command to its command register. The part can be reset by either of the two ports. Only reading the status register of the port which sets the MR will terminate the master reset command. However, the other port has to read its status register to reset the MR bit.

## FULL

The FIFO is full, every write command will be ignored. The interrupt flag is maskable but the status bit will reflect the true state.

## EMPTY

The FIFO is empty, every read command will be ignored. The interrupt flag is maskable but the status bit will reflect the true state.

AF
Almost Full; The flag is set when the write pointer reaches the limit which was programmed in the Almost Full / Almost Empty register.
AE
Almost Empty; The flag is set when the read pointer reaches the limit which was programmed in the Almost Full / Almost Empty register.
MB
Mailbox interrupt request from one port to the otherrequests to read new data in the mailbox. The flag is set by writing to the mailbox (by the other port), the flag is cleared by reading the other port's mailbox.

## BDT

Byte detect; the flag is set when the port is reading from the FIFO a preprogrammed byte in the BDT register. The flag is cleared by reading the Status register.

## PE/FD

Parity error or frame detect;
In port A it is always frame detect.
In port B it will be a Parity Error bit when the parity checker is enabled, or a Frame Detect bit when the parity checker is disabled.


Figure 3. Status Register

## Command Register (Fig. 4)

The Command register of port $A$ is different from port $B$ because the parity generator is in port B only.

## MR

Software Master Reset - Either port can reset the FIFO by writing a " 1 " to the MR bit in its Command register. To prevent erroneous resets, the port must write the MR=1 twice, and only then it will be recognized as a master reset. The MR command will be terminated by reading the status register by the port which originated the MR.

## SHIFT

The shift bit is used to display the other port's FULL, EMPTY, AF and AE flags. After a master reset the shift bit is reset and the status register will show the own port's flags. When a CPU on one port sets this bit, the status register will show the other port's FULL, EMPTY, AF and AE flags.

## PEN

Parity enable in port B only. The port sets this bit to enable the parity checker/generator. when this bit is reset, the parity generator/checker is generating and checking the framing bit.

## PO/PE

Parity odd or even selection.
$\mathrm{PO} / \mathrm{PE}=\mathrm{H}$ - odd parity.
PO/PE = L- even parity.

## BP

Bypass mode selection in port A Command register only. Selects the functioning of Am4701 as a FIFO or as a transparent buffer.

$$
\begin{aligned}
& \mathrm{BP}=" 1 "-\text { Bypass mode } \\
& \mathrm{BP}=" 0 "-\text { FIFO mode. }
\end{aligned}
$$

## BDT Register

The byte detect register contains a programmable byte that the port wants to detect while reading the FIFO. When the byte is detected and the mask is enabled, the BDT flag and the $\overline{\mathrm{IRQ}}$ output will be set. The flag is cleared by reading the status register.

## Mailbox

Every port has a 8 bit mailbox to write messages to the other port. By writing new data to port $A(B)$ 's mailbox, port $B(A)$ 's MB bit in its status register and $\overline{\operatorname{RQ}}{ }_{-} B(A)$ flag will be set. The flags will be cleared by port $B(A)$ 's reading its mailbox. Every port is allowed to read either mailbox, but can write to its own mailbox only.


Port B Command Register
Figure 4. Command Registers

## Mask Register (Fig. 5)

The mask register masks the flags which will generate the interrupt request $\overline{\mathrm{RQ}}$. A zero in the register masks the interrupt for this flag. After master reset the mask bits are set for FULL and EMPTY and reset for all the other flags. The MR is the only unmaskable flag and will always cause an interrupt.

## FULLEMPTY

The FULL and EMPTY flags are nonmasked after a master reset, the flags will be masked after writing a zero to the appropriate bits.
AF, AE
Almost full, almost empty flags.
MB
Mailbox interrupt request from other port.

BDT
Byte detected, the byte read from the FIFO is equal to the byte preprogrammed in the BDT register

## PE/FD

Parity error or frame detected.

|  | FULL | EMPTY | AF | AE | MB | BDT | PE/FD |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 5. Mask Registers

## AF/AE Programmable Register (Fig. 6)

Every port can program the limit of its $A F$ and $A E$ flags. The programming is done in increments of 16. After the master reset the register is automatically set to 00 H which will set the AF and AE flags at 16 writes before FULL and 16 reads before EMPTY.

The AF flag is programmable in increments of 16, from 16 to 256 writes before FULL by the four AF3-AF0 bits.

The AE flag is programmable in increments of 16, from 16 to 256 reads before EMPTY by the four AE3-AE0 bits.

## Reset Read / Write Pointers

The read and write pointers of either ports can be reset by writing to register 6 or 7 of that port respectively with any data The reset of the pointers is used to overwrite or read again an errored block.

Resetting the Read/Write pointers will cause erroneous AF, AE flags. Only a master reset or a reset of all the four pointers (in port $A$ and $B$ ) will cause correct $A F, A E$ flags.

It is recommended to mask the AF and AE flags in the mask register when using this mode.

| AF3 | AF2 | AF1 | AF0 | AE3 | AE2 | AE1 | AE0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 6. AF/AE Programming Registers

## APPLICATIONS

The Am4701 provides an asynchronous $2-512 \times 8$ bit FIFO buffer between two CPUs or between a CPU and a peripheral device. The Am4701 is located on a board together with one CPU which is connected to the Am4701 by 8 data bits.

The other CPU may be on the same or on another board and can be connected in one of the following modes:

1. 8-bit data only.
2. 8 -bit data and a parity bit.

## I. 8-Bit Connection (Fig. 7)

The 8-bit connection is allowed for communication between two CPUs. In this mode the parity pin at port B is not connected and the Am4701 transfers 8 bits of data only.

## II. 8-Bit Data with Parity (Fig. 8)

This mode is used to connect two CPUs on two separate cards. Am4701 and CPU \#1 are on the same card. The CPU \#2 on card \#2 must have a parity Generator/ Checker.

The built in Parity Generator/Checker of Am4701 will be used by CPU \#1. With Am4701 in parity mode, the data


Figure 7. 8-Bit Connection


102911
Figure 8. 8-Bit with Parity
written by CPU \#1 will be available at port B with parity bit (parity generated by Am4701).
While transfering data from CPU \#2 to CPU \#1, the built in parity checker in Am4701 will check the parity coming from card \#2. CPU \#2 will get an interrupt (IRQ_B) if it has written data with parity error. CPU \#1 will also get an interupt (IRQ_A) while reading the data with parity error.

## III. Bypass Mode - CPU Connected to a Peripheral (Fig 9)

This mode is used to transfer data or commands between a CPU and a programmable peripheral through the Am4701. In this mode the Am4701 behaves like a transparent buffer.

For example a USART, we can send the commands and read the status of the USART in the bypass mode, the data will be sent through the FIFO in both direction.
The $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{C} / \overline{\mathrm{D}}$ to the peripheral and the Am4701 will be generated by a PAL or any other discrete logic. The PAL gets address lines from the CPU, decodes them and generates $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{C} / \overline{\mathrm{D}}$ signals depending on the address.

## A. FIFO Mode

The FIFO mode is selected by resetting the BP bit in port A command register. In this mode the data written/ read by the CPU will be transferred through the FIFO.

The control signals to port A, B of the Am4701 and to the peripheral will be generated by the PAL according to the handshaking signals between the peripheral and the PAL.

## B. Bypass Mode

The Am4701 gets into the bypass mode by setting the BP bit in port A command register. From this point the Am4701 behaves like a bidirectional buffer, data passes directly from port $A$ to port $B$.

The BYPASS mode can be used for writing commands to port B internal registers by the CPU in port A . The CPU transfers the data from port A to port B in the bypass mode and the $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ signals are generated by the PAL. The PAL generates the signals according to the address inputs from the CPU.


Figure 9. Bypass Mode

## ABSOLUTE MAXIMUM RATINGS*

Supply Voitage, $\mathrm{V}_{\mathrm{cc}}$.................................... -0.5 V to 7.0 V
DC Input Voltage, $\mathrm{V}_{1} \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . ~-~ . ~ 5 ~ V ~ t o ~ V ~ V c c ~+0.5 ~ V ~$
Storage Temperature, $\mathrm{T}_{\mathrm{s}}$.............................. -65 to $+150^{\circ} \mathrm{C}$
Power Dissipation.
. 1 W
DC Output Current.................................................. 50 mA

* Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


## OPERATING RANGES

## Commercial (C) Devices

Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) ......................................... 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) ................................... +4.5 to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

| Symbol | Parameter | Test Conditions |  | Commercial |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{H}}$ | Low-level input voltage | Note 1 |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{HH}}$ | High-level input voltage | Note 1 |  | 2 |  |  | V |
| $\mathrm{I}_{\text {N }}$ | Input current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MAX}$ | $\begin{aligned} & V_{1}=\text { GND } \\ & \text { OR } V_{c c} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{oL}}$ | Low-level output voitage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MIN}$ | $\mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ | $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{I}_{\mathrm{oz}}$ | Off-state output current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MAX}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=\mathrm{GND} \\ & \mathrm{OR} \mathrm{~V}_{\mathrm{cc}} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MAX}$ | $\begin{aligned} & V_{1}=G N D \\ & O R V_{c c} \end{aligned}$ |  |  | 15 | mA |
| $\mathrm{l}_{\mathrm{cc}}$ | Max. Freq. supply current | $V_{c c}=\mathrm{MAX}$ | $\begin{aligned} & \mathrm{V}_{1}=\text { GND } \\ & \text { OR } \mathrm{V}_{\mathrm{cc}} \end{aligned}$ |  |  | 100 | mA |

Capacitance $\left(0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{cc}}=5.0\right.$ Volts $\left.\pm 10 \%\right)$

| Symbol | Parameter | Conditions | Typ. | Units | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | Capacitance on Input Pins | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF | 2 |
| $\mathrm{C}_{0}$ | Capacitance on Output pins | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF | 2 |



Figure 10.

## Notes:

1. These are absolute voltage levels with respect to the ground pins on the device and include all overshoots due to system and/ or tester noise Do not attempt to test these values without suitable equipment.

## 2. For reference only.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$ )

| No. | Symbol | Parameter | Commerclal |  | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |

Read Cycle (Fig. 11)

| 1 | $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle time | 60 |  | ns |  |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| 2 | $\mathrm{t}_{\mathrm{RA}}$ | Read Access time |  | 45 | ns |  |
| 3 | $\mathrm{t}_{\mathrm{RAP}}$ | Read Access time with Parity |  | 55 | ns |  |
| 4 | $\mathrm{t}_{\mathrm{RPW}}$ | Read Pulse width | 45 |  | ns |  |
| 5 | $\mathrm{t}_{\mathrm{RA}}$ | Read recovery time | 15 |  | ns |  |
| 6 | $\mathrm{t}_{\mathrm{oH}}$ | Output Hold after RD | 5 |  | ns |  |
| 7 | $\mathrm{t}_{\mathrm{Lz}}$ | $\overline{R D}$ Low to Output Active | 5 |  | ns |  |
| 8 | $\mathrm{t}_{\mathrm{Hz}}$ | $\overline{\mathrm{RD}}$ High to Output Disable |  | 30 | ns |  |
| 9 | $\mathrm{t}_{\mathrm{AH}}$ | $\mathrm{C} / \overline{\mathrm{D}}$ Hold time after $\overline{R D}$ or $\overline{\mathrm{WR}}$ | 5 |  | ns |  |
| 10 | $\mathrm{t}_{\mathrm{As}}$ | $\mathrm{C} / \bar{D}$ Set Up time to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ | 5 |  | ns |  |
| 11 | $\mathrm{t}_{\mathrm{RCs}}$ | Write end to begin Read | 30 |  | ns | 1 |
|  | $\mathrm{t}_{\mathrm{F}}$ | Input Rise and Fall times |  | 5 | ns |  |

Write Cycle (Fig. 12, 21, 22)

| 12 | $t_{\mathrm{RCH}}$ | Read end to begin Write | 30 |  | ns | 1 |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| 13 | $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle time | 60 |  | ns |  |
| 14 | $\mathrm{t}_{\mathrm{WP}}$ | Write Pulse Width | 45 |  | ns |  |
| 15 | $\mathrm{t}_{\mathrm{DW}}$ | Data Set Up to $\overline{W R}$ | 30 |  | ns |  |
| 16 | $\mathrm{t}_{\mathrm{DH}}$ | Data Hold time after $\overline{W R}$ | 5 |  | ns |  |
| 17 | $\mathrm{t}_{\mathrm{WR}}$ | Write recovery time | 15 |  | ns |  |
| 18 | $\mathrm{t}_{\mathrm{FL}}$ | Fall through time | 60 |  | ns | 2 |

## Notes:

## 1. This parameter refers to read/write on the same port.

2. See Fig. 21 and 22.

## Switching Characteristics

| No. | Symbol | Parameter | Commercial |  | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min. | Max. |  |  |

IRQ and Flag Timing (Fig. 13, 14, 15, 16)


Bypass Timing (Fig. 17, 18)

| 27 | $t_{p}$ | Propagation delay | 60 |  | ns |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

## SWITCHING WAVEFORMS



Figure 11. Read Cycle (Either Port)
11120-001B


Figure 12. Write Cycle (Either Port)
11120-002B

## SWITCHING WAVEFORM



Figure 13. Setting IRQ by FULL, AF, MB, PE flags from FIFO (note 1).


Figure 14. Setting IRQ by Empty, AE, BDT, FD flags from Read FIFO.
Note 1: The MB flag is set by writing to the mailbox and reset by reading mailbox

## SWITCHING WAVEFORM



Figure 15. FULL, AF, flags from Read/Write FIFO (note 1).


Figure 16. Setting EMPTY, AE, flags from Read/Write FIFO (note 1).
Note 1: The flags setting time can not be measured directly because the flags do not have output pins.

## SWITCHING WAVEFORM



11120-003B
Figure 17. Bypass Mode-Read Data from $B$ to $A$ Bus ( $\overline{R D} \_B=X, \overline{W R} \_B=X$ )*


11120-004B
Figure 18. Bypass Mode-Writing Data from A to B Bus ( $\overline{R D} \_B=X, \overline{W R} B=X$ )
*Refer to Table 1: Bypass Mode Truth Table. $X=$ Don't care.

## SWITCHING WAVEFORM



Figure 19. Bypass Mode-Reading Data From B Registers*
11120-0058

$\overline{\mathrm{RD}} \_\mathrm{A}$
$\overline{\mathrm{RD}}{ }_{-} \mathrm{B}$


Figure 20. Bypass Mode-Writing Data To B Registers*
11120-006B
*Refer to Table 1: Bypass Mode Truth Table.

## SWITCHING WAVEFORM



Figure 21. Read Data Flow Through
11120-007B


Figure 22. Write Data Flow Through

## Military Specialty Memory

Whatever your military data buffering needs, Advanced Micro Devices has the right specialty memory device to fit your application. All of our military bipolar and CMOS First-in First-out (FIFO) memories are fully screened to MIL-STD-883.

## Bipolar Military FIFOs

The 57401 and 57402 standard bipolar FIFOs feature 64 words by 4 -bit and 64 words by 5 -bit architectures. Words can be asynchronously loaded and unloadad from these FIFOs at 7 MHz . Standard FIFOs are offered in enhanced 10 MHz versions, the 57401A and 57402A. Both standard and enhanced FIFOs are available as standalone and cascadable devices. Cascadable FIFOs are expandable in word width and depth. AMD's bipolar process has been proven to be radiation-tolerant at neutron fluences up to $1 \times 10^{13}$ neutrons $/ \mathrm{cm}^{2}$. The process has also shown typical recovery times of 50 to $70 \mu$ s from a $1 \mu$ s pulse at a dose rate of $2 \times 10^{10}$ RADs (Si)/s.

## High Performance FIFO

The 57413A is AMD's fastest military FIFO. It effers a full 25 MHz shift-in/shift-out rate, for performance-critical a.pplications. Other features include three-state outputs and status flags. Two flags, Half-Empty and Almost Empty/Full alert the system when the FiFO is half full ( 32 words or more), almost empty ( 8 words or less), or almost full ( 56 or more words).

## CMOS FIFO Family

AMD's family of zero-power CMOS FIFOs will offer the ultimate in speed and low power. All five new devices are fully cascadable for easy expansion in word width and depth. They feature asynchronous shift-in/shift-out rates of 12 MHz with extremely low power consumption. When in standby (quiescent) mode, these devices consume only $550 \mu$ watts of power. The active power dissipation is equally impressive. At maximum frequency ( 12 MHz ) military CMOS FIFOs require only 40 mA .

The CMOS FIFOs employ a static RAM-based memory array which allows them to operate with an extremely short fall-through time. Designers with high speed requirements will not have to
wait for the ripple-through delay associated with register-based FIFOs. In addition, AMD's CMOS FIFOs offer fully-TTL compatible inputs and outputs.

The 57C401 and 57C402 are organized like the standard 64×4 and $64 \times 5$ FIFOs, but add enhanced speed and reduced power. These parts are designed for applications in systems where higher speed and zero power is a requirement.

The 57C4013 and 57C4023 resemble the 'C401 and 'C402 but also offer three-state outputs. The ability to turn off the FIFO outputs is useful in testing and in on-board bus applications.

The 57C4033 is a unique $64 \times 5$ device which offers status flags in addition to three-state outputs. The two flags, Half-Empty and Almost Empty/Full operate in the same manner as on the 57413A.

AMD will soon offer a line of high density CMOS FIFOs: the Am7200 (256x9), Am7201 (512x9), Am7202 (1Kx9), and Am7203 ( $2 \mathrm{~K} \times 9$ ) buffer memories. These devices feature static-RAMbased architectures specially tailored for applications requiring increased depth. They feature a $40-\mathrm{ns}$ access time and $25-\mathrm{mA}$ standby power. Our high density FIFOs are fabricated on AMD's proprietary poly-load CMOS process.

## Uses of FIFOs

AMD's military FIFOs are a simple, economical way of matching the instantaneous data rates of two digital systems. Examples are dual microprocessor systems where the FIFO keeps transmitting microprocessor "free" by storing the data for the second processor in advance. The first processor is able to loaci the data as a block and continue with other tasks, and the second can receive the data from the FIFO as it is required. A similar situation might occur in a display system where a general-purpose microprocessor sends data to a specialized graphics processor.

In many aircraft, a central computer supervises several distributed microprocessors which, in turn, control subsystems such as weapons, targeting, radar, and displays. The use of FIFOs as serial data buffers to these subsystem microprocessors allows the central processor to prepare and send data quickly, freeing it to move on to the next task.

First-In First-Out Devices Selector Guide (MIL)

## Low Density FIFOs

| Technology | Part Number | Organization | Type | Max <br> Data <br> Rate, <br> MHz | $\left\|\begin{array}{c} \operatorname{MaxI}_{\mathrm{cc}} \\ \mathrm{~mA} \end{array}\right\|$ | Package Type | Pin Count | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | C57401 | $64 \times 4$ | C | 7 | 160 | J, L | 16, 20 (LCC) | TPO |
| B | 57401 | $64 \times 4$ | S | 7 | 160 | J, L | 16, 20 (LCC) | TPO |
| B | C57401A | $64 \times 4$ | C | 10 | 180 | J, L | 16, 20 (LCC) | TPO |
| B | 57401A | $64 \times 4$ | S | 10 | 180 | J, L | 16, 20 (LCC) | TPO |
| B | C57402 | $64 \times 5$ | C | 7 | 180 | J, L | 18, 20 (LCC) | TPO |
| B | 57402 | $64 \times 5$ | S | 7 | 180 | J, L | 18, 20 (LCC) | TPO |
| B | C57402A | $64 \times 5$ | C | 10 | 200 | $J$ | 18, 20 (LCC) | TPO |
| B | 57402A | $64 \times 5$ | S | 10 | 200 | $J$ | 18, 20 (LCC) | TPO |
| C | 57C401-12 | $64 \times 4$ | C | 12 | 40 | $J$ | 16 | TPO Low Power, RAM Based |
| C | 57C4013-12 | $64 \times 4$ | C | 12 | 40 | $J$ | 16 | TSO Low Power, RAM Based |
| C | 57C402-12 | $64 \times 5$ | C | 12 | 40 | $J$ | 18 | TSO Low Power, RAM Based |
| C | 57C4023-12 | $64 \times 5$ | C | 12 | 40 | $J$ | 18 | TSO Low Power, RAM Based |
| C | 57C4033-12 | $64 \times 5$ | C | 12 | 40 | $J$ | 20 | TSO Low Power, RAM Based, Status Flags |
| B | 57413A | $64 \times 5$ | S | 25 | 240 | $J$ | 20 | TSO, Status Flags |

High Density FIFOs $\dagger$

| Technology | Part Number | Organization | Type | Max <br> Data <br> Rate, <br> MHz | $\operatorname{Max} \mathrm{I}_{\mathrm{cc}}$ $\mathrm{mA}$ | Package Type | Pin Count | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | Am7200-80 | 256x9 | C | 10 | 90 | X | 28 | TSO Access Time $=80 \mathrm{~ns}$, Status Flags |
| C | Am7200-65 | 265x9 | C | 12 | 90 | X | 28 | TSO Access Time $=65 \mathrm{~ns}$, Status Flags |
| C | Am7200-50 | 265x9 | C | 15 | 90 | X | 28 | TSO Access Time $=50 \mathrm{~ns}$, Status Flags |
| C | Am7200-40 | 265×9 | C | 20 | 100 | X | 28 | TSO Access Time $=40 \mathrm{~ns}$, Status Flags |
| C | Am7201-80 | 512x9 | C | 10 | 90 | X | 28 | TSO Access Time $=80 \mathrm{~ns}$, Status Flags |
| C | Am7201-65 | 512x9 | C | 12 | 90 | X | 28 | TSO Access Time $=65 \mathrm{~ns}$, Status Flags |
| C | Am7201-50 | 512x9 | C | 15 | 90 | X | 28 | TSO Access Time $=50 \mathrm{~ns}$, Status Flags |
| C | Am7201-40 | 512x9 | C | 20 | 100 | X | 28 | TSO Access Time $=40 \mathrm{~ns}$, Status Flags |
| C | Am7202-80 | $1 \mathrm{Kx9}$ | C | 10 | 90 | X | 28 | TSO Access Time $=80 \mathrm{~ns}$, Status Flags |
| C | Am7202-65 | $1 \mathrm{Kx9}$ | C | 12 | 90 | X | 28 | TSO Access Time $=65 \mathrm{~ns}$, Status Flags |
| C | Am7202-50 | $1 \mathrm{Kx9}$ | C | 15 | 90 | X | 28 | TSO Access Time $=50 \mathrm{~ns}$, Status Flags |
| C | Am7202-40 | $1 \mathrm{Kx9}$ | C | 20 | 100 | X | 28 | TSO Access Time $=40 \mathrm{~ns}$, Status Flags |
| C | Am7203-80 | 2Kx9 | C | 10 | 90 | X | 28 | TSO Access Time $=80 \mathrm{~ns}$, Status Flags |
| C | Am7203-65 | 2Kx9 | C | 12 | 90 | X | 28 | TSO Access Time $=65 \mathrm{~ns}$, Status Flags |
| C | Am7203-50 | 2Kx9 | C | 15 | 90 | X | 28 | TSO Access Time $=50 \mathrm{~ns}$, Status Flags |
| C | Am7203-40 | $2 \mathrm{~K} \times 9$ | C | 20 | 100 | X | 28 | TSO Access Time $=40 \mathrm{~ns}$, Status Flags |

Notes:
Technology:
B-Bipolar
C - Cascadable
S - Standalone

PackageType:
X, J - Ceramic DIP
L - Ceramic Leadless Chip Carrier W - Ceramic Flat Pack

Features:
TSO - Three State Output
TPO - Totem Pole Output $\dagger$ In development.

## JAN 38510 and Standard Military Drawing Program

AMD is an active participant in the JAN 38510 and Standard Military Drawing (SMD) Program. The idea behind the SMD Program is to standardize MIL-STD-883, Class B microcircuits where fully qualified JAN product is not available. The advantage to the user is that SMDs are a cost effective alternative to source control drawings and are offered as off-the-shelf stocking items by IC manufacturers participating in the program.

Standard Military Drawings should always be considered to improve availability over source control drawings. It is standard practice at AMD to convert our 883, Class B processing to SMDs
for all products which we are approved to supply. AMD then dual marks these devices with both the SMD number and the Generic Part Number. DESC approved products can then be procured to either part number as standard product through both OEM and Distributor channels.

The following cross reference will allow you to determine the appropriate SMD and JAN Drawing for each FIFO device. AMD will continue to work closely withe DESC, generating new drawings, which will provide a steady flow of advanced technology products to standardized specifications.

MIL-M-38510 Slash Sheet Cross Reference for AMD Generic Part Number

| M38510 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 503 | $10 H 8$ | $12 H 6$ | $14 H 4$ |  |  | $10 L 8$ | $12 L 6$ | $14 L 4$ |  |  |
| 504 | $16 L 8 A$ | $16 R 8 A$ | $16 R 6 A$ | $16 R 4 A$ |  |  | $16 L 8 A-2$ | $16 R 8 A-2$ | $16 R 8 A-2$ | $16 R 4 A-2$ |
| 505 | $20 L 8 A$ | $20 R 8 A$ | $20 R 6 A$ | $20 R 4 A$ |  |  |  |  |  |  |

## Standard Military Drawing Generic Part Type Cross Reference

| STANDARD MILITARY PART NUMBER | GENERIC PART NUMBER | JAN REPLACEMENT NUMBER |
| :---: | :---: | :---: |
| 5962-8779101EX | 57401J/883B | - |
| 5962-87791012X | 57401L/883B | - |
| 5962-8779102VX | 57402J/883B | - |
| 5962-87791022X | 57402L/883B | - |
| 5962-8779103EX | 57401AJ/883B | - |
| 5962-87791032X | 57401AL/883B | - |
| 5962-8779104VX | 57402AJ/883B | - |
| 5962-87791042X | 57402AL/883B | - |
| 5962-8779105EX | C57401J/883B. | - |
| 5962-87791052X | C57401L883B | - |
| 5962-8779106VX | C57402J/883B | - |
| 5962-87791062X | C57402L883B | - |
| 5962-8779107EX | C57401AJ/883B | - |
| 5962-87791072X | C57401AL/883E | - |
| 5962-8779108VX | C57402AJ/883B | - |
| 5962-87791082X | C57402AL/883B | - |


| MMI |  | STANDARD | MIL-SPEC |
| :---: | :---: | :---: | :---: |
| PACKAGE | LEAD | LEAD FINISH |  |
| DESIGNATOR | PACKAGE TYPE | FINISH | DESIGNATOR |
| J/JS | CERAMIC DIP | SOLDER DIP | A |
| W | CERAMIC FLATPACK | SOLDER DIP | A |
| L | CERAMIC LEADLESS CHIP CARRIER | SOLDER DIP | A |

## Product Introduction Procedures

All new products released by the Military Products Division must successfully pass Mil-Std-883 Class B processing prior to new product announcement. This practice allows us to do checkout of bonding diagrams, electrical test tapes and burn circuits in a manufacturing environment. Programmability is checked when applicable. Our Military Engineering Department reviews electrical data to insure performance and yields to military data sheet limits are acceptable, prior to new product release. This procedure allows MPD to keep manufacturing start-up problems to a minimum on new product orders.

## Standard Processing Flows

MPD Processing and Screening flows are organized to provide a broad selection of processing options, structured around the most commonly requested customer flows.

Standard processing flows for the Military Products Division include:

MPD Modified Level S JAN 38510 Class B Military Drawing Program
Mil-Std-883 Class B

In addition, these flows are expanded to provide for factory programming on PAL circuits, when required by our customers.

Major benefits can be realized by ordering product to standard flows whenever possible:

- Minimize need for source control drawings.
- Cost savings on unit cost-no price adders for custom processing.
- Improved lead time-no spec review or negotiation time, plus the ability to pull product from various work-in-process stages or purchase product from finished goods inventory.
Foryou reference, we have included our Modified Levelsflow, our Mil-Std-883 Class B flow and our Mil-Temp Product flow.

It is the policy of AMD, to always operate to the most current revision of Mil-M-38510 and Mil-Std-883.

## Manufacturing and Screening Locations

JAN Products, MPD Modified Level " S ", and customer orders which call for U.S.A. assembly, are manufactured in our DESC certified line in Sunnyvale, California.

MIL-STD-883 Class B products, and orders to source control drawings, where stateside build is not required, are assembled at our Penang, Malaysia facility. This facility is qualified by AMD Quality Department, as well as by many of our customers, to manufacture MIL-STD-883 Class B product. Conformance to MIL-STD-883 requirements is routinely monitored through audits at the Penang facility as well as incoming inspections in Sunnyvale. Manufacturing capabilities for each AMD facility are highlighted on the chart below.

To identify the assembly location of each military device, the Country of origin is marked on all products prior to shipment. Products assembled in our stateside facility in Sunnyvale, California, will have "USA" marked on the topside of the device. The exception to this is JAN 38510 product, which is marked to the MIL-M-38510 requirements only.

Offshore built product, which is manufactured in Penang, Malaysia, will have "Malaysia" or "Malay" marked on the bottom side of the device.

## Manufacturing Capabilities

|  | SUNNYVALE | PENANG |
| :--- | :---: | :---: |
| Assembly | X | X |
| Precap Inspection | X | X |
| Environmental Testing | X | X |
| Electrical Pre-Test | X | X |
| Burn-In | X | X |
| Post Burn-In Electricals | X | X |
| Group A Testing | X | X |
| Mark | X | X |
| Factory Programming | X |  |
| Qualification and Quality | X |  |
| Conformance Testing |  |  |

STANDARD MILITARY FLOW CHART

| Screening | Modified Level S | Requirement | Class B | Requirement |
| :---: | :---: | :---: | :---: | :---: |
|  | MIL-STD-883 <br> Method 5004 |  | MIL-STD-883 <br> Method 5004 |  |
| S.E.M. | 2018 | Sample |  |  |
| Assembly | USA assembly |  | Typically offshore assembly |  |
| Non-destruct bond pull | 2023 | 100\% |  |  |
| Die shear/ <br> Destruct bond pull | 2019 (sample) | $\begin{aligned} & S S=2 \\ & R E J=0 \end{aligned}$ |  |  |
| Internal visual | 2010 cond. A (modified) | 100\% | 2010 cond. B | 100\% |
| Stabilization bake | 1008 | 100\% | 1008 | 100\% |
| Temperature cycling | 1010 | 100\% | 1010 | 100\% |
| Constant acceleration | 2001 test cond. D or E Y1 orientation only | 100\% | 2001 test cond. D or E Y1 orientation only | 100\% |
| Seal A) Fine <br> B) Gross |  |  | 1014 cond. A or B cond. C | 100\% |
| Particle impact noise detection (PIND) | 2020 cond. A only | 100\% |  |  |
| Interim electrical parameters | Per application device specification $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ only | 100\% |  |  |
| Serialization |  | 100\% |  |  |
| X-Ray | 2010 two views <br> $X$ and $Y$ axis only | 100\% |  |  |
| Interim electrical (1) parameter | Per applicable device specification $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ only | 100\% | Per applicable device (1) specification $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ only | 100\% |
| Burn In | $\begin{aligned} & 1015 \text { Cond. } \mathrm{D} \\ & \mathrm{~T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}(\mathrm{~min}) \\ & \text { Time }=240 \mathrm{hrs} \end{aligned}$ | 100\% | 1015 Cond. C or D | 100\% |
| Freeze Out | Option |  |  |  |
| Post electrical parameters | Per applicable device specification $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ only (delta's when required) | 100\% | Per applicable device specification $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ only | 100\% |
| Delta calculations (when applicable) | Per applicable device specification |  |  |  |
| Percent defect allowable | DC Parameters PDA $=5 \%$ or 1 device whichever is greater Functional Parameters PDA $=3 \%$ or 1 device whichever is greater |  | DC Parameters PDA $=5 \%$ or 1 device whichever is greater |  |

(1) Programming and verification are performed at $25^{\circ} \mathrm{C}$ only.
(2) Unprogrammable PAL Devices - AC parameters are tested on programmed sample.

Standard Military Flow Chart (Cont'd.)

| SCREENING | MODIFIED LEVEL S | REQUIREMENT | CLASS B | REQUIREMENT |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { MIL-STD-883 } \\ & \text { METHOD } 5004 \end{aligned}$ |  | $\begin{gathered} \text { MIL-STD-883 } \\ \text { METHOD } 5004 \end{gathered}$ |  |
| Final electrical parameters (hot and cold extremes) | Per applicable device specification | 100\% | Per applicable device specification | 100\% |
| Sal A) Fine <br> B) Gross | 1014 cond, A or B cond C | 100\% |  |  |
| Group A lot | 5005 Level S. (2) | Per applicable device specification | 5005 Class B (2) | Sample every lot |
| Group B inspection lot Group C Group D External visual | 5005 level S not applicable 5005 level S 2009 | As required <br> As required 100\% | 5005 Class B <br> 5005 Class B <br> 5005 Class B 2009 <br> Generic data available in lieu of lot quality conformance inspection | Every 6 weeks Every 13 weeks Every 26 weeks 100\% |

(1) Programming and verification are performed at $25^{\circ} \mathrm{C}$ only.
(2) Unprogrammable PAL. Devices-AC parameters are tested on programmed sample.

## Quality Programs

The Military Product Division quality system conforms to the following Mil-Standards:

Mil-M-38510, Appendix A, "Product Assurance Program" Mil-Q-9858, "Quality Program Requirements"
Mil-I-45208, "Inspection System Requirements"
AMD facilities in Sunnyvale are certified by the Defense Electronics Supply Center (DESC), to manufacture and qualify Bipolar PROMs and PAL circuits in accordance with Mil-M- 38510 Class B. This certification was a result of a successful audit of our production and quality systems to the stringent requirements of MIL-M-38510.

## Quality Assurance

Following 100\% screening, the Military Products Division samples all products processed in conformance to Mil-Std-883 Class B, to the following LTPD levels:

| Test | LTPD |
| :--- | :---: |
| DC $25^{\circ} \mathrm{C}$ | 2 |
| DC $+125^{\circ} \mathrm{C}$ | 3 |
| DC- $55^{\circ}$ | 5 |
| Functional at $25^{\circ} \mathrm{C}$ | 2 |
| Functional at Temperature Extremes | 5 |
| AC $25^{\circ} \mathrm{C}$ | 2 |
| AC $+125^{\circ} \mathrm{C}$ | 3 |
| $\mathrm{AC}-55^{\circ}$ | 5 |

The Military Products Division ensures outgoing product quality and integrity by performing inspection Lot Group A's and B's per Mil-Std-883 Method 5005, conducting self audits in all areas involved in screening tests per Method 5004 of MIL-STD-883, gating all shipments to our customers, and maintaining a calibration control system in accordance with Mil-Std-45662.

For products requiring programming prior to AC tests, testing is performed utilizing MIL-M-38510 slash sheet sample plans.

## Product Qualification/Quality Conformance Inspection (QCI)

The Military Products Division has a quality conformance testing program in accordance with MIL-STD-883, Method 5005. Quality Conformance Testing provides necessary feedback and monitors several areas:

- Reliability of Product/Processes
- Vendor Qualification for Raw Materials
- Customer Quality Requirements
- Maintain Product Qualification
- Engineering Monitor on Products/Processes

Standard procedures for new product release specify that AMD, as a minimum, conduct qualification testing per Company Policy specification on Product Reliability Qualification (00-019). Once qualified, each package type (from each assembly line) and device (by technology group as delineated in MIL-M-38510) are incorporated into AMD Quality Conformance Inspection program which utilizes the requirements of MIL-M-38510.

When military programs do not require that QCI data be run on the specific lot shipped, AMD Quality Conformance program allows customers to obtain generic data on all product families manufactured by the Military Products Division. Generic Qualification Data enables customers to eliminate costly qualification and destruct unit charges, and also improves delivery time by a factor of eight to ten weeks. The following product data is available:

## Group B - Package Related Tests

- QCl is performed every 6 weeks of manufacture on each package type.
- Any device type in the same package type may be used regardless of the specific part number.
- Purpose: To monitor assembly and device package integrity.


## Group C - Product/Process Related Tests

- QCI is performed every 13 weeks of manufacture, on representative devices from the same microcircuit group.
- Life test data may be used to qualify similar technologies.
- Purpose: To monitor the reliability of the process and the parametric performance for each product technology.


## Group D - In-Depth Package Related Tests

- QCI is conducted every 26 weeks using devices which represent the same package construction and lead finish.
- Any device type in the same package type may be used regardless of the specific part number.
- Purpose: To monitor the reliability and integrity of various package materials and assembly processes.


## Generic Data

AMD's Generic Data Program is based on MIL-M-38510, which allows for shipments based on 26 weeks of coverage for Group C Testing and 36 weeks of coverage for Group D Testing.

Should circumstances arise where generic coverage to MIL-M38510 is not possible, AMD reserves the right to ship product based on 52 weeks of generic Group C and/or D coverage per MIL-Std-883.

## Process Audits

Process Audits are performed in accordance with Mil-M-38510, Appendix A, (self audits) by the Quality Assurance Department.

## Customer Material Returns

In order to better service our military customers who must return product to the factory, the Military Products Division has established its own customer material returns department. Our goal and policies are outlined below so you may know what to expect when returning product to MPD.

## Goals

10 day turn-around to respond to a return.

- Notification to the customer of any discrepancy relating to the return.
- For returns which cannot be validated, a written notice of M.P.D.'s intent to return product will be sent to our customer.
- Product returned to our customer will be accompanied by an explanation and/or parametric test data and serialized devices.


## Standard Policies

- Product which is returned specifically as electrical failures and is not accompanied by test data, will be tested at all three temperatures $\left(-55^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}\right.$, and $\left.+125^{\circ} \mathrm{C}\right)$
- If no are failures found, the product will be returned to the customer.
- A device count is done upon arrival of a return at AMD. Credit will be given only for the number of devices received by the factory.
- Product returned by the Franchised Distributor for rescreen or stock rotation will be accepted only if proper traceability paperwork accompanies each lot of product.
- All returns must be sent to 3625 Peterson Way, Santa Clara, CA 95051. Attn: "MPD CMR DEPARTMENT".


## Information Checklist

The following accompanying a material return will assist us in responding to your return in the shortest possible time.

1. Double check accuracy of device counts.
2. Identify rejects from good devices, when returned together.
3. Supply as much detail as you can about the description of the electrical failure mode (i.e.: AC Fail, DC Fail, FCT Fail, or description of any test numbers used).
4. Whenever possible, identify dissimilar failures or keep separate devices which fail different parameters by serializing failures.
5. Enclose a copy of any data which you may have taken on the failed devices (i.e.: Forcing conditions, temperature tested, parameter and value, an address that failed). List what was expected vs. what was received.
6. For programmability failures, please send programming masters or a truth table. Also please indicate whether single or multiple pulse programming was used and the equipment device was programmed on.
7. What environmental testing was performed.
8. Failure rates.

Although our intent is that our customers will never have to use these guidelines, if a problem should arise, the Military Products Division will strive to disposition and respond to your material return as thoroughly and promptly as possible.

## Electrostatic Discharge Control Procedures

The Military Products Division of AMD fully employs static control procedures throughout its facilities in Penang, Malaysia and Sunnyvale, California.

All manufacturing areas where product is processed or handled, including our Reliability Labs, Engineering Labs, etc., have full static control such as wrist straps, antistatic smocks, grounded stainless steel tables, conductive mats and ion generators wherever necessary.

All product is moved throughout our facilities and shipped to customers in static shielded containers.

In addition, MPD distributors must demonstrate that they meet the same stringent standards regarding ESD handling and control procedures as the factory. Individual distributor locations are audited and approved annually by MPD's Quality Assurance Department.

An ESD identifier is marked on all products in front of the date code, and all shipping containers are labeled with an ESD Caution Message. ESD procedures are continually reviewed, to ensure that our customers receive only the highest quality product from the Military Products Division.

## Radiation Hardness Program

## 1. Radiation Effects

It has been stated that some level of radiation tolerance will be required in up to $50 \%$ of all military applications by 1990 . Due to this increased concern over radiation effects on integrated circuits, the Military Products Division has embarked on a program to determine what radiation dose rates our circuits will withstand.

## 2. Neutron Irradiation

We have successfully completed neutron radiation testing on our Bipolar processes in accordance with Mil-Std-883, Method 1017.2. Eleven different device types, which currently represent all our Bipolar processes, were parametrically and functionally tested at $25^{\circ} \mathrm{C}$ before and after exposure to fluence levels of $2 \times 10^{12} \mathrm{~N} / \mathrm{cm}^{2}$, $1 \times 10^{13} \mathrm{~N} / \mathrm{cm}^{2}, 4 \times 10^{13} \mathrm{~N} / \mathrm{cm}^{2}$ and $1 \times 10^{14} \mathrm{~N} / \mathrm{cm}^{2}$. Input low current $\left(I_{I L}\right)$ is the primary measurement of permanent circuit degradation. The parametric failures ( $\left.I_{L L}>250 \mu \mathrm{~A}\right)$ seen occurred at relatively high fluence leveis. Also, no major changes in $I_{c c}$ were noted for any circuit.

The following is a list of the device types tested:

| 53S1681 | $(2048 \times 8$ PROM) |
| :--- | :--- |
| 53RA1681A | $(2048 \times 8$ Registered PROM) |
| 53S3281 | $(4096 \times 8$ PROM) |
| 57401A | $(64 \times 4$ FIFO) |
| PAL16R4A | (High Speed Programmable Array Logic) |
| PAL16R4B | (Very High Speed Programmable Array |
|  | Logic) |
| PAL16R4D | (Oxide Isolated Ultra High Speed <br>  <br> Programmable Array Logic) <br> PAL20R4A |
| PAL20RA10 | (High Speed Programmable Array Logic) <br>  <br>  <br> (Asynchronous Programmable Array <br> Logic) |

All devices passed test limits at $1 \times 10^{13} \mathrm{~N} / \mathrm{cm}^{2}$ level, with the 53RA1681A, 53S3281, and 57401A also passing the $4 \times 10^{13} \mathrm{~N} /$ $\mathrm{cm}^{2}$ fluence level. In addition, the 57401A passed test limits at $1 \times 10^{14} \mathrm{~N} / \mathrm{cm}^{2}$ level.

## 3. Dose Rate Effects

Dose rate data has been obtained on our junction isolated Bipolar processes. All recovered in 50 to 70 microseconds from a 1 microsecond pulse of $2 \times 10^{10}$ rads ( Si ) per second.

The products tested were:

| PAL14L8 | PAL10L8 |
| :--- | :--- |
| PAL16L6 | PAL12L6 |
| PAL20L10 | PAL16L8 |
| PAL20X10 | PAL16R8 |
| PAL20X8 | PAL16R6 |
| PAL12H6 | PAL16R4 |
| PAL14H4 |  |

4. Future Radiation Testing

Our future test plans include:

- Total Dose
- Single Event Upset
- Latch-up and Burn-out

AMD's new Bipolar and CMOS processes may be radiation tested after production release.

Detailed neutron and dose rate radiation data is available from the Military Products Division.

## JAN 38510 and STANDARD MILITARY DRAWING PROGRAM

## STANDARD MILITARY DRAWING NUMBERING SYSTEM


** SMDs Being Generated

## JAN PART NUMBERING SYSTEM



PART NUMBER INTERPRETATION:
When ordering to JAN 38510 and Military Drawing numbers, the lead finish designator (last letter in part number) is commonly called out as " $X$ ". This is a way of stating that the customer will accept the standard manufacturer's lead finish for the package orders. " X " is not a lead finish designator in itself, therefore, when product is shipped, the actual lead finish designator will be marked on the devices.

## C57401 C57401A C57402 C57402A 57401 57401A 57402 57402A

## DISTINCTIVE CHARACTERISTICS

- Cholce of 7 or 10 MHz shift-out/shift-In rates
- Choice of standalone or cascadable devices
- Choice of 4 -bit or 5 -bit data width
- TTL Inputs and outputs
- Cascadable devices readily expandable in the word and bit dimension
- Standalone devices expandable in the word dimension only
- Structured pinouts. Output pins directly opposite corresponding inputs pins
- Asynchronous operation
- Dose rate (transient upset) junction-isolated bipolar process $2 \times 10^{10}$ RADs (Si)/s recovery time of 50 to $70 \mu \mathrm{~s}$ from a $1 \mu \mathrm{~s}$ pulse
- Neutron fluence (permanent damage): $1 \times 10^{13} \mathrm{~N} / \mathrm{cm}^{2}$


## GENERAL DESCRIPTION

The C/57401/1A and C57402/2A are "fall through" highspeed First-In First-Out (FIFO) memories organized 64 words by 4 bits and 64 words by 5 bits respectively.

FIFO word width and depth are expandable on cascadable devices. Standalone devices are expandable in word width only.

## Ordering Information

| PART NUMBER | PINS | PACKAGE | PACKAGE TYPE | $\begin{aligned} & \text { MIL-M-38510 } \\ & \text { CASE OUTLINE } \end{aligned}$ | CASCADABLE STANDALONE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 57401* | 16 | CD 016 | Ceramic Dip | D-2 | Standalone | 7 MHz 64 X 4 FIFO |
|  |  | CL 020 | Leadless Chip Carrier | C-2 | Standalone |  |
| 57401A* | 16 | CD 016 | Ceramic Dip | D-2 | Standalone | 10 MHz 64 X 4 FIFO |
|  |  | CL 020 | Leadless Chip Carrier | C-2 | Standalone |  |
| 57402 | 18 | CD 018 | Ceramic Dip | D-6 | Standalone | 7 MHz 64 X 5 FIFO |
|  |  | CL 020 | Leadless Chip Carrier | C-2 | Standalone |  |
| 57402A | 18 | CD 018 | Ceramic Dip | D-6 | Standalone | 10 MHz 64 X 5 FIFO |
|  |  | CL 020 | Leadless Chip Carrier | C-2 | Standalone |  |
| C57401* | 16 | CD 016 | Ceramic Dip | D-2 | Cascadable | 7 MHz 64 X 4 FIFO |
|  |  | CL 020 | Leadless Chip Carrier | C-2 | Cascadable |  |
| C57401A* | 16 | CD 016 | Ceramic Dip | D-6 | Cascadable | 10 MHz 64 X 4 FIFO |
|  |  | CL 020 | Leadless Chip Carrier | C-2 | Cascadable |  |
| C57402 | 18 | CD 018 | Ceramic Dip | D-6 | Cascadable | 7 MHz 64 X 5 FIFO |
|  |  | CL 020 | Leadless Chip Carrier | C-2 | Cascadable |  |
| C57402A | 18 | CD 018 | Ceramic Dip | D-6 | Cascadable | 10 MHz 64X5 FIFO |
|  |  | CL 020 | Leadless Chip Carrier | C-2 | Cascadable |  |

[^21]
## BLOCK DIAGRAMS

DIP Pinout


## CONNECTION DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS

Supply voltage, $\mathrm{V}_{\text {cc }}$...........................................-0.5 V to 7 V
Input voltage .....................................................-1.5 V to 7 V
Off-state output voltage ................................... -0.5 V to 5.5 V
Storage Temperature ................................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and a functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.

## OPERATING CONDITIONS 57401/2

| Symbol | Parameter | Figurie | Milltary |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{T}_{\mathrm{A}}{ }^{*}$ | Operating temperature |  | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {SIH }}{ }^{\text {+ }}$ | Shift in HIGH time | 1 | 45 |  |  | ns |
| $\mathrm{t}_{\text {sIL }}$ | Shift in LOW time | 1 | 45 |  |  | ns |
| $\mathrm{t}_{10 \mathrm{~s}}$ | Input data setup | 1 | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Input data hold time | 1 | 55 |  |  | ns |
| $f_{\text {IN }}$ | Shift in rate | 1 | 7 |  |  | MHz |
| $f_{\text {OUT }}$ | Shift Out rate | 4 | 7 |  |  | MHz |
| $\mathrm{tsOH}^{+}$ | Shift Out HIGH time | 4 | 45 |  |  | ns |
| $\mathrm{t}_{\text {sOL }}$ | Shift Out LOW time | 4 | 45 |  |  | ns |
| $t_{\text {MRW }}$ | Master Reset pulse ${ }^{\dagger}$ | 8 | 30 |  |  | ns |
| $\mathrm{t}_{\text {MAs }}{ }^{* *}$ | Master Reset to SI | 8 | 45 |  |  | ns |

* Instant-On Case Temperature
** $t_{\text {MRS }}$ is measured on initial characterization lots only and is not directly tested in production.


## SWITCHING CHARACTERISITCS 57401/2 Over Operating Conditions

| Symbol | Parameter | Figure | Military |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| $\mathrm{t}_{\text {IRL }}{ }^{\dagger}$ | Shift In to Input Ready LOW | 1 |  | 60 | ns |
| ${ }_{\text {tra }}{ }^{+}$ | Shift In to Input Ready HIGH | 1 |  | 60 | ns |
| $\mathrm{t}_{\text {ORL }}{ }^{\text { }}$ | Shift Out to Output Ready LOW | 4 |  | 65 | ns |
| ${ }^{\text {ORH }}{ }^{\text {¢ }}$ | Shift Out to Output Ready HIGH | 4 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{ODH}}$ | Output Data Hold (previous word) | 4 | 10 |  | ns |
| $\mathrm{t}_{\text {ODS }}$ | Output Data Shift (next word) | 4 |  | 65 | ns |
| $t_{\text {PT }}$ | Data throughput or "fall through" | 3, 6 |  | 4 | $\mu \mathrm{s}$ |
| ${ }^{\text {marorl }}$ | Master Reset to OR LOW | 8 |  | 65 | ns |
| $\mathrm{t}_{\text {mRiR }}$ | Master Reset to IR HIGH | 8 |  | 65 | ns |
| $\mathrm{t}_{\text {IPH }}{ }^{*}$ | Input Ready pulse HIGH | 3 | 20 |  | ns |
| $\mathrm{t}_{\mathrm{OPH}}{ }^{*}$ | Output Ready pulse HIGH | 6 | 20 |  | ns |

$\dagger$ See AC test and high speed application note.

* $t_{I P H}$ and $t_{\mathrm{OPH}}$ are measured on initial characterization lots only and are not directly tested in production.


## ABSOLUTE MAXIMUM RATINGS

Supplyvoltage, V Cc ........................................... 0.5 V to 7 V
Input voltage .....................................................-1.5 V to 7 V
Off state output voltage ...................................-0.5 V to 5.5 V
Storage temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and a functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.

## OPERATING CONDITIONS 57401A/2A

| Symbol | Parameter | Figure | Milltary |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{c c}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{T}_{\mathrm{A}}$ * | Operating temperature |  | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{SIH}}{ }^{\dagger}$ | Shift in HIGH time | 1 | 35 |  |  | ns |
| $\mathrm{t}_{\text {SIL }}$ | Shift in LOW time | 1 | 35 |  |  | ns |
| $\mathrm{t}_{10 \mathrm{~s}}$ | Input data setup | 1 | 5 |  |  | ns |
| $\mathrm{t}_{\text {IDH }}$ | Input data hold time | 1 | 45 |  |  | ns |
| $f_{\text {IN }}$ | Shift in rate | 1 | 10 |  |  | MHz |
| $f_{\text {OUT }}$ | Shift Out rate | 4 | 10 |  |  | MHz |
| $\mathrm{t}_{\text {SOH }}{ }^{\dagger}$ | Shift Out HIGH time | 4 | 35 |  |  | ns |
| $\mathrm{t}_{\text {sol }}$ | Shift Out LOW time | 4 | 35 |  |  | ns |
| ${ }^{\text {maw }}$ | Master Reset pulse | 8 | 40 |  |  | ns |
| ${ }_{\text {t }}^{\text {MRS }}{ }^{\text {*** }}$ | Master Reset to SI | 8 | 45 |  |  | ns |

* Instant-On Case Temperature
** $t_{\text {MRS }}$ is measured on initial characterization lots only and is not directly tested in production.


## SWITCHING CHARACTERISTICS 57401A/2A Over Operating Conditions

| Symbol | Parameter | Figure | Military |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| $\mathrm{t}_{\text {IRL }}{ }^{+}$ | Shift In to Input Ready LOW | 1 |  | 50 | ns |
| $\mathrm{tiRH}^{+}$ | Shift In to Input Ready HIGH | 1 |  | 50 | ns |
| $\mathrm{t}_{\text {ORL }}{ }^{\text { }}$ | Shift Out to Output Ready LOW | 4 |  | 65 | ns |
| $\mathrm{t}_{\text {ORH }}{ }^{+}$ | Shift Out to Output Ready HIGH | 4 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{OOH}}$ | Output Data Hold (previous word) | 4 | 10 |  | ns |
| $\mathrm{t}_{\mathrm{OOS}}$ | Output Data Shift (next word) | 4 |  | 60 | ns |
| $t_{\text {PT }}$ | Data throughput or "fall through" | 3, 6 |  | 2.2 | $\mu \mathrm{s}$ |
| ${ }^{\text {mRORL }}$ | Master Reset to OR LOW | 8 |  | 65 | ns |
| $\mathrm{t}_{\text {MRIRH }}$ | Master Reset to IR HIGH | 8 |  | 65 | ns |
| $\mathrm{t}_{\text {IPH }}$ * | Input Ready pulse HIGH | 3 | 20 |  | ns |
| ${ }^{\text {toph }}$ * | Output Ready pulse HIGH | 6 | 20 |  | ns |

$\dagger$ See AC test and high speed application note.

* $t_{\text {IPH }}$ and $t_{\text {OPH }}$ are measured on initial characterization lots only and are not directly tested in production.


## ABSOLUTE MAXIMUM RATINGS



Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and a functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.

## OPERATING CONDITIONS C57401/2

| Symbol | Parameter | Flgure | Min | Military Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{T}_{\mathrm{A}}{ }^{*}$ | Operating temperature |  | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {SIH }}{ }^{\text {+ }}$ | Shift in HIGH time | 1 | 45 |  |  | ns |
| $\mathrm{t}_{\text {SIL }}$ | Shift in LOW time | 1 | 45 |  |  | ns |
| $\mathrm{t}_{10 \mathrm{~s}}$ | Input data setup | 1 | 0 |  |  | ns |
| $\mathrm{t}_{1 \mathrm{DH}}$ | Input data hold time | 1 | 55 |  |  | ns |
| $f_{\text {IN }}$ | Shift in rate | 1 | 7 |  |  | MHz |
| $f_{\text {OUT }}$ | Shift Out rate | 4 | 7 |  |  | MHz |
| $\mathrm{t}_{\text {SOH }}{ }^{\text {+ }}$ | Shift Out HIGH time | 4 | 45 |  |  | ns |
| $t_{\text {sol }}$ | Shift Out LOW time | 4 | 45 |  |  | ns |
| $t_{\text {maw }}$ | Master Reset pulse ${ }^{\dagger}$ | 8 | 30 |  |  | ns |
| $\mathrm{t}_{\text {MRS }}{ }^{* *}$ | Master Reset to SI | 8 | 45 |  |  | ns |

* Instant-On Case Temperature
** $t_{\text {MRS }}$ is measured on initial characterization lots only and is not directly tested in production.


## SWITCHING CHARACTERISTICS C57401/2 Over Operating Conditions

| Symbol | Parameter | Figure | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IRL }}{ }^{+}$ | Shift In to Input Ready LOW | 1 |  | 60 | ns |
| $\mathrm{t}_{\text {RH }}{ }^{+}$ | Shitt In to Input Ready HIGH | 1 |  | 60 | ns |
| $t_{\text {ORL }}{ }^{\text { }}$ | Shift Out to Output Ready LOW | 4 |  | 65 | ns |
| $\mathrm{t}_{\text {ORH }}{ }^{+}$ | Shift Out to Output Ready HIGH | 4 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{ODH}}$ | Output Data Hold (previous word) | 4 | 10 |  | ns |
| tods | Output Data Shift (next word) | 4 |  | 65 | ns |
| $t_{\text {PT }}$ | Data throughput or "fall through" | 3, 6 |  | 4 | $\mu s$ |
| $\mathrm{t}_{\text {MRORL }}$ | Master Reset to OR LOW | 8 |  | 65 | ns |
| $t_{\text {MRIRH }}$ | Master Reset to IR HIGH | 8 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{PPH}}{ }^{*}$ | Input Ready pulse HIGH | 3 | 30 |  | ns |
| $\mathrm{t}_{\mathrm{OPH}}{ }^{*}$ | Output Ready pulse HIGH | 6 | 30 |  | ns |

[^22]
## ABSOLUTE MAXIMUM RATINGS

Supply voltage, $\mathrm{V}_{\mathrm{cc}}$........................................... -0.5 V to 7 V
Input voltage .-1.5 V to 7 V
Off-state output voltage .................................. - 0.5 V to 5.5 V
Storage temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and a functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.

## OPERATING CONDITIONS C57401AN2A

| Symbol | Parameter | Figure | Min | Military Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{c c}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{T}_{\mathrm{A}}{ }^{*}$ | Operating temperature |  | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {SIH }}{ }^{\text {+ }}$ | Shift in HIGH time | 1 | 35 |  |  | ns |
| $\mathrm{t}_{\text {SIL }}$ | Shift in LOW time | 1 | 35 |  |  | ns |
| $t_{\text {IDS }}$ | Input data setup | 1 | 0 |  |  | ns |
| $\mathrm{t}_{1 \mathrm{DH}}$ | Input data hold time | 1 | 45 |  |  | ns |
| $f_{\text {IN }}$ | Shift in rate | 1 | 10 |  |  | MHz |
| $f_{\text {OUT }}$ | Shift Out rate | 4 | 10 |  |  | MHz |
| $\mathrm{t}_{\text {SOH }}{ }^{\text {¢ }}$ | Shift Out HIGH time | 4 | 35 |  |  | ns |
| $\mathrm{t}_{\text {sOL }}$ | Shift Out LOW time | 4 | 35 |  |  | ns |
| ${ }^{\text {maw }}$ | Master Reset pulse | 8 | 40 |  |  | ns |
| $\mathrm{t}_{\text {MRS }}{ }^{* *}$ | Master Reset to SI | 8 | 45 |  |  | ns |

* Instant-On Case Temperature
** $t_{\text {MRS }}$ is measured on initial characterization lots only and is not directly tested in production.
SWITCHING CHARACTERISTICS C57401A2A Over Operating Conditions

| Symbol | Parameter | Figure | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IRL }}{ }^{\text {+ }}$ | Shift In to Input Ready LOW | 1 |  | 50 | ns |
| $\mathrm{tiRH}^{\text {+ }}$ | Shift In to Input Ready HIGH | 1 |  | 50 | ns |
| $\mathrm{t}_{\text {ORL }}{ }^{\text {a }}$ | Shift Out to Output Ready LOW | 4 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{ORH}}{ }^{+}$ | Shift Out to Output Ready HIGH | 4 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{OOH}}$ | Output Data Hold (previous word) | 4 | 10 |  | ns |
| $\mathrm{t}_{\text {ods }}$ | Output Data Shift (next word) | 4 |  | 60 | ns |
| $\mathrm{t}_{\text {PT }}$ | Data throughput or "fall through" | 3, 6 |  | 2.2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {MRORL }}$ | Master Reset to OR LOW | 8 |  | 65 | ns |
| ${ }^{\text {mRIRH }}$ | Master Reset to IR HIGH | 8 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{IPH}}{ }^{\text {* }}$ | Input Ready pulse HIGH | 3 | 30 |  | ns |
| $\mathrm{t}_{\mathrm{OPH}}{ }^{*}$ | Output Ready pulse HIGH | 6 | 30 |  | ns |

[^23]
## TEST LOAD FOR ALL DEVICES

Input pulse 0 to 3 V .
Input Rise and Fall Time (10\%-90\%). 5 ns minimum.
Measurements made at 1.5 V .


505133

* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

DC CHARACTERISTICS Over Operating Conditions For all Devices

| Symbol | Parameter |  | Test | Itions | Min | Typ Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Low-level input voltage |  |  |  |  | $0.8{ }^{+}$ | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  |  |  | $2^{\dagger}$ |  | V |
| $V_{\text {Ic }}$ | Input clamp voltage |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MIN}$ | $I_{1}=-18 \mathrm{~mA}$ |  | -1.5 | V |
| $\mathrm{ILH}_{1}$ | Low-level input current | $D_{0}-D_{n}, M R$ | $V_{c c}=M A X$ | $V_{1}=0.45 \mathrm{~V}$ |  | -0.8 | mA |
| $I_{112}$ |  | SI, SO |  |  |  | -1.6 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | High-level input current |  | $V_{c c}=\operatorname{MAX}$ | $V_{1}=2.4 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| 1 | Maximum input current |  | $V_{c c}=$ MAX | $V_{1}=5.5 \mathrm{~V}$ |  | 1 | mA |
| $V_{0 L}$ | Low-level output voltage |  | $V_{c c}=M I N$ | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MIN}$ | $\mathrm{I}_{\mathrm{OH}}=-0.9 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{I}_{\text {os }}$ | Output short-circuit current* |  | $\mathrm{V}_{c c}=\mathrm{MAX}$ |  | -20 | -90 | mA |
| $I_{c c}$ | Supply current |  | $V_{c c}=M A X$ <br> Inputs low, outputs open. | 57401 |  | 160 | mA |
|  |  |  | 57401A |  | 180 |  |
|  |  |  | 57402 |  | 180 |  |
|  |  |  | 57402A |  | 200 |  |
|  |  |  | C57401 |  | 160 |  |
|  |  |  | C57401A |  | 180 |  |
|  |  |  | C57402 |  | 180 |  |
|  |  |  | C57402A |  | 200 |  |

* Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
$\dagger V_{1 L}$ and $V_{I H}$ are input conditions of output tests and are not themselves directly tested. $V_{1 L}$ and $V_{1 H}$ are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


## FUNCTIONAL DESCRIPTION

## Data Input

After power up the Master Reset is pulsed low (Fig 8) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH the location is ready to accept data from the $D_{x}$ inputs. Data then present at the data inputs is entered into the first location when the Shift-In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought low. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. The first word is present at the outputs before a Shift-Out is applied. If the memory is full, IR will remain LOW.

## Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. $t_{P T}$ defines the time required for the first data to travel from input to the output of a previously empty device.

## Data Output

Data is read from the $O_{x}$ outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage.

When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and $\mathrm{O}_{\mathrm{x}}$ remains as before (i.e. data does not change if FIFO is empty). Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least $t_{p T}$ ) or completely empty (Output Ready stays LOW for at least $t_{p T}$ ).

## AC Test and High Speed App. Notes

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. The internal shift rate of the FIFO typically exceeds 20 MHz in operation. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitance and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $\mathrm{V}_{\mathrm{cc}}$ and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements may be misleading, i.e. rising edge of the Shift-In pulse is not recognized until Input-Ready is High. If Input-Ready is not high due to too high a frequency or FIFO being full or affected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Time ( $t_{10 H}$ ) and the next activity of the Input Ready ( $\mathrm{t}_{\mathrm{RL}}$ ) to be extended relative to Shift In going High. This same type of problem is also related to $\mathrm{t}_{\text {IRH }}$, $\mathrm{t}_{\mathrm{ORL}}$ and $\mathrm{t}_{\text {ORH }}$ as related to Shift-Out.

## LIFE TEST/ BURN-IN CIRCUITS

## Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883. Test method 1015, conditions A through E. Test conditions are selected at AMD's option.

## Dynamic Burn-In Circuitry




Figure 1. Input Timing


1. Input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
2. Input Data is loaded into the first word.
3. Input Ready goes LOW indicating the first word is full.
4. The Data from the first word is released for "fall-through" to second word.
5. The Data from the first word is transferred to second word. The first word is now empty as indicated by lnput Ready HIGH.
5B. If the second word is already full then the Data remains at the first word. Since the FIFO is now full InputReady remains low.
Note: Shift in pulses applied while input Ready is LOW will be ignored (See Figure 3).

Figure 2. The Mechanism of Shifting Data into the FIFO


1. FIFO is initially full.
2. Shift Out pulse is applied. An empty location starts "bubbling" to the front.
3. Shift in is held HIGH.
4. As soon as Input Ready becomes HIGH the input Data is loaded into the first word.
5. The Data from the first word is released for "fall through" to second word.

Figure 3. Data Is Shifted in Whenever Shift In and Input Ready Are Both HIGH


1. The diagram assumes that at this time words $63,62,61$ are loaded with $A, B, C$ Data, respectively.
2. Data is shifted out when Shift Out makes a HIGH to LOW transition.

Figure 4. Output Timing


1. Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
2. Shift-Out goes HIGH causing the next step.
3. Output ready goes LOW.
4. Contents of word 62 (B-DATA) is released for "fall-through" to word 63.

5A. Output ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
5B. If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.
Note: Shift Out pulses applied when Output Ready is LOW will be ignored (Figure 7).
Figure 5. The Mechanism of Shifting Data Out of the FIFO


505141

1. FIFO initially empty.

Figure 6. $t_{\mathrm{PT}}$ and $\mathrm{t}_{\mathrm{OPH}}$ Specification

SHIFT OUT


OUTPUT READY


505142

1. Word 63 is empty.
2. New data (A) arrives at the outputs (word 63).
3. Output Ready goes HIGH indicating arrival of new data.
4. Since Shift Out is held HIGH. Output Ready goes immediately LOW.
5. As soon as Shift Out goes LOW the Output Data is subject to change as shown by the dashed line on Output Ready.

Figure 7. Data is Shifted Out Whenever Shift Out and Output Ready Are Both HIGH


1. FIFO initially full.

Figure 8. Master Reset Timing


505144
Figure 9. Cascading FIFOs to Form 128X4 FIFO with C57401/A
Cascadable FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the FIFOs themselves.


Figure 10. 192X12 FIFO with C57401/A
Cascadable FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the different fall-through times of the FIFOs.

## DISTINCTIVE CHARACTERISTICS

- High-speed 25 MHz shift-In/shift-out rates
- High-drive capability
- Three-state outputs
- Half-Full and Almost-Full/Empty status flags
- Structured pinouts, Output pins directly opposite corresponding Input pins
- Asynchronous operation
- TTL-compatlble Inputs and Outputs
- Dose rate (transient upset) junction-Isolated bipolar process $2 \times 10^{10}$ RADs (Si)/s recovery time of 50 to $70 \mu \mathrm{~s}$ from $1 \mu \mathrm{~s}$ pulse
- Neutron fluence (permanent damage): $1 \times 10^{13}$ N/cm2


## GENERAL DESCRIPTION

The 57413A is a high-speed, $64 \times 5$ First-In-First-Out (FIFO) memory which operates at a 25 MHz input/output rate. The data is loaded and emptied on first-in-first-out basis. It is a three-state device with high-drive ( $\mathrm{l}_{\mathrm{OL}}=$ 12 mA ) data outputs. This device can be connected in parallel to give FIFOs of any word length. It has a HalfFull flag (thirty-two or more words full) and an almost full/ empty flag (fifty-six or more words or eight or less words). The main applications of the 57413A are rate buffers; sourcing and absorbing data at different rates. Other applications are high-speed tape and disk controllers, data communications systems and plotter control systems.

## ORDERING INFORMATION



505146

## PIN CONFIGURATION

## BLOCK DIAGRAM



## Absolute Maximum Ratings*


#### Abstract

Supply voltage, $\mathrm{V}_{\mathrm{cc}}$ -0.5 V to 7 V Input Voltage range -1.5 V to 7 V Off-state output voltage ..........................................................................................................................................-0.5 V to 5.5 V Storage temperature $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ *Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.


## Operating Conditions

| Symbol | Parameter | Figure | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply voltage |  | 4.5 | 5.5 | V |
| $\mathrm{t}_{\text {SIH }}{ }^{\text {+ }}$ | Shift in HIGH time | 1 | 16 |  | ns |
| $\mathrm{t}_{\text {SIL }}{ }^{\text { }}$ | Shift in LOW time | 1 | 20 |  | ns |
| $\mathrm{t}_{\text {IDS }}$ | Input data setup time | 1 | 2 |  | ns |
| ${ }_{\text {tib }}$ | Input data hold time | 1 | 25 |  | ns |
| $f_{\text {IN }}$ | Shift in rate | 1 | DC | 25 | MHz |
| $f_{\text {OUT }}$ | Shift Out rate | 4 | DC | 25 | MHz |
| $\mathrm{t}_{\text {SOH }}{ }^{\dagger}$ | Shift out HIGH time | 4 | 10 |  | ns |
| $\mathrm{t}_{\text {sol }}$ | Shift out LOW time | 4 | 27 |  | ns |
| $\mathrm{t}_{\text {MRW }}$ | Master Reset pulse | 8 | 35 |  | ns |
| $\mathrm{t}_{\text {MRS }}{ }^{\text {*** }}$ | Master Reset to SI | 8 | 35 |  | ns |
| $V_{1 L}^{*}$ | Low level input voltage |  |  | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{H}}{ }^{*}$ | High level input voltage |  | 2.0 |  | V |
| $\mathrm{T}_{\mathrm{A}}{ }^{* *}$ | Operating temperature |  | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |

[^24]DC Characteristics Over Operating Conditions Conforms to MIL-STD-883; Group A, Subgroups 1, 2, \& 3 .

| Symbol | Parameter | Test Conditions |  |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 c}$ | Input clamp voltage | $V_{c c}=M 1 N$ | $\mathrm{I}_{\mathrm{i}}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{I}_{1}$ | Low-level input current | $V_{C C}=$ MAX | $V_{1}=0.45 \mathrm{~V}$ |  |  | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High-level input current | $V_{C C}=$ MAX | $V_{1}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| 1 | Maximum input current | $V_{c c}=$ MAX | $V_{1}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $V_{O L}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MIN}$ | $\mathrm{I}_{\mathrm{oL}}$ (Data outputs) | 12 mA |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}$ (IR, OR) | $8 \mathrm{~mA}^{\dagger}$ |  |  |  |
|  |  |  | $\mathrm{I}_{\text {OL }}$ (Flag outputs) | 8 mA |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MIN}$ | $\mathrm{IOH}^{\text {(Data outputs) }}$ | -3.0 mA | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}$ (IR, OR) | -0.9 mA |  |  |  |
|  |  |  | $\mathrm{IOH}_{\text {( }}$ (Flag outputs) | -0.9 mA |  |  |  |
| $\mathrm{I}_{0}{ }^{*}$ | Output short-circuit current | $V_{C C}=\mathrm{MAX}$ | $V_{0}=0 \mathrm{~V}$ |  | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{Hz}}$ | Off-state output current | $V_{c c}=\mathrm{MAX}$ | $\mathrm{V}_{0}=2.4 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{L}}$ |  | $V_{c C}=$ MAX | $\mathrm{V}_{\mathrm{o}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| ${ }_{\text {cc }}{ }^{* *}$ | Supply current | $V_{c c}=$ MAX, inputs low, outputs open |  |  |  | 240 | mA |

* Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.
** See curve for $\mathrm{I}_{\mathrm{cc}}$ vs. temp.
$\dagger$ Care should be taken to minimize as much as possible the DC and capacitive load on IR and OR when operating at frequencies above 25 MHz .

Switching Characteristics Over Operating Conditions Conforms to MLL-STD-883; Group A, Subgroups 9, 10, 11.

| Symbol | Parameter | Figure | Min Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tiRL}^{+}$ | Shift In $\uparrow$ to Input Ready LOW | 1 | 28 | ns |
| $\mathrm{t}_{\text {IRH }}{ }^{\text {+ }}$ | Shift In $\downarrow$ to Input Ready HIGH | 1 | 25 | ns |
| ${ }^{\text {ORL }}{ }^{+}$ | Shift Out $\uparrow$ to Output Ready LOW | 4 | 28 | ns |
| ${ }^{\text {ORH }}{ }^{+}$ | Shift Out $\downarrow$ to Output Ready HIGH | 4 | 25 | ns |
| $\mathrm{t}_{\text {ODH }}{ }^{\text { }}$ | Output Data Hold (previous word) | 4 | 10 | ns |
| $\mathrm{t}_{\text {ods }}$ | Output Data Shift (next word) | 4 | 40 | ns |
| $t_{\text {PT }}$ | Data throughput or "fall through" | 3, 6 | 750 | ns |
| $\mathrm{t}_{\text {MRORL }}$ | Master Reset $\downarrow$ to Output Ready LOW | 8 | 30 | ns |
| $\mathrm{t}_{\text {MRIRH }}$ | Master Reset $\uparrow$ to Input Ready HIGH | 8 | 30 | ns |
| $\mathrm{t}_{\text {MRIRL }}{ }^{\text {a }}$ | Master Reset $\downarrow$ Input Ready LOW | 8 | 30 | ns |
| ${ }_{\text {MRO }}$ | Master Reset $\downarrow$ to Outputs LOW | 8 | 55 | ns |

* If the FIFO is not full (IR High), $\overline{M R}$ low forces IR low, followed by IR returning high when $\overline{M R}$ goes high.
$\dagger$ See AC test and high-speed application note.

Switching Characteristics Over Operating Conditions (Cont.)

| Symbol | Parameter | Flgure | Min Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {IPH }}$ | Input ready pulse HIGH | 3 | 5 | ns |
| $\mathrm{t}_{\text {OPH }}$ | Output ready pulse HIGH | 6 | 5 | ns |
| $t_{\text {ORD }}$ | Output ready $\uparrow$ HIGH to Data Valid | 4 | 20 | ns |
| $\mathrm{t}_{\text {AEH }}{ }^{*}$ | Shift Out $\uparrow$ AF/E HIGH | 9 | 145 | ns |
| $t_{\text {AEL }}{ }^{*}$ | Shift $\ln \uparrow$ to AF/E LOW | 9 | 650 | ns |
| $t_{\text {AFL }}{ }^{*}$ | Shift Out $\uparrow$ to AF/E LOW | 10 | 650 | ns |
| $\mathrm{t}_{\text {AFH }}{ }^{*}$ | Shift in $\uparrow$ to AF/E HIGH | 10 | 145 | ns |
| $\mathrm{t}_{\mathrm{HFH}}{ }^{*}$ | Shift $\ln \uparrow$ to HF HIGH | 11 | 380 | ns |
| $\mathrm{t}_{\text {HFL }}{ }^{*}$ | Shift Out $\uparrow$ to HF LOW | 11 | 380 | ns |
| $t_{\text {PHZ }}{ }^{* *}$ | Ouput Disable Delay | A | 30 | ns |
| $t_{\text {PLZ }}{ }^{* *}$ |  | A | 30 | ns |
| $\mathrm{t}_{\text {PZL }}$ | Output Enable Delay | A | 30 | ns |
| $\mathrm{t}_{\mathrm{PZH}}$ |  | A | 50 | ns |

Note: Input rise and fall time $(10 \%-90 \%)=2.5$ ns.
Conforms to MIL-STD-883; Group A, Subgroups 9, 10, \& 11.

* See timing diagram for explanation of parameters.
** Actual test limits mabe be different to compensate for ATE.


## Standard Test Load



| $\mathbf{I}_{\mathrm{OL}}$ | R1 | R2 |
| :---: | :---: | :---: |
| 12 mA | $390 \Omega$ | $760 \Omega$ |
| 8 mA | $600 \Omega$ | $1200 \Omega$ |

505025A

## Design Test Load



## Three State Test Load*

505108


- Equivalent test loads may be used for automatic testing

OUTPUT ENABLE

WAVEFORM 1

WAVEFORM 2


Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Typical $\mathrm{I}_{\mathrm{cc}}$ vs Temperature ( $\mathrm{v}_{\mathrm{cc}}=\mathrm{MAX}$ )


505151

## Military Case Outlines

| PACKAGE OUTLINE <br> LETTER | CONFORMS TO <br> MIL-M-38510F <br> APPENDIX C <br> CASE |
| :---: | :---: |
| J | $\mathrm{D}-8$ |

5050258

## Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## Dynamic Burn-In Clrcultry


$\mathrm{T}_{\text {ambient }}=125^{\circ} \mathrm{C}$
$V_{c c}^{\text {ambient }}=5.25 \pm 0.25 \mathrm{~V}$
Square wave pulses on $A_{0}$ to $A_{8}$ are:

1. $50 \% \pm 15 \%$ duty cycle
2. Logic " 0 " $=-1 \mathrm{~V}$ to 0.7 V
3. Logic "1" $=2.4 \mathrm{~V}$ to $\mathrm{V}_{c c}$
4. Frequency of each address is to be one-half of each preceding input, with $A_{0}$ beginning at 100 kHZ .
e.g., $A_{0}=100 \mathrm{kHz}$
$A_{1}=50 \mathrm{kHz} \pm 10 \%$
$A_{2}=25 \mathrm{kHz} \pm 10 \%$
505152
$A_{n}=1 / 2 A_{n-1} \pm 10 \%$

## FUNCTIONAL DESCRIPTION <br> Data Input

After power up the Master Reset is pulsed low (Figure 8) to prepare the FIFO to accept data in the first location. Master Reset must be applied prior to use to ensure proper operation. When Input Ready (IR) is HIGH the first location is ready to accept data from $D_{x}$ inputs. Data then present at the data inputs is entered into the first location when the Shift-In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Once data is entered into the first cell, the transfer of data in any full cell to the adjacent (downstream) empty cell is automatically activated by an on-chip control. Thus data will stack up at the end of the device (while empty locations will "bubble" to the front when data is shifted out), $t_{P T}$ defines the time required for the first data to travel from input to the output of a previously empty device. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating more room is available. If the memory is full, IR will remain LOW.

## Data Output

Data is read from the $O_{x}$ outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift-Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that there is valid upstream data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW and Data output will not be valid.

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least $t_{P_{T}}$ ) or completely empty (Output Ready stays LOW for at least $t_{\text {PT }}$ ).

## AC Test and High-Speed App. Notes

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. The internal shift rate of the FIFO typically exceeds 60 MHz in operation. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very smallglitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $\mathrm{V}_{\mathrm{cc}}$ and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements may be misleading, i.e., rising edge of the Shift-In pulse is not high due to (a) too high a frequency, or (b) FIFO being full or effected by the Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time ( $\mathrm{T}_{10 \mathrm{H}}$ ) and the next activity of Input Ready ( $\mathrm{T}_{\text {IRL }}$ ) to be extended relative to Shift-In going HIGH. This same type of problem is also related to $T_{\text {IRH }}$, $\mathrm{T}_{\text {DRL }}$, and $\mathrm{T}_{\text {ORH }}$ as related to Shift-Out. Data outputs driving a bus should be limited to 10 MHz frequency. For high-speed applications, proper grounding technique is essential.


Figure 1. Input Timing


Figure 2. The Mechanism of Shifting Data Into the FIFO

(1) FIFO is initially full.
(2) Shift-Out pulse is applied. An empty location starts "bubbling" to the front.
(3) Shift-In is held HIGH.
(4) As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.

Figure 3. Data Is Shifted in Whenever Shift In and Input Ready Are Both HIGH

(1) The diagram assumes that at this time words 63,62 and 61 are loaded with $A, B$ and $C$ Data, respectively.
(2) Output data changes on the falling edge of SO after a valid Shitt-Out Sequence, i.e., OR and SO ar both high together.

Figure 4. Output Timing

(1) Ouput Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
(2) Shift-Out goes HIGH causing the contents of word 62 (B-DATA) to be released for fall through to word 63. Output data remains as valid A-Data while Shift-Out is HIGH.
(3) Output Ready goes LOW.
(4) Shift-Out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
(5) If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data become invalid. Note: Shitt-Out pulses applied when Output Ready is LOW will be ignored (See Figure 7).

Figure 5. The Mechanism of Shifting Data Into the FIFO

(1) FIFO is initially empty

505158

Figure 6. $t_{\text {Pr }}$ and $t_{\text {OPH }}$ Specification

(1) Word 63 is empty.
(2) Output Ready goes HIGH indicating arrival of the new data.
(3) New data (A) arruves at the outputs (word 63).
(4) Since Shift-Out is held HIGH, Output Data is subject to change. Output Ready will go HIGH or LOW.
(5) As soon as Shift-Out goes LOW the Output Data is subject to change. Output Ready will go HIGH or Low depending on whether there are any additional upsteam words in the FIFO.

Figure 7. Data Is Shifted Out Whenever Shift Out and Output Ready Are Both HIGH


Figure 8. Master Reset Timing
505160

(1) FIFO contains 9 words (one more than almost empty).

Figure 9. $t_{A E H}, t_{A E L}$ Specificatlons
505161

(1) FIFO contains 55 words (one short of almost full).

Figure 10. $t_{A F H}, t_{A F L}$ Specifications
505162

(1) FIFO contains 31 words (one short of half full).

Figure 11. $\mathbf{t}_{\mathrm{HFL}}, \mathrm{t}_{\mathrm{HFH}}$ Specifications


Figure 12. $64 \times 15$ FIFO with $57413 A$


Note: Expanding the FIFOs in word width is done by ANDing the IR and OR a shown in Figure 12.

Flgure 13. Application for the 57413A "Slow and Steady Rate to Flat 'Blocked Rate' "

## DISTINCTIVE CHARACTERISTICS

- Zero standby power
- High-speed 12 MHz shift-in/shift-out data rates
- Very low active power consumption
- Choice of 4-bit or 5-bit data width
- TTL-compatible inputs and outputs
- Readily expandable in word width and depth
- RAM-based architecture for short fall-through delay
- Full CMOS 8-transistor cell for maximum noise immunity
- Asynchronous operation
- Output Enable feature (57C4013/23/33)


## GENERAL DESCRIPTION

The 57C40X/XX series devices are high-performance CMOS RAM-based First-In First-Out buffer memory products organized as 64 words by 4 or 5 bits wide. These devices use Advanced Micro Devices' CMOS process technology and meet the demands for high-reliability, high-speed, low-power operation. By utilizing an on-chip, dual-port RAM, a very short fall-through time is realized, improving overall system performance. Separate on-chip

Read and Write pointers address each memory location, allowing the data to propagate to the outputs in much less time than in traditional register-based FIFOs. These FIFOs are easily integrated into many applications and perform particularly well in high-speed disk controllers, graphics, and communication systems. The $550 \mu$ watt standby power of these devices makes them ideal for ultra-lowpowered and battery-powered systems.

## CONNECTION DIAGRAMS

## For Ceramic DIP Packages



Figure 1.
$\frac{\text { Publication \# }}{11710} \frac{\text { Rev. }}{\text { A }} \frac{\text { Amendment }}{10}$
Issue Date: February 1989

ORDERING INFORMATION


BLOCK DIAGRAMS


## ABSOLUTE MAXIMUM RATINGS

| Supply voltage, $\mathrm{V}_{\mathrm{Cc}}$ Input voltage range Off-state output voltage |
| :---: |
|  |  |
|  |  |
|  |  |

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.

OPERATING CONDITIONS

| Symbol | Parameter | Figure | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply Voltage |  | 4.5 | 5.5 | V |
| ${ }^{\text {t }}$ SIH | Shift-In HIGH Time | 1 | 16 |  | ns |
| $\mathrm{t}_{\text {SIL }}$ | Shift-In LOW Time | 1 | 25. |  | ns |
| $\mathrm{t}_{\text {IDS }}$ | Input Data Setup to SI (Shift In) | 1 | 0 |  | ns |
| $\mathrm{t}_{\mathrm{IDH}}$ | Input Data Hold Time to SI (Shift In) | 1 | 40 |  | ns |
| $t_{\text {RIDS }}$ | Input Data Setup to IR (Input Ready) | 3 | 0 |  | ns |
| $\mathrm{t}_{\text {RIDH }}$ | Input Data Hold Time to IR (input Ready) | 3 | 30 |  | ns |
| $\mathrm{f}_{\mathrm{IN}}$ | Shift-In Rate | 1 | 12 |  | MHz |
| $\mathrm{f}_{\text {OUT }}$ | Shift-Out Rate | 4 | 12 |  | MHz |
| $\mathrm{t}_{\mathrm{SOH}}$ | Shift-Out HIGH Time | 4 | 27 |  | ns |
| ${ }^{\text {s }}$ SL | Shift-Out LOW Time | 4 | 25 |  | ns |
| $\mathrm{t}_{\text {MRW }}{ }^{* *}$ | Master Reset Pulse | 8 | 45 |  | ns |
| $\mathrm{t}_{\text {MRS }}{ }^{* * *}$ | Master Reset to SI | 8 | 75 |  | ns |
| $\mathrm{V}_{\mathrm{IL}}{ }^{\text {* }}$ | Low Level Input Voltage |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}{ }^{*}$ | High Level Input Voltage |  | 2.0 |  | $V$ |
| $\mathrm{T}_{\mathrm{A}}{ }^{+}$ | Operating Temperature |  | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |

* $V_{I L}$ and $V_{I H}$ are input conditions of output tests and are not themselves directly tested. $\mathrm{V}_{\mathrm{L}}$ and $\mathrm{V}_{\mathrm{IH}}$ are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
** If the FIFO is not full (IR HIGH) MR LOW forces IR LOW, followed by IR returning high when MR goes high.
*** $\mathrm{t}_{\text {MRS }}$ is measured on initial characterization lots only and is not directly tested in production.
$\dagger$ Instant-On Case Temperature.

Conforms to MIL-STD-883; Group A, Subgroups 1, 2, and 3.
DC CHARACTERISTICS Over Operating Conditions

| Symbol | Parameter | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $V_{C C}=$ MAX | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ | -1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $V_{C C}=M I N$ | $\mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A}$ |  | 0.1 | V |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $V_{C C}=\mathrm{MIN}$ | $\mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-0}$ |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 |  |  |
| $\mathrm{I}_{\mathrm{Oz}}$ | Off-State Output Current ('4013, '4023, '4033 devices) | $V_{C C}=M A X$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5.5 \mathrm{~V}$ | -5 | 5 | $\mu \mathrm{A}$ |
| Ios* | Output Short-Circuit Current | $V_{C C}=M A X$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}} \mathrm{Op}^{* *}$ | Maximum Operating Current | $V_{C C}=$ MAX, All outputs open, $f=12 \mathrm{MHz}$ |  |  | 40 | mA |
| $\mathrm{I}_{\mathrm{cc}}{ }^{\text {stby }}$ | Maximum Standby Current ("CZ" devices only) | $\mathrm{V}_{C C}=\mathrm{MAX}$, All outputs open. |  |  | 100 | $\mu \mathrm{A}$ |

* No more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.
** Tested on initial qualification lot only .

STANDARD TEST LOAD*


Input Pulse Amplitude $=3 \mathrm{~V}$
Input Rise and Fall Time ( $10 \%-90 \%$ ) $=2.5 \mathrm{~ns}$
Measurement made at 1.5 V

THREE STATE TEST LOAD*


505107
*Equivalent test load may be used for automatic testing.

## RESISTOR VALUES

| $\mathbf{I}_{\text {OL }}$ | $\mathbf{R}_{\mathbf{1}}$ | $\mathbf{R}_{\mathbf{2}}$ |
| :---: | :---: | :---: |
| 8 mA | $600 \Omega$ | $1200 \Omega$ |

Conforms to MIL-STD-883; Group A, Subgroups 9, 10, and 11.

## SWITCHING CHARACTERISTICS

| Symbol | Parameter | Figure | Min Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IRL }} \dagger$ | Shift In $\uparrow$ to Input Ready LOW | 1 | 70 | ns |
| $\mathrm{t}_{\text {IRH }}{ }^{\text {t }}$ | Shift In $\downarrow$ to Input Ready HIGH | 1 | 65 | ns |
| $\mathrm{t}_{\text {ORL }}{ }^{\dagger}$ | Shift Out $\uparrow$ to Output Ready LOW | 4 | 65 | ns |
| ${ }^{\text {ORH }} \dagger$ | Shift Out $\downarrow$ to Output Ready HIGH | 4 | 60 | ns |
| ${ }^{\text {tod }}{ }^{\text {t }}$ | Output Data Hold (previous word) | 4 | 5 | ns |
| $\mathrm{t}_{\text {ODS }}$ | Output Data Shift (next word) | 4 | 40 | ns |
| ${ }^{\text {P }}$ PT | Data Throughput | 3,6 | 110 | ns |
| ${ }^{\text {mRORL }}$ | Master Reset $\downarrow$ to Output Ready LOW | 8 | 120 | ns |
| $t_{\text {MRIRH }}{ }^{*}$ | Master Reset $\uparrow$ to Input Ready HIGH | 8 | 120 | ns |
| $\mathrm{t}_{\text {MRO }}$ | Master Reset $\downarrow$ to Outputs LOW | 8 | 45 | ns |
| $\mathrm{t}_{\text {MRHFL }}$ | Master Reset $\downarrow$ to Half-Full Flag LOW ('4033 only) | 9 | 120 | ns |
| $t_{\text {MRAEH }}$ | Master Reset $\downarrow$ to Almost Empty Flag HIGH ('4033 only) | 9 | 120 | ns |
| ${ }^{\text {I }}$ IPH | Input Ready Pulse HIGH | 3 | 12 | ns |
| $\mathrm{t}_{\text {OPH }}$ | Output Ready Pulse HIGH | 6 | 10 | ns |
| $\mathrm{t}_{\text {ORD }}$ | Output Ready $\uparrow$ to Data Valid | 4 | 0 | ns |
| $t_{\text {AEH }}$ | Shift Out $\uparrow$ to AF/E High ('4033 only) | 10 | 125 | ns |
| $\mathrm{t}_{\text {AEL }}$ | Shift In $\uparrow$ to AF/E LOW ('4033 only) | 10 | 125 | ns |
| ${ }^{\text {AFL }}$ | Shift Out $\uparrow$ to AF/E LOW ('4033 only) | 11 | 125 | ns |
| $\mathrm{t}_{\text {AFH }}$ | Shift $\ln \uparrow$ to AF/E HIGH ('4033 only) | 11 | 125 | ns |
| $\mathrm{t}_{\mathrm{HFH}}$ | Shift In $\uparrow$ to HF HIGH ('4033 only) | 12 | 125 | ns |
| $\mathrm{t}_{\mathrm{HFL}}$ | Shift Out $\uparrow$ to HF LOW ('4033 only) | 12 | 125 | ns |
| $\frac{\mathrm{t}_{\text {PHZ }}{ }^{* *}}{\mathrm{t}_{\text {PLZ }}{ }^{* *}}$ | Output Disable Delay ('4013, '4023, '4033 devices only) | A | 30 | ns |
| $\mathrm{t}_{\mathrm{PZL}}$ | Output Enable Delay ('4013, '4023, '4033 devices only) | A | 35 | ns |
| $\mathrm{t}_{\text {PZH }}$ |  |  | 35 |  |

* If the FIFO is not full (IR HIGH), MR LOW forces IR LOW, followed by IR returning high when MR goes high.
** Actual test limits may be different to compensate for ATE.
$\dagger$ See timing diagram for explanation of parameters


## CAPACITANCES*

| Symbol | Parameter | Test Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\begin{gathered} T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{gathered}$ |  | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  |  | 7 | pF |

* These parameters are not tested in production but are evaluated at initial characterization and anytime the design is modified where capacitance may be affected.
$I_{c c}$ vs. FREQUENCY


MILITARY CASE OUTLINES

| Device | Package |  |
| :--- | :---: | :---: |
|  | J (Cerdip) <br> Package <br> Outline | Conforms to <br> MIL-M-38510 <br> Appendix C <br> Case |
| 57 C 401 | 16 J | D-2 |
| 57 C 4013 | 16 J | D-2 |
| 57 C 402 | 18 J | D-6 |
| 57 C 4023 | 18 J | D-6 |
| 57 C 4033 | 20 J | D-8 |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-833, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## DYNAMIC BURN-IN CIRCUITRY


$T_{\text {ambient }}=125^{\circ} \mathrm{C}$
$V_{C C}=5.25 \pm 0.25 \mathrm{~V}$
Square wave pulses on $A_{0}$ to $A_{8}$ are:

1. $50 \% \pm 15 \%$ duty cycle
2. Logic " 0 " $=-1 \mathrm{~V}$ to 0.7 V
3. Logic "1" $=2.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$
4. Frequency of each address is to be one-half of each preceding input, with $A_{0}$ beginning at 100 kHz .
e.g., $A_{0}=100 \mathrm{kHz}$
$A_{1}=50 \mathrm{kHz} \pm 10 \%$
$A_{2}=25 \mathrm{kHz} \pm 10 \%$
$A_{n}=1 / 2 A_{n-1} \pm 10 \%$, etc.


Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high

Figure A. Enable and Disable (57C4013/23/33 Only)

## FUNCTIONAL DESCRIPTION

## Data Input

The FIFO consists of a dual-port RAM and two ring counters for read and write. After power-up, the Master Reset should be pulsed LOW, which internally resets both the read and write counters. When the Input Ready (IR) is HIGH, the FIFO is ready to accept DATA from the $D_{x}$ inputs. Data then present at the inputs is written into the first location of the RAM when Shift-In (SI) is brought HIGH. An SI HIGH signal causes the IR to go LOW. When the SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. The write pointer now points to the next location in the RAM. If the memory is full, then IR will remain LOW.

## Data Output

Data is read from the $\mathrm{O}_{\mathrm{x}}$ outputs. Just after the first shift-in, the first data word is available at the outputs, which is indicated by the Output Ready (OR) going HIGH. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the read pointer to point to the next location in the RAM, and also the OR to go LOW. Valid data is maintained while the SO is HIGH. When the SO is brought LOW, the OR goes HIGH, indicating the presence of new valid data. If the FIFO is emptied, OR stays LOW and $O_{x}$ remains as before, (i.e., data does not change if the FIFO is empty). A dual port RAM inside the chip provides the capability of simultaneous and asynchronous writes (Shift-Ins) and reads (Shift-outs).

## AC Test and High-Speed App. Notes

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $\mathrm{V}_{\mathrm{CC}}$ and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-InputReady combination, as well as the Shift-Out-Output-Ready combination, timing measurements may be misleading, i.e., rising edge of the Shift-In pulse is not recognized until Input Ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or effected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time ( $t_{1 D H}$ ) and the next activity of Input Ready ( $t_{\text {IRL }}$ ) to be extended relative to Shift-In going HIGH. This same type of situation occurs with $\mathrm{t}_{\text {IRH }}, \mathrm{t}_{\text {ORL }}, \mathrm{t}_{\text {ORH }}$, and the Status Flag timing as related to Shift-In and Shift-Out. For high-speed applications, proper grounding technique is essential.

## HF AND AF/AE STATUS FLAGS

## (57C4033 Only)

The Half-Full (HF) will be high only when the net balance of words shifted into the FIFO exceeds the number of words shifted out by thirty-two or more (i.e., when the FIFO contains thirty-two or more words). The Almost-Full/Empty (AF/AE) flag will be HIGH when the FIFO contains fifty-six or more words or when the FIFO contains eight or fewer words (see Figures 10, 11 and 12).
Care should be exercised in using the status flags because they are capable of producing arbitrarily short pulses. For example, if
the FIFO contains thirty-one words, and SI and SO pulses are applied simultaneously, the HF flag may produce an arbitrarily short pulse, depending on the precise phase of SI and SO.
The flags will always settle to the correct state after the appropriate delay (e.g., $t_{\text {HFL }}, t_{H F H}$ in this example). This property of the status flags will clearly be a function of dynamic relation between SI and SO. Generally, the use of level-sensitive, rather than edgesensitive status detection circuits will alleviate this hazard.


Figure 1. Input Timing

(1) Input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
(2) Input Data is loaded into the first available memory location.
(3) Input Ready goes LOW indicating this memory location is full.
(4) Shift-In going LOW allows Input Ready to sense the status of the next memory location. The next memory location is empty as indicated by input Ready HIGH.
(5) If the FIFO is already full, then the Input Ready remains low.

Note: Shift-In pulses applied while Input Ready is LOW will be ignored.
Figure 2. The Mechanism of Shifting Data Into the FIFO


Figure 3. Data Is Shifted In Whenever Shift In and Input Ready Are Both HIGH

(1) The diagram assumes that the FIFO contains at least three words: A-Data (first input word), B-Data (second input word), and C-Data (third input word).
(2) Output data changes on the falling edge of SO after a valid Shitt-Out Sequence, i.e., OR and SO are both high together.

Figure 4. Ouput Timing

(1) Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
(2) Shift-Out goes HIGH causing (B-Data (second input word) to advance to the output register Output data remains as valid A-Data while Shift-Out is HIGH.
(3) Output Ready goes LOW.
(4) Shift-Out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
(5) If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data remains the same (A-Data).

Figure 5. The Mechanism of Shifting Data Out of the FIFO

(1) FIFO is initially empty.
(2) Shift Out is held HIGH.
(3) Shift-In pulse applied. A full location is detected by the internal pointers on the falling edge of Shift-In.
(4) As soon as Output Ready becomes HIGH, the word is shifted out.

Figure 6. $t_{P T}$ and $t_{\mathrm{OPH}}$ Specification


Figure 7. Data Is Shifted Out Whenever Shift Out and Output Ready Are Both HIGH


Figure 8. Master Reset Timing

(1) FIFO initially has between 32 and 56 words.

Figure 9. $t_{\text {MRHFL }}$ and $t_{\text {MRAEH }}$ Specifications

(1) FIFO contains 9 words (one more than almost empty).

Figure 10. $t_{A E H}$ and $t_{A E L}$ Specifications


Figure 11. $t_{A F H}$ and $t_{A F L}$ Specifications

(1) FIFO contains 31 words (one short of almost full).

Figure 12. $t_{H F L}$ and $t_{H F H}$ Specifications

## PHYSICAL DIMENSIONS*




07803C

* For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Space Centering.


## Am7200-40/50/65/80

## DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 256x9 organization
- Cycle times of 50/65/80/100 nanoseconds
- Asynchronous and simultaneous writes and reads
- Low power consumption
- 90 mA max, -50/65/80
- 100 mA max, -40
- Status flags - full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for $\overline{\mathrm{XI}}$ - CMOS threshold
- Functional and pin compatible with industry standard devices


## GENERAL DESCRIPTION

The Am7200 is a RAM-based CMOS FIFO that is 256 words deep with 9 -bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 20 MHz . Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7200 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7200 useful in communication, image processing, mass storage, DSP, and printing systems.

## BLOCK DIAGRAM



Figure 1.

| This document contains information on a product under development at Advanced Micro Devices, inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice. | $\frac{\text { Publication \# }}{10907} \frac{\text { Rev. }}{B} \frac{\text { Amendment }}{10}$ Issue Date: February 1989 |
| :---: | :---: |



Pin Designations: $\bar{W}=$ Write
$\bar{R}=$ Read
$\overline{\mathrm{RS}}=$ Reset
$\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit
$\mathrm{D}_{\mathrm{x}}=$ Data In
$Q_{X}=$ Data Out
$\overline{X I}=$ Expansion In
$\overline{\mathrm{XO}} / \overline{\mathrm{HF}}=$ Expansion Out/Half-Full Flag
$\overline{\mathrm{FF}}=$ Full Flag
$\overline{\mathrm{EF}}=$ Empty Flag
$\mathrm{V}_{\mathrm{cc}}=$ Supply Voltage
GND = Ground

## MILITARY ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:
a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type

e. LEAD FINISH A = Hot Solder Dip
d. PACKAGE TYPE
$X=28-$ Pin Ceramic DIP (CD 028)
c. DEVICE CLASS
/B = Class B
b. SPEED OPTION
$-40=40 \mathrm{~ns}_{\mathrm{A}}$ $-50=50 \mathrm{~ns} t_{A}$ $-65=65 \mathrm{~ns}_{\mathrm{t}}^{\mathrm{A}}$ $-80=80 \mathrm{~ns} \mathrm{t}_{\mathrm{A}}$

| Valid Combinations |  |
| :--- | :---: |
| Am7200-40 |  |
| Am7200-50 | ABXA |
| Am7200-65 |  |
| Am7200-80 |  |

## MILITARY BURN-IN

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests
Group A Tests consist of subgroups 1, 2, 3, 7, 8, 9, 10, 11.
Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## ABSOLUTE MAXIMUM RATINGS

| Supply volta |  |
| :---: | :---: |
| Input voltage .........................................-0.5 V to $\mathrm{V}_{\text {cc }}+0.5 \mathrm{~V}$ |  |
| Operating temperature .............................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Storage temperature .................................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Power dissipation.. |  |
| DC output current ...................................................... 50 mA |  |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.

DC CHARACTERISTICS Military: $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}{ }^{\dagger}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Parameter | Parameter | $\begin{gathered} A m 7200-40 \\ t_{A}=40 \mathrm{~ns} \end{gathered}$ |  | $\begin{aligned} & \mathrm{Am}^{2} 7200-50 \\ & \mathrm{t}_{\mathrm{A}}=50 \mathrm{~ns} \end{aligned}$ |  | $\begin{aligned} & \mathrm{Am}^{2 m 200-65} \\ & \mathrm{t}_{\mathrm{A}}=65 \mathrm{~ns} \end{aligned}$ |  | $\begin{gathered} A m 7200-80 \\ t_{A}=80 \mathrm{~ns} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| IL | Input Leakage Current (any input) (Note 1) | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| 10 | Output Leakage Current (data outputs) (Note 2) | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{iH}}$ | Input High Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | 2.2 | - | 2.2 | - | 2.2 | - | 2.2 | - | V |
| $\mathrm{V}_{\mathrm{it}}$ | Input Low Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{tHXI}}$ | Input High Voltage, $\overline{\mathrm{XI}}$ (Note 3) | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{1 \mathrm{~L} \times 1}$ | Input Low Voltage, $\overline{\mathrm{XI}}$ (Note 3) | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic " 1 " Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | V |
| $\mathrm{V}_{0}$ | Output Logic "0" voltage $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | V |
| IcCl | Average $\mathrm{V}_{\text {c }}$ Power Supply Current (Note 4) | - | 100 | - | 90 | - | 90 | - | 90 | mA |
| $\mathrm{I}_{\mathrm{cc} 2}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\text {IH }}\right)($ Note 4) |  | 25 | - | 25 | - | 25 | - | 25 | mA |
| $\mathrm{I}_{\mathrm{cc} 3}$ | Power Down Current (all inputs $=\mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ ) (Note 4) | - | 5 | - | 5 | - | 5 | - | 5 | mA |

Notes: 1. Measurements with $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$.
2. $\bar{R} \geq V_{I H}, G N D \leq V_{\text {OUT }} \leq V_{C c}$.
3. $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ are input conditions of output tests and are not themselves directly tested. $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. $I_{c c}$ measurements are made with outputs open.
$\dagger$ Instant-On Case Temperature.

AC CHARACTERISTICS $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}{ }^{\dagger}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Am7200-40 <br> Min. Max. | Am7200-50 Min. Max. | Am7200-65 Min. Max. | $\begin{aligned} & \text { Am7200-80 } \\ & \text { Min. Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write and Flag Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {w PW }}$ | Write Pulse Width | 40 | 50 | 65 | 80 | ns |
| $t_{\text {wr }}$ | Write Recovery Time | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 20 | 30 | 30 | 40 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | 5 | 10 | 10 | ns |
| $\mathrm{t}_{\text {WFF }}$ | Write LOW to Full Flag LOW | 35 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {WHF }}$ | Write LOW to Half-Full Flag LOW | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {WEF }}$ | Write HIGH to Empty Flag HIGH | 35 | 45 | 60 | 60 | ns |
| $t_{\text {wLz }}$ | Write pulse HIGH to data bus at LOW Z (Note 1) | 10 | 15 | 15 | 15 | ns |
| Read and Flag Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{BC}}$ | Read Cycle Time | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time | 40 | 50 | 65 | 80 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\text {grw }}$ | Read Pulse Width | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RLZ }}$ | Read pulse LOW to data bus at LOW Z (Note 1) | 5 | 10 | 10 | 10 | ns |
| $t_{\text {bv }}$ | Data Valid from read pulse HIGH | 5 | 5 | 5 | 5 | ns |
| $\mathrm{t}_{\text {RHZ }}$ | Read pulse HIGH to data bus at HIGH Z (Note 1) | 25 | 30 | 30 | 30 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read HIGH to Full Flag HIGH | 35 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read HIGH to Half Full-Flag HIGH | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read LOW to Empty Fiag LOW | 30 | 45 | 60 | 60 | ns |
| Reset Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {RS }}$ | Reset Pulse Width | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RSS }}$ | Reset Setup Time | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RSR }}$ | Reset Recovery Time | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\text {EFL }}$ | Reset to Empty Flag LOW | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {HFH }}$ | Reset to Half-Full Fiag High | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {FFH }}$ | Reset to Full Flag HIGH | 50 | 65 | 80 | 100 | ns |
| Retransmit Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RTC }}$ | Retransmit Cycle Time | 50 | 65 | 80 | 100 | ns |
| $t_{\text {RT }}$ | Retransmit Pulse Width | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RTR }}$ | Retransmit Recovery Time | 10 | 15 | 15 | 20 | ns |

Notes: 1. Characterized parameters.
$\dagger$ Instant-On Case Temperature.

## Am7201-40/50/65/80

## DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- $512 \times 9$ organization
- Cycle times of 50/65/80/100 nanoseconds
- Asynchronous and simultaneous writes and reads
- Low power consumption
- 90 mA max, -50/65/80
-100 mA max, -40
- Status flags - full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for XII - CMOS threshold
- Functional and pin compatible with industry standard devices


## GENERAL DESCRIPTION

The Am7201 is a RAM-based CMOS FIFO that is 512 words deep with 9-bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 20 MHz . Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7201 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7201 useful in communication, image processing, mass storage, DSP, and printing systems.

## BLOCK DIAGRAM



Figure 1.

CONNECTION DIAGRAMS


Pin Designations: $\bar{W}=$ Write
$R=$ Read
$\overline{\mathrm{RS}}=$ Reset
$\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit
$\mathrm{D}_{\mathrm{x}}=$ Data In
$\mathrm{Q}_{\mathrm{x}}=$ Data Out
$\overline{\mathrm{XI}}=$ Expansion In
$\underline{X O} / \mathrm{HF}=$ Expansion Out/Half-Full Flag
$\mathrm{FF}=$ Full Flag
$\overline{\mathrm{EF}}=$ Empty Flag
$V_{c c}=$ Supply Voltage
GND = Ground

## MILITARY ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:
a. Device Number
b. Speed Option (if applicable)
c. Device Class

e. LEAD FINISH

A = Hot Solder Dip
d. PACKAGE TYPE

X = 28-Pin Ceramic DIP (CD 028)
c. DEVICE CLASS

B = Class B
b. SPEED OPTION
$-40=40 \mathrm{~ns} \mathrm{t}_{\mathrm{A}}$
$-50=50 \mathrm{~ns}_{\mathrm{A}}^{\mathrm{A}}$
$-65=65 \mathrm{~ns}_{\mathrm{t}_{\mathrm{A}}}$
$-80=80 \mathrm{~ns} \mathrm{t}_{\mathrm{A}}$

| Valid Combinations |  |
| :---: | :---: |
| Am7201-40 |  |
| Am7201-50 | ABXA |
| Am7201-65 |  |
| Am7201-80 |  |

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## ABSOLUTE MAXIMUM RATINGS



Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.

DC CHARACTERISTICS Military: $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}{ }^{\dagger}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Parameter | Parameter |  |  | $\begin{aligned} & \mathrm{Am}_{\mathrm{Am}} \mathrm{t201-50} \\ & \mathrm{t}_{\mathrm{A}}=50 \mathrm{~ns} \end{aligned}$ |  | $\begin{gathered} A_{A} 7201-65 \\ t_{A}=65 \mathrm{~ns} \end{gathered}$ |  | $\begin{gathered} \mathrm{Am}_{\mathrm{A}} 7201-80 \\ \mathrm{t}_{\mathrm{A}}=80 \mathrm{~ns} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $1 / 1$ | Input Leakage Current (any input) (Note 1) | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $I_{10}$ | Output Leakage Current (data outputs) (Note 2) | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | 2.2 | - | 2.2 | - | 2.2 | - | 2.2 | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IHX}}$ | Input High Voltage, $\overline{\mathrm{XI}}$ (Note 3) | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\text {ILxI }}$ | Input Low Voltage, $\overline{\text { XI }}$ (Note 3) | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic "0" voltage $\mathrm{I}_{\mathrm{oL}}=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | V |
| IcCl | Average $\mathrm{V}_{\mathrm{cc}}$ Power Supply Current (Note 4) | - | 100 | - | 90 | - | 90 | - | 90 | mA |
| $\mathrm{I}_{\mathrm{cc} 2}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{IH}}\right)(\text { Note } 4)$ |  | 25 |  | 25 | - | 25 | - | 25 | mA |
| $\mathrm{I}_{\mathrm{cc} 3}$ | Power Down Current (all inputs $=\mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ ) (Note 4) |  | 5 | - | 5 | - | 5 | - | 5 | mA |

Notes: 1. Measurements with $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$.
2. $\bar{R} \geq V_{\text {IH }}, G N D \leq V_{\text {OUT }} \leq V_{\text {CC }}$.
3. $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ are input conditions of output tests and are not themselves directly tested. $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. $I_{c c}$ measurements are made with outputs open.
$\dagger$ Instant-On Case Temperature.

AC CHARACTERISTICS $V_{C c}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}{ }^{\dagger}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Am7201-40 Min. Max. | Am7201-50 Min. Max. | Am7201-65 Min. Max. | Am7201-80 Min. Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write and Flag Timing |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {WPW }}$ | Write Pulse Width | 40 | 50 | 65 | 80 | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\mathrm{os}}$ | Data Setup Time | 20 | 30 | 30 | 40 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | 5 | 10 | 10 | ns |
| $\mathrm{t}_{\text {WFF }}$ | Write LOW to Full Flag LOW | 35 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {WhF }}$ | Write LOW to Half-Full Flag LOW | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {WEF }}$ | Write HIGH to Empty Flag HIGH | 35 | 45 | 60 | 60 | ns |
| $t_{\text {wLz }}$ | Write pulse HIGH to data bus at LOW Z (Note 1) | 10 | 15 | 15 | 15 | ns |
| Read and Flag Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 50 | 65 | 80 | 100 | ns |
| $t_{\text {A }}$ | Access Time | 40 | 50 | 65 | 80 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\text {HPW }}$ | Read Pulse Width | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RLZ }}$ | Read pulse LOW to data bus at LOW Z (Note 1) | 5 | 10 | 10 | 10 | ns |
| $t_{\text {bV }}$ | Data Valid from read pulse HIGH | 5 | 5 | 5 | 5 | ns |
| $\mathrm{t}_{\text {HHZ }}$ | Read pulse HIGH to data bus at HIGH Z (Note 1) | 25 | 30 | 30 | 30 | ns |
| $\mathrm{t}_{\text {gFF }}$ | Read HIGH to Full Flag HIGH | 35 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read HIGH to Half Full-Flag HIGH | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read LOW to Empty Flag LOW | 30 | 45 | 60 | 60 | ns |
| Reset Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 50 | 65 | 80 | 100 | ns |
| $t_{\text {RS }}$ | Reset Pulse Width | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RSS }}$ | Reset Setup Time | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RSR }}$ | Reset Recovery Time | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\text {EFL }}$ | Reset to Empty Flag LOW | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {HFH }}$ | Reset to Half-Full Flag High | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {FFH }}$ | Reset to Full Flag HIGH | 50 | 65 | 80 | 100 | ns |
| Retransmit Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RTC }}$ | Retransmit Cycle Time | 50 | 65 | 80 | 100 | ns |
| $t_{\text {RT }}$ | Retransmit Pulse Width | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RTR }}$ | Retransmit Recovery Time | 10 | 15 | 15 | 20 | ns |

Notes: 1. Characterized parameters.
$\dagger$ Instant-On Case Temperature.

## Am7202-40/50/65/80

## High Density First-in First-out (FIFO) 1024x9 CMOS Memory

## DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- Status flags - full, half-full, empty
- 1024x9 organization
- Retransmit capability
- Cycle times of 50/65/80/100 nanoseconds
- Expandable in both width and depth
- Asynchronous and simultaneous writes and reads
- Increased noise immunity for $\overline{\mathrm{XI}}$ - CMOS threshold
- Low power consumption
- 90 mA max, $-50 / 65 / 80$
-100 mA max, -40
- Functional and pin compatible with industry standard devices


## GENERAL DESCRIPTION

The Am7202 is a RAM-based CMOS FIFO that is 1024 words deep with 9 -bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 20 MHz . Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7202 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7202 useful in communication, image processing, mass storage, DSP, and printing systems.

## BLOCK DIAGRAM



Figure 1.

## CONNECTION DIAGRAMS

|  | DIP |  |
| :---: | :---: | :---: |
| W 1 | $\checkmark$ | 28] $\mathrm{v}_{\mathrm{cc}}$ |
| $\mathrm{D}_{8} 2$ |  | ${ }^{27} \mathrm{D}_{4}$ |
| $\mathrm{D}_{3}$ |  | $26 \mathrm{D}_{5}$ |
| $\mathrm{D}_{2} \triangle$ |  | ${ }^{25} \mathrm{D}_{6}$ |
| $\mathrm{D}_{1} 5$ |  | $24 \mathrm{D}_{7}$ |
| $\mathrm{D}_{0} 6$ |  | ${ }_{23} \overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ |
| $\overline{\mathrm{xi}} 7$ | Am7202 | $22^{\overline{\mathrm{RS}}}$ |
| FF 8 |  | $21{ }^{\overline{E F}}$ |
| $0_{0} 9$ |  | $20^{\text {¢0 }} / \overline{\mathrm{HF}}$ |
| $0_{1} 10$ |  | $19 a_{7}$ |
| 0211 |  | 18] $a_{6}$ |
| Q3 12 |  | $17 a_{5}$ |
| $0 8 \longdiv { 1 3 }$ |  | $16{ }_{4}$ |
| GND 14 |  | $15{ }^{\bar{B}}$ |

Pin Designations: $\bar{W}=$ Write
$\overline{\mathrm{R}}=$ Read
$\overline{\mathrm{RS}}=$ Reset
$\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit
$\mathrm{D}_{\mathrm{x}}=$ Data In
$\underline{Q}_{x}=$ Data Out
$\overline{\mathrm{XI}}=$ Expansion In
$\overline{\mathrm{XO}} / \overline{\mathrm{HF}}=$ Expansion Out/Half-Full Fiag
$\overline{\mathrm{FF}}=$ Full Flag
$\overline{\mathrm{EF}}=$ Empty Flag
$V_{c c}=$ Supply Voltage
GND = Ground

## MILITARY ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:
a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type


LEAD FINISH
$A=$ Hot Solder Dip
d. PACKAGE TYPE

X = 28-Pin Ceramic DIP (CD 028)
c. DEVICE CLASS
$B=$ Class $B$
b. SPEED OPTION
$-40=40 \mathrm{~ns}_{\mathrm{A}}$
$-50=50 \mathrm{~ns} \mathrm{t}_{\mathrm{A}}$
$-65=65 \mathrm{~ns} \mathrm{t}_{\mathrm{A}}$
$-80=80 \mathrm{~ns} \mathrm{t}_{\mathrm{A}}$

| Valid Combinations |  |
| :---: | :---: |
| Am7202-40 |  |
| Am7202-50 | /BXA |
| Am7202-65 |  |
| Am7202-80 |  |

## MILITARY BURN-IN

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## Group A Tests

Group A Tests consist of subgroups 1, 2, 3, 7, 8, 9, 10, 11.
Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## ABSOLUTE MAXIMUM RATINGS



## Stresses above those listed under ABSOLUTE MAXIMUM RAT-

INGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.

DC CHARACTERISTICS Military: $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}{ }^{\dagger}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter <br> Description | $\begin{aligned} & A m 7202-40 \\ & t_{A}=40 \mathrm{~ns} \end{aligned}$ |  | $\begin{gathered} \mathrm{Amm202-50}_{\mathrm{t}_{\mathrm{A}}=50 \mathrm{~ns}} \end{gathered}$ |  | $\begin{gathered} \mathrm{Amm202-65}_{t_{A}}=65 \mathrm{~ns} \end{gathered}$ |  | $\begin{gathered} \mathrm{Amm7202-80}^{t_{A}=80 \mathrm{~ns}} . \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{1}$ | Input Leakage Current (any input) (Note 1) | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{10}$ | Output Leakage Current (data outputs) (Note 2) | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | 2.2 | - | 2.2 | - | 2.2 | - | 2.2 | - | V |
| $V_{1 L}$ | Input Low Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{HXI}}$ | Input High Voltage, $\overline{\mathrm{XI}}$ (Note 3) | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\text {ILXI }}$ | Input Low Voltage, $\overline{\mathrm{XI}}$ (Note 3) | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic " 1 " Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic "0" voltage $\mathrm{I}_{\mathrm{oL}}=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | V |
| ICCl | Average $\mathrm{V}_{\mathrm{cc}}$ Power Supply Current (Note 4) | - | 100 | - | 90 | - | 90 | - | 90 | mA |
| $\mathrm{I}_{\mathrm{cc} 2}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{IH}}\right)($ Note 4$)$ |  | 25 |  | 25 | - | 25 | - | 25 | mA |
| $\mathrm{I}_{\mathrm{cc} 3}$ | Power Down Current (all inputs $=\mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ ) (Note 4) |  | 5 | - | 5 | - | 5 | - | 5 | mA |

Notes: 1. Measurements with $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$.
2. $\bar{R} \geq V_{\text {IH }}, G N D \leq V_{\text {out }} \leq V_{C C}$.
3. $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{I H}$ are input conditions of output tests and are not themselves directly tested. $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{I H}$ are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. $I_{c c}$ measurements are made with outputs open.
$\dagger$ Instant-On Case Temperature.

AC CHARACTERISTICS $v_{c c}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}{ }^{\dagger}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


Note: 1. Characterized parameters.
$\dagger$ Instant-On Case Temperature.

## Am7203-40/50/65/80

## DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 2048x9 organization
- Cycle times of 50/65/80/100 nanoseconds
- Asynchronous and simultaneous writes and reads
- Low power consumption
- 90 mA max, $\mathbf{- 5 0 / 6 5 / 8 0}$
- 100 mA max, -40
- Status flags - full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for $\overline{\mathrm{XI}}$ - CMOS threshold
- Functional and pin compatible with industry standard devices


## GENERAL DESCRIPTION

The Am7203 is a RAM-based CMOS FIFO that is 2048 words deep with 9 -bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 20 MHz . Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7203 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7203 useful in communication, image processing, mass storage, DSP, and printing systems.

## BLOCK DIAGRAM



Figure 1.

## CONNECTION DIAGRAMS



Pin Designations: $\bar{W}=$ Write

$$
\overline{\bar{R}}=\text { Read }
$$

$\overline{\mathrm{RS}}=$ Reset
$\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit
$D_{x}=$ Data In
$\mathrm{Q}_{\mathrm{x}}=$ Data Out
$X I=$ Expansion $I n$
$\overline{X O} / \overline{\mathrm{KF}}=$ Expansion Out/Half-Full Flag
$\overline{\mathrm{FF}}=$ Full Flag
$\overline{\mathrm{EF}}=$ Empty Flag
$V_{c C}=$ Supply Voltage
GND = Ground

## MILITARY ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:
a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type

e. LEAD FINISH

A = Hot Solder Dip
d. PACKAGE TYPE
$X=28$-Pin Ceramic DIP (CD 028)
c. DEVICE CLASS

B = Class B
b. SPEED OPTION
$-40=40 \mathrm{~ns} \mathrm{t}_{\mathrm{A}}$
$-50=50 \mathrm{~ns}_{\mathrm{t}_{A}}$
$-65=65 \mathrm{~ns}_{\mathrm{t}_{A}}$
a. DEVICE NUMBER/DESCRIPTION
$-80=80 \mathrm{~ns} \mathrm{t}_{\mathrm{A}}$

| Valid Combinations |  |
| :---: | :---: |
| Am7203-40 |  |
| Am7203-50 | IBXA |
| Am7203-65 |  |
| Am7203-80 |  |

## MILITARY BURN-IN

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## Group A Tests

Group A Tests consist of subgroups 1, 2, 3, 7, 8, 9, 10, 11.
Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## ABSOLUTE MAXIMUM RATINGS

| Supply voltage, Input voltage | -.... -0.5 V to +7.0 V -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$ |
| :---: | :---: |
| Operating temperat | . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage temperatur | ... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation | ..2.0 W |
| DC output current | .50 mA |

Stresses above those listed under ABSOLUTE MAXIMUM RAT-
INGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.

DC CHARACTERISTICS Military: $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}{ }^{\dagger}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | $\begin{gathered} A m 7203-40 \\ t_{A}=40 \mathrm{~ns} \end{gathered}$ |  | $\begin{gathered} \mathrm{Am}_{\mathrm{A}} 7203-50 \\ \mathrm{t}_{\mathrm{A}}=50 \mathrm{~ns} \end{gathered}$ |  | $\begin{gathered} A m 7203-65 \\ t_{A}=65 \mathrm{~ns} \end{gathered}$ |  | $\begin{gathered} A m 7203-80 \\ t_{A}=80 \mathrm{~ns} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{I}_{1}$ | Input Leakage Current (any input) (Note 1) | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| 10 | Output Leakage Current (data outputs) (Note 2) | -10 | 10 | $-10$ | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | 2.2 | - | 2.2 | - | 2.2 | - | 2.2 | - | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input Low Voltage (all inputs except $\overline{\mathrm{XI}}$ ) (Note 3) | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{HXI}}$ | Input High Voltage, $\overline{\text { XI }}$ (Note 3) | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\text {ILXi }}$ | Input Low Voltage, $\overline{\mathrm{XI}}$ (Note 3) | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic " 0 " voltage $\mathrm{I}_{\mathrm{LL}}=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | V |
| ICCO | Average $\mathrm{V}_{\text {cc }}$ Power Supply Current (Note 4) | - | 100 | - | 90 | - | 90 | - | 90 | mA |
| $\mathrm{ICC2}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{IH}}\right)(\text { Note } 4)$ |  | 25 |  | 25 | - | 25 | - | 25 | mA |
| $\mathrm{I}_{\mathrm{cc} 3}$ | Power Down Current (all inputs $=\mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ ) (Note 4) | - | 5 |  | 5 | - | 5 | - | 5 | mA |

Notes: 1. Measurements with $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}}$.
2. $\bar{R} \geq V_{I H}, G N D \leq V_{\text {OUT }} \leq V_{C C}$.
3. $\mathrm{V}_{1 \mathrm{~L}}$ and $\mathrm{V}_{1 \mathrm{H}}$ are input conditions of output tests and are not themselves directly tested. $\mathrm{V}_{1 \mathrm{~L}}$ and $\mathrm{V}_{1 \mathrm{H}}$ are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. $I_{c c}$ measurements are made with outputs open.
$\dagger$ Instant-On Case Temperature.

AC CHARACTERISTICS $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}{ }^{\dagger}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Parameter Symbol | Parameter Description | Am7203-40 Min. Max. | Am7203-50 Min. Max. | Am7203-65 Min. Max. | Am7203-80 Min. Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write and Flag Timing |  |  |  |  |  |  |
| ${ }_{\text {twc }}$ | Write Cycle Time | 50 | 65 | 80 | 100 | ns |
| $t_{\text {wPW }}$ | Write Pulse Width | 40 | 50 | 65 | 80 | ns |
| $t_{\text {WF }}$ | Write Recovery Time | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 20 | 30 | 30 | 40 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | 5 | 10 | 10 | ns |
| $\mathrm{t}_{\text {WFF }}{ }^{\text {f }}$ | Write LOW to Full Flag LOW | 35 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {WhF }}$ | Write LOW to Half-Full Flag LOW | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {WEF }}$ | Write HIGH to Empty Flag HIGH | 35 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {wLz }}$ | Write pulse HIGH to data bus at LOW Z (Note 1) | 10 | 15 | 15 | 15 | ns |

Read and Flag Timing

| $t_{\text {RC }}$ | Read Cycle Time | 50 | 65 | 80 | 100 | ns |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RR }}$ | Read Recovery Time | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\text {RPW }}$ | Read Pulse Width | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RLZ }}$ | Read pulse LOW to data bus <br> at LOW Z (Note 1) | 5 | 10 | 10 | 10 | ns |
| $\mathrm{t}_{\text {DV }}$ | Data Valid from read pulse HIGH | 5 | 50 | 5 | 5 | ns |
| $\mathrm{t}_{\text {RHZ }}$ | Read pulse HIGH to data bus <br> at HIGH Z (Note 1) | 25 | 30 | 30 | 30 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read HIGH to Full Flag HIGH | 35 | 45 | 60 | 60 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read HIGH to Half Full-Flag HIGH | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read LOW to Empty Flag LOW | 30 | 45 | 60 | 60 | ns |


| Reset Timing |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 50 | 65 | 80 | 100 | ns |
| $t_{\text {fS }}$ | Reset Pulse Width | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RSS }}$ | Reset Setup Time | 40 | 50 | 65 | 80 | ns |
| $t_{\text {RSR }}$ | Reset Recovery Time | 10 | 15 | 15 | 20 | ns |
| $\mathrm{t}_{\text {EFL }}$ | Reset to Empty Flag LOW | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\mathrm{HFH}}$ | Reset to Half-Full Flag High | 50 | 65 | 80 | 100 | ns |
| $\mathrm{t}_{\text {FFH }}$ | Reset to Full Flag HIGH | 50 | 65 | 80 | 100 | ns |

Retransmit Timing

| $t_{\text {RTC }}$ | Retransmit Cycle Time | 50 | 65 | 80 | 100 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {RT }}$ | Retransmit Pulse Width | 40 | 50 | 65 | 80 | ns |
| $\mathrm{t}_{\text {RTR }}$ | Retransmit Recovery Time | 10 | 15 | 15 | 20 | ns |

Notes: 1. Characterized parameters.
$\dagger$ Instant -On Case Temperature.

# FIFOs: Rubber-Band Memories to Hold Your System Together 

Chuck Hastings

Data-rate matching problems are a very basic part of the life of a builder of digital systems. Today there are components called "FIFOs" which lets you keep your hardware design simple, and lets each portion of your system see the data rate which it wants to see, and yet lets you avoid hobbling the performance of your software by constantly interrupting or intermittently halting your microprocessor. FIFO is one of those made-up words, or acronyms, formed from the initials of a phrase - in this case, "First- n ,

First-Out." FIFOs may be thought of as "elastic storage" devices - "logical rubber bands" between the different parts of your system, which stretch and go slack so that data rates between different subsystems do not need to match up on a short-term microsecond-by-microsecond basis, but only need to average out to be the same over a much longer period of time. This tutorial paper both describes what FIFOs are in general, and introduces the $64 \times 4$ and $64 \times 5$ AMD's FIFOs in particular.

# FIFOs: Rubber-Band Memories to Hold Your System Together 

Chuck Hastings

## Introduction

Data-rate matching problems are a very basic part of the life of a builder of digital systems. Some important electromechanical devices such as disk drives produce or absorb data at totally inflexible rates governed by media recording densities and by the speeds at which small electric motors are naturally willing to rotate. Other devices such as letter-quality printers have maximum data rates beyond which they cannot be hurried up, and which are relatively slow compared to the rates of other devices in the system.

Microprocessors and their associated main memories are generally faster and more flexible than the other system components, but they often operate with severly degraded efficiency if they must be diverted from their main tasks every few milliseconds to handle data-ready interrupts for individual dribs and drabs of data. While "one day at a time" may be a sound principle by which to live your life, "one bit at a time" or even "one byte at a time" is not a philosophy by which to make your microprocessor live if you want the best possible service from it.

Today there are components called "FIFOs" which let you keep your hardware design simple, and let each portion of your system see the data rate which it wants to see, and yet let you avoid hobbling the performance of your software by constantly interrupting your microprocessor, or even by intermittently halting it in order to let DMA (Direct Memory Access) circuits take over control of the main memory for a short time. FIFOs may be thought of as "elastic storage" devices - "logical rubber bands" between the different parts of your system, which stretch and go slack so that data rates between different subsystems do not need to match up on a short-term microsecond-bymicrosecond basis, but only need to average out to be the same over a much longer period of time.

This tutorial paper both describes what FIFOs are in general, and introduces the $64 \times 4$ and $64 \times 5$ FIFOs in particular.

## What is a FIFO?

FIFO is one of those made-up words, or acronyms, formed from the initials of a phrase - in this case, "First-In, First-Out." Originally, the phrase "First-In, First-Out" came from the field of operations research, where it describes a queue discipline which may be applied to the processing of the elements of any queue or waiting line. There is also a LIFO, or "Last-In, First-Out" queue discipline. The terms FIFO and LIFO have also been used for many years by accountants to describe formal procedures for allocating the costs of items withdrawn from an inventory, where these items have been bought over a period of time at varying prices.

You can probably think of some simple, everyday objects which in some manner behave according to the FIFO queue discipline. For instance, little two-seater cable-drawn boats are drawn through an amusement park tunnel of love one by one, and must emerge from the other end in the same order in which they entered the tunnel - "First-In, First-Out." The old-time coin dispensers used by the attendants at such amusement park features, or by city bus drivers, are "buffer storage" devices which handle coins in this same manner. (See Figure 1.)


Figure 1. Primitive Mechanlcal FIFO Device

Notice also that the input of a coin into one of the tubes of such a coin dispenser through the slot at the top, and the output of a coin at the bottom of that tube when the lever for that tube is pushed, are completely independent events which do not have to be synchronized in any way, as long as the tube is neither totally empty nor totally full. However, if the tube fills up completely, a coin inserted into the slot will not go into the tube. Likewise, if the tube empties out completely, no coin is released from the tube at the bottom when the lever is pressed. The coin tube thus behaves as an asynchronous FiFO. Keep this homely example in mind.

In computer technology, both the FIFO queue discipline and the LIFO queue discipline are frequently used to control the insertion and withdrawal of information from a buffer memory, or from a dedicated buffer region of some larger memory. In input/output programming practice, a FIFO memory region is sometimes referred to as a circular buffer, and in programming for computer-controlled telephone systems it is called a hopper. A LIFO memory region is usually referred to as a stack.

Both FIFO and LIFO memories have frequently been implemented as special-purpose digital systems or subsystems, but as of the present time only FIFO memories are commonly implemented as individual, self-contained semiconductor devices.

## Representative FIFOs

To give you the flavor of what these semiconductor devices are like, I'll describe the type $6740164 \times 4$ FIFO and type $6740264 \times 5$ FIFO which have been available for several years from Advanced Micro Devices. (" $64 \times 4$ " here means containing 64 words of 4 bits each.) These parts have a basic, easy-to-understand architecture and control philosophy. They also happen to be the fastest FIFOs available through normal commercial channels as of this writing, and they are in widespread use for applications ranging from microcomputers up to IBM-lookalike mainframes and large special-purpose military radar processors. A 67401 is internally organized as follows:


Figure 2. Architecture of the 67401 FIFO
The list of signals/pins for the 67401 is:

| TYPE | HOW MANY | (CUM.) | I/O/V |
| :--- | :---: | :---: | :---: |
| Data In | 4 | 4 | I |
| Output | 4 | 8 | O |
| Control: |  |  |  |
| Shift In | 1 | 9 | 1 |
| Shift Out | 1 | 10 | 1 |
| Master Reset | 1 | 11 | 1 |
| Status: |  |  |  |
| Input Ready | 1 | 12 | 0 |
| Output Ready | 1 | 13 | 0 |
| Not Connected | 1 | 14 | - |
| Voltage: |  |  |  |
| VCC ${ }^{(+5 V)}$ | 1 | 15 | $V$ |
| Ground | 1 | 16 | V |

The corresponding list for the 67402 differs only in that there are 5 Data In lines rather than 4, and 5 Output lines rather than 4. The reason that there is an unused pin is that the 67401 was
originally designed as a faster bipolar upgrade of a MOS part, the Fairchild 3341, which needs a second power-supply voltage $(-12 \mathrm{~V})$ as well as $\mathrm{V}_{\mathrm{CC}}$. Much of the description to be given here of the 67401 also applies to the 3341, except for date rate - the 67401 can operate at 5 to 35 MHz depending on the exact version, compared with approximately 1 MHz for the 3341 . Pinouts are:

(Note: "NC" pin is $\mathbf{- 1 2 V}$ for 3341.)
Figure 3. 67401/3341 Pinout


Figure 4. 67402 Pinout


[^25]The reason for having a 5 -bit model as well as a 4-bit model of basically the same part is that if two 4-bit FIFOs are placed side-by-side they make only an 8 -bit FIFO, and many people have FIFO applications which entail using a parity bit with each byte, and/or a frame-marker bit with the last byte of a frame or block, which means that they want 9 -bit or 10 -bit FIFOs. A 67402 next to a 67401 makes a 9 -bit FIFO, and two 67402 s make a 10 -bit FIFO. But I'm getting ahead of myself.

A logic HIGH signal on the Input Ready line indicates that there is at least one vacant memory location within the FIFO into which a new data word may be inserted. Likewise, a logic HIGH on the Output Ready line indicates that there is at least one data word currently stored within the FIFO and available for reading at the outputs. The operation of the FIFO is such that, once a data word has been inserted at the Data In lines (the top of the FIFO, as it were), this word automatically sinks all the way to the bottom (assuming that the FIFO was previously empty) and forthwith appears at the Output lines. (Remember the synonym hopper?) In keeping with the FIFO queue discipline, the first word which was inserted is the first one available at the outputs, and additional words may be withdrawn only in the order in which they were originally inserted.
There is no provision for random access in these FIFOs, since their internal implementation uses one particular variation of shift-register technology. Each FIFO word consists of 4 (for the 67401 ) or 5 (for the 67402) data bits, plus a control or "presence" bit which indicates whether or not the word contains significant information. There are thus 4 or 5 data "tracks" and one presence "track" if you look at a FIFO from a magnetic-tape perspective. What the Master Reset input does is to clear all of the bits in the presence track, and in addition to clear the very last data word (at the "bottom") which controls the Output lines. The other 63 data words are not cleared, but it doesn't really matter; their status is like unto that of operating-system files whose Directory entries have been deleted, in that they can no longer be read out and will get written over as soon as new information comes in.

We now return to what happens when a new data word gets inserted at the "top" of the FIFO. A mark (call it a "one") is made in the presence bit for word 00 , the first word. Assume now that word 01 is vacant, so that there is a "zero" in its presence bit. The internal logic of the FIFO then operates so that the data from word 00 is automatically written into word 01, the presence bit for word 01 is automatically set to "one,". and the presence bit for word 00 is automatically reset to "zero." If word 02 is likewise vacant, the process gets repeated, and so forth until the same piece of data has settled into the lowest vacant word in the FIFO - the next lower word, and all the rest, have "ones" in their presence bits, blocking further changes.

Conversely, now assume that at the moment no data word is being input, but that one has just been output. Then the bottom word in the FIFO - word 63 - has a "zero" in its presence bit, but there are a number of other words above it which have "ones" in their presence bits. The data in word 62 then moves into word 63 in the same manner described above, and the data in word 61 moves into word 62, and so forth, until there is no longer any word in the FIFO having a "one" in its presence bit which is above a word having a "zero" in its presence bit. The effect is that of empty locations bubbling up to the top of the FIFO. Or, in case you are one of those elite individuals who has
been exposed to the concepts and jargon of modern semiconductor theory, you may prefer to think of the FIFO operation as one in which data ("electrons") flow from the top of the FIFO to the bottom, and vacancies ("holes") flow from the bottom of the FIFO to the top. In the general case, of course, new data words are being input at the top and old ones are being output at the bottom at random times, and there is a dynamic and continually changing situation within the FIFO as the new data words drop towards the bottom and the vacancies bubble up towards the top, and they intermix along the way.

An obvious consequence of this manner of operation in shift-register-technology FIFOs is that it takes quite a bit longer for a data word to pass all the way through the FIFO than the minimum time between successive input or output operations. There are various versions of the 67401 and 67402 , rated at $5,7,10,15,167$ or 35 MHz over commercial ( $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) or military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) temperature ranges. Thus, for instance, a $15-\mathrm{MHz}$ FIFO can input data words at the top and/or output data words at the bottom at a sustained rate of a word every 66-2/3 nanoseconds. However, the "fall-through time" $t_{\text {PT }}$ for these same FIFOs is stated in the data sheet as 1.6 microseconds, which is a long enough time for 24 words to be input or 24 words to be output! There is in principle also a "bubble-through" time for a single vacancy to travel from word 63 all the way back to word 00 , which should be identical to $t_{\mathrm{PT}}$, and probably is although as measured on a semiconductor tester it may differ by as much as 50 nanoseconds, which is probably due to artifacts of measurement. By the way, the stated operating frequencies and the $\mathrm{t}_{\mathrm{PT}}$, value are "worst-case" (guaranteed) numbers; the "typical" values observed in actual parts are necessarily somewhat better, since semiconductor manufacturers are obliged to take any parts back which customers can prove do not meet the worst-case numbers, and some margin of safety is always nice (see reference 1 ).

Besides AMD, other manufacturers of high-speed FIFOs include National Semiconductor, Mostek, National Semiconductor, RCA, Texas Instruments, and TRW LSI Products. Slow MOS FIFOs are available from National Semiconductor, Texas Instruments, Western Digital, and Zilog. FIFOs in development or available at just about all of these vendors also offer new bells and whistles which I haven't discussed, such as three-state outputs, serial (one-bit-at-a-time) as well as parallel data ports, and additional status flags. TRW's new FIFO, for instance, has a "half-full" flag which tells when half of the FIFO's words contain data. AMD now has the 67413 FIFO which supplies not only this flag, but also a second flag which indicates that the FIFO is either "almost full" (within eight words of full) or "almost empty" (within eight words of empty, reminiscent of the "yellow warning interrupt" in Digital Equipment Corporation's PDP-11 computers. This "almost-full/ empty flag" can be used as an interrupt to a microprocessor to indicate that some action must be taken, and the microprocessor can then examine the "half-full flag" to see what it actually has to do.

There are also other design approaches to the insides of a FIFO besides the one based on shift-register technology which has been described here. For instance, a FIFO may be organized as a random-access memory ("RAM") with two counters capable of addressing the RAM right within the chip, an "in-pointer" and an "out-pointer." The counting sequences, of course, "wrap
around" from the highest RAM address back to zero. The outpointer chases the in-pointer, the region just traversed by the inpointer but not yet by the out-pointer contains significant data, and the complementary region is logically "empty." This approach involves good news and bad news: the good news is that the long fall-through time goes away, but the bad news is that now reading and writing typically interfere with each other - unless the RAM is "two-port," they cannot be done simultaneously at all. Also, since this approach is more costly in "silicon area" than the shift-register approach, it would not result in as large FIFO capacities for the same size die or the same power consumption. In practice, this approach has only been used for MOS FIFOs which have turned out to be quite slow.

Another design approach is somewhat intermediate between the pure RAM approach as just described and the shift-register approach. It uses "ring counters" on the chip instead of fullblown binary counters. What this means in practice is that there are now two extra "tracks" along with the data tracks within the FIFO, plus also an input data bus and an output data bus. Single "one" bits move along the in-pointer track and the out-pointer track, and the out-pointer chases the in-pointer as before. The RAM is effectively two-port, and the two parallel buses both go to each and every word. Texas Instruments has announced some small ( $16 \times 4$ ) bipolar FIFOs based on this technical approach. Like the pure RAM approach, it gets rid of the fallthrough time but needs proportionally more silicon area to store a given number of bits.

## Designing with FIFOs

Returning now to the 67401 and 67402, if what you really need is a "deeper" FIFO, say $128 \times 4$ instead of just $64 \times 4$, these parts are designed to cascade using a simple "handshaking" procedure, without any external logic at all! If FIFO B follows FIFO A in the cascading sequence, the Shift In control input of FIFO B is connected to the Output Ready status output of FIFO a, and
likewise the Shift Out control input of FIFO A is connected to the Input Ready status output of FIFOB, and the Master Reset control inputs are all tied together. (See Figure 5.) That's all there is to it. Any number of FIFOs may be cascaded in this manner.


Figure 5. Cascading FIFOs to Form $128 \times 4$ FIFO


Figure 6. 192x 12 FIFO

## FIFOs: Rubber-Band Memories to Hold Your System Together

If what you really need is a "wider" FIFO, then you simply arrange $64 \times 4$ or $64 \times 5$ FIFOs side-by-side up to the required width. Then, you use an external AND gate such as a 74S08 or 74 S 11 to AND the Input Ready signals of the first rank of FIFOs if there is more than one rank, or of the only rank of FIFOs if there isn't. (See Figure 6.) Likewise, a similar AND gate is also needed to AND the Output Ready signals of the last rank of FIFOs. If you didn't provide these AND gates and just took the Input Ready signal of one FIFO as representative of when the whole array was ready, you would be taking the rather large gamble that you had correctly chosen the slowest row in this array - and if you chose wrong, 4-bit or 5-bit chunks of your input word might not get read correctly into the FIFO where they were supposed to go. Ditto on the output side. So like use the AND gates.

Although a humungous number of 67401s and 67402s are in use worldwide giving hassle-free service, it should be kept in mind that these devices are asynchronous sequential circuits. (One
definition of "asynchronous sequential circuit" is "a fortuitous collection of race conditions," but that definition is unduly sardonic for very carefully designed parts such as these.) If your board is subject to noise, or if certain data sheet setuptime and hold-time conditions are occasionally not met, errors may occur. It is prudent system-design practice to every so often allow an array of FIFOs to empty out completely, and then issue a Master Reset. (I'm assuming, of course, to start with that you're not the kind of turkey who has to be told to issue a Master Reset as part of your power-up sequence.) In the event that you still get what appear to be occasional errors, very small (say from 22 to 68 picofarads) capacitors from both the Shift In control input and the Shift Out input of a FIFO to ground will often eliminate these. But by all means start with a good circuit board - these are high-speed-Schottky-technology circuits, and like to see a lot of ground-plane metal on the board, along with other reputable interconnection practices such as 0.1 -microfarad disk capacitors between $\mathrm{V}_{\mathrm{CC}}$ and ground for each chip to bypass switching noise.

(1)

Input Ready HIGH indicates space is available and a Shift In pulse may be applied
(2)

Input Data is loaded into the first word.
3) Input Ready goes LOW indicating the first word is full.
(4) The Data from the first word is released for "fall-through" to second word
(5A) The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH.
58. If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

Figure 7. Sequence of Events When a Data Word is Shifted into a FIFO

The sequence of events which occurs during the operation of shifting a new data word into the "top" of a FIFO is shown in Figure 7, and the corresponding sequence of events for shifting out the bottom word is shown in Figure 8. In both of these figures, it has been assumed that the external logic - whether it
be the rest of your system, or just another FIFO - refrains from raising the respective Shift line to HIGH until the respective Ready line has gone HIGH, if the Shift line is raised any earlier, it simply gets ignored.

(1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
(2) Shift Out goes HIGH causing the next step.
(3) Output Ready goes LOW.
(4) Contents of word 62 (B-DATA) are released for "fall through" to word 63.
(5A) Output Ready goes HIGH indicating that new data ( $B$ ) is now available at the FIFO outputs
(58) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.

Figure 8. Sequence of Events When a Data Word is Shifted Out of a FIFO.

When two FIFOs are cascaded as shown in Figure 5, the sequences of events shown in Figures 7 and 8 are subject to the additional ground rule that the Output Ready line of the FIFO on the left in Figure 5 (call it "FIFO A") is identically the Shift In line of the FIFO on the right (call it "FIFO B"). And likewise, the Input Ready line of FIFO B is identically the Shift Out line of FIFO A. In the terminology we have been using, FIFO A is the "upper" FIFO and FIFO B is the "lower" FIFO. Although you do not normally need to be concerned about what happens when two FIFOs are hooked together for cascaded operation in this manner, since the "handshake" occurs quite automatically without the rest of your logic having to do anything to make it happen, it is an illuminating exercise to consider Figures 7 and 8 together in this light and see why the cascading works.

In the general case, both FIFO A and FIFO B are neither completely full nor completely empty. Thus, from the description already given of FIFO internal operation, after some period of time there will be a significant piece of data in word 63 or FIFO A and a "one" in the presence bit for that word. Since the word-63 presence bit is what controls the Output Ready signal, the latter will at some point in time go HIGH, and at that same point in time the data word in FIFO A word 63 is present at the output lines. Likewise, after some period of time there will be a vacancy in word 00 of FIFO B, and a "zero" in the presence bit for that word which in turn results in the Input Ready signal going HIGH. Remembering now that each of these Ready signals is in fact the respectively-opposite Shift signal for the other FIFO, it may be seen from Figure 7 that the conditions for inputting a word into FIFO B have now been met, and from Figure 8 that the conditions for outputting a word from FIFO A and allowing the next available piece of data from somewhere further "up" in FIFO A to enter FIFO A word 63 have also been
met. The time delays shown in both Figure 7 and Figure 8 from the event at 2 to the event at 3 , and from the event at 4 to the event at 5A, are asynchronous internal-logic-determined times of the order of 4 or 5 gate delays, where the gates in question are high-speed-Schottky LSI internal gates and have significantly less propagation delay than the SSI gates you can read about in data sheets.

After a single data word has made it across the interface from FIFO A into FIFO B, each FIFO from then on behaves in accordance with the operating rules already described, with the exact sequence of events depending on the rate at which new data words are input into FIFO A and the rate at which old data words are withdrawn from FIFO B. The net effect is that the combination of FIFO A and FIFO B with this hookup behaves almost exactly like a single integrated $128 \times 4$ FIFO. In fact, the "handshake" timing/control sequence for getting a data word from FIFO A across FIFO B is almost a replica of that which occurs within each FIFO, when the internal logic associated with word $n$ interfaces with that associated with word $n+1$ for the purpose of allowing a data word to advance from occupying word $n$ to filling a vacancy in word $\mathrm{n}+1$.

Returning now to applying the timing analysis shown in Figures 7 and 8 to the case of FIFO A and FIFO B operating in cascaded mode, notice that each movement (rising or falling) of the Ready signal for one FIFO is activated by the movement in the opposite sense (falling or rising, that is) for the Ready signal from the other part. The two signals, ORA/SIB (meaning "Output Ready A" which is the same signal as "Shift In B") and IRB/SOA, cannot both remain HIGH at the same time for more than a few nanoseconds, since if they are both HIGH a data word will pass between the two FIFOs as already described. So, at the point
when both the sequence of events shown in Figure 7 and the sequence of events shown in Figure 8 have been completed, and consequently ORA/SIB and IRB/SOA have both gone HIGH again, another similar sequence of events occurs for both FIFOs and another word is passed, and so forth. This process continues apace until either ORA/SIB sticks LOW, which can happen if FIFO A gets completely emptied out of data words and has "zeroes" everywhere in its presence track; or until IRB/SOA sticks LOW, which can likewise happen if FIFO B gets completely filled and has "ones" everywhere in its presence track. When such a deadlock situation occurs, it lasts until a new data word has been input into FIFO A and has had time to "fall all the way through" and settle into FIFO A word 63, or until the data word in word 63 of FIFO $B$ has been read out and the resulting vacancy has had time to "bubble all the way back up" into FIFO B word 00 , as the case may be.

## Various Uses for FIFOs

The classical FIFO application, as already mentioned at the beginning of this paper, is that of matching the instantaneous data rates of two digital systems in a simple, economical way. One of the two systems may, for reasons of design economics or even of utter necessity, want to emit or absorb data words in ultra-high-speed bursts, whereas the other one may prefer to operate at a slow-but-steady data rate or even at an erratic rate which varies between ultra-slow and slow or even between slow and fast. No matter - it's all the same to an asynchronous FIFO such as the 67401 or 67402 , as long as the input rate and the output rate do match up over a long period of time so that it neither fills up nor empties out.
There are, however, some additional uses for FIFOs which arise from other, rather different circumstances. For instance, your digital system may simply need some extra buffer storage scattered around locally at different points on your block diagram, and you and your system may really just not care whether this storage is accessed on a random or on a queue basis. Under these circumstances, it is ordinarily less hassle to use a FIFO than to use a small RAM and come up with some extra logic to generate addresses and timing signals for it. Often the FIFO modus operandi is in fact the natural one for the application; as for instance when your system must accumulate a block of 64 characters and then run them by all at once in order to examine them for the presence of some control character, using some scanning logic - or perhaps even a microprocessor - which is otherwise occupied most of the time.

A less obvious but interesting application of FIFOs is as automatic "bus-watchers" for jump-history recording for hardware or even software diagnostic purposes. A FIFO whose inputs are connected to a minicomputer's program counter or microprogram counter, or to a microcomputer's main address bus, may be operated so as to record every new jump address generated by the program. This way, if at some point the hardware freaks out or the operating system crashes, a record exists of the last 64 jumps which were taken before the system was halted, assuming of course that you have provided some way for the system to sense that all is not well and halt itself. Such a record of jumps can be very valuable in tracing out what
happened just before everything went haywire. FIFOs may be used in this way either as part of built-in self-monitoring features in digital systems, or as part of various kinds of external test equipment.

FIFOs may also be used as controllable delay elements for digital information which cannot be used immediately upon receipt - perhaps it must be matched against other information which is not yet available, or perhaps it must be synchronized with other streams of information which are out of phase by a varying amount. An example of the latter situation is deskewing several bit-streams off a parallel-format magnetic tape, which commonly has to be done when high recording densities are used. One FIFO per bit-stream is required - but the net resulting logic may still be the most reliable and economical way to get the job done, when compared with other possible digital designs. Another example is that of using FIFOs as data memories in digital correlators; the lag in an autocorrelation operation can be set simply by controlling how many words are in the FIFO at one time, and so forth. There are even some applications in which it is advantageous to operate a FIFO with all of its input and output cycles synchronized, so that absolutely all it does is to delay the data by some certain number of clock intervals.


## References

1. Bipolar LSI 1982 Databook, Monolithic Memories Inc.
2. "First In First Out Memories ... Operations and Applications," applications note published March 1978 by Monolithic Memories Inc. A good survey with some thought-provoking ideas. I have to mention one error, however; one circuit diagram shows paralleled FIFO operation in the manner of that of Figure 6 in this paper, but without the use of the AND gates for the composite Ready signals. As I already warned you, that's dangerous.
3. "Understanding FIFO's," applications note published by Monolithic Memories Inc. The author, Alan Weisberger, has also had a modified version of this note published as a magazine article, "FIFOs Eliminate the Delay when Data Rates Differ," in Electronic Design, November 27, 1981. Despite the general title, the emphasis is on digital communications applications.
4. "PROMs, PALs, FIFOs and Multipliers Team Up to Implement Single-Board High-Performance Audio Spectrum Analyzer," applications note published by Monolithic Memories Inc. The author, Richard Wm. Blasco, also had this note published in Electronic Design in two installments, in the issues of August 20 and September 3, 1981 under the titles "PAL Shrinks Audio Spectrum Analyzer" and "PAL Improves Spectrum Analyzer Performance" respectively.

## FIFO RAM Controller Tackles Deep Data Buffering

## SYSTEM DESIGN/

# FIFO RAM controller tackles deep data buffering 

## Buffering large amounts of data has long been a source of design headaches. Extra large FIFO buffers minimize system bottlenecks with an implementation as easy as it is cost-effective.

Designers are turning to innovative architectures to extend the performance of computer systems. Pipelining is one of these innovations. In pipeline architectures, data is buffered temporarily between a system's processing elements. This allows these processing elements to work more efficiently. Since data transfers can occur asynchronously, designers can minimize bottlenecks in data paths and boost overall performance.
Data buffering, however, is sometimes difficult and costly to implement. In multiprocessing and data communications applications, for example, designers encounter the problem of how to buffer large blocks of sequential data temporarily with minimum cost and trouble. Often, a few thousand to tens of thousands of words must be buffered.

In multiprocessing applications, large blocks of data and instructions are passed between the various processors. Storing information between the processors for a short time lets a sender pass data on without waiting for a receiver to finish its current task, so the sender can more quickly move on to its next task.
For data communications applications, large blocks of data must be transferred from one node to another along a data channel. Temporary buffering on and off the data channel permits each

## Tom Pai


device in the network to work more efficiently. Data can be transferred to the buffer when ready, and the device is free to move on to the next task without waiting for the data channel to be free.

Buffering large amounts of data, often called deep data buffering, can be accomplished through several methods. One technique, direct memory access (DMA), sets aside blocks of main memory as temporary data buffers. When a request for data transfer is received, the DMA controller interrupts the processor and takes control of the memory bus. The controller then moves the data into memory that has been allocated for temporary buffering.

Looking at the advantages of this buffering method, DMA controller chips are relatively inexpensive. Since they require little extra logic, the controllers are simple to implement. The DMA approach, however, has several drawbacks. First, the processor is interrupted every time a data block


A FIFO RAM controller provides addressing, control and arbitration. In the 674219 buffer, only handshaking, status flags and buffer control lines are visible to the rest of the system.
transfer request is made. To transfer data, the processor must hand over control of the memory bus. When many data block transfers occur, system performance is severely degraded. Large blocks of data degrade performance even more.

DMA also limits rates and formats of data. Using this technique, the maximum data rate is limited to the system bus data rate. Bursts of rapid data can't be directly accommodated. Besides, DMA operation is synchronous with system operation, which means that all data transfers-both input and out-put-must be synchronous with the system clock. Asynchronous data can't be directly accommodated. Another drawback of DMA is that it doesn't allow for simultaneous input and output
operation. This greatly limits the ability of a DMA buffer to act as a pipelining element.

The DMA approach is best suited for systems in which low cost is a top priority, and performance degradation, caused by interruptions to processors during the transfer of data, is tolerable. In effect, designers opting for DMA trade overall system performance, considerations about the rate and format of data and immediate access to information for inexpensive implementation and simple design.

## RAM approach eases bottlenecks

Another approach to deep data buffering involves dual-port RAM devices. A dual-port RAM is placed along the data transfer path and acts as temporary storage for incoming or outgoing data. These devices overcome many of the limitations of DMA. Thanks to two independent ports, data transfers can be completely asynchronous and simultaneous. Since one port can be isolated from the data bus, processors don't have to hand over control of the memory bus during data transfer.

Using dual-port RAMs for data buffering does have its disadvantages; to work as a data buffer, it requires a lot of external and control logic. Counters, comparators and control logic must be added to make the dual-port RAM read and write data sequentially and prevent buffer overflows and underflows from occurring. This external logic can add up to large amounts of valuable board real estate and limits the data rate of the buffer.

Another disadvantage is cost. Dual-port RAMs are 10 times the price of comparable conventional static RAMs; a $1-\mathrm{k} \times 8$-bit device costs $\$ 25$ to $\$ 30$. Implementing a $4-\mathrm{k} \times 16$-bit buffer will cost approximately $\$ 200$ for the RAM device alone.

A third method of buffering data uses first-in, first-out buffers between elements as temporary storage sites. These FIFO devices store and output the data sequentially. Like dual-port RAMs, they

have two independent asynchronous ports. But one port is dedicated to input, the other to output.

FIFO buffers offer an extremely efficient approach for data buffering. Virtually no external control is required since control and arbitration is performed with on-chip logic. Addressing is eliminated because data is sequential. The streamlined buffering afforded by FIFOs maximizes the data rate, which makes this approach a natural for high-performance systems.
For maximum data rate and design ease, FIFO buffers offer advantages over DMA and dual-port RAM methods. But the devices are geared for data buffering of shallow-to-medium depth. Large data blocks are buffered only by using an array of FIFOs, which requires large amounts of board space, making FIFO buffers too expensive and inefficient for applications with large data amounts.

## FIFO RAM controllers tackle deep data

When deep buffering is required, very large FIFO RAM buffers reduce the costs and space problems of conventional FIFO techniques. Devices such as the 674219 FIFO RAM controller can accommodate large amounts of data in high-performance systems. These devices provide the addressing, control, and arbitration logic that enables an array of RAMs to function as a FIFO buffer.

One advantage of this kind of device is the large amount of data it can handle. Using inexpensive single-port static RAMs (or dynamic RAMs with additional external logic), designers can implement a fast, fully asynchronous buffer that can temporarily store from 512 to 65,536 words. In the case of the 674219 FIFO RAM controller, a performance of 12 MHz can be attained. During simultaneous input and output operation, a data rate of 6 MHz is possible.

With two registers for data latching, a few logic gates and a RAM array, these devices can replace any system function block calling for large data buffers. All of the control, arbitration and status logic is placed on a single device, greatly simplifying large FIFO buffer designs. Information about the buffer is provided by four status flags: full, empty, half-full and almost-full/almost-empty. The full and empty flags buffer overflow and underflow. When the buffer is full, attempts to write data into the buffer won't be acknowledged. Data already in the buffer, however, won't be lost. Similarly, the empty flag prevents false data from being read out.

Status flags also help increase the efficiency of buffers and optimize system performance. Together, the half-full and almost flags can in-


Two internal counters generate addresses for the RAM array to function in a first-in, first-out manner. A third counter in the FIFO RAM controller generates status information with four flags: full, empty, half-full and almost-full ( 16 word locations to full)/almost-empty (only 16 words remaining). This counter is programmed by buffer-size select inputs to provide the proper status information for the buffer.
dicate when the buffer is almost empty and trigger a signal to the source for more data. This ensures a steady stream of data to the receiver. In systems where a receiver, such as a peripheral, is operating at a much slower rate than the source, such as a processor, the processor can send data in high-speed bursts to the buffer and then attend to other tasks while a peripheral accepts the data in a steady, uninterrupted stream.

## Dual-pointer FIFO architecture

FIFO RAM controllers implement a RAM-based FIFO architecture, which uses two pointers. The write pointer contains the address of the next available location in the RAM array to be written and the read pointer has the address of the next location for data to be read. When either pointer is used to access the memory array, it's incremented automatically to point to the next available location. When the pointer reaches the last location, it's reset to zero and the procedure continues.

A third counter provides status information, generates flag logic and prevents overflow and underflow. The -size select inputs program this counter to give the proper status information to the buffer.

In the cycle of a typical system, the buffer is reset with the Master Reset (MR) pin. This sets the read and write pointers to zero and activates the empty flag. A write cycle is initiated by a Write Request (WREQ). The Write Ready (WRDY) line goes low, acknowledging the request. A Write Register Clock (WREGCK) pulse from the FIFO RAM controller latches the data into the write register. Data is then written to the RAM array at the address location provided by the write pointer. When the buffer has valid data, the empty flag will go low, indicating that a read can take place. The read cycle follows the same sequence as the write cycle.
Since a FIFO RAM controller uses low-cost, single-port RAMs, arbitration is needed to resolve simultaneous read and write requests. On-chip arbitration logic determines which request is serviced first. The second request is acknowledged, but will not be serviced until the first request is completed.

Conventional FIFO buffers are based on shift registers. Data is shifted from register to register to the top of the stack, and then to the output port. The time it takes for a word to move from the input port to the output port is called "fall-through,"
and it is dependent on the depth of the FIFO buffer.
By contrast, FIFO RAM controllers implement a RAM-based buffer. In this scheme, pointers are incremented as each read or write occurs. Since data doesn't physically move, fall-through time is eliminated. What's more, external control of the RAM array buffer is possible by disabling both the Write Enable (WEN) and the Read Enable (REN) to impose three states on the address lines from the FIFO RAM controller to the RAMs.

By reducing the cost and space requirements of FIFO buffering, FIFO RAM controllers offer systems designers an efficient and cost-effective method to buffer large amounts of data. Using these devices, designers can minimize system bottlenecks in data paths and processing elements and can boost overall system performance.

Advanced
Micro
Devices
AN-100

## PAL Devices, PROMs, FIFOs, and Multipliers Team up to Implement Single-Board High-Performance Audio Spectrum Analyzer

This application note illustrates a high-performance audio spectrum analyzer. This circuit can analyze high fidelty audio signals with a resolution of 20 Hz and an input bandwidth of 20 kHz . It is useful in production test, performance evaluation, or adjustment of high-fidelity audio equipment. The analyzer provides a sweep generator output for rapid analysis of audio filter frequency response.

The design techniques used to implement the analyzer are quite general, and can be applied to a wide variety of DSP tasks. An
understanding of the approach used will suggest solutions to a number of DSP problems. The architecture chosen for the spectrum analyzer is controlled by a microprogram stored in PROM. Many other applications can be accommodated by changing the microprogram. The high performance of this architecture provides an attractive price/performance alternative to other DSP approaches.

# PAL Devices, PROMs, FIFOs, and Multipliers Team up to Implement Single-Board High-Performance Audio Spectrum Analyzer 

## Introduction

This application note illustrates a high-performance audio spectrum analyzer. This circuit can analyze high-fidelity audio signals with a resolution of 20 Hz and an input bandwidth of 20 kHz . It is useful in production test, performance evaluation, or adjustment of high-fidelity audio equipment. The analyzer provides a sweep generator output for rapid analysis of audio filter frequency response.

The design techniques used to implement the analyzer are quite general, and can be applied to a wide variety of DSP tasks. An understanding of the approach used will suggest solutions to a number of DSP problems. The architecture chosen for the spectrum analyzer is controlled by a microprogram stored in PROM. Many other applications can be accommodated by changing the microprogram. The high performance of this architecture provides an attractive price/performance alternative to other DSP approaches.

## Spectrum Analyzer Functions

The spectrum analyzer requires many of the functions commonly used in DSP. Figure 1 shows the analyzer functions. An input signal is mixed with a swept audio sinewave oscillator (below).


The frequency sweep acts as a sampler, starting from DC and increasing to its maximum frequency.

Mixing is accomplished by multiplying the input signal by the sinewave. From basic trigonometry:
$\cos w_{1} t \times \cos w_{2} t=1 / 2 \cos \left(w_{1}+w_{2}\right) t+1 / 2 \cos \left(w_{1}-w_{2}\right) t(1)$
The mixing process generates two new sinewaves whose frequencies are the sum and difference of the input sinewave frequencies. When the sinewave oscillator matches the frequency of an input signal component, a DC term is generated in proportion to the amplitude of that component:
$\cos w_{1} t \times \cos w_{1} t=\cos ^{2} w_{1} t=1+2 \cos w_{1} t$
The DC term is extracted by a narrow lowpass filter. Due to the finite bandwidth of this lowpass filter, mixer output signals whose frequencies fall within the filter passband also appear at the filter output. As a result, the analyzer output will represent the energy contained in a range of frequencies, from the sinewave frequency minus the filter cutoff frequency, to the sinewave frequency plus the filter cutoff frequency. The effective bandwidth of the analyzer is twice the lowpass filter bandwidth.


Figure 1. Spectrum Analyzer Functions

A detector converts the lowpass filter output to a DC voltage representing the total energy in the filter passband. If this DC voltage is plotted on a vertical axis with the sinewave oscillator frequency (represented by the sweep voltage) controlling the horizontal axis, a spectrum of the input signal results.

Other mixing schemes can be used to extract the spectrum. However, this "direct conversion" approach has two significant advantages. As shown in Figure 2, the swept oscillator output can be used to plot the frequency response of an audio filter. Other schemes require additional mixing to achieve the same results.


Figure 2. Filter Test Mode Setup

The direct conversion scheme confines the frequencies of all signals following the mixer to the lowpass filter bandwidth. Limiting the signal bandwidth has great benefit when the analyzer is implemented digitally. This benefit can be better understood with a brief review of DSP theory.

## Digital Signal Processing Theory Review

Digital signal processing is accomplished by first converting the continuous analog input signal to a series of digital numbers. The digital numbers are then manipulated to perform the required signal processing. The processed digital numbers are then converted back to a continuous analog signal, completing the processing. The functions required for DSP are shown in Figure 3.


Figure 3. DSP Functions

## Sampling

Representing a continuous input signal would require an infinite array of digital numbers. A finite collection of digital numbers can be obtained by considering the signal amplitude at discrete, periodic points in time. This process is called sampling, and is equivalent to multiplying the input signal by a periodic train of impulses of unit amplitude. The sampling theorem states that the input signal can be reconstructed without distortion if the input is bandlimited to contain no frequency components greater than half the sampling frequency. The sampling theorem means that the discrete samples completely represent the input signal, as long as the bandwidth constraint is met.

## Aliasing

What is really happening during the sampling process? Consider the Fourier series representation of a periodic unit impulse train. It can be shown that:

$$
\begin{gather*}
f(t)=\sum_{k=-\infty}^{k=\infty} \cos \left(2 \pi k f_{s} t\right), k=0,1,2,3, \ldots  \tag{2}\\
\quad \text { where } f_{s}=\frac{1}{\text { sample period }}
\end{gather*}
$$

The periodic impulse train is equivalent to a series of sinusoids consisting of all harmonics of the sampling frequency, including


Figure 4. Aliasing Spectra of Figure 3 DSP Functions
a DC term. Recalling Eq. (1) all possible sum and difference frequencies will be generated when the impluse train and the input signal are multiplied. This process is shown graphically in Figure 4. Observe that if the input contains frequencies greater than half the sampling frequency, the spectra in Figure 4 will overlap. This overlap phenomenon is known as aliasing distortion, and introduces noise in the signal.
Another consequence of the sampling process is that highfrequency signal components near a harmonic of the sampling frequency will be mixed to produce new signal components near DC. These new components have frequencies within the desired signal passband, but are really "alias" high-frequency components. The phenomenon is called aliasing.
To eliminate the undesirable effects of aliasing, a continuous analog lowpass filter is placed before the sampler. This aliasing filter removes frequency components beyond the $f_{\mathrm{S}} / 2$ limit.

## Quantizing

The input samples are converted to a series of digital numbers by an analog-to-digital (A/D) converter. The A/D converter operates by quantizing the continuous sample amplitude into a finite number of amplitude ranges, and then assigning a digital number to represent the quantized amplitude value. As might be expected, this process introduces noise in the signal, known as quantization distortion. The quantization distortion is in the form of a "white" or broadband random noise, whose RMS amplitude is:

$$
\begin{equation*}
\sigma^{2}=\frac{1}{12} 2^{-2 b} \tag{3}
\end{equation*}
$$

where $b$ is the number of bits in the output digital word, excluding the sign bit
The effect of aliasing on quantization noise is to alias high frequency noise components to the $D C$ to $f_{S} / 2$ range. The resulting noise spectral density is equivalent to a white noise of amplitude $\sigma^{2}$, bandlimited to $f_{s} / 2$.

## Dynamic Range

The A/D output contains a finite number of bits. Dynamic range is defined as the ratio of the maximum-to-minimum signal amplitude that can be represented by the digital numbers. Dynamic range is determined by the number of bits in the digital numbers, and by the noise "floor."
For a digital number containing $b$ bits plus a sign bit, the dynamic range would be:

$$
\begin{equation*}
\text { Dynamic range }(\mathrm{dB})=10 \log _{10} 2^{-2 b} \tag{4}
\end{equation*}
$$

The noise floor is the sum of all noise components that can appear at the DSP output. The primary noise factors are quantization noise and limit cycle noise (to be discussed shortly). Digital filtering will affect the noise floor by eliminating components of the noise signal. For example, the quantization noise at the DSP output is:

$$
\begin{equation*}
\mathrm{N}_{\mathrm{Q}}(\mathrm{~dB})=10 \log _{10}\left[\sigma^{2} \frac{\mathrm{BW}}{\mathrm{f}_{\mathrm{s}} / 2}\right] \tag{5}
\end{equation*}
$$

where BW is the net bandwidth of the digital filters
The noise components are uncorrelated, and are therefore combined by adding the power of each noise component. Remember that

$$
\begin{equation*}
\text { Power (absolute) }=\log _{10}-1[\text { Power }(\mathrm{dB}) / 10] \tag{6}
\end{equation*}
$$

The resulting dynamic range is:

$$
\begin{equation*}
\text { Dynamic range }(\mathrm{dB})=10 \log _{10} \frac{0.5}{\text { ミ Noise Power }} \tag{7}
\end{equation*}
$$

where $0.5=$ the maximum mean-squared amplitude
The overall dynamic range is the lesser of the result given by Eq. (4) or Eq. (7). In a practical system, the width of the digital numbers can vary. The dynamic range is usually calculated for all critical points in a digital system, with the overall dynamic range being the worst case value.

## Digital Processing

The digital numbers from the A/D converter are manipulated to process the signal. Carrier generation, filtering, and nonlinear operations are performed by appropriate "number crunching".
Generation of sinusoidal carriers is easily accomplished using a linear ramp function (digital up/down counter) and converting the results to sinusoidal samples using ROM lookup tables. Alternately, recursive equations can produce the desired carriers.
Nonlinear operations on the digital numbers must be handled with care. Since aliasing is always present in the sampled domain, harmonics generated by nonlinear operations can alias to lower frequencies. The aliasing occurs "immediately," since it can be shown that performing a nonlinear operation in the sampled domain is equivalent to first performing the nonlinear operation on a continuous signal and then sampling the result without bandlimiting the sampler input.
The sampling rate can be changed to improve the efficiency of the digital processing. For example, discarding every other digital number would reduce the effective sampling rate by a factor of two. If the processing at the higher sample rate includes digital aliasing filters to remove components greater than half the lower sample rate, the requirements of the sampling theory are still met. The sampling rate can be increased by repeating digital sample values. This repetition is equivalent to a "sample and hold" operation, and modifies the signal spectrum by

$$
\begin{equation*}
F^{\prime}(j w)=F(j w) \times \frac{\sin (w T / 2)}{w T / 2} \tag{8}
\end{equation*}
$$

where $w=2 \pi \times$ freq
$\mathrm{T}=$ input (longer) sample period
The effects of changing the sampling rate are best determined by plotting the resulting aliasing spectra.

## Digital Filtering

Digital filtering is accomplished using multiplication, addition, and delay. For example, consider the biquadratic filter section in Figure 5. If $\mathrm{z}^{-1}$ is defined to be a unit sample period delay operator, then the input-to-output transfer function of the biquadratic section is:

$$
\begin{equation*}
H(z)=\frac{1+a_{1} z^{-1}+a_{2} z^{-2}}{1+b_{1} z^{-1}+b_{2} z^{-2}} \tag{9}
\end{equation*}
$$

The biquadric sections can be cascaded to implement higherorder filters.
The Laplace transform of a unit delay is $e^{-s T}$, where $T$ is the delay period. Remember that $z^{-1}$ represents an inverse operator, so that $z \times z^{-1}=1$. Thus,

$$
\begin{equation*}
z=e^{s T} \text {, where } \mathrm{s}=\alpha+j w \tag{10}
\end{equation*}
$$



Figure 5. Digital Biquadratic Filter Section
Digital filter poles and zeroes (in the z-plane) can be mapped into the s-plane to determine the equivalent analog filter function, and vice-versa. The digital filter section of Eq. (9) corresponds to an analog biquadratic filter section with,

$$
\begin{equation*}
H(s)=\frac{s^{2}+\alpha_{0} w_{o} s+w_{o}^{2}}{s^{2}+\alpha_{1} w_{1} s+w_{1}^{2}} \tag{11}
\end{equation*}
$$

However, the periodic nature of the $e^{s T}$ function causes the digital filter passband to repeat periodically. The effect is the same as aliasing. The analog filter response is mixed with the sampling frequency harmonics to generate the true digital filter response.

## Designing Digital Filters

How does one go about designing a digital filter? One approach is to perform a least mean squared error optimization using a computer. The desired function is specified, and the computer adjusts the $a_{n}$ and $b_{n}$ values until the desired response is achieved.

A second approach is to design an equivalent analog filter and then convert that design to a digital filter. This approach has great merit, since analog filter design theory is well developed. However, the digital passband will be distorted if the analog equivalent filter has significant response to frequencies greater than $f_{\mathrm{S}} / 2$. The aliased passbands overlap at that point.

To circumvent this problem, the analog filter function can be modified to compensate for the aliasing effects. The analog transfer response is modified using several transforms to compensate for aliasing. Unfortunately, the nature of the s-plane to z-plane mapping is such that no transform can compensate for all aliasing effects without introducing other forms of distortion.

The standard (or impulse invariant) z-transform represents a direct mapping to the z-plane. No frequency, amplitude, or phase distortion is introduced, but aliasing effects are not compensated. This transform should be used when the analog filter has negligible response to frequencies greater than $f_{2} / 2$.
The bilinear $z$-transform preserves the filter amplitude response in the presence of aliasing. However, the bilinear transform introduces a distortion or warping of the frequency axis. As a result, only the filter cutoff frequency can be accurately transformed, using a pre-warping technique. Frequencies within the filter passband remain warped, introducing phase distortion in the digital filter response. The bilinear transform is used when the filter amplitude response is more critical than the phase response.

The matched $z$-transform preserves the filter phase response at the expense of amplitude response distortion. However, this amplitude distortion, unlike the aliasing distortion, can be corrected by placing additional zeroes in the transfer function. The matched transform is used when the filter phase response is critical, and either the amplitude response is not critical or the additional compensation zeroes can be accommodated.
Performing the transforms by hand is quite tedious. Fortunately, computer programs are widely available which handle the complete filter synthesis procedure, including z-transforms and pre-warping.

## Limit Cycle Noise

An effect of using digital numbers with a finite number of bits is the generation of quantization noise. When implementing digital filters, the quantization noise introduces oscilaltions that are analogous to ringing in analog filters. These oscillations are called limit cycles. The limit cycle generates a noise which peaks at frequencies corresponding to the filter pole frequencies. The noise power is roughly proportional to pole Q. Limit cycle noise for a second order filter section of Equation (11) is given by:
$N_{L}(\mathrm{~dB})=10 \log _{10}\left(\frac{2}{12} 2^{-2 b} \frac{1+r^{2}}{1-r^{2}} \frac{1}{r^{4}+1-2 r^{2} \cos 2 w}\right)$
where $\mathrm{b}=$ number of digital number bits (excluding sign bit) pole freq. $=w_{1}$ pole $Q=1 / \alpha_{1}$

$$
w=2 \pi \frac{\text { pole freq. }}{f_{s}} \quad r=\exp \left(\frac{-w}{2 \cdot \text { pole } Q}\right)
$$

The limit cycle noise must be calculated for each complex pole pair, and adjusted to reflect the response of subsequent filter stages to the limit cycle frequency. Computer programs can calculate limitcyclenoise power, including all of these considerations.

## Output Signal Reconstruction

Once manipulation of the digital sample numbers is complete, the resulting digital numbers must be converted back to a
continuous analog signal. Referring back to Fig. 3, a digital-toanalog ( $D / A$ ) converter transforms the digital numbers to a series of analog output pulses.
A sample-and-hold ( $\mathrm{S} \& \mathrm{H}$ ) circuit eliminates transients that are introduced during the D/A conversion process. The spectrum of the S\&H output is modifed as follows:

$$
S \& H F^{\prime}(j w)=F(j w) \frac{t}{T} \frac{\sin (w t / 2)}{w t / 2}
$$

$$
\text { where } t=\text { hold time } \quad T=\text { sample period }
$$

An output smoothing filter completes the reconstruction by removing all components with frequencies greater than $\mathrm{f}_{\mathrm{S}} / 2$. The smoothing filter is often optional, depending on the importance of removing the high-frequency output components.
The spectral effects of reconstruction are shown in Figure 4.

## Implementing the Spectrum Analyzer

The architecture used for the spectrum analyzer is shown in Fig. 6. Input signals are digitized and buffered with FIFOs before interface with a common 16 -bit data bus. The 16 -bit arithmetic unit (AU) provides multiply and accumulate operations. A 16-bit wide RAM stores intermediate results. A 16-bit temporary register facilitates $z^{-1}$ delays and data movement. Outputs are provided using a D/A converter and S\&H circuits.
The VCO output is buffered using FIFOs to provide a uniform high-speed sample rate. The VCO output is 12 bits wide, providing a signal-to-quantization noise ratio of 91 dB , using Equations (5) and (7). The calculation assumes a $500-\mathrm{Hz}$ bandwidth. A smoothing filter at the VCO output is not necessary. The filter test configuration of Figure 2 allows the input aliasing filter to remove the effects of VCO high-frequency components, as long as the filter under test is a linear analog circuit.
The vertical and horizontal outputs are intended to interface an oscilloscope or $X-Y$ plotter. The sampling of these outputs can be non-uniform, as long as the outputs track each other. The elastic storage at the input and VCO interfaces permits arbitrary non-uniform processing of the analyzer functions.
The 16 -bit resolution of the internal data word provides $90-\mathrm{dB}$ dynamic range according to Equation (4), or 115-dB dynamic range according to Equations (5) and (7), assuming $500-\mathrm{Hz}$ bandwidth and no limit cycle noise and aliasing.


Figure 6. Analyzer Architecture

Microprogram control was selected for the analyzer. PAL devices can efficiently implement sequential state machines. It is possible to encode all control information in PAL devices, but only three packages would be saved (one PROM and two buffers). Distributing the control among several PAL devices would reduce flexibility and make corrections very difficult. The few extra packages required for microprogram control provide an extremely flexible architecture and greatly simplify the PAL device functions.

With the theoretical background and architecture in mind, the spectrum analyzer functions can be defined in detail. The objective is to realize a circuit capable of high-resolution analysis of audio signals in the DC to $20-\mathrm{kHz}$ range. Selectable bandwidth and linear/logarithmic output display are highly desirable. Detailed functions are shown in Figure 7.


Figure 7. Detailed Functional Diagram

## Input Aliasing Filter

An analog lowpass filter removes high-frequency components from the input signals. With a sample frequency of 50 kHz and a maximum input frequency of 20 kHz , the lowest aliasing frequency is $(50-20)=30 \mathrm{kHz}$.
An eighth-order Chebychev filter with 0.1-dB passband ripple will provide 44 dB of attenuation at 30 kHz , and 86 dB attenuation at 50 kHz . It is desirable to provide at least $60-\mathrm{dB}$ overall dynamic range for high-performace analysis. To eliminate spurious responses above the $-60-\mathrm{dB}$ "floor," the input signal should have all components above 30 kHz suppressed by at least (60-44) = 16 dB . Most input signals will meet this requirement. If not, additional filtering must be provided.

## S\&H and A/D Converter

The input S\&H maintains a constant sampled signal level while the A/D conversion is in progress. No $\sin \mathrm{X} / \mathrm{X}$ correction is made for this S\&H since the net effect of the $S \& H$ plus $A / D$ action is an impulse sample at the start of the "hold" period.
The A/D conversion time should be less than $16 \mu \mathrm{~s}$. The A/D converter output digital number should "saturate" when the input signal exceeds the maximum level. The digital numbers should be in inverted two's complement form. The S\&H acquisition time should be less than $4 \mu \mathrm{~s}$.
For a full $60-\mathrm{dB}$ overall dynamic range, a 12 -bit $\mathrm{A} / \mathrm{D}$ is required.

## Mixer

The mixer multiplies the A/D output by the swept sinewave oscillator value. The multiplication produces sum and difference frequencies, according to equation (1).
Two's complement fractional arithmetic is used throughout the analyzer. Multiplication cannot overflow, since all numbers are less than 1 in magnitude.

## Swept Sinusoidal Oscillator (VCO)

A precision swept sinusoid from DC to 20 kHz must be generated to mix with the input signal. A technique particularly well suited to this application is solving the two equations:

$$
\begin{align*}
& \sin (x+y)=\sin x \cos y+\cos x \sin y  \tag{13}\\
& \cos (x+y)=\cos x \cos y-\sin x \sin y \tag{14}
\end{align*}
$$

These two trigonometric identities generate a new $\sin$ and cos value with y representing the phase shift per sample period. The technique is a "CORDIC" algorithm, based on coordinate rotation. Exact results are produced, but truncation and roundoff errors due to the finite digital word length can cause a slow change or "drift" of carrier amplitude. Fortunately, the swept sinusoid is periodically reset in the spectrum analyzer, arresting this amplitude drift.
The VCO frequency is swept by varying the value of $y$. However, since equations (13) and (14) require sin y and cos $y$, an identical CORDIC algorithm is used to obtain these values. To sweep the VCO, then, $\sin \Delta$ and $\cos \Delta$ are placed in RAM, selected by the bandwidth setting. These are two fixed numbers originally stored in PROM, and represent the frequency shift per sample time. Equations (13) and (14) are then applied to calculate $\sin y$ and $\cos y$, which represent the desired phase shift per sample time. Equations (13) and (14) are executed again to generate the actual sinusoidal output.

The calculation of $\sin y$ and $\cos y$ can take place at a reduced sample rate to save processing time. Only the last execution of equations (13) and (14) must be performed at the full $50-\mathrm{kHz}$ sample rate.
A linear ramp is generated to provide horizontal drive for an oscilloscope or $\mathrm{X}-\mathrm{Y}$ plotter. The ramp is incremented each time the $\sin y$ and $\cos y$ values are updated, tracking the VCO sweep. When the ramp value overflows, the analyzer sweep cycle is reinitialized.


Figure 8. All-Pole Digital Filter Section

## Digital Filters

Fig. 8 shows the implementation of the all-pole digital filter sections. Because of the low pole Q values in all filters, the second order sections can be simply cascaded to implement high-order filters. Fig. 8 shows a technique for handling coefficients greater than 1 with fractional number representation.
Scaling must be performed to ensure maximum dynamic range. Filter sections with high-Q poles will show peaking of signals near the pole frequencies. The input to such sections must be scaled down to prevent overflow of the arithmetic. For a secondorder all-pole section, this peaking factor is exactly the $Q$ of the poles. Thus, when a given second-order section has a pole $Q$ of 2 , the input signal to that section must be multiplied by 0.5 to prevent overflow. When the $Q$ is less than or equal to 1 , no scaling is performed.
Saturation arithmetic is not provided in this architecture. Careful scaling eliminates the need for saturation arithmetic, since the A/D will saturate at a precisely known value.

## Aliasing Filters

Two 4th-order Chebyschev filters permit reduction of the sample rate following the mixer. Each filter provides 0.3 dB passband ripple and at least 68 dB attenuation of aliasing components. The slightly high passband ripple is acceptable, since subsequent filters will dominate the composite passband shape.

The first filter permits a sample rate reduction factor of 16 . It is designed with a passband cutoff frequency of 479 Hz and a sample rate of 50 kHz . Eq. (12) predicts the limit cycle noise for this filter to be -58 dB .

The second filter permits a second sample rate reduction factor of two. Its cutoff frequency is 219 Hz , with a sample rate of 3.125 kHz . Equation (12) predits the limit cycle noise for this filter to be -83 dB . This filter also provides an additional $14-\mathrm{dB}$ attenuation of the limit cycle noise generated in the first aliasing filter, reducing the limit cycle noise from the first filter to -72 dB .
These two filters permit an overall $f_{S}$ reduction factor of 32 before processing the Bessell filter, detector, and linear-to- $\log _{2}$ functions. This results in a very substantial throughput improvement. Net execution time is determined by the time to execute a given function multiplied by the sample rate for that function. Thus 32 instructions at the reduced rate will increase the net execution time by an amount equivalent to only 1 instruction at the full sample rate.
Fig. 9 shows the aliasing spectra of the sample rate reduction process.


Figure 9. Aliasing Spectra for $\mathrm{f}_{\mathrm{S}}$ Reduction

## Lowpass Filter

A 4th-order Bessel lowpass filter determines the overall bandwidth of the analyzer. The overall bandwidth is twice the bandwidth of this filter. Overall bandwidths of 20,50,100 or 500 Hz are provided by loading the proper set of filter coefficients into RAM when the bandwidth is selected.
The Bessel filter provides an optimal transient response for the analyzer. Good transient response is important, especially at narrow bandwidths, since the spectral peaks are swept with respect to the fiter passband. The net effect is similar to pulsing the filter input. Because the phase response is critical, the matched-z transform is used to convert the analog Bessel design to the $z$-domain.
The second aliasing filter provides 3 dB of attenuation at 250 Hz . When cascaded with the Bessel filter, which also provides 3 dB attenuation at 250 Hz in the 500 Hz bandwidth mode, the response at this bandwidth is modified. However, since the overall bandwidth is relatively broad, good transient response is still achieved. Cascading these two filters provides a "transitional" filter with a Bessel response at low attenuation and a Chebyschev response at high attenuation. At bandwidths less than 500 Hz , the combination produces an optimal tradeoff between transient response and resolution.
Analysis of Equation (12) reveals that limit cycle noise increases exponentially as the pole frequency is reduced. Operating the lowpass filter at the lowest possible sampling frequency (1.5625 kHz ) minimizes limit cycle noise, in addition to improving throughput. Limit cycle noise for the lowpass filter will be -95 dB
at the $500-\mathrm{Hz}$ bandwidth, increasing to -67 dB at the $20-\mathrm{Hz}$ bandwidth.

## Detector

A square-law detector provides a DC signal corresponding to the energy at the lowpass filter output. From trigonometry:

$$
\begin{equation*}
(A \cos w t)^{2}=\frac{A^{2}}{2}(1+\cos 2 w t) \tag{15}
\end{equation*}
$$

The detector output contains the desired DC term and a single undesired term at frequency $2 w$. If the square law is ideal (easy in the digital domain), no additional terms are produced. The elimination of harmonics ensures the accuracy of the detector with $f_{S} / 32=1.5625 \mathrm{kHz}$. The highest component is always less than $\mathrm{f}_{\mathrm{S}} / 64$ with a 250 Hz maximum lowpass filter cutoff frequency. However, $2 w$ can be anywhere from DC to 500 Hz as the VCO sweeps past the spectral component.


Figure 10. Detector Sweep Filtering
Fig. 10 illustrates a technique to render the effects of the $2 w$ terms negligible. The analyzer passband is divided into $n$ equal intervals. The VCO sweep rate is controlled so that the VCO sweeps $\mathrm{BW} / \mathrm{n}_{\mathrm{per}}^{\mathrm{f}} \mathrm{S} / 32$ interval. The detector is followed by a single-pole lowpass filter with a 3 dB frequency of $\mathrm{BW} / \mathrm{n}$. As the VCO sweeps a component through the passband, the DC term is present in all $n$ intervals, but the 2 w term can affect only one interval. The worst-case DC error is $1 / n$ for an ideal cutoff, and is multiplied by $\left(2^{0}+2^{-1}+2^{-3}+2^{-4}+2^{-5}+2^{-5.5}+2^{-6}+\right.$ $2^{-6.5}+2^{-7}+2^{-7.25}+\ldots$ ) $=1.85$ due to the finite $6 \mathrm{~dB} /$ octave rolloff of the single-pole filter. Further analysis reveals that:

$$
\begin{equation*}
\mathrm{n}=\frac{1.85}{10^{\mathrm{e} / 10}-1} \tag{16}
\end{equation*}
$$

where e represents the resulting error in dB . For $\mathrm{e}=0.1 \mathrm{~dB}$, $\mathrm{n}=80$.
In the filter test mode, the signal frequency and VCO frequency are the same, forcing $w=0$. The detector has no error in this mode, but has a 3 dB gain due to the second DC term.
The detector output represents signal energy. Each bit in the detector output word thus represents only 3 dB , and 21 bits are required to reflect a 60 dB dynamic range. Double precision arithmetic is required for the detector ouput and the single-pole filter. The 67C7560 multiplier will handle double precision calculations with a time penalty. Fortunately, the calculations to be performed are simple and the operations take place at the minimum sample rate, reducing the impact on throughput.

## Linear-to-Log Conversion

The architecture of Figure 6 is customized to provide an efficient algorithm for linear-to-logarithmic output conversion. The RAM address generator monitors the 8 MSB s the data bus, and can provide a number indicating the MSB position of a positive
number. This output is used to retrieve a lookup table value. This value is used to scale the data word to quickly left-justify the MSB. A second 4-point lookup table is then used to improve the accuracy of the resulting $\log _{2}$ conversion. A $\log _{2}$ conversion is adequate, since:

$$
\begin{equation*}
\log _{10} x=\frac{\log _{2} x}{\log _{2} 10} \tag{17}
\end{equation*}
$$

Equation (17) demonstrates that the output can be displayed in decibels by setting the oscilloscope or $X-Y$ plotter $Y$-axis gain to the proper value.
Two lookup tables provide .027 dB accuracy for output values from 0 to -45 dB , and 3 dB accuracy from -45 to -84 dB . The logarithmic accuracy is limited by the 10-bit output word length to the D/A. This output can represent 0 to -84 dB in .082 dB increments. The accuracy of the 4-point lookup is therefore sufficient.
The logarithmic conversion procedure is as follows:

1) If the MSB of the data word is not among the 8 MSBs into the address generator, multiply the word by $2^{7}=128$, and increment the output number by 7. Repeat until the data word is greater than $2^{-7}$, but no more than three times. Set a flag if this step is executed more than once.
2) Look up the appropriate scale factor, from $2^{0}$ to $2^{6}$. Add $\log _{2}$ of the scale factor to the output word. The conversion is now accurate to 3 dB .
3) If the flag was not set during step 1, multiply the data word by the scale factor to left-justify the MSB position.
4) If the flag was not set during step 1, retrieve an intercept and slope value from the 8 -word lookup table (four pairs available). Perform a linear interpolation using:

$$
\begin{align*}
& x^{\prime}=a x+b \\
& \text { where } a \text { is the slope value }  \tag{18}\\
& b \text { is the intercept value }
\end{align*}
$$

The conversion is now accurate to .027 dB .
5) Scale the result to provide $84-\mathrm{dB}$ output range with a 10-bit word.
6) Subtract $2^{-1}$ from the output to convert it to two's complement form for the D/A.

The calculations are double precision for steps 1,2 , and 3 , and single precision thereafter. The conversion sequence can be bypassed using a strap option to provide a linear amplitude output from 0 to -30 dB .


Figure 11. Simplified Schematic Hi-Fi Audio Spectrum Analyzer

## Control Logic

Figure 11 shows a simplified schematic of the analyzer. All critical components are shown. Bypass capacitors and some component input connections are omitted for clarity.

The microprogram is stored in three 63S281 PROMs. The microcode word formats are shown in Figure 12. A wide, highlyparallel instruction word ensures maximum flexibility and program efficiency.
Eight PAL devices interpret the instruction word and control the analyzer. Two additional PAL devices generate a $50-\mathrm{kHz}$ strobe from the $8-\mathrm{MHz}$ master clock, and implement the output D/A multiplexer. The control PAL devices function as follows:

Sequencer: A PAL20X8 implements an 8-bit instruction sequencer. The sequencer performs the following operations:

| $\frac{\mathbf{C 1}}{0}$ | $\frac{\mathbf{C 0}}{0}$ | $\frac{\overline{\mathbf{C X}}}{\mathbf{X}}$ | $\frac{\text { Operation }}{\text { Increment by } 1 \text { (execute next instruction) }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | Increment by 2 (skip next instruction) |
| 1 | 0 | 0 | Jump to address |
| 1 | 1 | 0 | No increment (repeat current instruction) |

The $\overline{C X}$ input conditions the sequencer. Conditional branches or skip operations can be implemented. The sequencer will increment if the conditional requirement is not met.

Condition detector: A PAL16C1 monitors up to twelve status flags, and generates $\overline{C X}$. The microcode word includes a 4 -bit


| TYPE 3 RAM ADDRESS MODIFY |  | 1 1 1 |  |  | 0 | 1 |  | 1 1 <br> 1 1 |  | 1 |  | 1 | $\begin{aligned} & 1 \quad 1 \\ & 1 \\ & \hline \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Q } \\ & 0 \\ & \text { B } \\ & \end{aligned}$ | $\begin{aligned} & \text { AUS } \\ & \text { INSTR } \end{aligned}$ |  |  |  | $\begin{aligned} & \frac{5}{2} \\ & k \\ & 5 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \text { SEO } \\ \text { CNTRL } \end{gathered}$ | CONDITION | $\begin{aligned} & 0 \\ & \underset{\sim}{x} \\ & \underset{\sim}{x} \\ & \underset{\sim}{0} \\ & \underset{0}{0} \end{aligned}$ | 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 1 | $\stackrel{\widehat{\omega}}{\stackrel{\omega}{\mathrm{N}}}$ | $$ | ADDR CONTROL |  |



Figure 12. Microinstruction Word Formats

## Audio Spectrum Analyzer

condition word, CX0 through CX3. $\overline{\mathrm{CX}}$ will be zero under the following conditions:

| CX3 | CX2 | CX1 | CXO | Condition for $\mathrm{CX}=0$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Always (unconditional operation) |
| 0 | 0 | 0 | 1 | Sample strobe (SS) $=1$ |
| 0 | 0 | 1 | 0 | AU overflow (OVF) $=1$ |
| 0 | 0 | 1 | 1 | $A \cup$ busy (AUB) $=1$ |
| 0 | 1 | 0 | 0 I | Input sample ready (INR) $=0$ |
| 0 | 1 | 0 | 1 | Loop counter timeout ( $\overline{\mathrm{LLC}}$ ) $=0$ |
| 0 | 1 | 1 | 0 | $\overline{L L C}=1$ |
| 0 | 1 | 1 | 1 | Address control (AC3-AC0) $=0$ |
| 1 | 0 | 0 | 0 | $A C 0=0$ |
| 1 | 0 | 0 | 1 | $A C O=1$ |
| 1 | 0 | 1 | 0 | $A C 1=0$ |
| 1 | 0 | 1 | 1 | $A C 1=1$ |
| 1 | 1 | 0 | 0 | $A C 2=0$ |
| 1 | 1 | 0 | 1 | $A C 2=1$ |
| 1 | 1 | 1 | 0 | $A C 3=0$ |
| 1 | 1 | 1 |  | $A C 3=1$ |

The assignment is made using the flexible PAL device coding, and is optimized for the analyzer. The user can select a different set of conditions by reprogramming the PAL device.
When the microcode represents a constant (Type 1 microinstruction - see Figure 12) the $\overline{\mathrm{CON}}$ input forces $\overline{\mathrm{CX}}=1$ to suppress conditional operations. $\overline{\mathrm{CX}}$ is also used to suppress certain strobes in the analyzer, providing conditional arithmetic operations.
Loop counter: A PAL16R6 implements a 6-bit programmable down counter. This counter controls iteration loops and provides a timeout signal to the condition detector. The counter is preset via a Type 2 microinstruction, and can be decremented by other Type 2 microinstructions. The counter will halt when zero count is reached. Up to 64 iterations can be accommodated with minimal overhead.

Address control: A PAL22V10 provides indexed addressing for the $32 \times 16$ RAM, and analyzes the eight MSBs of the data bus for conditional operations. If D15 represents the data bus sign bit, then OP1-OP3 will provide the following functions:

| OP3 | OP |  | AC3-AC0 Output Function |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Clear (0000) |
| 0 | 0 | 1 | Increment |
| 0 | 1 | 0 | Decrement |
| 0 | 1 | 1 | Preset to D15-D12 (Sign + 3 MSB) |
| 1 | 0 | 0 | Preset to D14-D11 (4 MSB) |
| 1 | 0 | 1 | Preset to D11-D8 (Address load) |
| 1 | 1 | 0 | MSB position |
| 1 | 1 | 1 | No change |

The $\overline{\mathrm{ADE}}$ input enables a change in the address word. The address word will not change if $\overline{\mathrm{ADE}}=\mathbf{1}$.
The MSB position function indicates the position of the MSB for positive numbers. AC3 represents sign bit D15. This output should be zero. AC2-AC1 represent the position of the first 1 following the sign bit. Code 0000 indicates that D15-D8 are all 0.
Input/RAM control: Miscellaneous FIFO input and RAM control is provided by a PAL 10L8. The 67401 FIFO includes input ready (FIR) and output ready (FOR) signals, which are latched using the input/output shift clocks to generate two flags. The first flag (FR) resets the FIFO when input ready (latched) goes low, indicating the FIFO capacity is exhausted. The latched output ready signal flag represents input sample ready (INR). The INR
flag is used as a sequencer condition to synchronize wait loops. Use of the FR and INR flags maintains proper fill of the FIFO.
The RAM address LSB (AO) and read-write line ( $R / \bar{W}$ ) are decoded and latched. These signals are provided directly by Type IV microinstructions.
Notice that a clocked register function requires two PAL combinatorial outputs per bit, while a transparent latch function requires only one PAL output per bit.
Arithmetic unit control: The variety of functions listed in Table 3 indicate the utility of the arithmetic unit (AU). A PAL16R6 provides simplified control of the AU.
The PAL devices and AU load signal provide conditional arithmetic operations. Gating the load input will suppress the start of a new arithmetic operation. When $\overline{\text { CXE }}$ is high, the operation is performed unconditionally. When CXE is low, the operation is performed only if $\overline{\mathrm{CX}}$ is low. Combining conditional jumps and conditional AU operations provides a high degree of program flexibility.
The PAL device monitors the $A U$ instructions and generates a busy signal ( $\overline{\mathrm{AUB}}$ ). A counter in the PAL device keeps track of variable-length operations to provide the correct output for any instruction sequence. The $\overline{A U B}$ signal conditions the sequencer to synchronize the microprogram to the AU operation. Microprogramming is simplified as a result.
The PAL device also gates the input FIFO shift out clock (INS) to eliminate transients while providing a full 125 -ns pulse for proper FIFO operation.
Data strobe generator: A PAL10L8 provides a number of transient-free, gated strobes. These strobes provide control of the analyzer data flow. The PAL device interprets the microinstruction to determine the proper microinstruction type, and generates the strobes accordingly.
The PAL device also generates an $8-\mathrm{MHz}$ buffered clock, as shown in Figure 11. The crystal oscillator circuit provides independent AC and DC feedback, permitting reliable operation with the PAL device.

Strap/output sample control: A PAL16L8 generates additional control strobes for the output sample-and-hold circuits.

The PAL device also provides a tristatebuffer function, connecting control straps to the data bus for certain conditional jump operations. Two straps select the desired analyzer bandwidth/ sweep rate, and the third strap selects linear or logarithmic output.

## Signal output

The VCO output must be sampled at precise intervals to avoid phase modulation effects. Three 67401 FIFOs buffer the VCO samples, which are generated during the $50-\mathrm{kHz}$ input processing. A 12-bit D/A converter provides better than 91 dB signal-todistortion ratio. The S\&H circuit provides VCO outputs at precise $50-\mathrm{kHz}$ intervals, and removes spikes that are generated in the D/A converter. All necessary control signals are generated by the strap/output data control PAL device.

The horizontal and vertical outputs normally drive an X-Y plotter or oscilloscope. There is no need to buffer these signals as long as the two outputs track each other. The D/A used for the VCO output is shared by adding two PAL12H6 chips programmed as multiplexers. Use of PAL devices requires fewer packages than a TTL multiplexer. Additional S\&H circuits decode the multiplexed D/A output to separate the output signals.

## Microprogram

The architecture can implement a variety of DSP functions. A microprogram, stored in 63S281 PROMs, customizes the architecture to perform the spectrum analyzer tasks. The microinstruction formats were summarized in Figure 12. The algorithms to be implemented were discussed in the previous section. The step-by-step implementation of these algorithms is converted to a sequence of microinstructions to form the microprogram. The procedure is analogous to programming a microprocessor.
Operation of the microprogram is better understood by considering the allocation of the 74S218 RAM locations, shown in Figure 13. The microprogram consists of two parts. High-speed input processing provides the carrier generation, mixing, aliasing filter and lowpass filter functions. Figure 13a shows the RAM allocation during input processing. The input segment includes an efficient iteration loop, using the PAL device loop counter, to process the $50-\mathrm{kHz}$ functions. The carrier frequency shift and lowpass filter functions are processed at the $\mathrm{f}_{\mathrm{S}} / 32$ reduced sample rate for maximum throughput efficiency.
The values of $\sin \Delta, \cos \Delta$, and the Bessell filter coefficients depend on the analyzer bandwidth strap selection. These values are stored in a "table" area in Fig. 13, and can be easily changed. The fixed aliasing filter coefficients are stored as constants in the microprogram itself.

Once the input processing is complete, coefficients located in the table area can be changed. This area is re-used by the output program segment to hold the scale factors for the linear-to-log conversion routine. The detector functions are processed, and the logarithmic conversion is started with the RAM allocation of Figure 13(b). The table area is then reloaded with the interpolation coefficients (Figure 13(c)) to complete the logarithmic conversion. Shaded areas in Figure 13 provide temporary data and flag storage for the routines.
The microprogram samples the strap settings and loads the table area with the appropriate coefficients for input processing. The detector filter coefficient $\left(b_{1}\right)$ is also determined and loaded. The input processing is then repeated. This sequence repeats indefinitely. The coefficient loading technique makes efficient use of RAM capacity while eliminating elaborate jump sequences. All coefficient table updates are processed at the minimum sample rate for best efficiency.
The PAL device controllers simplify the microprogram. A PAL device provides hardware iteration loops. The AU controller eliminates wasteful "NO-OP" instructions otherwise required to allow completion of AU operations. The input control PAL device simplifies handshaking with the input logic. With the benefit of the PAL device controllers, the analyzer microprogram easily fits into the 256 -instruction capacity of the PROMs.

(a) INPUT

UTILITY
LIN-LOG SCALING
DETECTOR
(b) OUTPUT-1


Figure 13. RAM Allocation

| TITLE | AN-100 DSP Counter |
| :--- | :--- |
| PATTERN | DSPCOUNT |
| REVISION | 1 |
| AUTHOR | Marc Baker |
| COMPANY | Monolithic Memories |
| DATE | August 20,1987 |

CHIP DSPCOUNT PAL20X8
CLK NC OP3 OP4 OP5 OP6 OP7 C0 Cl /CX NC GND /OE NC A7 A6 A5 A4 A3 A2 Al A0 /LOAD VCC

EQUATIONS

```
LOAD = /C0* Cl* CX ;FED BACK TO EQUATIONS
/A0 := /LOAD*/A0 ;HOLD/INCREMENT BY 2
    + /C0* Cl* CX ;LOAD 0
    :+:/C0*/Cl ;INCREMENT BY I
/Al := /LOAD*/Al
    + /CO* Cl* CX
    :+:/C0*/Cl* A0
/A2 := /LOAD*/A2 ;HOLD
    + /C0* Cl* CX ;LOAD 0
    :+:/C0*/Cl* Al* A0 ;INCREMENT BY l
    + C0*/Cl* CX* Al*/A0 ;INCREMENT BY 2
/A3 := /LOAD*/A3 ;HOLD
    + /C0* Cl* CX*/OP3 ;LOAD
    :+:/C0*/Cl* A2* Al* A0 ;INCREMENT BY l
        +C0*/Cl* CX* A2* Al*/A0 ;INCREMENT BY 2
/A4 := /LOAD*/A4 ;HOLD
    + /C0* Cl* CX*/OP4 ;LOAD
    :+:/C0*/Cl* A3* A2* Al* A0 ;INCREMENT BY 1
        t.CO*/Cl* CX* A3* A2* Al*/A0 ;INCREMENT BY 2
/A5 := /LOAD*/A5 ;HOLD
    + /C0* Cl* CX*/OP5 ;LOAD
    :+:/C0*/Cl* A4* A3* A2* Al* A0 ; INCREMENT BY l
        + C0*/Cl* CX* A4* A3* A2* Al*/A0 ; INCREMENT BY 2
/A6 := /LOAD*/A6 ;HOLD
    + /C0* Cl* CX*/OP6
    :+: /C0*/Cl* A5* A4* A3* A2* Al* A0 ;INC BY l
    + C0*/Cl* CX* A5* A4* A3* A2* Al*/A0 ;INC BY 2
/A7 := /LOAD*/A7 ;HOLD
    + /C0* Cl* CX*/OP7 ;LOAD
    :+:/CO*/Cl* Ar A6* A5* A4* A3* A2* Al* AO ;INC BY l
```


## SIMULATION

TRACE_ON CLK A7 A6 A5 A4 A3 A2 A1 A0 ;Trace CLK and outputs
SETF OE /C0 Cl CX /OP7 /OP6 /OP5 /OP4 /OP3
CLOCKF CLK ;Load all 0s CHECK /A7 /A6 /A5 /A4 /A3 /A2 /A1 /A0

SETF CO /Cl
CLOCKF CLK increment by 2 CHECK /A7 /A6 /A5 /A4 /A3 /A2 Al /A0 ; to 2

CLOCKF CLK ;increment by 2 CHECK /A7 /A6 /A5 /A4 /A3 A2 /A1 /A0 ; to 4

CLOCKF CLK $\quad$ increment by 2 CHECK /A7 /A6 /A5 /A4 /A3 A2 A1 /A0 ; to 6

SETF /C0
CLOCKF CLK $\quad$ Increment by l СНЕСК /A7 /A6 /A5 /A4 /A3 A2 A1 A0 ; to 7

CLOCKF CLK $\quad$ increment by 1 CHECK /A7 /A6 /A5 /A4 A3 /A2 /A1 /A0 ; to 8

SETF C0 C1
CLOCKF CLK ;Hold
CLOCKF CLK ;Hold CHECK /A7 /A6 /A5 /A4 A3 /A2 /Al /A0 ; to 8

TRACE_OFF

TITLE
PATTERN
REVISION
AUTHOR
COMPANY
DATE

AN-100 DSP Condition DSPCOND
1
Marc Baker
Monolithic Memories
August 20, 1987

```
CHIP DSPCOND PAL16Cl
CX3 CX2 CXI CX0 SS OVF AUB INR /LLC GND /CON AC0 ACl AC2 /CX COMP_CX AC3 NC NC VCC
```


## EQUATIONS

```
CX = /CX3*/CX2*/CX1*/CXO* CON
```

CX = /CX3*/CX2*/CX1*/CXO* CON
+ /CX3*/CX2*/CX1* CXO* SS* CON
+ /CX3*/CX2*/CX1* CXO* SS* CON
+/CX3*/CX2* CXI*/CXO* OVF* CON
+/CX3*/CX2* CXI*/CXO* OVF* CON
+ /CX3*/CX2* CXI* CXO* AUB* CON
+ /CX3*/CX2* CXI* CXO* AUB* CON
+/CX3* CX2*/CXI*/CXO*/INR* CON
+/CX3* CX2*/CXI*/CXO*/INR* CON
+ /CX3* CX2*/CXI* CXO* LLC* CON
+ /CX3* CX2*/CXI* CXO* LLC* CON
+ /CX3* CX2* CXI*/CX0*/LLC* CON
+ /CX3* CX2* CXI*/CX0*/LLC* CON
+/CX3* CX2* CXI* CXO*/AC3*/AC2*/ACl*/AC0* CON
+/CX3* CX2* CXI* CXO*/AC3*/AC2*/ACl*/AC0* CON
+ CX3*/CX2*/CXI*/CXO*/AC0* CON
+ CX3*/CX2*/CXI*/CXO*/AC0* CON
+ CX3*/CX2*/CXI* CXO* ACO* CON
+ CX3*/CX2*/CXI* CXO* ACO* CON
+ CX3*/CX2* CXI*/CXO*/ACl* CON
+ CX3*/CX2* CXI*/CXO*/ACl* CON
+ CX3*/CX2* CXI* CXO* ACl* CON
+ CX3*/CX2* CXI* CXO* ACl* CON
+ CX3* CX2*/CXI*/CXO*/AC2* CON
+ CX3* CX2*/CXI*/CXO*/AC2* CON
+ CX3* CX2*/CXI* CXO* AC2* CON
+ CX3* CX2*/CXI* CXO* AC2* CON
+ CX3* CX2* CXI*/CXO*/AC3* CON
+ CX3* CX2* CXI*/CXO*/AC3* CON
+ CX3* CX2* CXI* CXO* AC3* CON

```
    + CX3* CX2* CXI* CXO* AC3* CON
```

SIMULATION



| TITLE | AN-100 DSP Address Control |
| :--- | :--- |
| PATTERN | ADDCONT |
| REVISION | 1 |
| AUTHOR | Marc Baker |
| COMPANY | Monolithic Memories |
| DATE | August 21, 1987 |

## CHIP ADDCONT PAL22V10

CLK OP3 OP2 OP1 /ADE Dl5 Dl4 Dl3 D12 NC NC GND NC NC Dll Dl0 AC0 ACl AC2 AC3 D9 D8 NC VCC GLOBAL

## EQUATIONS

```
AC0 := /OP3*/OP2* OPl*/AC0* ADE ;INC
    +/OP3* OP2*/OP1*/ACO* ADE ;DEC
    +/OP3* OP2* OPl* Dl2* ADE ;Dl2
    + OP3*/OP2*/OPl* Dll* ADE ;Dll
    + OP3*/OP2* OP1* D8 * ADE ;D8
    + OP3* OP2*/OP1* Dl4* ADE ;MSB EQUATIONS
    + OP3* OP2*/OPl*/Dl4*/Dl3* Dl2* ADE
    + OP3* OP2*/OPl*/Dl4*/Dl3*/Dl2*/Dll* Dl0* ADE
    + OP3* OP2*/OPl*/Dl4*/Dl3*/Dli2*/Dll*/Dl0*/D9*D8* ADE
    + OP3* OP2* OP1* ACO ;HOLD
    + AC0*/ADE ;HOLD
ACl := /OP3*/OP2* OPl* ACl*/ACO* ADE ;INC
    +/OP3*/OP2* OPl*/ACl* ACO* ADE ;INC
    +//OP3* OP2*/OP1* ACI* ACO* ADE ;DEC
    +/OP3* OP2*/OPI*/ACl*/ACO* ADE ;DEC
    +/OP3* OP2* OP1* Dl3* ADE ;D13
    + OP3*/OP2*/OPl* Dl2* ADE ;D12
    + OP3*/OP2* OP1* D9 * ADE ;D9
    + OP3* OP2*/OP1* D14* ADE ;MSB EQUATIONS
    + OP3* OP2*/OP1*/D14* Dl3* ADE
    + OP3* OP2*/OPl*/Dl4*/Dl3*/Dl2*/Dll* Dl0* ADE
    + OP3* OP2*/OPl*/Dl4*/Dl3*/Dl2*/Dll*/Dl0* D9* ADE
    + OP3* OP2* OPl* ACl ;HOLD
    + ACl*/ADE ;HOLD
```

```
AC2 := /OP3*/OP2* OP1*/AC2* ACl* AC0* ADE ;INC
    +/OP3*/OP2* OP1* AC2*/AC1* ADE ;INC
    + /OP3*/OP2* OP1* AC2* /AC0* ADE ;INC
    + /OP3* OP2*/OPl*/AC2*/ACl*/AC0* ADE ;DEC
    + /OP3* OP2*/OPl* AC2* AC1* ADE ;DEC
    + /OP3* OP2*/OP1* AC2* AC0* ADE ;DEC
    +/OP3* OP2* OPl* Dl4* ADE ;Dl4
    + OP3*/OP2*/OP1* D13* ADE ;D13
    + OP3*/OP2* OPl* Dl0* ADE ;Dl0
    + OP3* OP2*/OP1* Dl4* ADE ;MSB
    + OP3* OP2*/OP1* Dl3* ADE
    + OP3* OP2*/OP1* Dl2* ADE
    + OP3* OP2*/OP1* Dll* ADE
    + OP3* OP2* OP1* AC2 ;HOLD
    + AC2*/ADE ;HOLD
AC3 := /OP3*/OP2* OP1*/AC3* AC2* ACl* AC0* ADE ;INC
    +/OP3*/OP2* OPl* AC3*/AC2* ADE ;INC
    + /OP3*/OP2* OP1* AC3* /ACl* ADE ;INC
    +/OP3*/OP2* OP1* AC3* /AC0* ADE ;INC
    '+/OP3* OP2*/OP1*/AC3*/AC2*/ACl*/AC0* ADE ;DEC
    +/OP3* OP2*/OP1*/AC3* AC2* ADE ;DEC
    + /OP3* OP2*/OP1*/AC3* ACl* ADE ;DEC
    + /OP3* OP2*/OP1*/AC3* AC0* ADE ;DEC
    + /OP3* OP2* OP1* Dl5* ADE ;D15
    + OP3*/OP2*/OP1* D14* ADE ;D14
    + OP3*/OP2* OP1* Dll* ADE ;Dll
    + OP3* OP2* OP1* AC3 ;HOLD
    + AC3*/ADE ;HOLD
SIMULATION
TRACE_ON CLK AC3 AC2 ACl AC0
SETF ADE /OP3 /OP2 /OP1
CLOCKF CLK ; CLEAR TO 0
CHECK /AC3 /AC2 /ACl /AC0
SETF OPI
CLOCKF CLK ; INCREMENT TO 1
CHECK /AC3 /AC2 /AC1 AC0
CLOCKF CLK ;INCREMENT TO 2
CHECK /AC3 /AC2 ACl /AC0
CLOCKF CLK
CLOCKF CLK
CLOCKF CLK
CLOCKF CLK
CLOCKF CLK
CLOCKF CLK ; INCREMENT TO 8
CHECK AC3 /AC2 /ACl /AC0
```

SETF OP2 /OP1
CLOCKF CLK ;DECREMENT TO 7
CHECK /AC3 AC2 ACl ACO
CLOCKF CLK
CLOCKF CLK
CLOCKF CLK
CLOCKF CLK ;DECREMENT TO 3
CHECK /AC3 /AC2 ACl AC0
SETF OPl /Dl5 Dl4 /D13 Dl2 /Dll
CLOCKF CLK
CHECK /AC3 AC2 /ACl AC0
SETF OP3 /OP2 /OP1
CLOCKF CLK ;SET TO Dl4-Dll
CHECK AC3 /AC2 ACl /AC0
SETF OPl Dl0 /D9 D8
CLOCKF CLK
CHECK /AC3 AC2 /ACl ACO
SETF OP2 /OPl
CLOCKF CLK ;CHECK MSB
CHECK /AC3 AC2 ACl AC0
SETF /Dl4
CLOCKF CLK
CHECK /AC3 AC2 /ACl AC0
SETF OP1
CLOCKF CLK ;HOLD
CHECK /AC3 AC2 /ACl AC0
SETF /OP3 /OP2 /OP1 /ADE ;HOLD
CLOCKF CLK
CHECK /AC3 AC2 /ACl AC0
TRACE_OFF

```

\title{
First-In First-Out Memories: \\ Operations and Applications
}

Zwie Amitai and Nusra Lodhi

In many digital systems, high-speed transfers of data or instructions take place between sources and destinations that have different data rates. In other cases, the source and destination cannot operate simultaneously thereby needing some kind of data buffer at either source or destination. First-In First-Out (FIFO) memories are devices used to provide both data buffering
and data rate matching between source and destination in digital systems. A family of FIFO devices, available from AMD, covers a wide range of data rates as well as different applications such as high-speed data acquisition, and serial to/from parallel format conversions.

\title{
First-In First-Out Memories: Operations and Applications
}

\author{
Zwie Amitai and Nusra Lodhi
}

\section*{What's a FIFO? \\ Definition}

FIFO means First-In First-Out. In this case FIFO refers to a First-In First-Out, 2-port memory device. The data stored in a FIFO memory is provided at the output port in the same sequence that the data was written via the input port. Writing and reading data can be completely independent operations except when the FIFO is full or empty. The FIFO is empty and no more words can be read whenever the total number of words read since reset is equal to the total number of words written. The FIFO is full and no more words can be written whenever the total number of words written is equal to the number of words read plus the capacity of the FIFO.

\section*{FIFO Operation}

FIFO memories are used to assemble incoming data in a word serial buffer to be read out later in the order written, usually at a different rate. A simple mechanical analogy is the old fashioned coin dispenser used by the ice cream vendor or amusement park arcade vendor (Figure 1). Each coin tube has storage space for a number of coins, say sixty-four coins for example. Coins are dropped into each tube one at a time through a slot in the top of the tube. When a coin is entered, it falls to the top of the stack of coins already stored in the tube. When change is needed, the vendor pushes a lever near the bottom of the tube. This releases a single coin each time the lever is depressed and released. The coin dispenser is clearly a FIFO memory for coins because coins are released at the bottom of the tube in the same order they were entered at the top, but usually at a different rate.

Each time a coin is removed from the bottom of the tube, the coin directly above it moves down to fill the vacant space. The same happens to each of the other coins in the stack. There is no restriction on loading and delivering coins asynchronously or simultaneously except for the empty and full conditions. If the tube is empty or if a coin has not yet fallen to the bottom of the tube, nothing will happen when the coin release lever is pressed. When the tube has sixty-four coins stored, it is not possible to stuff another coin into the tube. The operation of the 67401 FIFO is directly analogous to the coin changer except that the 67401 has four coin tubes that operate together rather than four independent tubes in the coin changer.

\section*{Using a FIFO}

\section*{Do You Need a FIFO?}

If you are designing or using a digital system involving highspeed transfers of data or instructions from sources to destinations, you may find a FIFO memory to be useful and economically beneficial. Many digital devices such as computers and peripherals have natural or fixed rates for transmitting and receiving data. The most efficient transfers occur when both the source device and the destination device can operate at the same high speed, and when both perform data transfers simultaneously. Unfortunately this is seldom the case, and either the source or the destination device must spend some time waiting or attending to other chores: Data rate matching, and data buffering, to provide the delay between source transmit to destination receive, are two of the principal applications for FIFO memories.
You should consider the possibility of using a FIFO whenever your system requires transferring data, commands, or instructions from any of the following sources to any of the following destinations. Table 1 shows the family of FIFOs available from Monolithic Memories.

\section*{SOURCES}

Computer CPU
RAM or ROM
Disk Memory Unit
Magnetic Tape Unit
Paper Tape Reader
Keyboard
Analog-to-Digital Converter
Telephone Communications Modem
Radio Transmitter
Timeshare Computer System
Data Bus Within Computer
Address Bus Within
Computer
Electromechanical Device

\section*{DESTINATIONS}

Computer CPU
RAM
Disk Memory Unit
Magnetic Tape Unit
Paper Tape Punch
CRT Display
Digital-to-Analog Converter
Telephone Communications Modem
Radio Receiver
Timeshare Computer System
Printer
Panel Meter Display
Electromechanical Devices

First-In First-Out Memories: Operations and Applications
\begin{tabular}{|c|c|c|}
\hline PART NUMBER & ORGANIZATION & FEATURES \\
\hline 67 L 401 & \multirow{5}{*}{64x4} & 5 MHz Com \\
\hline 57401 & & 7 MHz Mil \\
\hline 57401A & & 10 MHz Mil \\
\hline 67401 & & 10 MHz Com \\
\hline 67401A & & 15 MHz Com \\
\hline 57402 & \multirow{4}{*}{\(64 \times 5\)} & 7 MHz Mil \\
\hline 57402A & & 10 MHz Mil \\
\hline 67402 & & 10 MHz Com \\
\hline 67402A & & 15 MHz Com \\
\hline 67413 & \multirow[t]{2}{*}{\(64 \times 5\)} & Standalone 25 MHz Com \\
\hline 5/67413A & & Standalone 35 MHz Com, 25 MHz Mil \\
\hline 74S225 & \(16 \times 5\) & 10 MHz Com \\
\hline 74S225A & \(16 \times 5\) & 20 MHz Com \\
\hline 67417A & 64×8/9 & \begin{tabular}{ll} 
Serializing FIFO & 28 MHz serial rate \\
& 10 MHz parallel rate
\end{tabular} \\
\hline
\end{tabular}

Table 1. FIFO Family

\section*{Classes of FIFO Applications}

The two principal uses for the 67401 FIFO are data rate matching and data buffering. Actually these classes overlap somewhat because data rate matching implies data buffering within the FIFO in order to achieve the objective or writing into the FIFO at one rate and reading out of the FIFO at another rate. It is also apparent that you cannot write at one rate and read at another rate continuously without eventually filling (fast write, slow read) or emptying (slow write, fast read) any fixed length

FIFO memory. Once the FIFO is full, it cannot accept additional data until it begins to empty due to reading or clearing its contents.
In the other case, once the FIFO has been emptied, it makes no sense to continue reading until more data has been written. This limitation implies that the faster rate operation (whether reading or writing) must be done in bursts with gaps between bursts to allow time for empty storage space to be created within the FIFO by the slower rate operation.


Figure 2. Data Transfer from Magnetic Tape Unit to Printer

\section*{High-Speed Burst to Lower Speed Steady Rate}

Figure 2 shows a magnetic tape unit supplying data to a line printer. The printer prints characters at a regular rate that is slower than the magnetic tape unit can supply characters (Figure 3 ).


Figure 3. Fast Rate to Slow Rate

It is usually inconvenient and expensive to require the MTU to stop and start between characters to wait for the printer. The MTU operates more efficiently by writing a burst of characters at its fixed high rate into the FIFO then waiting for the printer to read the FIFO at its fixed low-speed rate. When the FIFO buffer becomes empty (or almost empty), it can notify the MTU to supply another burst of data. The FIFO's Output Ready signal can be used as an interrupt. It may be convenient to size the FIFO at the maximum line length so that the MTU can reload the FIFO whenever it sees a carriage return. Figure 4 shows a similar application where the printer is being driven from a high-speed computer. By sending bursts of data to the printer, the computer is free between bursts to perform other tasks, such as processing the data to be printed. The practice of storing high-speed bursts in the FIFO and reading at a slower steady rate is useful for many high-speed burst data sources such as disk memories, random access memories, and high-speed data communications links. The printer is typical of a number of fixed rate slow-speed devices such as a paper tape punch, analog-todigital converter, or a telephone data link.
Direct Memory Access (DMA) is often used as a solution to this kind of rate matching problem. With DMA, the computer stores data in its RAM at the high-speed burst rate. The slow-speed device then reads the RAM directly at its leisure. This method, however, requires a considerable amount of hardware to implement the DMA operation. Because of its simple logic structure the FIFO permits a reduction in hardware.


Figure 4. Data Transfer from Computer CPU to Printer

\section*{Low-Speed Steady Rate to High-Speed Burst}

Another common situation in digital data transmission is shown in Figure 5. Here the source of data operates at a slow steady rate, while the data destination device is capable of higher speed burst reception. This is illustrated by a paper tape reader supplying data to a high-speed CPU in Figure 6. If the computer were required to read the paper tape reader directly in a programmed I/O operation, it would spend most of its time waiting for the reader to advance. This is a common occurance in microcomputer software development systems. If the computer can be used for other tasks while it is reading the tape, its operation becomes more efficient and its throughput is higher. Using the FIFO, the tape reader stores the incoming data at its natural rate. The computer reads the FIFO at its maximum input rate until the FIFO is empty or until the computer turns its attention to another task. This slow rate to fast burst operation is appropriate for source devices such as analog-to-digital converters and telephone modems. The destination devices could be a magnetic tape, disk, or CRT display operating at speeds up to 15 MHz .


Figure 5. Slow Rate to Fast Rate


PAPER TAPE READER

Figure 6. Data Transfer from Paper Tape Reader to CPU

\section*{Steady Rate to Erratic Rate}

Figure 7 illustrates a situation where data is available from a source at a fixed rate, but is used by the destination devices at an erratic or unpredictable rate. One example of this situation is a printing terminal receiving data from a telephone modem connected to a timeshare computer (Figure 8). The computer and modem transmit the data at a steady rate, say 300 baud. The printer prints at a steady rate until it gets a carriage return character. The printer may then require several character times to execute the carriage return before it can print the characters that follow. This problem can be solved using the FIFO as a buffer so that the characters following the CR are stored in the FIFO and printed at the natural rate of the terminal. Note that the interval between printing successive characters must actually be slightly faster than 300 baud so that the printer can catch up after each carriage return. Otherwise, the FIFO would gradually fill up and overflow. This is a fundamental characteristic of FIFO buffers. In all cases the average input data rate over a long period of time cannot exceed the average output data rate. In practice the size of the FIFO is determined by the duty cycle of the higher data rate as well as the ratio of input rate to output rate.


Figure 7. Steady Rate to Erratic Rate


Figure 8. Timeshare Computer System to Printing Terminal

Another example of steady to erratic data rate is the interface to a machine tool such as the turret drill shown in Figure 9. The FIFO is used to store commands received from magnetic tape at a steady rate or a high-speed burst. The execution of these commands varies depending on the mechanical operation required. Changing drills may require much longer than drilling a series of holes.
In some numeric control systems the instructions for a whole shop full of machine tools may be provided by a single shared computer. In this case, FIFOs can be used in each machine tool to store a burst of instructions. Then the computer is free to control other machines, check status, or execute maintenance operations while each machine continues executing commands stored in its own FIFO memory.
The example in Figure 12 shows a digital system using a large high-speed host computer to control a multitude of slower slave computers (possibly microprocessors). The host computer transmits high-speed bursts of commands and data to microprocessors connected to its I/O bus. These are stored in FIFOs and executed by the microprocessors at their own rates. The host computer can control a large number of microprocessors and service its own peripheral devices in either timeshared or multiprocessing mode. Each individual microprocessor uses FIFOs to accumulate results and status information to be polled by the host periodically. In addition each microprocessor operates at its effective rate by buffering its I/O operations in FIFOs. The whole system is connected to a remote control radio link using a FIFO to adjust the data rate between the receiver and the host computer.


Figure 9. Magnetic Tape Unit to Turret Drill


Figure 10. Erratic Rate to Steady Rate with Gaps


Figure 11. Keyboard to Magnetic Tape Unit


Figure 12. Multiple Processors Receive High-Speed Burst Commands, Execute at Slower Rate, Accumulate Status Information at Slow Rate and Transmit Status at Burst Rate when Polled

\section*{Erratic Rate to Steady Rate}

In many cases data is transmitted at an erratic or unpredictable rate, but must be formed into steady high-speed bursts (Figure 10 ) to be efficiently used by the receiving device. A typical example of this situation is the keyboard to tape machine shown in Figure 11. The information is generated by the keyboard operator at a very erratic rate. The FIFO is used to avoid starting and stopping the tape at irregular intervals to record single characters. As a result, the tape unit can record data in longer records, thereby saving tape and saving the higher cost of an incremental tape recorder.

\section*{Skew Buffering}

Up to this point all the examples we have considered have involved parallel words of digital data where each bit in each word was transmitted simultaneously with the other bits in that word. In high-speed magnetic tape readers and other highspeed devices, this may not be a realistic assumption. Figure 13 shows a hypothetical 4-bit magnetic tape system reading four parallel tracks from a tape. Before this data can be used in a digital system, it must be amplified, properly formatted and stored in an output register. Usually the individual bits of a given data word have been skewed with respect to each other during the record and playback operations. The actual data from the tape heads may look something like Figure 14. In some systems individual bits may be skewed as much as three words away from their companion bits. Deskewing the signals from the tape is an ideal application for the high speed of the 67401/A/B FIFO. In such systems there is usually other information about the skewed bits that can be detected and used to help deskew the data. In this application a separate FIFO must be used for each parallel bit of raw data. The remaining three bits of the FIFO may be used to buffer other data relating to the raw data. In our 4-bit example, skewed data is stored in bit zero of four parallel FIFOs and deskewed data is read at their outputs at the same average word rate for input and output.


Figure 13. Magnetic Tape Lead to MTU Output


\section*{Figure 14. Magnetic Tape Deskewing}

\section*{Data Buffering for Delay}

In many applications the read and write rates of the FIFO are the same and may even be synchronized. This occurs when the data originating from the source must be delayed before it can be accepted by the destination device. If the destination for the data is a computer and it is occupied by controlling the source while the data is being generated, then the source data can be stored in the FIFO until the computer is freed from that task. Then it can immediately begin processing the data from the FIFO in the order that it was generated.

\section*{FIFO Detailed Description of Operation}

The Monolithic Memories' 67401 (Figure 15) is a high-speed, bipolar FIFO with a capacity of sixty-four 4-bit words. Four data lines, an active high READY status signal, and a clock input are
provided for both the input port and output port. Also provided is a master reset signal that logically clears the FIFO to the empty condition.
Data is entered into the first stage of the FIFO whenever the "AND" of the INPUT READY output signal and the SHIFT IN signal makes a LOW-to-HIGH transition. The device acknowledges the acceptance of data into the first stage by providing a LOW output on the INPUT READY line. The data then remains in the first stage until the SHIFT IN signal and INPUT READY signal are both LOW, and the next memory cell is empty. The device then passes the data from the input stage to the next memory cell thus freeing the input stage to accept another word. The device indicates the ability to accept the next word by providing a HIGH output on the INPUT READY pin.
Internally the data is passed from one cell to the adjacent downstream cell, as soon as the adjacent downstream cell is empty. This internal transfer operation occurs at a higher rate than data can be written into and read from the device.

The output stage is loaded with new data whenever it is empty and the next stage upstream is not empty. The loading of the output stage is indicated by the OUTPUT READY signal making a LOW-to-HIGH transition. A specified delay time after both OUTPUT READY and SHIFT OUT signals are HIGH, the OUTPUT READY signal will go LOW. The output becomes empty when the SHIFT OUT signal makes a high-to-low transition. The timing diagram for these operations is shown in Figures 16 and 17.


Figure 15. Logic Diagram 67401 FIFO


Figure 16. The Mechanism of Shifting Data Into the FIFO
(1) Input Ready HIGH indicates space is available and a Shift in pulse may be applied.
(2) Input Data is loaded into the first word.
(3) Input Ready goes LOW indicating the first word is full.
(4) The Data from the first word is released for "fall-through" to second word.
(5) The Data from the first word is transferred to the second word. The first word is now empty as indicated by Input Ready HIGH.
(6) If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

Note: Shift In pulses applied white Input Ready is LOW will be ignored.


Figure 17. The Mechanism of Shifting Data Out of the FIFO
(1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
(2) Shift Out goes HIGH causing the next step.
(3) Output Ready goes LOW.
(4) Contents of word 62 (B-DATA) is released for "fall-through" to word 63.
(5) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
(6) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.

\section*{On Cascading Issues}

FIFOs sometimes have insufficient depth or width for a particular application. These FIFOs can be cascaded to increase the depth and expanded to increase the width of the data word. In order to expand the width the shift-ins of all the FIFOs should be tied together. Figure 18 shows the technique for implementing a \(64 \times 12\) FIFO with \(67401 / \mathrm{A} / \mathrm{B}\). IR and OR signals from all the FIFOs should be tied separately as shown. Also the shift-out clocks and the master resets of all the FIFOs should be tied together.


FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags due to the different fallthrough times of the FIFOs.

For a greater depth (increasing the number of words that can be stored in the FIFO) the technique is ahown in Figure 19. The Output Ready of the first FIFO becames the Shift-In for the second FIFO, while the Input Ready of the second FIFO becomes the Shift-Out for the first FIFO. Figure 19 shows the implementation of a \(128 \times 4\) FIFO. The handshake which takes place between the two FIFOs is shown in Figure 20. After the master reset is asserted LOW the input ready of both the FIFOs goes HIGH waiting for data to be shifted in. When a word is shifted into the first FIFO it ripples to the outputs of the first FIFO, which are actually tied to the inputs of the second FIFO.

Once the data has rippled to the outputs of the first FIFO, it finds that Shift-Out was already HIGH (since it is connected to Input Ready 2, which was HIGH to indicate the second FIFO's ability to accept another piece of data). Thus, Output Ready 1 goes HIGH.

This instantly causes Shift-In 2 to go HIGH, telling the second FIFO to accept the data on its inputs. After a time tIRL, then Input-Ready 2 goes LOW. This means Shift-Out 1 also goes LOW, telling the first FIFO it can place the next data on its outputs.

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the FIFOs themeselves.

Figure 18. \(64 \times 12\) FIFO with \(67401 /\) A/B


Figure 19. Cascading FIFOs to Form \(128 \times 4\) FIFO with C5/C67401A/1


Figure 20. Handshake Timing

\section*{Some Design Considerations}

A FIFO is an asynchronous device, hence great care should be exercised in designing with FIFOs. VCC should be clean, as noise on VCC can cause multiple shift cycles, internally. A recommendation is to add an \(0.1-\mu \mathrm{F}\) disk capacitor between VCC and GROUND. FIFOs should not be used to drive long lead lengths because of sensitivity to reflections. Always Master reset before starting any FIFO operation. Shift-In (SI) and Shift-Out (SO) rise and fall times are also important. It is recommended to use a Schottky device as a driver, to avoid multiple shift-ins.

\section*{Application Examples UART to CPU Data Buffer}

A UART is an MOS/LSI device designed to provide the data interface between a serial communication link and data processing equipment. When transmitting serial data the UART
accepts parallel data bytes from the computer's data bus, converts to serial data, and adds start, parity, and stop bits. The receiver section of the UART accepts serial data from a transmission line, modem, or terminal, validates the data by checking proper start, parity and stop bits, and converts the data to parallel bytes to be read by the computer on its data bus. In effect, the UART is a monolithic serial I/O port for the computer. Serial data rates up to 9600 baud are permitted by the UART, but much slower rates ( 110 to 300 baud) are commonly used to interface terminals. 110 baud corresponds to 10 bytes per second at the data bus. FIFOs can be used between the computer's data bus and the UART in both receive and transmit mode to match the low serial transmission rates to high speed bursts that make much more efficient use of the computer's time and memory space. A logic diagram for this interface is shown in Figure 21. Four 67401 FIFOs are connected in a series/parallel arrangement for both the transmit and the receive buffers. This arrangement permits a 128-byte buffer capacity for transmit and 128 bytes for receive. The buffers can be expanded easily in both width and length to accommodate different computers or greater buffer capacity.


Figure 21. UART Data Buffer Logic for XMIT and RCV Using 67401 FIFOs

\section*{Transmit Buffer Operation}

The interface shown in Figure 21 allows the computer to write bursts of up to 128 bytes at the maximum data rate of the computer into the 67401 FIFO array. The input ready signals are ANDed together and fed back through a status port to the computer data bus so that burst data may be written under program control as rapidly as the write program will allow. The UART reads the outputs of the FIFO array one byte at a time, adds start, stop and parity bits and serializes the data to the serial output at the desired transmission rate (assumed to be much slower than the input burst rate). Assuming that the FIFO array is initially empty, the operation proceeds in accordance with the timing diagram in Figure 22. When the first parallel byte reaches the output of the buffer, the Output Ready lines go high. When both OR1 and OR2 have gone high, the NAND gate drives the UART's Transmit Buffer Register Load (TBRL) signal low. After the tPHL delay in the UART, the Transmit Buffer Register Empty (tBRE) signal goes LOW, causing the UART to
begin shifting out the serial data. tBRE is inverted and a HIGH signal is fed back to the shift out (SO) inputs causing the Output Ready lines to go LOW. When all bits have been shifted out of the transmit buffer register and tBRE is returned HIGH, SO is driven LOW. After the internal FIFO delay tORH the OR lines return HIGH if a new byte is available at the output of the FIFO and the process repeats until the buffer is emptied.

\section*{Transmit Buffer Empty Logic}

In many applications of the 67401 FIFO it is necessary to determine when the transmit buffer is empty or the receive buffer is full. The logic required to provide both these signals is shown in Figure 21.
The 67403D from AMD features two status flags: a Half-Full flag and an Almost-Full/Empty flag. These status flags can be used to signal to the system that the FIFO is approaching an empty state or a full state.

\section*{Receive Operation}

The receive buffer logic is shown in the right hand portion of Figure 21 and the timing diagram is shown in Figure 23. The UART receives serial data with start, stop, and parity bits, evaluates parity, and converts the data to parallel bytes to be stored in the FIFO at the slow or erratic receive rate. The Data Ready (DR) signal of the UART is tied to SI on the two FIFOs and the two IR lines are ANDed together to drive the Data Ready Reset (DRR) line of the UART. When the FIFO is ready to accept a byte of data from the UART, the AND of the two IR signals holds DRR HIGH. If the UART has a new byte, it sets DR HIGH, driving SIHIGH to enter the new data into the input register of the FIFOs. After the tIRL delay, IR goes LOW driving DRR LOW. After the tPHL delay in the UART, DR goes LOW driving SI LOW. If the FIFO is not full, IR returns HIGH after tIRH indicating to the UART that the FIFO
is ready for the next byte. This cycle repeats until the UART has no more data or the FIFO buffer is full.

Within the FIFOs each new data byte propagates to the top of the available storage until the computer decides to read the stored words at its higher burst rate. The FIFO outputs drive a three-state bus driver interface to the computer data bus. 67403 has a three-state capability. The OR signal is available to the computer via the status port which can be sampled periodically by the computer to determine when new data is available. The computer program initiates data transfers to the bus at its maximum rate by enabling the three-state buffer for each byte and checking the status port between each read cycle.

If the UART fills the FIFO buffer before the computer can get around to dumping it, the almost-full flag generates an interrupt.


Figure 22. Timing Diagram, Transmit Buffer Operation


Figure 23. Timing Diagram, Receive Buffer Operation


Figure 24. High-Speed Serial Interface

\section*{First-In First-Out Memories: Operations and Applications}

\section*{High-Speed Disk Memory Buffer}

A common computer interface requirement is a high-speed serial data interface to a disk memory or other high-speed device. Data is often formatted into records, tracks or other blocks that can be taken together and transmitted as a burst. In the case of a high-speed, high-density disk the data transfer must be made when the desired data passes by the read head. In order for the computer to use this data it must be converted to
parallel data words the size of the computer's basic data word and then resynchronized at a parallel word rate that is convenient for the computer. The reverse of this operation is required to write serial data from the computer to the disk. The logic block diagram (Figure 24) shows a method for accomplishing both serial-to-parallel read and parallel-to-serial write using 67417, 67401 and 67402 FIFOs to buffer 16-bit data words between a microcomputer and a high-speed disk. Serial data rates up to 10 MHz are possible with the components shown in the diagram.

Advanced

\title{
Second Generation FIFOs Simplify System Design and Open New Application Areas
}

\author{
Zwie Amitai, Barry Hoberman and Nusra Lodhi
}

In many digital systems, different sections of the system operate at different rates and transmit or receive data in various formats. A simple example is a microprocessor connected to a slow peripheral such as a tape reader or a slow main memory. It is more efficient to have the microprocessor transmit and receive blocks of data at its full speed, but the peripheral must, due to its basic nature, transfer data one "piece" at a time, at a slow steady rate. A FIFO, used to buffer a block of data, can simplify the hardware design, and allow each subsection to handle the data transfer at its own characteristic pace.

Eirst-In First-Out (FIFO) memories are devices used to buffer between subsystems which have different data rates. Recent innovations in FIFO architecture resulted in a still faster FIFO semiconductor device - AMD's 67413 - which operates in frequencies exceeding 35 MHz . New application areas induced the design and development of system-oriented FIFOs: the 54/74S417 Serializing FIFO which incorporates serial-to-parallel and parallel-to-serial conversion on the same chip, and the 4219 FIFO RAM Controller, which is used with an array of static RAMs to create very deep FIFOs (up to 64K deep) of indefinite width.

\title{
Second Generation FIFOs Simplify System Design and Open New Application Areas
}

\author{
Zwie Amitai, Barry Hoberman and Nusra Lodhi
}

\section*{Introduction}

In many digital systems, different sections of the system operate at different rates and transmit or receive data in various formats. A simple example is a microprocessor connected to a slow peripheral such as a tape reader or a slow main memory. It is more efficient to have the microprocessor transmit and receive blocks of data at its full speed, but the peripheral must, due to its basic nature, transfer data one "piece" at a time, at a slow steady rate. A FIFO, used to buffer a block of data, can simplify the hardware design, and allow each subsection to handle the data transfer at its own characteristic pace (see Figure 1).

First-In First-Out (FIFO) memories are devices used to buffer between subsystems which have different data rates. Recent innovations in FIFO architecture resulted in a still faster FIFO semiconductor device - AMD's 67413 - which operates in frequencies exceeding 35 MHz . New application areas induced the design and development of system-oriented FIFOs:the 54/74S417 Serializing FIFO which incorporates serial-to-parallel and parallel-to-serial conversion on the same chip, and the 4219 FIFO RAM Controller, which is used with an array of static RAMs to create very deep FIFOs (up to 64K deep) of indefinite width.


Figure 1. Slow Steady Rate to Fast 'Blocked Rate' FIFO Applications

\section*{FIFO Architectures Exhibit Performance Trade-offs}

A FIFO - First-In First-Out - is a dual port memory, from which data can be read only in the same order in which it was written. A FIFO has two independent ports: an input port and an output port. Each port has a READY output and a SHIFT input, which allow the system to access the FIFO. Newer FIFOs have additional "status" flags. The 67413 has a HALF-FULL flag and an ALMOST-FULL/EMPTY flag. The ALMOST flag indicates to the system that an action has to take place to maintain the data flow. The HALF-FULL flag is used to determine which action must take place: start filling or start emptying the FIFO to maintain continuous data flow (Figure 2).

"...THE STATUS FLAGS ON THE HIGH-SPEED ' \(413 A\) FIFO INDICATE WHENTHE FIFO IS CLOSE TO BEING FULL OR CLOSE TO BEING EMPTY, OR MORE OR LESS THAN HALF FULL..."

There are two approaches to FIFO internal architecture. One is the "Fall-Through" architecture based on shift-register technology such as in AMD's 57/67401/2. The other approach, the "RAMbased" approach, uses a random access memory (RAM) array and pointers (i.e., counters) that keep track of the order of the data read and written. An extreme case of the latter architecture is a FIFO constructed from an array of memory chips and an LSIFIFO RAM Controller that consists of the above mentioned counters/ pointers and control logic. Each approach has its advantages and drawbacks. A successful compromise between these two architectural approaches led to the 67413's unique architecture allowing super-fast operation with a relatively low fall-through time.


Figure 2. 67413 Pin Configuration

\section*{Second Generation FIFOs Simplify System Design and Open New Application Areas}


Figure 3. Fall-through, Single-stack, FIFO Architecture

A new approach to the design of FIFO significantly enhances their maximum operating frequency by blending these two architectures. This hybrid approach, used in the design of the 57/67413A at AMD, is a mix of mostly fall-through or "stack" architecture with a small amount of pointer operation i.e., RAM-based technique.

When a word of data is written into the "Fall-through" FIFO, it "trickles down" and stacks on top of the residing words. When a word is read out, an empty location is created at the bottom and all residing words drop down, making the empty location "bubble up."


A RAM-based FIFO consists of a memory array, a write address counter, a read address counter, and a status counter/subtracter. When a word is entered into the FIFO, it is written into the location pointed by the write address counter. The counter is then incremented to point at a subsequent location. The read address counter is used to point at the location of a word which is read out of the FIFO. A subtracter can be used to keep track of the difference between these two counters and signal when the FIFO is full or empty. In order to achieve high speeds, "ring" address counters and a comparator are used instead of traditional binary counters and a subtracter.


Figure 5. '413 Dual-stack, Hybrid Architecture

The internal architecture of AMD's 57/67413 FIFO incorporates a dual stack and a pointer to double the maximum frequency and halve the fall-through time. The \(57 / 67413\) has sixty-four words of five bits each, arranged in two separate thirty-two word "fallthrough" stacks, an input port, an output port, and two side pointers. The input port and the output porteach generates its own handshake signals. The input side pointer controls the demultiplexing of incoming data into the two stacks, and the output side pointer controls the multiplexing of the outgoing data from the two stacks onto the output port. The multiplexer and demultiplexer are incorporated in the input and output ports.

\section*{Second Generation FIFOs Simplify System Design and Open New Application Areas}

(1) Input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
(3) Input Data is loaded into the first word. The Data from the first word is released for "fall-through" to second word.
(1) Input Ready goes LOW indicating the first word is full.
(1) Shift-In going LOW allows Input Ready to sense the status of first word. The first word is now empty as indicated by Input Ready HIGH.
(5) If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low. NOTE: Shift-In pulses applied while Input Ready is LOW will be ignored (See Figure 5).

Figure 6A. The Mechanism of Shifting Data into the FIFO

(1) Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
(2) Shift-Out goes HIGH causing the contents of word 62 (B-Data) to be released for fall-through to word 63 . Output data remains as valid A-Data while Shift-Out is HIGH.
(3) Output Ready goes LOW.
(1) Shift-out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
(5) If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data becomes invalid.

Figure 6B. The Mechanism of Shifting Data Out of the FIFO

The above internal scheme is transparent to the user, who is required only to conform to the FIFO's simple, asynchronous handshake protocol. Two signals: Input Ready (IR) and Shift Out (SO) control the data flow into the FIFO (see Figure 6A). Two signals: Output Ready (OR) and Shift Out (SO) control the data
flow out of the FIFO (see Figure 6B). A Master Reset ( \(\overline{\mathrm{MR}}\) ) signal is provided to clear the FIFO. The master reset must be pulsed (LOW) after power-up to prepare the FIFO to accept data in the first location.


Figure 7. High-speed Processor Architecture

\section*{FIFO Interface Allows Subsystems to Operate at Independent Rates}

In pipelined architectures, as shown in Figure 7, a number of events take place concurrently. Instructions are fetched from the memory into a cache, instructions undergo processing in the Instruction Decoder, and the output of this unit initiates the sequence of executable microinstructions.


Figure 8. An Instruction FIFO and an Effective Address FIFO in a Basic Instruction Decoder

The concept of "free-running," independent subsystems that are interfaced via FIFOs can be further carried to the main memory section. Here, too, efficient choices of the data bus speed and address bus speed do not necessarily match the inherent speed of the main memory. Four FIFOs can simplify the interface of the main memory to the address and data buses, as shown in Figure 9.


Figure 9. Four FIFOs Simplify Main Memory Interface

In order to achieve high throughput, the instructions are queued in an instruction FIFO, and the instruction lookahead can operate on the instructions independently of the data bus operations. A basic function of the instruction decoder is to compute and provide an effective address to the address bus (Figure 8). Once again, the rate of the address generation must fit the rate at which the addresses are needed. An effective address FIFO simplifies the design of the system sections, enabling each to operate independently, as long as their average throughputs are the same. The high speed of the \(67413(35 \mathrm{MHz})\), and its short fall-through time make it a natural candidate for this task. A three-state output stage with high drive can directly drive a bus and does away with the additional delay caused by buffers.

\section*{Fast FIFOs Capture New Application Domains}

The existence of very fast FIFOs brought about new application domains such as data acquisition of fast signals. The following systems exhibit typical high-speed data acquisition techniques using high-speed memory buffers to accommodate data rate differences between the signals and the data logging system. The system shown in Figure 10 detects and stores the pulse rate and frequency of radar signals using a Bragg cell. Both amplitude


Figure 10. Radar Frequency and Amplitude Acquisition
and frequency data arrive at the rate of 50 MHz and are buffered by FIFOs. A Bragg cell translates the frequency of the radar signal into a deflection of a laser beam, and the amplitude of the radar signal into the intensity level of the laser beam. The deflected laser beam hits one or two fibers out of a collection of fibers of different lengths, that are connected to a photocell. The signal arrives at the photocell after a delay determined by the length of the fiber. Therefore, the delay relates directly to the radar frequency. A counter is used to measure the delay. The counter is reset when the laser beam is triggered, and once the beam is detected at the photodetector, its contents are written into a buffer. This technique is quite general and can be used also for pulse rate measurement. The laser beam intensity is sampled, converted to a digital format, and written into another
buffer. Two FIFOs and a multiplexer are needed for each buffer to allows data rates over the FIFO's \(35-\mathrm{MHz}\) maximum operating frequency up to 70 MHz .

Another data acquisition application is a Particle Flight Detector. Due to the nature of the observed phenomena, the data coming out of a Particle Flight Detector is generally in short bursts. The temporal frequency of the data exceeds 30 MHz while the average rate of the data stream is much lower, and can be handled by a standard bus such as the SYSBUS ( \(32-\) bit, \(10-\mathrm{MHz}\) international standard bus for physics instrumentation). The block diagram shown in Figure 11 utilizes an array of \(35-\mathrm{MHz}\) FIFOs to handle the bursts of data and two arrays of static RAMs to ensure maximum bus throughput.


Figure 11. Particle Flight Detector Interface to a 10 MHz Bus (SYSBUS)

Second Generation FIFOs Simplify System Design and Open New Application Areas


Figure 12. A FIFO RAM Controller and Static RAMs Make a Very Deep FIFO of Variable Width

\section*{Very Deep FIFOs Implemented by an LSI Controller and a Static RAM Array}

The search for system-oriented LSI solutions for very deep buffers, such as those needed for communication networks, resulted in the development of the FIFO RAM Controller which can make a static RAM array look like a FIFO (see Figure 12). The 54/74S4219 FIFO RAM Controller integrates all address generation and status detection needed to control the static RAMs, giving the system designer two simple "handshake"
signal sets for input (write) and output (read) operations. A read counter and a write counter provide the read and write addresses, while an up-down counter keeps track of the difference between these two counters.. The status flags include the FULL, EMPTY, ALMOST-FULL/EMPTY, and the HALF-FULL flags, and are generated according to the buffer length selected. The buffer length can vary from 512 to 64 K words, and the maximum data rate at each port exceeds 15 MHz . Arbitration between read and write requests is done in the controller according to priority rules pin-selected by the user.

(1) WRDY is HIGH; new Write requests may be made.
(2) A Write request is made (WREQ pulled LOW) asynchronously of the ' 4219 clock.
(3) The request is synchronized, WRDY goes LOW to indicate that no Write request should be made. WREGCK goes LOW.
(1) WREGCK goes HIGH clocking the data into the Write Data Register.
(5) A Write cycle takes place over two ' 4219 clock cycles.

Figure 13. '4219 Write FIFO Operation

\title{
Second Generation FIFOs Simplify System Design and Open New Application Areas
}


Figure 14. '67417 Serializing FIFO Architecture

The ' 4219 was designed to isolate the static RAM array from the rest of the system so that the handshake protocol will be similar to the protocol required by most FIFOs. The ' 4219 generates all the control signals for the static RAMs, and the subsystems on either side monitor two outputs of the ' 4219 (the Register clock and the Ready) and supply only one control signal (Request). The protocol of the write (input) FIFO transaction is shown in Figure 13. The data must be available at the write data register no later than one '4219 clock cycle after the write request has been asserted. The data may be terminated after WREGCK has gone HIGH clocking the data into the register. The read (output) FIFO transaction protocol is similar. The data is available at the read data register outputs once RREGCK is HIGH. The priority controls and the request enables give the system designer more flexibility in his system design, and allow one subsystem to take either complete control of the FIFO operation, or just priority in case of simultaneous write and read requests.

\section*{System Oriented FIFOs Incorporate Serializing/Deserializing Functions}

The 67417 is a serializing FIFO intended as a one-chip solution for data buffering and serializing/deserializing operations. It can be successfully used for interfacing parallel-format computing equipment to serial-format data communications and mass memory equipment. The device's architecture (see Figure 14) includes one parallel port for both input and output of parallelformat data, and two serial ports: one for input and one for output. Data flow can be parallel-to-serial, serial-to-parallel, and serial-to-serial. Each port has its own Request-Ready signal pair and is accessed using a simple handshake protocol similar to the one used for most FIFOs.

Most applications of the 67417 conform to the block diagram shown in Figure 15. The ability to change the FIFO's direction may be used to reduce chip count in systems that always empty the FIFO contents before changing the direction of the data transfer. Other applications may use two FIFOs back-to-back to create a FIFO transceiver with serializing/deserializing capability.

The word length of the parallel format can be eight or nine bits (selected by the WL pin), and can be changed when the FIFO is partially full. This feature allows the FIFO to be loaded with 8 -bit words and unloaded as a 9-bit FIFO with zeros in the 9th bit locations.


Figure 15. '67417 Serializing FIFO Interfacing a CPU and a Serial Data Communication Link

With the availability of high-speed FIFOs with "system-oriented" features, such as high drive and status flags, system designers can have a more compact and flexible system architecture. New application areas appear for the new FIFOs using their higher speeds and special features.

\title{
Cascadability Issues in Advanced Micro Devices' Shallow FIFOs
}

\author{
John McGowan
}

\section*{Abstract}

The First-In, First-Out Memory (FIFO) allows the system designer to buffer two streams of data which are running at different rates, even asynchronously. This application note pertains to cascadable FIFOs, which can operate as a single-component data buffer, or can be cascaded to form
deeper, multi-component, customized buffers. Ensuring that these devices can cascade over a large frequency range, and with asynchronous data streams, requires certain timing criteria to be satisfied. These criteria are the focus of this application note.

\section*{Operation Overview}

Small FIFOs are controlled by two signals, Shift In (SI) and Shift Out (SO). There are two status signals generated by the FIFO: Input Ready (IR) and Output Ready (OR). A typical small FIFO pinout is shown in Figure 1.


Figure 1. Typical Small-FIFO Pinout
Data is shifted into the FIFO as follows:
1. Sl and IR both being HIGH initiates the shift in.
2. The FIFO internally detects a valid shift in by ANDing the SI and IR signals.
3. Data is latched by the FJFO when this valid shift is detected.
4. The FIFO acknowledges the valid shift by bringing IR LOW.
5. The SI line is brought LOW to complete the shift in operation, and to reset the valid shift detect.
6. IR returns HIGH if there is room for new data.

Data is shifted out of the FIFO as follows:
1. SO and OR both being HIGH initiates the shift out.
2. The FIFO internally detects a valid shift out by ANDing the SO and OR signals.
3. The FIFO acknowledges the valid shift out by bringing OR LOW.
4. The SO line is brought LOW to complete the shift out operation.
5. If the FIFO is not empty, OR will return HIGH following SO going LOW. Whenever OR is HIGH, a valid data word is present at the outputs.
The shift in operation is independent of the shift out operation, allowing data to be shifted in at a different rate than it is shifted out. The FIFO indicates that it is full by holding IR LOW after a shift in, and that it is empty by holding OR LOW after a shift out.

\section*{Cascading}

If a deeper buffer size is required, two or more FIFOs may be cascaded, as shown in Figure 2.
The operation of this buffer is identical to that of the single FIFO buffer. The user controls the shifting of data into the most upstream part, and the shifting of data out of the most downstream part. This composite buffer has the same handshake (SI, IR, SO, and OR) and data (D0..D4, O0..O4) lines as a single FIFO.
The user has control over the data as it enters and leaves the buffer. The passage of data through the "middle" of the buffer is beyond user control. This data must be capable of being correctly transferred between any of the "middle" devices at a rate greater than or equal to the overall buffer throughput rate.
The point of data transfer between two FIFOs is called the cascade interface. There are numerous timing criteria which must be satisfied by the FIFOs on each side of this interface in order to ensure a flawless transfer of data. This is true even for two-FIFO buffers, in which the "middle" of the buffer consists of a single cascade interface. Such criteria must be satisfied at all frequencies within the operating range, and for asynchronous data streams. The following cases illustrate the various timing conditions that may be encountered whenever two or more FIFOs are cascaded.


Figure 2. A Cascaded Buffer

\section*{Case 1: Low-Frequency Fallthrough}

Monolithic Memories' shallow FIFOs are fallthrough devices, that is, the first word shifted into an empty part automatically "falls through" the buffer and it becomes visible at the outputs. Its presence is indicated by the rising edge of OR. The following sequence describes this fallthrough action as a word is shifted into FIFO A (see Figure 2):
1. IR of FIFO A is HIGH because the device is empty.
2. The user brings SI HIGH, latching the data word and commencing a shift in.
3. SI is then brought LOW to release the word for fallthrough.
4. OR of FIFO A will go HIGH within the "fallthrough time" (tPT). OR going HIGH signals a valid word at the outputs.
5. IR of FIFO B is HIGH because it, too, is empty.
6. Because OR of \(A\) is tied to SI of B , a valid shift in is begun into FIFO \(B\) on the rising edge of OR.
7. Because IR of \(B\) is tied to \(S O\) of \(A\), a valid shift out is begun ( \(S O^{*} O R=1\) ) out of \(A\).
8. Data is simultaneously shifted out of A, and into device B. The transfer is thus begun.
9. Because a valid shift out is detected in A, OR goes LOW to acknowledge it. This becomes a falling edge on SI for B .
10. The transfer is now complete. The word falls through B, then through FIFO C , and so on, until it reaches the outputs of the bottom FIFO.
The timing diagram for low-frequency fallthrough is shown in Figure 3.


Figure 3. Low-Frequency Fallthrough

The term "low frequency" means that the time between arrival of words is long relative to the time required for a data transfer. There is a basic set of timing requirements that must be satisfied in all fallthrough cases, plus an additional one for high-frequency operation. The basic set will now be discussed.
Consider a cascade interface between FIFOs \(X\) and \(Y\) of Figure 2. The OR of \(X\) goes HIGH, then is quickly reset once a valid shift out is detected. The duration of this OR pulse, termed tOPH, must be long enough to be used by the SI of the downstream FIFO (Y). Specifically,
tOPH > tSIH(required) [1].

This requirement is shown as a function of temperature in Figure 4.


Figure 4. tOPH vs. tSIH at a Particular VCC

The tOPH requirement is derived from histograms generated during the characterization of a broad sample of cascadable parts. The parts are tested individually at a variety of voltage and temperature conditions. AMD specifies its cascadable FIFOs with a reliable margin between the tOPH and \(t S I H\) histograms under each condition.

A short logic 1 pulse on SI will produce a short logic 0 pulse (tIPL) on IR. tIPL must be long enough to be recognized as a legitimate SO low pulse by the upstream part X . Thus,
\[
\mathrm{t}_{\mathrm{IPL}}>\mathrm{t}_{\text {SOL}}(\mathrm{req})[2] .
\]

There is a direct relationship between tSIH and tIPL . The requirements on IIPL from [2] are used to dictate the requirement on SSIH . The parameter tIPL is used only for characterization and internal testing and does not appear in AMD sheets.

Next, there is the need for SO and OR to be simultaneously at a logic 1 long enough for the FIFO to detect a valid shift out. This time requirement, which is not found in the datasheets is termed tSOHR(req), "time for SO to remain high after OR goes high." If IR, which drives SO, goes LOW too soon after a valid shift in is detected in Y , the tSOHR requirement in X may be violated. If so, no shift out will take place. Therefore,
\[
\mathrm{t}_{\mathrm{IRL}}>\mathrm{t}^{2} \mathrm{SOHR}(\mathrm{req})[3] .
\]

The parameter tSOHR is characterized and tested. It is normally small relative to ISOH .
The last requirement for Case 1 pertains to data set-up. When in the fallthrough mode, input data is taken as valid on the rising edge of SI . The set-up time for this data (tIDS) must be met. Note, however, that meeting this set-up time is the responsibility of the upstream part ( X ). When X brings its OR pin HIGH, it indicates that new data is present. The time from OR HIGH to new data valid is termed tORD. Because this rising edge commences a shift in for the downstream part, the following relationship must hold:
\[
- \text { toRD }^{\prime} \text { tIDS(req) }[4] .
\]

In all AMD cascadable FIFOs, tIDS max is specified at zero, while tORD max in never specified greater than zero. By this convention, [4] is always satisfied. The validity of inequality [4], and others documented in this application note, are ensured via the method of separation of parametric distributions, as illustrated in Figure 4.

\section*{Case 2: Low-Frequency Bubbleback}

The term "bubbleback" is a hangover from the register-based FIFOs. Bubbleback occurs when one or more devices in the composite buffer are full, and a word is clocked out of the most downstream one. A vacancy is created in this bottom FIFO, and is soon filled by the first FIFO upstream from it. The vacancy then "bubbles back" all the way to the most upstream FIFO. In the process, a data transfer is required each time the vacancy crosses a cascade interface, as was the case for fallthrough.
The following sequence describes this bubbleback action:
1. The user shifts data out of the most downstream FIFO.
2. Since this FIFO is no longer full, its IR pin goes HIGH.
3. The first FIFO upstream from it held its OR HIGH, because it was not empty.
4. The IR of the end FIFO is tied to SO of the FIFO above it. The rising edge on IR commences a shift out of the upstream FIFO.
5. Simultaneous shift cycles occur in both FIFOs. IR of the end FIFO goes LOW to acknowledge the valid shift in.
6. IR going LOW in the end FIFO resets the valid shift out of the upstream device. Since this upstream part is not empty, its OR pin returns HIGH.
7. Because this upstream part now contains a vacancy, it commences a shift out of the next higher part. This process continues until the vacancy reaches the most upstream device.

The timing diagram for the cascade interface is shown below.


Figure 5. Low-Frequency Bubbleback
In bubbleback it is IR going HIGH which initiates the transfer of data. IR goes HIGH, then is quickly reset once a valid shift in is detected. This is analogous to the fallithrough case in which OR is pulsed HIGH. The first three bubbleback inequalities, then, are merely I/O duals of [1] through [3]:
\[
\begin{gathered}
\text { tIPH }>\text { tSOH(req) }[5], \\
\text { tOPL }>\text { tSIL(req) }[6], \\
\text { tORL }>\text { tSIHR(req) }[7] .
\end{gathered}
\]

There is no data set-up requirement for low-frequency bubbleback since the next data word is present and waiting long before a vacancy arrives for it. This data must, however, satisfy a hold time requirement, as measured from the start of the valid shift in.

As seen in Figure 5, SO is brought LOW in the middle of the data transfer. Bringing SO LOW clears the upstream FIFO, causing its read pointer to advance. A new data word then begins its way toward the outputs. The current word being transferred eventually becomes "old" data, to be replaced by the next word. The time that the "old" data is held after SO goes LOW is called tODH.
The bubbleback hold time requirement (see Figure 5) can be expressed as:
\[
\mathrm{t}_{\mathrm{IPH}}+\mathrm{t}_{\mathrm{ODH}}>\mathrm{t}_{\mathrm{RIDH}(\mathrm{req})}[8 \mathrm{a}] .
\]

The parameter tRIDH is the data hold time, relative to IR going HIGH. It is measured relative to IR because, in the bubbleback case, IR initiates the shifting-in of data.
Testing of [8a] is required to ensure cascadability in all outgoing parts. However, inequality [8a] mixes parameters from both the upstream (tODH) and the downstream (IIPH, tRIDH) parts. It is therefore necessary to rewrite [8a] so that it can be examined on individual parts:
\[
\left[t_{I P H}-t_{R I D H}(\mathrm{req})\right]>-\mathrm{t} O D H[8 b] .
\]

The quantity on the left hand side of the equation becomes a new characterization parameter, called t1. If there is a sufficient margin between the test histograms of t 1 and tODH (as was the case for tOPH versus tSIH), then criterion [8a] will certainly be satisfied.

\section*{Case 3: Higher-Frequency Fallthrough}

In Case 3, the frequency of operation becomes high enough such that the data transfer time is no longer negligible when compared to the time between arrivals of any two words. Still, the frequency is low enough such that the operation is clearly fallthrough, i.e., OR going HIGH initiates the transfer of data into a downstream part that is clearly waiting for new data.
The timing diagram for this case is shown in Figure 6.


Figure 6. Higher-Frequency Fallthrough

Inequalities [1] through [4] from Case 1 still hold. One more must be added to account for the second rising edge of OR, which now occurs soon after the data transfer.
The falling edge on IR, which occurs after a valid shift in is detected, is seen by the upstream part as a falling edge on SO. This implies a read pointer advance, which could bring new data to the outputs. In the low-frequency case there was no new data to bring, so the current word remained valid for quite some time. At higher frequency, there is a new word to bring to the outputs, which reduces the time that the current data is

\section*{Cascadability Issues in Advanced Micro Devices' Shallow FIFOs}
valid. There is the risk of a data hold time violation unless the following relationship is met:
\[
\mathrm{t}_{\mathrm{IRL}}+\mathrm{t}_{\mathrm{ODH}}>\mathrm{t}_{\mathrm{IDH}}(\text { req })[9] .
\]

The parameter \(\mathrm{t} \mid \mathrm{DH}\) is the data hold time relative to SI going HIGH.
As the frequency of operation gets continually higher, the second rising edge of OR falls closer to that of IR. The limiting cycle time for true fallthrough, as depicted here, is tIRL + tORH, although this cycle time may not be obtainable due to limitations described in the section on natural frequency.

\section*{Case 4: Higher-Frequency Bubbleback}

In Case 4 the time between creations of vacancies approaches the time required for data transfer. However, the frequency is assumed low enough such that the operation is clearly bubbleback, i.e., the rising edge of IR initiates a shift out of an upstream part which is clearly waiting with valid data.
The timing diagram for this case is seen below.


Figure 7. Higher-Frequency Bubbleback

Inequalities [5] through [8] from Case 2 are still pertinent. One more must be added to account for the rising edge of IR, which reappears soon after the data transfer.
As vacancies bubble back at ever increasing rates, there is the risk of violating the data set-up requirement as measured from the edge of IR. Specifically, the following relationship must hold:
\[
\text { tcYCLE - tIPH - tod }>\text { t tidSS(req) }[10] .
\]

The parameter tRIDS is the set-up time relative to IR going HIGH, Inequality [10] tells us that if tCYCLE gets too short, there may be a data set-up violation. As seen in Figure 7, so long as we remain in bubbleback mode, with IR coming high after SI, we will have tIPH + tODH + |tORD \(\mid<t C Y C L E\), implying tCYCLE-tIPH-tODH \(>\) |tORD|. However, AMD designs its cascadable devices such that tRIDS(req) \(<0\), and tORD \(<0\), thereby ensuring that there is no set-up violation.
As the frequency of operation gets continually higher, the second rising edge of IR falls closer to that of OR. The limiting cycle time for true bubbleback, as defined here, is tORL + tIRH, although this cycle time may not be obtainable, as discussed in the next section.

\section*{Case 5: Natural Frequency}

As mentioned previously, the user has no control over the handshake operations at the cascade interfaces. If the user shifts words into a relatively empty buffer at low frequency, the cascade interfaces will operate in the fallthrough mode (Case 1). If the user shifts words out of a relatively full buffer at low frequency, then the interfaces will be forced to operate in bubbleback mode (Case 2). For continuous operation at moderately high rates, the interface timing will begin to resemble one of the next two ( 3 and 4) cases.
As the frequency is increased further, the interface timing may no longer be clearly bubbleback or clearly fallthrough. This is what occurs as the throughput rate approaches the natural frequency of the cascade interface. This natural frequency is the maximum frequency at which the handshake signals can negotiate part-to-part data transfers. Consider Figure 8.


Figure 8. Zero-Phase Incidence

Figure 8 illustrates a perfectly legitimate handshake operation. There is clearly a shift in \((\mathrm{SI} \mid \mathrm{R}=1)\) and a shift out \(\left(\mathrm{SO}{ }^{*} \mathrm{OR}=1\right)\), implying a transfer of data. However, none of the previous cases directly apply since it is neither a fallthrough nor a bubbleback case.
In the fallthrough mode SO was clearly high before OR, while IR went high clearly before SI . Thus, SO had positive phase relative to OR, while SI had negative phase. Likewise, the bubbleback mode has negative phase for SO and positive phase for SI. The relative phases of the SI and SO signals have important implications for the cascading parameters at high frequencies. As explained later, the natural frequency of cascading must be guaranteed higher than the maximum throughput rate applied to the cascaded FIFO system. Predicting and measuring the natural frequency poses some difficulties, as explained below.
The fallthrough parameters tIRL, tOPH, tIDS, etc., are all characterized at positive SO, negative SI phase, whereas the bubbleback parameters tORL, tIPH, tRIDH, etc., are all characterized at positive SI, negative SO phase. When the relative phases approach zero from either side (Figure 8), the meaning of these parameters becomes ambiguous. Take for example the parameter "time from valid shift in ( \(\left.\mathrm{S}\right|^{*} \mid \mathrm{R}=1\) ) to IR going low." For positive phases this quantity approaches the tIPH asymptote, while for negative phases it approaches the tIRL asymptote. When the phase is near zero, this quantity lies somewhere in between, as shown in Figure 9.
As indicated on the graph, a new name is required for this pseudo-parameter. It will be known here as IVSIRL, or "time from valid shift in to IR low." Similar graphs can be generated for
the pseudo-parameter called tVSORL, as well as for \(t(R) I D S\) and \(t(R) I D H\). This sort of graphical information is useful when analyzing operating characteristics at or near the natural frequency. At this point there are two approaches one can take to predicting the natural frequency:
1) Take an iterative approach to determine the minimum working values of phase ( \(\phi\) ), IVSIRL( \(\phi\) ), \(\operatorname{tVSORL}(\phi)\), t (R)IDS \((\phi)\), etc., using two figures, 10 and 11.


Figure 9. \(\mathrm{t}_{\text {VSIRL }}\) as a Function of Phase


Figure 10. Positive SO/OR Phase at Natural Frequency


Figure 11. Positive SI/RR Phase at Natural Frequency

One needs to determine which of the two cases (Figures 10, 11) has a lower maximum frequency. In equation form:
\[
1 / A_{\text {MAX }}=\max \left\{\mathrm{t}_{\mathrm{VS} \text { IRL }}(\varnothing)+\mathrm{t}_{\mathrm{ORH}}, \mathrm{t}_{\mathrm{VSORL}}(\varnothing)+\mathrm{t}_{\mathrm{IRH}}\right\}[11]
\]
2) Approach (1) provides the exact value of the natural frequency, but only after a considerable amount of iteration. There exists a simpler approach to the problem, based upon the results of Cases 3 and 4. This approach yields a conservative estimate of the natural frequency, such that if the composite buffer is operated at or below this frequency, cascadability can be guaranteed.

Figure 6 depicts fallthrough operation based on the assumption that tIRL + tORH is clearly greater than tOPH + tIRH. If this is not the case, then the second rising edge of OR could possibly occur before the second rising edge of IR. Then, the parameter tOPH is no longer valid, and should be replaced by the more applicable tORL. However, tORL pertains to cases where SO arrives substantially after OR. If the rising edges of IR and OR are close to one another, then the applicable value may lie somewhere inbetween tORL and tOPH. To be safe, merely take the greater of these two values.
The same reasoning applies for the breakdown of the fundamental assumption of Case 4. The following is a simple worst-case expression for fMAX at each operating condition:
\[
\begin{equation*}
1 / \mathrm{f} \operatorname{MAX}(\mathrm{wc})=\max \{\mathrm{tVSIRL}(\max )+\mathrm{tORH}, \mathrm{tVSORL}(\max )+\mathrm{t} \mid \mathrm{RH}\} \tag{12a}
\end{equation*}
\]
where:
\[
\begin{aligned}
& \operatorname{tVSIRL(\operatorname {max})}=\max \{\mathrm{t}|R \mathrm{~L}, \mathrm{t}| \mathrm{PH}\}[12 \mathrm{~b}], \\
& \operatorname{tVSORL}(\max )=\max \{\mathrm{tORL}, \mathrm{IOPH}\}[12 \mathrm{c}]
\end{aligned}
\]

Note that using the results of Cases 3 and 4 produced equation [12] which bears great resemblance to the more accurate expression in [11]. One strategy for dealing with cascadability is to design a FIFO with "flat" tVSIRL, tVSORL, \(t(R) I D S\), etc., characteristics. This eliminates the dependence on signal phase, and fMAX can be expressed exactly as:
\[
1 / \mathrm{f} M A X=\max \left\{t \mid R L+\mathrm{t}_{\mathrm{ORH}}, \mathrm{t}_{\mathrm{OR}}+\mathrm{t}_{\mathrm{RH}}\right\}[13] .
\]

Such a strategy provides a more reliable cascade interface, and is well worth the price of a lower fMAX.
It should be noted that the natural frequency at each operating condition (VCC, temperature) is unique, and is the limiting frequency regardless of how it is approached, whether by fallthrough or by bubbleback. Consider the following figure.


Figure 12. Approach of \(\mathrm{f}_{\text {MAX }}\) from Fallthrough
Let us say that the natural frequency of the cascade interface between \(A\) and \(B\) is 10 MHz . Data is shifted at low frequency into \(A\), and falls through to \(B\), until \(B\) is one-half full. The two-device buffer is then operated for a while with the input, output, and interface working at 5 MHz .
Then, the input and output frequencies are raised to, say, 15 MHz . Immediately thereafter, the composite buffer will continue to function, since the input and output circuitry of a FIFO
can usually operate at frequencies above the natural frequency. The cascade interface, however, will be limited to a rate of 10 MHz . Eventually, the bottom part will empty, and the top part will fill. A cascade limited bottleneck occurs, limiting the overall throughput rate to 10 MHz . Data words from the 15 MHz input stream will be intermittently read at a 10 MHz rate, causing a loss of data.
At some point in time between the frequency increase and the bottlenecking, there will be five or so words in the top part, and twenty-seven or so (half of 64, minus 5) words in the bottom part. The FIFOs will no longer be in fallthrough mode, since there is more than one word in the upstream part, and more than one vacancy in the downstream part. The natural frequency mode will have been entered, and the interface will carry data as fast as possible.
A similar example can be drawn for these FIFOs, with the composite buffer initially three-fourths filled. Eventually, the top part will fill and the bottom part will empty. At some point in between, the FIFOs will no longer be in bubbleback mode, but in the natural frequency mode, because there will exist more
than one vacancy in the downstream part and more than one word in the upstream part. The overall steady state throughput rate will again be limited to 10 MHz .
In each of the above cases, the composite buffer went from either fallthrough or bubbleback mode to the natural frequency mode (where both parts were neither full nor empty), then on to an interface limited natural frequency mode, subject to throughput-related errors.
Regardless from which direction the natural frequency was approached, this frequency must be unique since it represents the case where the upstream part contains more than one word and where the downstream part contains more than one vacancy. When this happens the interface has no dependence on what is happening at the system input and output ports and shifts data across it at the maximum possible rate.
The maximum operating frequency of a cascaded FIFO must therefore be specified lower than the worst-case natural frequency in order to avoid asynchronously induced bottleneck errors.


\section*{Table of Contents}
Erasable Programmable Read Only Memories (EPROMs)
Table of Contents for Section 3 ..... 3-2
CMOS EPROMs
Am27C64 \(8,192 \times 8\)-Bit CMOS EPROM ..... 3-3
Am27C128 \(16,384 \times 8\)-Bit CMOS EPROM ..... 3-18
Am27C256 \(32,768 \times 8\)-Bit CMOS EPROM ..... 3-33
Am27C512 \(65,536 \times 8\)-Bit CMOS EPROM ..... 3-48
Am27C010 1 Megabit ( \(131,072 \times 8\)-Bit) CMOS EPROM ..... 3-63
Am27C1024 1 Megabit ( \(65,536 \times 16\)-Bit) CMOS EPROM ..... 3-78
Am27C020 2 Megabit ( \(262,144 \times 8\)-Bit) CMOS EPROM ..... 3-94
Am27C2048 2 Megabit ( \(131,072 \times 16-\mathrm{Bit})\) CMOS EPROM ..... 3-96
Am27C4096 4 Megabit (262,144 x 16-Bit) CMOS EPROM ..... 3-98
EPROM Speeds for Popular Microprocessors ..... 3-100
EEPROMs
Am2864AE \(8192 \times 8\)-Bit Electrically Erasable PROM ..... 3-102
Am2864BE \(8192 \times 8\)-Bit Electrically Erasable PROM ..... 3-113
EEPROM Highlights ..... 3-124
EEPROM Process Information ..... 3-126
EEPROM Reliability ..... 3-131
EEPROM Cross-Reference and Conversion Guides ..... 3-135
EEPROM Die Business ..... 3-139
False-Write-Protect Circuit Design ..... 3-141
Flash Memory
Am27F256 \(32,768 \times 8\)-Bit CMOS Windowless EPROM ..... 3-143
Am28F256 \(32,768 \times 8\)-Bit CMOS Flash EEPROM ..... 3-146
Am27F512 65,536 x 8-Bit CMOS Windowless EPROM ..... 3-149
Am28F512 \(65,536 \times 8\)-Bit CMOS Flash EEPROM ..... 3-152
Am27F010 \(131,072 \times 8\)-Bit CMOS Windowless EPROM ..... 3-155
Am28F010 \(131,072 \times 8\)-Bit CMOS Flash EEPROM ..... 3-158
ExpressROM \({ }^{\text {TM }}\) devices
Am27X64 8,192 \(\times 8\)-Bit ExpressROM \({ }^{\text {™ }}\) Device ..... 3-161
Am27X128 16,384 \(\times 8\)-Bit ExpressROM \({ }^{\text {TM }}\) Device ..... 3-162
Am27X256 32,768 \(\times 8\)-Bit ExpressROM \({ }^{\text {M }}\) Device ..... 3-163
Am27X512 \(65,536 \times 8\)-Bit ExpressROM \({ }^{\text {™ }}\) Device ..... 3-164
Am27X010 1 Megabit (131,072 \(\times 8\)-Bit) ExpressROM \({ }^{\text {M }}\) Device ..... 3-165
Am27X1024 1 Megabit ( \(65,536 \times 16\)-Bit) ExpressROM \({ }^{\text {™ }}\) Device ..... 3-166

\footnotetext{
Advanced Micro Devices is preparing an ExpressROM \({ }^{\mathrm{TM}}\) Data Book containing preliminary specification on these important products. It is scheduled to be printed in June 1989. Then, you can secure a copy from your local sales office, authorized representative or favorite distributor.

Ask for the Express ROM Data Book, number 12100A.
}

\section*{DISTINCTIVE CHARACTERISTICS}
- Fast access time - 55 ns
- Low power consumption: - \(100 \mu \mathrm{~A}\) maximum standby current
- Programming voltage: 12.5 V
- Single \(+5-\mathrm{V}\) power supply
- JEDEC-approved pinout
- \(\pm 10 \%\) power supply tolerance available
- One-Time Programmable (OTP) Flashrite \({ }^{T M}\) programming
- Latch-up protected to 100 mA from -1 V to \(\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}\)

\section*{GENERAL DESCRIPTION}

The Am27C64 is a 64 K -bit, ultraviolet erasable programmable read-only memory. It is organized as 8,192 words by 8 bits per word, operates from a single \(+5-V\) supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.

Typically, any byte can be accessed in less than 55 ns , allowing operation with high-performance microprocessors without any WAIT states. The Am27C64 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus
eliminating bus contention in a multiple bus microprocessor system.
AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.
All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C64 supports AMD's interactive programming algorithm (1-ms pulses) resulting in typical programming times of less than two minutes.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline Family Part No. & \multicolumn{9}{|c|}{ Am27C64 } \\
\hline Ordering Part No: & & & & & & & & \\
\(\pm 5 \%\) VCC Tolerance & -55 & -75 & -95 & -125 & -155 & -205 & -255 & -305 \\
\cline { 2 - 11 } \\
\(\pm 10 \%\) VCC Tolerance & - & -70 & -90 & -120 & -150 & -200 & -250 & -300 \\
\hline Max. Access Time (ns) & 55 & 70 & 90 & 120 & 150 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{CE}}(\overline{\mathrm{E}})\) Access (ns) & 55 & 70 & 90 & 120 & 150 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{OE}}(\overline{\mathrm{G}})\) Access (ns) & 35 & 40 & 40 & 50 & 65 & 75 & 100 & 120 \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS Top View}


CD011790

Notes: 1. JEDEC nomenclature is in parentheses.
2. Don't use (DU) for PLCC.


CD011800
* Also available in 32 -pin rectangular plastic leaded chip carrier.

LOGIC SYMBOL


LS003350

\section*{PIN DESCRIPTION}
\begin{tabular}{ll}
\(\mathrm{A}_{0}-\mathrm{A}_{12}\) & \(=\) Address Inputs \\
\(\overline{\mathrm{CE}}(\overline{\mathrm{E}})\) & \(=\) Chip Enable Input \\
\(\mathrm{DQ}_{0}-\mathrm{DQ}_{7}\) & \(=\) Data Inputs/Outputs \\
\(\overline{\mathrm{OE}(\overline{\mathrm{G}})}\) & \(=\) Output Enable Input \\
\(\overline{\mathrm{PGM}}(\overline{\mathrm{P}})\) & \(=\) Program Enable Input \\
\(V_{C C}\) & \(=V_{C C}\) Supply Voltage \\
VPP & \(=\) Program Supply Voltage \\
GND & \(=\) Ground \\
NC & \(=\) No Internal Connection \\
DU & \(=\) No External Connection
\end{tabular}

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM27C64-55 & \multirow{3}{*}{DC, DCB, LC, LCB} \\
\hline AM27C64-70 & \\
\hline AM27C64-75 & \\
\hline AM27C64-95 & \multirow{6}{*}{DC, DCB, DI, DIB, LC, LCB, LI, LIB} \\
\hline AM27C64-125 & \\
\hline AM27C64-155 & \\
\hline AM27C64-205 & \\
\hline AM27C64-255 & \\
\hline AM27C64-305 & \\
\hline AM27C64-90 & \multirow{6}{*}{DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB} \\
\hline AM27C64-120 & \\
\hline AM27C64-150 & \\
\hline AM27C64-200 & \\
\hline AM27C64-250 & \\
\hline AM27C64-300 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{ORDERING INFORMATION (Cont'd.)}

\section*{OTP Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

a. DEVICE NUMBER/DESCRIPTION Am27C64
\(8 \mathrm{~K} \times 8\)-Bit CMOS OTP EPROM
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM27C64-120 & \multirow{10}{*}{JC, PC} \\
\hline AM27C64-125 & \\
\hline AM27C64-150 & \\
\hline AM27C64-155 & \\
\hline AM27C64-200 & \\
\hline AM27C64-205 & \\
\hline AM27C64-250 & \\
\hline AM27C64-255 & \\
\hline AM27C64-300 & \\
\hline AM27C64-305 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Valid Combinations } \\
\hline AM27C64-90 \\
\hline AM27C64-120 & \\
\hline AM27C64-150 & \\
\hline AM27C64-200 & \multirow{3}{*}{ /BXA, /BUA } \\
\hline AM27C64-250 & \\
\hline AM27C64-300 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{FUNCTIONAL DESCRIPTION}

\section*{Erasing the Am27C64}

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C64 to an ultraviolet light source. A dosage of 15 W seconds \(/ \mathrm{cm}^{2}\) is required to completely erase an Am27C64. This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms \((\AA)\) - with intensity of \(12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}\) for 15 to 20 minutes. The Am27C64 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.
It is important to note that the Am27C64, and similar devices, will erase with light sources having wavelengths shorter than \(4000 \AA\). Although erasure times will be much longer than with UV sources at \(2537 \AA\), nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C64 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

\section*{Programming the Am27C64}

Upon delivery, or after each erasure, the Am27C64 has all 65,336 bits in the ' 'ONE', or HIGH state. 'ZEROs' are loaded into the Am27C64 through the procedure of programming.
The programming mode is entered when \(12.5 \pm 0.5 \mathrm{~V}\) is applied to the \(V_{P P}\) pin, \(\overline{C E}\) is at \(V_{I L}\), and \(\overline{P G M}\) is at \(V_{I L}\).
For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.
The flowchart in Figure 1 shows AMD's interactive algorithm. Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C64. This part of the algorithm is done at \(\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}\) to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at \(V_{C C}=5 \mathrm{~V} \pm 5 \%\).

\section*{Flashrite}

The OTP EPROM Flashrite programming algorithm (shown in Figure 2) reduces programming time by using initial \(100 \mu \mathrm{~s}\) pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTP EPROM.
The Flashrite programming algorithm programs and verifies at \(\mathrm{V}_{\mathrm{CC}}=6.25 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{PP}}=12.75 \mathrm{~V}\). After the final address is completed, all bytes are compared to the original data with \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5.25 \mathrm{~V}\).

\section*{Program Inhibit}

Programming of multiple Am27C64s in parallel with different data is also easily accomplished. Except for \(\overline{\mathrm{CE}}\), all like inputs of the parallel Am27C64 may be common. A TTL low-level program pulse applied to an Am27C64 PGM input with \(V_{P P}=12.5 \pm 0.5 \mathrm{~V}\) and \(\overline{\mathrm{CE}}\) LOW will program that Am27C64. A high-level \(\overline{\mathrm{CE}}\) input inhibits the other Am27C64s from being programined.

\section*{Program Verify}

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \(\overline{\mathrm{OE}}\) and \(\overline{\mathrm{CE}}\) at \(\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}\) at \(\mathrm{V}_{\mathrm{IH}}\), and Vpp between 12.0 V to 13.0 V .

\section*{Auto Select Mode}

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the \(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\) ambient temperature range that is required when programming the Am27C64.
To activate this mode, the programming equipment must force \(12.0 \pm 0.5 \mathrm{~V}\) on address line \(\mathrm{A}_{9}\) of the Am27C64. Two identifier bytes may then be sequenced from the device outputs by toggling address line \(A_{0}\) from \(V_{I L}\) to \(\mathrm{V}_{\mathrm{IH}}\). All other address lines must be held at \(V_{I L}\) during auto select mode.
Byte \(0\left(A_{0}=V_{I L}\right)\) represents the manufacturer code, and byte \(1\left(A_{0}=V_{\mid H}\right)\), the device identifier code. For the Am27C64, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB ( \(\mathrm{DQ}_{7}\) ) defined as the parity bit.

\section*{Read Mode}

The Am27C64 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( \(\overline{\mathrm{CE}}\) ) is the power control and should be used for device selection. Output Enable ( \(\overline{\mathrm{OE}})\) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( \(t_{A C C}\) ) is equal to the delay from \(\overline{C E}\) to output ( \(\mathrm{t} C \mathrm{E}\) ). Data is available at the outputs toE after the falling edge of \(\overline{O E}\), assuming that \(\overline{\mathrm{CE}}\) has been LOW and addresses have been stable for at least \(\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}\).

\section*{Standby Mode}

The Am27C64 has a CMOS standby mode which reduces the maximum \(V_{C C}\) current to \(100 \mu \mathrm{~A}\). It is placed in CMOSstandby when \(\overline{\mathrm{CE}}\) is at \(\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}\). The Am27C64 also has a TTL-standby mode which reduces the maximum \(V_{C C}\) current to 1.0 mA . It is placed in TTL-standby when \(\overline{\mathrm{CE}}\) is at \(\mathrm{V}_{\mathrm{IH}}\). When in standby mode, the outputs are in a high-impedance state, independent of the \(\overline{\mathrm{OE}}\) input.

\section*{Output OR-Tieing}

To accomodate multiple memory connections, a two-line control function is provided to allow for:
1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \(\overline{\mathrm{CE}}\) be decoded and used as the primary device-selecting function, while \(\overline{O E}\) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

\section*{System Applications}

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a \(0.1-\mu \mathrm{F}\) ceramic capacitor (high frequency, low inherent inductance) should be used on each device between \(V_{C C}\) and GND to minimize transient effects. In
addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a \(4.7-\mu \mathrm{F}\) bulk electrolytic capacitor should be used
between \(V_{C C}\) and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{} & \(\overline{\text { CE }}\) & \(\overline{O E}\) & \(\overline{\text { PGM }}\) & \(\mathrm{A}_{0}\) & A9 & Vpp & Outputs \\
\hline \multicolumn{2}{|l|}{Read} & \(V_{\text {IL }}\) & \(V_{\text {IL }}\) & \(x\) & X & X & \(V_{\text {CC }}\) & Dout \\
\hline \multicolumn{2}{|l|}{Output Disable} & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & X & \(V_{C C}\) & High Z \\
\hline \multicolumn{2}{|l|}{Standby (TTL)} & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & X & X & \(\mathrm{V}_{\mathrm{CC}}\) & High Z \\
\hline \multicolumn{2}{|l|}{Standby (CMOS)} & \(V_{C C} \pm 0.3 \mathrm{~V}\) & X & X & X & X & \(\mathrm{V}_{\mathrm{CC}}\) & High Z \\
\hline \multicolumn{2}{|l|}{Program} & \(\mathrm{V}_{\text {IL }}\) & X & \(\mathrm{V}_{\text {IL }}\) & X & X & \(V_{\text {PP }}\) & DIN \\
\hline \multicolumn{2}{|l|}{Program Verify} & \(\mathrm{V}_{\text {IL }}\) & \(V_{\text {IL }}\) & \(\mathrm{V}_{\text {IH }}\) & X & X & VPP & Dout \\
\hline \multicolumn{2}{|l|}{Program Inhibit} & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & X & X & VPP & High Z \\
\hline \multirow[t]{2}{*}{Auto Select (Note 3)} & Manufacturer Code & VIL & \(V_{\text {IL }}\) & X & VIL. & \(V_{H}\) & \(V_{C C}\) & 01H \\
\hline & Device Code & VIL & \(\mathrm{V}_{\text {IL }}\) & X & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{\mathrm{H}}\) & Vcc & 15H \\
\hline
\end{tabular}

Notes:1. \(X\) can be either \(\mathrm{V}_{\mathrm{IL}}\) or \(\mathrm{V}_{\mathbb{H}}\)
2. \(V_{H}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\)
3. \(A_{1}-A_{8}=A_{10}-A_{12}=V_{I L}\)
4. See DC Programming Characteristics for \(\mathrm{V}_{\mathrm{PP}}\) voltage during programming.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature:
OTP Products ................................. -65 to \(+125^{\circ} \mathrm{C}\)
All Other Products ............................. -65 to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature with Power Applied ........................... -55 to \(+125^{\circ} \mathrm{C}\)
Voltage with Respect to Ground:
All pins except \(A_{9}, V_{p p}\), and
\(V_{C C} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.6\) to \(V_{C C}+0.5 \mathrm{~V}\)
\(A_{9}\) and VPp.......................................-0.6 to 13.5 V
\(\mathrm{V}_{\mathrm{CC}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.6 ~ t o ~ 7.0 ~ V ~\)
Stresses above those listed under "Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.
Notes: 1. Minimum DC voltage on input or I/O is -0.5 V . During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns . Maximum DC voltage on input and I/O is \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) which may overshoot to \(V_{C C}+2.0 \mathrm{~V}\) for periods up to 20 ns .
2. For \(A_{g}\) and \(V_{P P}\) the minimum \(D C\) input is -0.5 V . During transitions, \(A_{g}\) and \(V_{P P}\) may undershoot GND to -2.0 V for periods of up to \(20 \mathrm{~ns} . \mathrm{A}_{9}\) and \(\mathrm{V}_{\mathrm{PP}}\) must not exceed 13.5 V for any period of time.

\section*{OPERATING RANGES}

Commercial (C) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ).......................... 0 to \(+70^{\circ} \mathrm{C}\)
Industrial (I) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) ....................... -40 to \(+85^{\circ} \mathrm{C}\)
Extended Commercial (E) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) ..................... 55 to \(+125^{\circ} \mathrm{C}\)
Military (M) Devices
Case Temperature (TC) ..................... -55 to \(+125^{\circ} \mathrm{C}\)
Supply Read Voltages:
\(\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{PP}}\) for Am27C64-XX5 ............ +4.75 to +5.25 V
\(\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{PP}}\) for Am27C64-XX0 ............ +4.50 to +5.50 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 \& 8)

TTL and NMOS Inputs
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter
Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline VOH & Output HIGH Voltage & \multicolumn{2}{|l|}{\(1 \mathrm{OH}=-400 \mu \mathrm{~A}\)} & 2.4 & & V \\
\hline \(\mathrm{V}_{\text {OL }}\) & Output LOW Voltage & \multicolumn{2}{|l|}{\(1 \mathrm{OL}=2.1 \mathrm{~mA}\)} & & 0.45 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & & & 2.0 & \(\mathrm{V}_{\mathrm{CC}}+0.5\) & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & & & -0.3 & +0.8 & V \\
\hline \multirow[b]{2}{*}{ILI} & \multirow[b]{2}{*}{Input Load Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{CC}}\)} & C/I Devices & & 1.0 & \multirow{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 5.0 & \\
\hline \multirow[t]{2}{*}{lo} & \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(V_{\text {OUT }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {CC }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow{2}{*}{ICC1} & \multirow[b]{2}{*}{VCC Active Current (Notes 5 \& 9)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \\
& \mathrm{f}=5 \mathrm{MHZ}, \\
& \text { OUT }=0 \mathrm{~mA} \\
& \text { (Open Outputs) } \\
& \hline
\end{aligned}
\]} & C/I Devices & & 30 & \multirow{2}{*}{mA} \\
\hline & & & E/M Devices & & 50 & \\
\hline \multirow[t]{2}{*}{ICC2} & \multirow[t]{2}{*}{\(V_{C C}\) Standby Current (Note 9)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \overline{\overline{C E}}=V_{I H}, \\
& \overline{O E}=V_{I L}
\end{aligned}
\]} & C/I Devices & & 1.0 & \multirow[t]{2}{*}{mA} \\
\hline & & & E/M Devices & & 1.0 & \\
\hline IpP1 & VPP Supply Current (Read) (Notes 6 \& 9 ) & \multicolumn{2}{|l|}{\(\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}\)} & & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{CMOS Inputs}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \multicolumn{2}{|l|}{\(1 \mathrm{OH}=-400 \mu \mathrm{~A}\)} & 2.4 & & V \\
\hline VOL & Output LOW Voltage & \multicolumn{2}{|l|}{\(\mathrm{IOL}^{2}=2.1 \mathrm{~mA}\)} & & 0.45 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & & & \(\mathrm{V}_{\text {cc }}-0.3\) & \(\mathrm{V}_{\mathrm{cc}}+0.3\) & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Voltage & & & -0.3 & +0.8 & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{I}_{\mathrm{LI}}\)} & \multirow[t]{2}{*}{Input Load Current} & \multirow[b]{2}{*}{\(V_{\text {IN }}=0 V\) to \(V_{C C}\)} & C/I Devices & & 1.0 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 5.0 & \\
\hline
\end{tabular}

DC CHARACTERISTICS over operating range unless otherwise specified (Cont'd.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline \multirow[b]{2}{*}{Lo} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(V_{\text {OUT }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {CC }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow{2}{*}{\({ }^{1} \mathrm{CCl}\)} & \multirow[b]{2}{*}{\(V_{C C}\) Active Current (Notes 5 \& 9)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{V}} \mathrm{Li} \\
& \mathrm{f}=5 \mathrm{MHZ}, \\
& \mathrm{lOU}=0 \mathrm{~mA} \\
& \text { (Open Outputs) }
\end{aligned}
\]} & C/I Devices & & 25 & \multirow{2}{*}{mA} \\
\hline & & & E/M Devices & & 25 & \\
\hline \multirow[t]{2}{*}{Icc2} & \multirow[b]{2}{*}{VCC Standby Current (Note 9)} & \multirow[t]{2}{*}{\(\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}\)} & C/I Devices & & 100 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 120 & \\
\hline Ipp1 & VPP Supply Current (Read) (Notes 6 \& 9 ) & \multicolumn{2}{|l|}{\(\overline{C E}=\overline{O E}=V_{\text {IL }}, V_{\text {PP }}=V_{C C}\)} & & 100 & \(\mu \mathrm{A}\). \\
\hline
\end{tabular}

CAPACITANCE (Notes 2, 3, \& 7)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Typ. & Max. & Unit \\
\hline \(\mathrm{C}_{\text {IN1 }}\) & Address Input Capacitance & \(V_{\text {IN }}=0 \mathrm{~V}\) & 8 & 12 & pF \\
\hline \(\mathrm{C}_{\mathrm{iN} 2}\) & \(\overline{\mathrm{OE}}\) Input Capacitance & \(V_{\text {IN }}=0 \mathrm{~V}\) & 12 & 20 & pF \\
\hline \(\mathrm{CiN3}^{\text {in }}\) & \(\overline{C E}\) Input Capacitance & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & 9 & 12 & pF \\
\hline COUT & Output Capacitance & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) & 8 & 12 & pF \\
\hline
\end{tabular}

Notes: 1. VCC must be applied simultaneously or before \(V_{P P}\), and removed simultaneously or after VPP.
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled and not \(100 \%\) tested.
4. Caution: The Am27C64 must not be removed from, or inserted into, a socket or board when VpP or VCC is applied.
5. ICCi is tested with \(\overline{O E}=V_{I H}\) to simulate open outputs.
6. Maximum active power usage is the sum of ICC and Ipp.
7. \(T_{A}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}\).
8. Minimum DC input voltage is -0.5 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns.

Maximum DC voltage on output pins is \(V_{C C}+0.5 \mathrm{~V}\) which may overshoot to \(V_{C C}+2.0 \mathrm{~V}\) for periods less than 20 ns.
9. For Am27C64-305, \(I_{C C 1}=50 \mathrm{~mA}\), \(\mathrm{I}_{\mathrm{CC}}(\mathrm{TTL})=5 \mathrm{~mA}, \mathrm{I}_{\mathrm{CC}}(\mathrm{CMOS})=500 \mu \mathrm{~A}\), and \(\mathrm{IPP}_{1}\) (Read) \(=1 \mathrm{~mA}\) maximum.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, \& 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Parameter Symbols} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test Conditions}} & \multicolumn{8}{|c|}{Am27C64} & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & & & & \[
\overline{-55}
\] & \[
\begin{aligned}
& -70, \\
& -75
\end{aligned}
\] & \[
\begin{aligned}
& -90, \\
& -95
\end{aligned}
\] & \[
\begin{aligned}
& -120, \\
& -125
\end{aligned}
\] & \[
\begin{aligned}
& -150, \\
& -155
\end{aligned}
\] & \[
\begin{aligned}
& -200, \\
& -205
\end{aligned}
\] & \[
\begin{aligned}
& -250, \\
& -255
\end{aligned}
\] & \[
\begin{aligned}
& -300, \\
& -305 \\
& \hline
\end{aligned}
\] & \\
\hline \multirow[b]{2}{*}{tavQV} & \multirow[b]{2}{*}{\(t^{\text {ACC }}\)} & \multirow[t]{2}{*}{Address to Output Delay} & \multirow[b]{2}{*}{\(\overline{\mathrm{CE}}=\overrightarrow{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\)} & Min. & & & & & & & & & \\
\hline & & & & Max. & 55 & 70 & 90 & 120 & 150 & 200 & 250 & 300 & ns \\
\hline \multirow[b]{2}{*}{telov} & \multirow[b]{2}{*}{tce} & \multirow[t]{2}{*}{Chip Enable to Output Delay} & \multirow[t]{2}{*}{\(\overline{O E}=V_{\text {IL }}\)} & Min. & & & & & & & & & ns \\
\hline & & & & Max. & 55 & 70 & 90 & 120 & 150 & 200 & 250 & 300 & \\
\hline \multirow[b]{2}{*}{tglav} & \multirow[b]{2}{*}{toe} & \multirow[t]{2}{*}{Output Enable to Output Delay} & \multirow[b]{2}{*}{\(\overline{C E}=V_{\text {IL }}\)} & Min. & & & & & & & & & \\
\hline & & & & Max. & 35 & 40 & 40 & 50 & 65 & 75 & 100 & 120 & ns \\
\hline \multirow[b]{2}{*}{tehaz, \(\mathrm{t}_{\mathrm{GH}} \mathrm{GZ}\)} & \multirow{2}{*}{tof} & \multirow[t]{2}{*}{Output Enable HIGH to Output Float (Note 2)} & & Min. & & & & & & & & & \\
\hline & & & & Max. & 25 & 25 & 25 & 35 & 50 & 55 & 60 & 75 & \\
\hline \multirow[b]{2}{*}{\({ }_{\text {taxax }}\)} & \multirow[b]{2}{*}{tor} & \multirow[t]{2}{*}{Output Hold from Addresses, \(\overline{\mathrm{CE}}\), or OE,whichever occurred first} & & Min. & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \\
\hline & & & & Max & & & & & & & & & ns \\
\hline
\end{tabular}

Notes: 1. VCC must be applied simultaneously or before \(V_{P P}\), and removed simultaneously or after \(V_{\text {Pp }}\).
2. This parameter is only sampled and not \(100 \%\) tested.
3. Caution: The Am27C64 must not be removed from, or inserted into, a socket or board when \(V_{P P}\) or \(V_{C C}\) is applied.
4. For the \(-55,-70\), and -75 :

Output Load: 1 TTL gate and \(C_{L}=30 \mathrm{pF}\),
Input Rise and Fall Times: 20 ns ,
Input Pulse Levels: 0 to 3 V ,
Timing Measurement Reference Level: 1.5 V for inputs and outputs.
For all other versions:
Output Load: 1 TT gate and \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\),
Input Rise and Fall Times: 20 ns ,
Input Pulse Levels: 0.45 to 2.4 V ,
Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.

\section*{SWITCHING TEST CIRCUIT}


TC003193
\(C_{L}=100 \mathrm{pF}\) including jig capacitance ( 30 pF for \(-55,-70\), and -75 )

\section*{SWITCHING TEST WAVEFORMS}


AC Testing: Inputs are driven at 2.4 V for a logic " 1 " and 0.45 V for a logic " 0 ". Input pulse rise and fall times are \(\leqslant 20\) ns.


11419-001A

AC Testing: Inputs are driven at 3.0 V for a logic " 1 " and 0 V for a logic " 0 ". Input pulse rise and fall times are \(\leqslant 20\) ns for -55 , -70 , and -75 devices.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{lll} 
WAVEFORM & INPUTS & \begin{tabular}{l} 
OUTPUTS \\
MUSTBE \\
STEADY
\end{tabular} \\
\hline
\end{tabular}


\section*{PROGRAMMING FLOW CHARTS}


Figure 1. Interactive Programming Flow Chart


Figure 2. Flashrite Programming Flow Chart for OTP EPROM

DC PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) (Notes \(1,2, \& 3\) ).
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min. & Max. & Unit \\
\hline \({ }_{\text {LII }}\) & Input Current (All Inputs) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}\) or \(\mathrm{V}_{\text {IH }}\) & & 10.0 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Level (All Inputs) & & -0.3 & 0.8 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Level & & 2.0 & \(\mathrm{V}_{\mathrm{CC}}+0.5\) & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage During Verify & \(\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}\) & & 0.45 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage During Verify & \(\mathrm{IOH}=-400 \mu \mathrm{~A}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{H}}\) & \(\mathrm{Ag}_{\mathrm{g}}\) Auto Select Voltage & & 11.5 & 12.5 & V \\
\hline ICC3 & V \(C\) C Supply Current (Program \& Verify) & & & 50 & mA \\
\hline IpP2 & VPP Supply Current (Program) & \(\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}\) & & 30 & mA \\
\hline \(\mathrm{V}_{\mathrm{CC} 1}\) & Interactive Supply Voltage & & 5.75 & 6.25 & V \\
\hline \(V_{\text {PP1 }}\) & Interactive Programming Voltage & & 12.0 & 13.0 & V \\
\hline \(\mathrm{V}_{\mathrm{CC} 2}\) & Flashrite Supply Voltage & & 6.00 & 6.50 & V \\
\hline VPP2 & Flashrite Programming Voltage & & 12.5 & 13.0 & V \\
\hline
\end{tabular}

SWITCHING PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) (Notes \(1,2, \& 3\) ).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Parameter Symbols} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Parameter Description}} & \multirow[b]{2}{*}{Min.} & \multirow[b]{2}{*}{Max.} & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & & & & & \\
\hline \(\mathrm{t}_{\text {AVEL }}\) & \(t_{\text {AS }}\) & \multicolumn{2}{|l|}{Address Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline tDZGL & toes & \multicolumn{2}{|l|}{\(\overline{\text { OE Setup Time }}\)} & 2 & & \(\mu \mathrm{s}\) \\
\hline teLPL & tCES & \multicolumn{2}{|l|}{\(\overline{C E}\) Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline t \({ }_{\text {dVEL }}\) & \(t_{\text {DS }}\) & \multicolumn{2}{|l|}{Data Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {GHAX }}\) & \({ }_{\text {tah }}\) & \multicolumn{2}{|l|}{Address Hold Time} & 0 & & \(\mu \mathrm{s}\) \\
\hline \(t_{\text {EHDX }}\) & \({ }^{\text {t }}\) D & \multicolumn{2}{|l|}{Data Hold Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {GHQZ }}\) & \(t_{\text {DFP }}\) & \multicolumn{2}{|l|}{Output Enable to Output Float Delay} & 0 & 130 & ns \\
\hline tvPS & tVPS & \multicolumn{2}{|l|}{\(V_{\text {PP }}\) Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \multirow[b]{2}{*}{teleh1} & \multirow[b]{2}{*}{tpw} & \multirow[b]{2}{*}{\(\overline{\text { PGM }}\) Program Pulse Width} & Flashrite & 95 & 105 & \(\mu \mathrm{s}\) \\
\hline & & & Interactive & 0.95 & 1.05 & ms \\
\hline teleh2 & topw & \multicolumn{2}{|l|}{\(\overline{\text { PGM }}\) Overprogram Pulse Width (Interactive)} & 1.95 & 2.05 & ms \\
\hline tves & tves & \multicolumn{2}{|l|}{\(V_{\text {CC }}\) Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {GLQ }} \mathrm{V}\) & toe & \multicolumn{2}{|l|}{Data Valid from \(\overline{\mathrm{OE}}\)} & & 150 & ns \\
\hline
\end{tabular}

Notes: 1. \(V_{C C}\) must be applied simultaneously or before \(V_{P P}\), and removed simultaneously or after \(V_{P P}\).
2. When programming the Am27C64, a \(0.1-\mu \mathrm{F}\) capacitor is required across \(\mathrm{V}_{\mathrm{PP}}\) and ground to suppress spurious voltage transients which may damage the device.
3. Programming characteristics are sampled but not \(100 \%\) tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 \& 2)


WF000555
Notes: 1. The input timing reference level is 0.8 V for \(\mathrm{V}_{\mathrm{IL}}\) and 2 V for \(\mathrm{V}_{\mathrm{IH}}\).
2. TOE and TDFP are characteristics of the device, but must be accommodated by the programmer.

\section*{DISTINCTIVE CHARACTERISTICS}
- Fast access time - 55 ns
- Low power consumption:
- \(100 \mu \mathrm{~A}\) maximum standby current
- Programming voltage: 12.5 V
- Single \(+5-\mathrm{V}\) power supply
- JEDEC-approved pinout
- \(\pm 10 \%\) power supply tolerance available
- One-Time Programmable (OTP) Flashrite \({ }^{\text {TM }}\) programming
- Latch-up protected to 100 mA from -1 V to \(\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}\)

\section*{GENERAL DESCRIPTION}

The Am27C128 is a 128 K -bit, ultraviolet erasable programmable read-only memory. It is organized as 16,384 words by 8 bits per word, operates from a single \(+5-\mathrm{V}\) supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.

Typically, any byte can be accessed in less than 55 ns , allowing operation with high-performance microprocessors without any WAIT states. The Am27C128 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus
eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.
All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C128 supports AMD's interactive programming algorithm (1-ms pulses) resulting in typical programming times of less than two minutes.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline Family Part No. & \multicolumn{9}{|c|}{ Am27C128 } \\
\hline \begin{tabular}{l} 
Ordering Part No: \\
\(\pm 5 \%\) VCC Tolerance \\
\(\pm 10 \% ~ V C C ~ T o l e r a n c e ~\)
\end{tabular} & -55 & -75 & -95 & -125 & -155 & -205 & -255 & -305 \\
\hline & - & -70 & -90 & -120 & -150 & -200 & -250 & -300 \\
\hline Max. Access Time (ns) & 55 & 70 & 90 & 120 & 150 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{CE}}(\overline{\mathrm{E}})\) Access (ns) & 55 & 70 & 90 & 120 & 150 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{OE}}(\overline{\mathrm{G}})\) Access (ns) & 35 & 40 & 40 & 50 & 65 & 75 & 100 & 120 \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS} Top View


Notes: 1. JEDEC nomenclature is in parentheses
2. Don't use (DU) for PLCC.

* Also available in 32-pin rectangular plastic leaded chip carrier.

\section*{LOGIC SYMBOL}


\section*{PIN DESCRIPTION}
\begin{tabular}{ll}
\(A_{0}-A_{13}\) & \(=\) Address Inputs \\
\(\overline{C E}(\overline{\mathrm{E}})\) & \(=\) Chip Enable Input \\
\(\overline{D_{0}}-\mathrm{DQ}_{7}\) & \(=\) Data Inputs/Outputs \\
\(\overline{\mathrm{OE}}(\overline{\mathrm{G}})\) & \(=\) Output Enable Input \\
\(\overline{\mathrm{PGM}}(\overline{\mathrm{P}})\) & \(=\) Program Enable Input \\
\(V_{C C}\) & \(=\) VCC Supply Voltage \\
VPP & \(=\) Program Supply Voltage \\
GND & \(=\) Ground \\
NC & \(=\) No Internal Connection \\
DU & \(=\) No External Connection
\end{tabular}

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM27C128-55 & \multirow{3}{*}{DC, DCB, LC, LCB} \\
\hline AM27C128-70 & \\
\hline AM27C128.75 & \\
\hline AM27C128-95 & \multirow{6}{*}{DC, DCB, DI, DIB, LC, LCB, LI, LIB} \\
\hline AM27C128-125 & \\
\hline AM27C128-155 & \\
\hline AM27C128-205 & \\
\hline AM27C128-255 & \\
\hline AM27C128-305 & \\
\hline AM27C128-90 & \multirow{6}{*}{DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB} \\
\hline AM27C128-120 & \\
\hline AM27C128-150 & \\
\hline AM27C128-200 & \\
\hline AM27C128-250 & \\
\hline AM27C128-300 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{ORDERING INFORMATION (Cont'd.)}

\section*{OTP Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM27C128-120 & \multirow{10}{*}{JC, PC} \\
\hline AM27C128-125 & \\
\hline AM27C128-150 & \\
\hline AM27C128-155 & \\
\hline AM27C128-200 & \\
\hline AM27C128-205 & \\
\hline AM27C128-250 & \\
\hline AM27C128-255 & \\
\hline AM27C128-300 & \\
\hline AM27C128-305 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Valid Combinations } \\
\hline AM27C128-90 & \\
\hline AM27C128-120 & \\
\hline AM27C128-150 & \multirow{3}{*}{ /BXA, /BUA } \\
\hline AM27C128-200 & \\
\hline AM27C128-250 & \\
\cline { 1 - 1 } AM27C128-300 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\[
1,2,3,7,8,9,10,11 .
\]

\section*{FUNCTIONAL DESCRIPTION}

\section*{Erasing the Am27C128}

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C128 to an ultraviolet light source. A dosage of 15 W seconds \(/ \mathrm{cm}^{2}\) is required to completely erase an Am27C128. This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms \((\AA)\) - with intensity of \(12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}\) for 15 to 20 minutes. The Am27C128 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C128, and similar devices, will erase with light sources having wavelengths shorter than \(4000 \AA\). Although erasure times will be much longer than with UV sources at \(2537 \AA\), nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C128 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

\section*{Programming the Am27C128}

Upon delivery, or after each erasure, the Am27C128 has all 131,072 bits in the 'ONE', or HIGH state. 'ZEROs' are loaded into the Am27C128 through the procedure of programming.
The programming mode is entered when \(12.5 \pm 0.5 \mathrm{~V}\) is applied to the \(\mathrm{V}_{\mathrm{PP}}\) pin, \(\overline{\mathrm{CE}}\) is at \(\mathrm{V}_{\mathrm{IL}}\), and \(\overline{\mathrm{PGM}}\) is at \(\mathrm{V}_{\mathrm{IL}}\).

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The flowchart in Figure 1 shows AMD's interactive algorithm. Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C128. This part of the algorithm is done at \(\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}\) to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\).

\section*{Flashrite}

The OTP EPROM Flashrite programming algorithm (shown in Figure 2) reduces programming time by using initial \(100 \mu \mathrm{~s}\) pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTP EPROM.

The Flashrite programming algorithm programs and verifies at \(V_{C C}=6.25 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{PP}}=12.75 \mathrm{~V}\). After the final address is completed, all bytes are compared to the original data with \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5.25 \mathrm{~V}\).

\section*{Program Inhibit}

Programming of multiple Am27C128s in parallel with different data is also easily accomplished. Except for \(\overline{\mathrm{CE}}\), all like inputs of the parallel Am27C128 may be common. A TTL low-level program pulse applied to an Am27C128 PGM input with \(\mathrm{VPP}=12.5 \pm 0.5 \mathrm{~V}\) and \(\overline{\mathrm{CE}}\) LOW will program that Am27C128.

A high-level \(\overline{\mathrm{CE}}\) input inhibits the other Am27C128s from being programmed.

\section*{Program Verify}

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \(\overline{O E}\) and \(\overline{C E}\) at \(V_{I L}, \overline{P G M}\) at \(V_{I H}\), and Vpp between 12.0 V to 13.0 V .

\section*{Auto Select Mode}

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the \(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\) ambient temperature range that is required when programming the Am27C128.
To activate this mode, the programming equipment must force \(12.0 \pm 0.5 \mathrm{~V}\) on address line \(\mathrm{Ag}_{9}\) of the Am27C128. Two identifier bytes may then be sequenced from the device outputs by toggling address line \(A_{0}\) from \(V_{I L}\) to \(V_{I H}\). All other address lines must be held at \(\mathrm{V}_{\mathrm{IL}}\) during auto select mode.
Byte \(0\left(A_{0}=V_{I L}\right)\) represents the manufacturer code, and byte \(1\left(A_{0}=V_{1 H}\right)\), the device identifier code. For the Am27C128, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB ( \(\mathrm{DQ}_{7}\) ) defined as the parity bit.

\section*{Read Mode}

The Am27C128 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( \(\overline{\mathrm{CE}}\) ) is the power control and should be used for device selection. Output Enable ( \(\overline{\mathrm{OE}}\) ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( \(\mathrm{t}_{\mathrm{ACC}}\) ) is equal to the delay from \(\overline{\mathrm{CE}}\) to output ( \(\mathrm{t}_{\mathrm{CE}}\) ). Data is available at the outputs \(\mathrm{t}_{\mathrm{OE}}\) after the falling edge of \(\overline{O E}\), assuming that \(\overline{C E}\) has been LOW and addresses have been stable for at least \(\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}\).

\section*{Standby Mode}

The Am27C128 has a CMOS standby mode which reduces the maximum \(V_{\text {CC }}\) current to \(100 \mu \mathrm{~A}\). It is placed in CMOSstandby when \(\overline{\mathrm{CE}}\) is at \(\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}\). The Am27C128 also has a TTL-standby mode which reduces the maximum \(V_{C C}\) current to 1.0 mA . It is placed in TTL-standby when \(\overline{\mathrm{CE}}\) is at \(\mathrm{V}_{I \mathrm{H}}\). When in standby mode, the outputs are in a high-impedance state, independent of the \(\overline{O E}\) input.

\section*{Output OR-Tieing}

To accomodate multiple memory connections, a two-line control function is provided to allow for:
1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \(\overline{C E}\) be decoded and used as the primary device-selecting function, while \(\overline{\mathrm{OE}}\) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

\section*{System Applications}

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a \(0.1-\mu \mathrm{F}\) ceramic capacitor (high
frequency, low inherent inductance) should be used on each device between VCC and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM
arrays, a \(4.7-\mu\) F bulk electrolytic capacitor should be used between \(V_{C C}\) and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Mode & Pins & \(\overline{\mathbf{C E}}\) & \(\overline{\mathbf{O E}}\) & \(\overline{\text { PGM }}\) & \(\mathrm{A}_{0}\) & \(\mathrm{A}_{9}\) & \(V_{\text {PP }}\) & Outputs \\
\hline \multicolumn{2}{|l|}{Read} & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IL}}\) & X & X & X & \(V_{\text {cc }}\) & DOUT \\
\hline \multicolumn{2}{|l|}{Output Disable} & \(\mathrm{V}_{\mathrm{IL}}\) & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & x & \(\mathrm{V}_{\mathrm{CC}}\) & High Z \\
\hline \multicolumn{2}{|l|}{Standby (TTL)} & \(\mathrm{V}_{\mathrm{HH}}\) & X & X & X & X & \(\mathrm{V}_{\text {CC }}\) & High Z \\
\hline \multicolumn{2}{|l|}{Standby (CMOS)} & \(\mathrm{V}_{\text {CC }} \pm 0.3 \mathrm{~V}\) & X & X & X & X & \(V_{\text {cc }}\) & High Z \\
\hline \multicolumn{2}{|l|}{Program} & \(\mathrm{V}_{\text {IL }}\) & X & \(\mathrm{V}_{\mathrm{IL}}\) & X & X & \(V_{P P}\) & DIN \\
\hline \multicolumn{2}{|l|}{Program Verify} & \(\mathrm{V}_{\text {IL }}\) & \(V_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & \(V_{P P}\) & Dout \\
\hline \multicolumn{2}{|l|}{Program Inhibit} & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & X & X & \(V_{P P}\) & High Z \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Auto Select \\
(Notes 3 \& 4)
\end{tabular}} & Manufacturer Code & \(V_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IL}}\) & X & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{H}}\) & \(V_{C C}\) & 01H \\
\hline & Device Code & \(\mathrm{V}_{1 L}\) & \(\mathrm{V}_{\mathrm{IL}}\) & X & \(\mathrm{V}_{\mathrm{H}}\) & \(\mathrm{V}_{\mathrm{H}}\) & \(V_{C C}\) & 16H \\
\hline
\end{tabular}

Notes: 1. X can be either \(\mathrm{V}_{\mathrm{IL}}\) or \(\mathrm{V}_{\mathrm{IH}}\)
2. \(\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\)
3. \(A_{1}-A_{8}=A_{10}-A_{12}=V_{1 L}\)
4. \(A_{13}=X\)
5. See DC Programming characteristics for \(V_{P P}\) voltage during programming.

\begin{tabular}{|c|c|}
\hline & OPERATING RANGES \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Commercial (C) Devices \\
Case Temperature ( \(T_{C}\) ) .0 to \(+70^{\circ} \mathrm{C}\)
\end{tabular}}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Industrial (I) Devices \\
Case Temperature ( \(T_{C}\) ) .40 to \(+85^{\circ} \mathrm{C}\)
\end{tabular}}} \\
\hline & \\
\hline & ended Commercial (E) \\
\hline & Case Temperature ( \(T_{C}\) ) \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Military (M) Devices \\

\end{tabular}}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{\begin{tabular}{l}
Supply Read Voltage: \\
\(\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{PP}}\) for \(\mathrm{Am} 27 \mathrm{C} 128-\mathrm{XX5} . . . . . . . . .+4.75\) to +5.25 V \\
\(\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{PP}}\) for \(\mathrm{Am} 27 \mathrm{C} 128-\mathrm{XX0} 0 . \ldots . . . . .+4.50\) to +5.50 V
\end{tabular}}} \\
\hline & \\
\hline & \\
\hline \multicolumn{2}{|l|}{Operating ranges define those limits between which the functionality of the device is guaranteed.} \\
\hline
\end{tabular}

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 \& 8)

TTL and NMOS Inputs
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|l|}{Test Conditions} & Min. & Max. & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \multicolumn{2}{|l|}{\(\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}\)} & 2.4 & & V \\
\hline VOL & Output LOW Voltage & \multicolumn{2}{|l|}{\(\mathrm{IOL}^{2}=2.1 \mathrm{~mA}\)} & & 0.45 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & \multicolumn{2}{|l|}{} & 2.0 & \(\mathrm{V}_{\mathrm{CC}}+0.5\) & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Voltage & & & -0.3 & +0.8 & V \\
\hline \multirow[b]{2}{*}{\({ }^{\prime} \mathrm{LI}\)} & \multirow[b]{2}{*}{Input Load Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{CC}}\)} & C/I Devices & & 1.0 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 5.0 & \\
\hline \multirow[b]{2}{*}{'LO} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(V_{\text {OUT }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {CC }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow[b]{2}{*}{ICCI} & \multirow[b]{2}{*}{\(V_{C C}\) Active Current (Notes \(5 \& 9\) )} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{LL}}, \\
& \mathrm{f}=5 \mathrm{MHz}, \\
& \text { louT }=0 \mathrm{~mA} \\
& \text { (Open Outputs) }
\end{aligned}
\]} & C/I Devices & & 30 & \multirow[b]{2}{*}{mA} \\
\hline & & & E/M Devices & & 50 & \\
\hline \multirow[b]{2}{*}{ICC2} & \multirow[t]{2}{*}{\(V_{C C}\) Standby Current (Note 9)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \overline{\overline{C E}}=V_{I H}, \\
& \overline{O E}=V_{I L}
\end{aligned}
\]} & C/I Devices & & 1.0 & \multirow[t]{2}{*}{mA} \\
\hline & & & E/M Devices & & 1.0 & \\
\hline IPP1 & Vpp Supply Current (Read) (Notes 6 \& 9 ) & \multicolumn{2}{|l|}{\(\overline{C E}=\overline{O E}=V_{I L}, V_{P P}=V_{C C}\)} & & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

CMOS Inputs


DC CHARACTERISTICS over operating range unless otherwise specified (Cont'd.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|l|}{Test Conditions} & Min. & Max. & Unit \\
\hline \multirow[b]{2}{*}{ILO} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(V_{\text {OUT }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {CC }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow[b]{2}{*}{ICC1} & \multirow[b]{2}{*}{\begin{tabular}{l}
\(V_{C C}\) Active \\
Current (Notes 5 \& 9)
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\
& \mathrm{f}=5 \mathrm{MHz}, \\
& \text { lout }=0 \mathrm{~mA} \\
& \text { (Open Outputs) }
\end{aligned}
\]} & C/I Devices & & 25 & \multirow[b]{2}{*}{mA} \\
\hline & & & E/M Devices & & 25 & \\
\hline \multirow[b]{2}{*}{ICC2} & \multirow[t]{2}{*}{VCC Standby Current (Note 9)} & \multirow[b]{2}{*}{\(\overline{\mathrm{CE}}=\mathrm{V}_{C C} \pm 0.3 \mathrm{~V}\)} & C/I Devices & & 100 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 120 & \\
\hline IPP1 & \begin{tabular}{l}
VPP Supply Current (Read) \\
(Notes 6 \& 9)
\end{tabular} & \multicolumn{2}{|l|}{\(\overline{C E}=\overline{O E}=V_{\text {IL }}, V_{P P}=V_{C C}\)} & & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

CAPACITANCE (Notes 2, 3, \& 7)
\begin{tabular}{|l|l|l|c|c|c|}
\hline \begin{tabular}{c} 
Parameter \\
Symbol
\end{tabular} & \begin{tabular}{c} 
Parameter \\
Description
\end{tabular} & \multicolumn{1}{|c|}{ Test Conditions } & Typ. & Max. & Unit \\
\hline \(\mathrm{C}_{\mathrm{IN} 1}\) & Address Input Capacitance & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & 8 & 12 & pF \\
\hline \(\mathrm{C}_{\mathrm{IN} 2}\) & \(\overline{\mathrm{OE}}\) Input Capacitance & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & 12 & 20 & pF \\
\hline \(\mathrm{C}_{\mathrm{IN} 3}\) & \(\overline{\mathrm{CE}}\) Input Capacitance & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & 9 & 12 & pF \\
\hline \(\mathrm{C}_{\mathrm{OUT}}\) & Output Capacitance & \(\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}\) & 8 & 12 & pF \\
\hline
\end{tabular}

Notes: 1. VCC must be applied simultaneously or before \(V_{P P}\), and removed simultaneously or after \(V_{P P}\).
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled and not \(100 \%\) tested.
4. Caution: The Am27C128 must not be removed from, or inserted into, a socket or board when Vpp or VCC is applied.
5. ICC1 is tested with \(\overrightarrow{O E}=V_{I H}\) to simulate open outputs.
6. Maximum active power usage is the sum of ICC and IPP.
7. \(T_{A}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}\).
. Minimum DC input voltage is -0.5 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is \(V_{C C}+0.5 \mathrm{~V}\) which may overshoot to \(V_{C C}+2.0 \mathrm{~V}\) for periods less than 20 ns.
9. For \(\mathrm{Am} 27 \mathrm{C} 128-305, \mathrm{I}_{\mathrm{CC}} 1=50 \mathrm{~mA}, \mathrm{I}_{\mathrm{CC}} 2(T \mathrm{~L})=5 \mathrm{~mA}, \mathrm{I}_{\mathrm{CC}}(\mathrm{CMOS})=500 \mu \mathrm{~A}\), and \(\mathrm{I}_{\mathrm{PP} 1}(\mathrm{Read})=1 \mathrm{~mA}\) maximum.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, \& 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Parameter Symbols} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test Conditions}} & \multicolumn{8}{|c|}{Am27C128} & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & & & & \[
-55
\] & \[
\begin{aligned}
& -70, \\
& -75
\end{aligned}
\] & \[
\begin{aligned}
& -90, \\
& -95
\end{aligned}
\] & \[
\begin{aligned}
& -120, \\
& -125 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& -150, \\
& -155
\end{aligned}
\] & \[
\begin{aligned}
& -200, \\
& -205
\end{aligned}
\] & \[
\begin{aligned}
& -250, \\
& -255
\end{aligned}
\] & \[
\begin{aligned}
& -300, \\
& -305
\end{aligned}
\] & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {taVQV }}\)} & \multirow[b]{2}{*}{\({ }^{\text {t }}\) ACC} & \multirow[t]{2}{*}{Address to Output Delay} & \multirow[b]{2}{*}{\(\overline{C E}=\overline{O E}=V_{\text {IL }}\)} & Min. & & & & & & & & & ns \\
\hline & & & & Max. & 55 & 70 & 90 & 120 & 150 & 200 & 250 & 300 & ns \\
\hline \multirow[b]{2}{*}{telov} & \multirow[t]{2}{*}{\({ }^{\text {ICE }}\)} & \multirow[t]{2}{*}{Chip Enable to Output Delay} & \multirow[t]{2}{*}{\(\overline{O E}=V_{I L}\)} & Min. & & & & & & & & & ns \\
\hline & & & & Max. & 55 & 70 & 90 & 120 & 150 & 200 & 250 & 300 & ns \\
\hline \multirow[b]{2}{*}{\({ }^{\text {t }}\) GLQV} & \multirow[b]{2}{*}{toe} & \multirow[t]{2}{*}{Output Enable to Output Delay} & \multirow[b]{2}{*}{\(\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}\)} & Min. & & & & & & & & & \\
\hline & & & & Max. & 35 & 40 & 40 & 50 & 65 & 75 & 100 & 120 & ns \\
\hline \multirow[b]{2}{*}{tehqz, tGHOZ} & \multirow{2}{*}{IDF} & \multirow[t]{2}{*}{\begin{tabular}{l} 
Output Enable \\
HIGH to Output \\
Float \\
(Note 2) \\
\hline
\end{tabular}} & & Min. & & & & & & & & & \\
\hline & & & & Max. & 25 & 25 & 25 & 35 & 50 & 55 & 60 & 75 & \\
\hline \multirow{2}{*}{\(\mathrm{t}_{\text {AXQX }}\)} & \multirow{2}{*}{tor} & \multirow[t]{2}{*}{Output Hold from Addresses, CE, or \(\overline{\mathrm{OE}}\),whichever occurred first} & & Min. & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \\
\hline & & & & Max & & & & & & & & & \\
\hline
\end{tabular}

Notes: 1. \(V_{C C}\) must be applied simultaneously or before \(V_{P P}\), and removed simultaneously or after \(V_{P P}\).
2. This parameter is only sampled and not \(100 \%\) tested.
3. Caution: The Am27C128 must not be removed from, or inserted into, a socket or board when \(V_{P P}\) or \(V_{C C}\) is applied.
4. For the \(-55,-70,-75\) :

Output Load: 1 TL gate and \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\),
Input Rise and Fall Times: 20 ns ,
Input Pulse Levels: 0 to 3 V ,
Timing Measurement Reference Level -1.5 V inputs and outputs.
For all other Versions:
Output Load: 1 TLL gate and \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\),
Input Rise and Fall Times: 20 ns ,
Input Pulse Levels: 0.45 to 2.4 V ,
Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.

SWITCHING TEST CIRCUIT


TC003193
\(C_{L}=100 \mathrm{pF}\) including jig capacitance ( 30 pF for \(-55,-70\), and -75 )

\section*{SWITCHING TEST WAVEFORMS}


11420-001A

WF026820

AC Testing: Inputs are driven at 2.4 V for a logic " 1 " and 0.45 V for a logic " 0 ". Input pulse rise and fall times are \(\leqslant 20 \mathrm{~ns}\).


11400008A

WF026830

AC Testing: Inputs are driven at 3.0 V for a logic " 1 " and 0 V for a logic " 0 ". Input pulse rise and fall times are \(\leqslant 20\) ns for -55 , -70 , and -75 devices.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & INPUTS & OUTPUTS \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline - & & \\
\hline  & MAY CHANGE FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline  & may Change FROML TOH & \begin{tabular}{l}
WILL 8 e \\
CHANGING \\
FROML TOH
\end{tabular} \\
\hline  & DONT CARE; ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & DOES NOT APPL.Y & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


WF001324
Notes: 1. \(\overline{O E}\) may be delayed up to \(t_{A C C}-t_{O E}\) after the falling edge of \(\overline{C E}\) without impact on \(t_{A C C}\). 2. \(t_{D F}\) is specified from \(\overline{O E}\) or \(\overline{C E}\), whichever occurs first.

PROGRAMMING FLOW CHARTS


Figure 1. Interactive Programming Flow Chart


Figure 2. Flashrite Programming Flow Chart for OTP EPROM

DC PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) (Notes \(\left.1,2, \& 3\right)\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min. & Max. & Unit \\
\hline 1 LI & Input Current (All Inputs) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}\) or \(\mathrm{V}_{\text {IH }}\) & & 10.0 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Level (All Inputs) & & -0.3 & 0.8 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Level & & 2.0 & \(\mathrm{V}_{\mathrm{CC}}+0.5\) & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage During Verify & \(\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}\) & & 0.45 & V \\
\hline \(\mathrm{VOH}^{\text {O}}\) & Output HIGH Voltage During Verify & \(\mathrm{IOH}=-400 \mu \mathrm{~A}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{H}}\) & Ag Auto Select Voltage & & 11.5 & 12.5 & V \\
\hline ICC3 & \(V_{\text {CC }}\) Supply Current (Program \& Verify) & & & 50 & mA \\
\hline IpP2 & VPP Supply Current (Program) & \(\overline{C E}=V_{I L}, \overline{O E}=V_{I H}\) & & 30 & mA \\
\hline \(\mathrm{V}_{\mathrm{CC} 1}\) & Interactive Supply Voltage & & 5.75 & 6.25 & V \\
\hline \(\mathrm{V}_{\mathrm{PP} 1}\) & Interactive Programming Voltage & & 12.0 & 13.0 & V \\
\hline \(\mathrm{V}_{\mathrm{CC} 2}\) & Flashrite Supply Voltage & & 6.00 & 6.50 & V \\
\hline \(\mathrm{V}_{\text {PP2 }}\) & Flashrite Programming Voltage & & 12.5 & 13.0 & V \\
\hline
\end{tabular}

SWITCHING PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) (Notes \(1,2, \& 3\) ).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Parameter Symbols} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Parameter Description}} & \multirow[b]{2}{*}{Min.} & \multirow[b]{2}{*}{Max.} & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & & & & & \\
\hline \(\mathrm{t}_{\text {AVEL }}\) & \(t_{\text {AS }}\) & \multicolumn{2}{|l|}{Address Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline tDZGL & toes & \multicolumn{2}{|l|}{\(\overline{\mathrm{OE}}\) Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline telpl & \({ }^{\text {t Ces }}\) & \multicolumn{2}{|l|}{\(\overline{\text { CE Setup Time }}\)} & 2 & & \(\mu \mathrm{s}\) \\
\hline tovel & tDS & \multicolumn{2}{|l|}{Data Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {GHAX }}\) & \({ }^{\text {taH }}\) & \multicolumn{2}{|l|}{Address Hold Time} & 0 & & \(\mu \mathrm{s}\) \\
\hline tEHDX & \({ }_{\text {t }}{ }_{\text {d }}\) & \multicolumn{2}{|l|}{Data Hold Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {GHQZ }}\) & \(t_{\text {DFP }}\) & \multicolumn{2}{|l|}{Output Enable to Output Float Delay} & 0 & 130 & ns \\
\hline tVPS & tvps & \multicolumn{2}{|l|}{VPP Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \multirow[b]{2}{*}{teleni} & \multirow[b]{2}{*}{tpw} & \multirow[b]{2}{*}{\(\overline{\text { PGM }}\) Program Pulse Width} & Flashrite & 95 & 105 & \(\mu \mathrm{s}\) \\
\hline & & & Interactive & 0.95 & 1.05 & \(\mu \mathrm{s}\) \\
\hline teleh2 & topw & \multicolumn{2}{|l|}{\(\overline{\text { PGM }}\) Overprogram Pulse Width (Interactive)} & 1.95 & 2.05 & ms \\
\hline tves & tves & \multicolumn{2}{|l|}{\(V_{C C}\) Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline tGLQV & toe & \multicolumn{2}{|l|}{Data Valid from \(\overline{O E}\)} & & 150 & ns \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{V}_{\mathrm{CC}}\) must be applied simultaneously or before \(\mathrm{V}_{\mathrm{PP}}\), and removed simultaneously or after \(\mathrm{V}_{\mathrm{Pp}}\).
2. When programming the Am 27 C 128 , a \(0.1-\mu \mathrm{F}\) capacitor is required across \(\mathrm{V}_{\mathrm{PP}}\) and ground to suppress spurious voltage transients which may damage the device.
3. Programming characteristics are sampled but not \(100 \%\) tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 \& 2)


WF000555
Notes: 1. The input timing reference level is 0.8 V for \(\mathrm{V}_{\mathrm{IL}}\) and 2 V for \(\mathrm{V}_{\mathrm{IH}}\).
2. toe and tDFP are characteristics of the device, but must be accommodated by the programmer.

\section*{DISTINCTIVE CHARACTERISTICS}
- Fast access time - 55 ns
- Low power consumption:
- \(100 \mu \mathrm{~A}\) maximum standby current
- Programming voltage: 12.5 V
- Single \(+5 \cdot-\mathrm{V}\) power supply
- JEDEC-approved pinout
- \(\pm 10 \%\) power supply tolerance available
- One-Time Programmable (OTP) Flashrite \({ }^{T M}\) programming
- Latch-up protected to 100 mA from -1 V to \(\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}\)

\section*{GENERAL DESCRIPTION}

The Am27C256 is a 256 K -bit, ultraviolet erasable programmable read-only memory. It is organized as 32,768 words by 8 bits per word, operates from a single \(+5-\mathrm{V}\) supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.

Typically, any byte can be accessed in less than 55 ns , allowing operation with high-performance microprocessors without any WAIT states. The Am27C256 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus
eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.
All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C256 supports AMD's interactive programming algorithm ( \(1-\mathrm{ms}\) pulses) resulting in typical programming times of less than two minutes.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Family Part No. & \multicolumn{10}{|c|}{Am27C256} \\
\hline Ordering Part No: \(\pm 5 \%\) VCC Tolerance & -55 & -75 & -95 & -105 & -125 & -155 & -175 & -205 & -255 & -305 \\
\hline \(\pm 10 \% V_{C C}\) Tolerance & - & -70 & -90 & -100 & -120 & -150 & -170 & -200 & -250 & -300 \\
\hline Max. Access Time ( ns ) & 55 & 70 & 90 & 100 & 120 & 150 & 170 & 200 & 250 & 300 \\
\hline \(\overline{C E}\) ( \(\overline{\mathrm{E}}) \mathrm{Access}\) ( ns ) & 55 & 70 & 90 & 100 & 120 & 150 & 170 & 200 & 250 & 300 \\
\hline \(\overline{\mathrm{OE}}\) ( \(\overline{\mathrm{G}}\) ) Access (ns) & 35 & 40 & 40 & 40 & 50 & 65 & 70 & 75 & 100 & 120 \\
\hline
\end{tabular}


LCC*


CD006007

Notes: 1. JEDEC nomenclature is in parentheses.
2. Don't use (DU) for PLCC.
* Also available in 32-pin rectangular plastic leaded chip carrier.

\section*{LOGIC SYMBOL}


LS002297

\section*{PIN DESCRIPTION}
\(A_{0}-A_{14}\)
\(\overline{C E}(\bar{E})\)
\(D Q_{0}-D Q_{7}\)
\(\overline{O E}(\bar{G})\)
\(V_{C C}\)
\(V_{P P}\)
\(G N D\)
NC
\(D U\)
\(=\) Address Inputs
\(\overline{C E}(\bar{E})\)
\(D Q_{0}-D Q_{7}\)
= Chip Enable Input
\(\overline{O E}(\overline{\mathrm{G}}) \quad=\) Output Enable Input
VCC \(\quad=V_{C C}\) Supply Voltage
Vpp \(\quad=\) Program Supply Voltage
\(=\) Ground
= No External Connection

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM27C256-55 & \multirow{3}{*}{\(D C, D C B, L C, L C B\)} \\
\hline AM27C256-70 & \\
\hline AM27C256-75 & \\
\hline AM27C256-95 & \multirow{8}{*}{DC, DCB, DI, DIB, LC, LCB, LI, LIB} \\
\hline AM27C256-105 & \\
\hline AM27C256-125 & \\
\hline AM27C256-155 & \\
\hline AM27C256-175 & \\
\hline AM27C256-205 & \\
\hline AM27C256-255 & \\
\hline AM27C256-305 & \\
\hline AM27C256-90 & \multirow{8}{*}{DC. DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB} \\
\hline AM27C256-100 & \\
\hline AM27C256-120 & \\
\hline AM27C256-150 & \\
\hline AM27C256-170 & \\
\hline AM27C256-200 & \\
\hline AM27C256-250 & \\
\hline AM27C256-300 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{ORDERING INFORMATION (Cont'd.)}

\section*{OTP Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Valid Combinations } \\
\hline AM27C256-120 \\
\hline AM27C256-125 \\
\hline AM27C256-150 \\
\hline AM27C256-155 \\
\hline AM27C256-170 & \\
\hline AM27C256-175 & \\
\hline AM27C256-200 & \\
\hline AM27C256-205 & \\
\hline AM27C256-250 PC \\
\hline AM27C256-255 & \\
\hline AM27C256-300 & \\
\hline AM27C256-305 \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27C256-90 & \\
\hline AM27C256-100 & \\
\hline AM27C256-120 & \\
\cline { 1 - 1 } AM27C256-150 & \multirow{3}{*}{ /BXA, /BUA } \\
\cline { 1 - 1 } AM27C256-170 & \\
\hline AM27C256-200 & \\
\hline AM27C256-250 & \\
\hline AM27C256-300 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\[
1,2,3,7,8,9,10,11 .
\]

\section*{FUNCTIONAL DESCRIPTION}

\section*{Erasing the Am27C256}

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C256 to an ultraviolet light source. A dosage of 15 W seconds \(/ \mathrm{cm}^{2}\) is required to completely erase an Am27C256. This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms ( \(\AA\) ) - with intensity of \(12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}\) for 15 to 20 minutes. The Am27C256 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C256, and similar devices, will erase with light sources having wavelengths shorter than \(4000 \AA\). Although erasure times will be much longer than with UV sources at \(2537 \AA\), nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C256 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

\section*{Programming the Am27C256}

Upon delivery, or after each erasure, the Am27C256 has all 262,144 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27C256 through the procedure of programming.

The programming mode is entered when \(12.5 \pm 0.5 \mathrm{~V}\) is applied to the VPP pin, \(\overline{O E}\) is at \(V_{I H}\), and \(\overline{C E}\) is at \(V_{I L}\).
For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The flowchart in Figure 1 shows AMD's interactive algorithm. Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C256. This part of the algorithm is done at \(\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}\) to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\).

\section*{Flashrite}

The OTP EPROM Flashrite programming algorithm (shown in Figure 2) reduces programming time by using initial \(100 \mu \mathrm{~s}\) pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTP EPROM.

The Flashrite programming algorithm programs and verifies at \(\mathrm{V}_{\mathrm{CC}}=6.25 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{PP}}=12.75 \mathrm{~V}\). After the final address is completed, all bytes are compared to the original data with \(V_{C C}=V_{P P}=5.25 \mathrm{~V}\).

\section*{Program Inhibit}

Programming of multiple Am27C256s in parallel with different data is also easily accomplished. Except for \(\overline{\mathrm{CE}}\), all like inputs of the parallel Am27C256 may be common. A TTL low-level program pulse applied to an Am27C256 \(\overline{\mathrm{CE}}\) input with \(\mathrm{V}_{\mathrm{PP}}=12.5 \pm 0.5 \mathrm{~V}\) and \(\overline{\mathrm{OE}} \mathrm{HIGH}\) will program that

Am27C256. A high-level \(\overline{C E}\) input inhibits the other Am27C256s from being programmed.

\section*{Program Verify}

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \(\overline{O E}\) at \(V_{I L}, \overline{C E}\) at \(V_{I H}\), and \(V_{P P}\) between 12.0 V to 13.0 V .

\section*{Auto Select Mode}

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the \(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\) ambient temperature range that is required when programming the Am27C256.
To activate this mode, the programming equipment must force \(12.0 \pm 0.5 \mathrm{~V}\) on address line \(\mathrm{Ag}_{g}\) of the Am27C256. Two identifier bytes may then be sequenced from the device outputs by toggling address line \(A_{0}\) from \(V_{I L}\) to \(\mathrm{V}_{\mathrm{IH}}\). All other address lines must be held at \(\mathrm{V}_{\mathrm{IL}}\) during auto select mode.

Byte \(0\left(A_{0}=V_{I L}\right)\) represents the manufacturer code, and byte 1 ( \(A_{0}=V_{I H}\) ), the device identifier code. For the Am27C256, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

\section*{Read Mode}

The Am27C256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( \(\overline{\mathrm{CE}}\) ) is the power control and should be used for device selection. Output Enable ( \(\overline{\mathrm{OE}})\) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( \(t_{A C C}\) ) is equal to the delay from \(\overline{C E}\) to output ( \(\mathrm{t} C \mathrm{E}\) ). Data is available at the outputs toE after the falling edge of \(\overline{O E}\), assuming that \(\overline{C E}\) has been LOW and addresses have been stable for at least \(t_{A C C}-t_{\text {OE }}\).

\section*{Standby Mode}

The Am27C256 has a CMOS standby mode which reduces the maximum \(\mathrm{V}_{\mathrm{CC}}\) current to \(100 \mu \mathrm{~A}\). It is placed in CMOSstandby when \(\overline{\mathrm{CE}}\) is at \(\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}\). The Am27C256 also has a TTL-standby mode which reduces the maximum \(V_{C C}\) current to 1.0 mA . It is placed in TTL-standby when \(\overline{C E}\) is at \(V_{I H}\). When in standby mode, the outputs are in a high-impedance state, independent of the \(\overline{O E}\) input.

\section*{Output OR-Tieing}

To accomodate multiple memory connections, a two-line control function is provided to allow for:
1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \(\overline{C E}\) be decoded and used as the primary device-selecting function, while \(\overline{O E}\) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

\section*{System Applications}

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a \(0.1-\mu \mathrm{F}\) ceramic capacitor (high
frequency, low inherent inductance) should be used on each device between \(V_{C C}\) and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM
arrays, a \(4.7-\mu \mathrm{F}\) bulk electrolytic capacitor should be used between \(V_{C C}\) and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{} & \(\overline{C E}\) & \(\overline{\mathbf{O E}}\) & \(\mathrm{A}_{0}\) & A9 & VPP & Outputs \\
\hline \multicolumn{2}{|l|}{Read} & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\text {IL }}\) & X & X & \(V_{\text {cc }}\) & DOUT \\
\hline \multicolumn{2}{|l|}{Output Disable} & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & \(V_{\text {cc }}\) & High Z \\
\hline \multicolumn{2}{|l|}{Standby (TTL)} & \(\mathrm{V}_{\text {IH }}\) & X & X & X & \(V_{C C}\) & High Z \\
\hline \multicolumn{2}{|l|}{Standby (CMOS)} & \(\mathrm{V}_{\text {CC }} \pm 0.3 \mathrm{~V}\) & X & \(x\) & X & \(\mathrm{V}_{\mathrm{CC}}\) & High Z \\
\hline \multicolumn{2}{|l|}{Program} & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & \(V_{P P}\) & \(\mathrm{D}_{\text {IN }}\) \\
\hline \multicolumn{2}{|l|}{Program Verify} & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{\text {IL }}\) & X & X & \(V_{P P}\) & Dout \\
\hline \multicolumn{2}{|l|}{Program Inhibit} & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{1 \mathrm{H}}\) & X & X & \(V_{P P}\) & High Z \\
\hline \multirow[t]{2}{*}{Auto Select (Notes \(3 \& 4\) )} & Manufacturer Code & \(\mathrm{V}_{\mathrm{IL}}\) & \(V_{\text {IL }}\) & \(V_{\text {IL }}\) & \(V_{H}\) & \(V_{\text {cc }}\) & 01 H \\
\hline & Device Code & VIL & \(\mathrm{V}_{\mathrm{IL}}\) & \(\mathrm{V}_{\text {IH }}\) & \(\mathrm{V}_{\mathrm{H}}\) & \(\mathrm{V}_{\mathrm{Cc}}\) & 10 H \\
\hline
\end{tabular}

Notes: 1. X can be either \(\mathrm{V}_{\mathrm{IL}}\) or \(\mathrm{V}_{\mathrm{IH}}\)
2. \(\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\)
3. \(A_{1}-A_{8}=A_{10}-A_{12}=V_{I L}\)
4. \(A_{13}\) and \(A_{14}=X\)
5. See DC Programming characteristics for \(V_{P P}\) voltage during programming.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature
OTP Products -65 to \(+125^{\circ} \mathrm{C}\)
All Other Products -65 to \(+150^{\circ} \mathrm{C}\)

Ambient Temperature with Power Applied ............................ -55 to \(+125^{\circ} \mathrm{C}\) Voltage with Respect to Ground:
All pins except Ag, Vpp, and VCC -0.6 to \(V_{C C}+0.5 \mathrm{~V}\)
\(\qquad\)
Vcc -0.6 to 7.0 V

Stresses above those listed under 'Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.
Notes: 1. Minimum DC voltage on input or I/O is -0.5 V . During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns . Maximum DC voltage on input and I/O is \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) which may overshoot to \(V_{C C}+2.0 \mathrm{~V}\) for periods up to 20 ns .
2. For \(A_{g}\) and \(V_{P P}\) the minimum \(D C\) input is -0.5 V . During transitions, \(\mathrm{A}_{g}\) and \(\mathrm{V}_{\mathrm{PP}}\) may undershoot GND to -2.0 V for periods of up to \(20 \mathrm{~ns} . \mathrm{Ag}_{9}\) and \(\mathrm{V}_{\mathrm{PP}}\) must not exceed 13.5 V for any period of time.

\section*{OPERATING RANGES}


DC CHARACTERISTICS over operating range unless otherwise specified (Notes \(1,4,5 \& 8\) )

TTL and NMOS Inputs
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { Parameter } \\
& \text { Symbol }
\end{aligned}
\] & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline VOH & Output HIGH Voltage & \multicolumn{2}{|l|}{\(1 \mathrm{OH}=-400 \mu \mathrm{~A}\)} & 2.4 & & V \\
\hline VOL & Output LOW Voltage & \multicolumn{2}{|l|}{\(\mathrm{lOL}=2.1 \mathrm{~mA}\)} & & 0.45 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & \multicolumn{2}{|l|}{} & 2.0 & \(\mathrm{V}_{C C}+0.5\) & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & & & -0.3 & +0.8 & V \\
\hline \multirow[b]{2}{*}{'LI} & \multirow[b]{2}{*}{Input Load Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) to VCC} & C/I Devices & & 1.0 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 5.0 & \\
\hline \multirow[b]{2}{*}{Lo} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {CC }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow[b]{2}{*}{IcC1} & \multirow[b]{2}{*}{\begin{tabular}{l}
Vcc Active \\
Current (Notes 5 \& 9)
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \overline{C E}=V_{1 L} \\
& f=5 \mathrm{MHz}, \\
& \text { lout }=0 \text { mA } \\
& \text { (Open Outputs) } \\
& \hline
\end{aligned}
\]} & C/I Devices & & 30 & \multirow{2}{*}{mA} \\
\hline & & & E/M Devices & & 50 & \\
\hline \multirow[b]{2}{*}{1 CCO} & \multirow[t]{2}{*}{Vcc Standby Current (Note 9)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \overline{C E}=V_{I H} \\
& \overline{C E}=V_{I L}
\end{aligned}
\]} & C/I Devices & & 1.0 & \multirow[t]{2}{*}{mA} \\
\hline & & & E/M Devices & & 1.0 & \\
\hline IpP1 & Vpp Supply Current (Read) (Notes 6 \& 9 ) & \multicolumn{2}{|l|}{\(\overline{C E}=\overline{C E}=V_{\text {IL }}, V_{\text {PP }}=V_{C C}\)} & & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

CMOS Inputs
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter
Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline VOH & Output HIGH Voltage & \multicolumn{2}{|l|}{\(\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}\)} & 2.4 & & V \\
\hline VOL & Output LOW Voltage & \multicolumn{2}{|l|}{\(\mathrm{OLL}=2.1 \mathrm{~mA}\)} & & 0.45 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & & & \(\mathrm{V}_{\text {CC }}-0.3\) & \(\mathrm{V}_{\mathrm{CC}}+0.3\) & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & & & -0.3 & +0.8 & V \\
\hline \multirow[b]{2}{*}{'LI} & \multirow[b]{2}{*}{Input Load Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {cc }}\)} & C/I Devices & & 1.0 & \\
\hline & & & E/M Devices & & 5.0 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

DC CHARACTERISTICS over operating range unless otherwise specified (Cont'd.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|l|}{Test Conditions} & \multirow[t]{2}{*}{Min.} & & Unit \\
\hline \multirow[b]{2}{*}{'LO} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(V_{\text {OUT }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {CC }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow[b]{2}{*}{ICC1} & \multirow[b]{2}{*}{VCC Active Current (Notes 5 \& 9)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{VL}}, \\
& \mathrm{f}=5 \mathrm{MHz}, \\
& \text { louT }=0 \mathrm{~mA} \\
& \text { (Open Outputs) }
\end{aligned}
\]} & C/I Devices & & 25 & \multirow{2}{*}{mA} \\
\hline & & & E/M Devices & & 25 & \\
\hline \multirow[b]{2}{*}{Icce} & \multirow[t]{2}{*}{Vcc Standby Current (Note 9)} & \multirow[b]{2}{*}{\(\overline{\mathrm{CE}}=\mathrm{V}_{C C} \pm 0.3 \mathrm{~V}\)} & C/I Devices & & 100 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 120 & \\
\hline Ipp1 & \begin{tabular}{l}
VPP Supply Current (Read) \\
(Notes 6 \& 9)
\end{tabular} & \multicolumn{2}{|l|}{\(\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}, \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{C C}\)} & & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

CAPACITANCE (Notes 2, 3, \& 7)
\begin{tabular}{|l|l|l|c|c|c|}
\hline \begin{tabular}{c} 
Parameter \\
Symbol
\end{tabular} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Parameter \\
Description
\end{tabular}} & Test Conditions & Typ. & Max. & Unit \\
\hline \(\mathrm{C}_{\mathrm{IN} 1}\) & Address Input Capacitance & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & 8 & 12 & pF \\
\hline \(\mathrm{C}_{\mathrm{IN} 2}\) & \(\overline{\mathrm{OE}}\) Input Capacitance & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & 12 & 20 & pF \\
\hline \(\mathrm{C}_{\mathrm{IN} 3}\) & \(\overline{\mathrm{CE}}\) Input Capacitance & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & 9 & 12 & pF \\
\hline \(\mathrm{C}_{\text {OUT }}\) & Output Capacitance & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) & 8 & 12 & pF \\
\hline
\end{tabular}

Notes: 1. \(V_{C C}\) must be applied simultaneously or before \(V_{P P}\), and removed simultaneously or after \(\mathrm{V}_{\mathrm{PP}}\).
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled and not \(100 \%\) tested.
4. Caution: The Am27C256 must not be removed from, or inserted into, a socket or board when \(V_{P P}\) or \(V_{C C}\) is applied.
5. \(\mathrm{I}_{\mathrm{CC}}\) is tested with \(\mathrm{OE}=\mathrm{V}_{I H}\) to simulate open outputs.
6. Maximum active power usage is the sum of ICC and Ipp.
7. \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\).
8. Minimum \(D C\) input voltage is -0.5 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns .

Maximum DC voltage on output pins is \(V_{C C}+0.5 \mathrm{~V}\) which may overshoot to \(V_{C C}+2.0 \mathrm{~V}\) for periods less than 20 ns.
9. For \(\mathrm{Am} 27 \mathrm{C} 256-305, \mathrm{ICC}_{1}=50 \mathrm{~mA}, \mathrm{ICC2}_{2}(\mathrm{TTL})=5 \mathrm{~mA}, \mathrm{ICC}_{2}(\mathrm{CMOS})=500 \mu \mathrm{~A}\) and \(\mathrm{IPP}_{1}(\) Read \()=1 \mathrm{~mA}\) maximum.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 \& 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Parameter Symbols} & \multirow[b]{2}{*}{\begin{tabular}{l}
Parameter \\
Description
\end{tabular}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test Conditions}} & \multicolumn{10}{|c|}{Am27C256} & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & & & & -55 & \[
\begin{aligned}
& -70, \\
& -75
\end{aligned}
\] & \[
\begin{array}{r}
-90, \\
-95
\end{array}
\] & \[
\begin{aligned}
& -100, \\
& -105
\end{aligned}
\] & \[
\begin{aligned}
& -120, \\
& -125
\end{aligned}
\] & \[
\begin{aligned}
& -150, \\
& -155
\end{aligned}
\] & \[
\begin{aligned}
& -170, \\
& -175
\end{aligned}
\] & \[
\begin{aligned}
& -200, \\
& -205
\end{aligned}
\] & \[
\begin{aligned}
& -250, \\
& -255
\end{aligned}
\] & \[
\begin{aligned}
& -300, \\
& -305
\end{aligned}
\] & \\
\hline \multirow[b]{2}{*}{tavov} & \multirow[b]{2}{*}{\(t_{\text {ACC }}\)} & \multirow[t]{2}{*}{Address to Output Delay} & \multirow[b]{2}{*}{\(\overline{C E}=\overline{O E}=V_{I L}\)} & Min. & & & & & & & & & & & \\
\hline & & & & Max. & 55 & 70 & 90 & 100 & 120 & 150 & 170 & 200 & 250 & 300 & \\
\hline \multirow{2}{*}{\({ }^{\text {t ELOV }}\)} & \multirow{2}{*}{\({ }^{\text {t C E }}\)} & \multirow[t]{2}{*}{Chip Enable to Output Delay} & \multirow{2}{*}{\(\overline{O E}=V_{\text {IL }}\)} & Min. & & & & & & & & & & & s \\
\hline & & & & Max. & 55 & 70 & 90 & 100 & 120 & 150 & 170 & 200 & 250 & 300 & \\
\hline \multirow[b]{2}{*}{tglov} & \multirow[b]{2}{*}{toe} & \multirow[t]{2}{*}{Output Enable to Output Delay} & \multirow[t]{2}{*}{\(\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}\)} & Min. & & & & & & & & & & & ns \\
\hline & & & & Max. & 35 & 40 & 40 & 40 & 50 & 65 & 70 & 75 & 100 & 120 & ns \\
\hline \multirow{2}{*}{\[
\begin{aligned}
& \text { teHQZ, } \\
& \text { t }_{\text {GHQZ }}
\end{aligned}
\]} & \multirow{2}{*}{tof} & \multirow[t]{2}{*}{\begin{tabular}{l}
Output Enable HIGH to Output \\
Float (Note 2)
\end{tabular}} & & Min. & & & & & & & & & & & ns \\
\hline & & & & Max. & 25 & 25 & 25 & 30 & 35 & 50 & 50 & 55 & 60 & 75 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {t }}\) AXQX} & \multirow[b]{2}{*}{\(\mathrm{tOH}^{\text {I }}\)} & \multirow[t]{2}{*}{Output Hold from Addresses, \(\overline{\mathrm{CE}}\), or \(\overline{\mathrm{OE}}\), whichever occurred first} & & Min. & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \\
\hline & & & & Max & & & & & & & & & & & \\
\hline
\end{tabular}

Notes: 1. \(V_{\text {CC }}\) must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
2. This parameter is only sampled and not \(100 \%\) tested.
3. Caution: The Am27C256 must not be removed from, or inserted into, a socket or board when VPP or VCC is applied.
4. For the \(-55,-70\), and -75 :

Output Load: 1 TTL gate and \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\),
Input Rise and Fall Times: 20 ns ,
Input Pulse Levels: 0 to 3 V ,
Timing Measurement Reference Level: 1.5 V for inputs and outputs.
For all other versions:
Output Load: 1 TTL gate and \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\),
Input Rise and Fall Times: 20 ns
Input Pulse Levels: 0.45 to 2.4 V ,
Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.

\section*{SWITCHING TEST CIRCUIT}


TC003193
\(C_{L}=100 \mathrm{pF}\) including jig capacitance ( 30 pF for \(-55,-70, \&-75\) )

\section*{SWITCHING TEST WAVEFORMS}


AC Testing: Inputs are driven at 2.4 V for a logic " 1 " and 0.45 V for a logic " 0 ". Input pulse rise and fall times are \(\leqslant 20 \mathrm{~ns}\).


WF026840
AC Testing: Inputs are driven at 3.0 V for a logic " 1 " and 0 V for a logic " 0 ". Input pulse rise and fall times are \(\leqslant 20\) ns for -55 , \(-70, \&-75\) devices.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & inputs & OUTPUTS \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline \[
10111
\] & may change FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline 1717 & may Change FROML TOH & WILL BE CHANGING fromi toh \\
\hline Wux & DONT CARE: ANY CHANGE PERMITTED & changing: STATE UNKNOWN \\
\hline  & does not APPLY & \begin{tabular}{l}
center \\
LINE is HIGH IMPEDANCE "OFF" STATE
\end{tabular} \\
\hline
\end{tabular}


Notes: 1. \(\overline{O E}\) may be delayed up to \(t_{A C C}-t_{O E}\) after the falling edge of \(\overline{C E}\) without impact on \(t_{A C C}\).
2. \(t_{D F}\) is specified from \(\overline{O E}\) or \(\overline{C E}\), whichever occurs first.

\section*{PROGRAMMING FLOW CHARTS}


Figure 1. Interactive Programming Flow Chart


3

Figure 2. Flashrite Programming Flow Chart for OTP EPROM

DC PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right.\) ) (Notes \(1,2, \& 3\) ).
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min. & Max. & Unit \\
\hline ILI & Input Current (All Inputs) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}\) or \(\mathrm{V}_{\text {IH }}\) & & 10.0 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Level (All Inputs) & & -0.3 & 0.8 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Level & & 2.0 & \(V_{C C}+0.5\) & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage During Verify & \(\mathrm{lOL}=2.1 \mathrm{~mA}\) & & 0.45 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage During Verify & \(\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{H}}\) & Ag Auto Select Voltage & & 11.5 & 12.5 & V \\
\hline ICC3 & VCC Supply Current (Program \& Verify) & & & 50 & mA \\
\hline 1 IPP2 & VPP Supply Current (Program) & \(\overline{C E}=V_{I L}, \overline{O E}=V_{i H}\) & & 30 & mA \\
\hline \(\mathrm{V}_{\mathrm{CC1}}\) & Interactive Supply Voltage & & 5.75 & 6.25 & V \\
\hline \(V_{\text {PP1 }}\) & Interactive Programming Voltage & & 12.0 & 13.0 & V \\
\hline \(V_{\text {cc2 }}\) & Flashrite Supply Voltage & & 6.00 & 6.50 & V \\
\hline VPP2 & Flashrite Programming Voltage & & 12.5 & 13.0 & V \\
\hline
\end{tabular}

SWITCHING PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)(\) Notes \(1,2, \& 3)\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Parameter Symbols} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Parameter Description}} & \multirow[b]{2}{*}{Min.} & \multirow[b]{2}{*}{Max.} & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & & & & & \\
\hline \(t_{\text {AVEL }}\) & \(t_{\text {AS }}\) & \multicolumn{2}{|l|}{Address Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(t_{\text {DZGL }}\) & toes & \multicolumn{2}{|l|}{OE Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(t_{\text {DVEL }}\) & \(t_{\text {t }}\) & \multicolumn{2}{|l|}{Data Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {GHAX }}\) & \(t_{\text {AH }}\) & \multicolumn{2}{|l|}{Address Hold Time} & 0 & & \(\mu \mathrm{s}\) \\
\hline tehDX & tDH & \multicolumn{2}{|l|}{Data Hold Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {GHQZ }}\) & tDFP & \multicolumn{2}{|l|}{Output Enable to Output Float Delay} & 0 & 130 & ns \\
\hline tVPS & tVPS & \multicolumn{2}{|l|}{Vpp Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \multirow[b]{2}{*}{telehi} & \multirow[b]{2}{*}{tpw} & \multirow[b]{2}{*}{CE Program Pulse Width} & Flashrite & 95 & 105 & \(\mu \mathrm{s}\) \\
\hline & & & Interactive & 0.95 & 1.05 & ms \\
\hline teLEH2 & topw & \multicolumn{2}{|l|}{CE Overprogram Puise Width (Interactive)} & 1.95 & 2.05 & ms \\
\hline tves & tvcs & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {cc }}\) Setup Time} & 2 & & \(\mu \mathrm{S}\) \\
\hline \(\mathrm{t}_{\text {GLQ }}\) & toe & \multicolumn{2}{|l|}{Data Valid from \(\overline{O E}\)} & & 150 & ns \\
\hline
\end{tabular}

Notes: 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
2. When programming the Am27C256, a \(0.1-\mu \mathrm{F}\) capacitor is required across \(\mathrm{V}_{\mathrm{PP}}\) and ground to suppress spurious voltage transients which may damage the device.
3. Programming characteristics are sampled but not \(100 \%\) tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 \& 2)


WF026710
Notes: 1. The input timing reference level is 0.8 V for \(\mathrm{V}_{\mathrm{IL}}\) and 2 V for \(\mathrm{V}_{\mathrm{IH}}\).
2. TOE and tDFP are characteristics of the device, but must be accommodated by the programmer.

\section*{DISTINCTIVE CHARACTERISTICS}
- Fast access time - 90 ns
- Low power consumption: - \(100 \mu \mathrm{~A}\) maximum standby current
- Programming voltage: 12.5 V
- Single \(+5-\mathrm{V}\) power supply
- JEDEC-approved pinout
- \(\pm 10 \%\) power supply tolerance available
- Latch-up protected to 100 mA from -1 V to \(\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}\)

\section*{GENERAL DESCRIPTION}

The Am27C512 is a 512 K -bit, ultraviolet erasable programmable read-only memory. It is organized as 65,536 words by 8 bits per word, operates from a single \(+5-V\) supply, has a static standby mode, and features fast single address location programming. Devices are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) packages.

Typically, any byte can be accessed in less than 90 ns , allowing operation with high-performance microprocessors without any WAIT states. The Am27C512 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus
eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C512 supports AMD's interactive programming algorithm ( \(1-\mathrm{ms}\) pulses) resulting in typical programming times of less than four minutes.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Family Part No. & \multicolumn{7}{|c|}{Am27C512} \\
\hline Ordering Part No: & & & & & & & \\
\hline \(\pm 5 \% V_{\text {CC }}\) Tolerance & -95 & -125 & -155 & -175 & -205 & -255 & -305 \\
\hline \(\pm 10 \% V_{\text {CC }}\) Tolerance & -90 & -120 & -150 & -170 & -200 & -250 & -300 \\
\hline Max. Access Time (ns) & 90 & 120 & 150 & 170 & 200 & 250 & 300 \\
\hline \(\overline{\mathrm{CE}}\) (E) Access (ns) & 90 & 120 & 150 & 170 & 200 & 250 & 300 \\
\hline \(\overline{\mathrm{OE}}\) ( \(\overline{\mathrm{G}}\) ) Access (ns) & 40 & 50 & 50 & 50 & 75 & 100 & 100 \\
\hline
\end{tabular}
\begin{tabular}{|l}
\hline\(\frac{\text { Publication \# }}{08140}\) \\
Issue Date: February 1989 \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS Top View}

DIP


LCC*


CD00600A
*Also available in 32-pin rectangular plastic leaded chip carrier.
Notes: 1. JEDEC nomenclature is in parentheses.
2. Don't use (DU) for PLCC.

\section*{LOGIC SYMBOL}


LS003312

PIN DESCRIPTION
\begin{tabular}{ll}
\(A_{0}-A_{15}\) & \(=\) Address Inputs \\
\(\overline{C E}(\bar{E})\) & \(=\) Chip Enable Input \\
\(\mathrm{DQ}_{0}-\mathrm{DQ}_{7}\) & \(=\) Data Inputs/Outputs \\
\(\overline{O E}(\overline{\mathrm{G}})\) & \(=\) Output Enable Input \\
\(V_{\mathrm{CC}}\) & \(=\) VCC Supply Voltage \\
\(\mathrm{V} P\) & \(=\) Program Supply Voltage \\
GND & \(=\) Ground \\
NC & \(=\) No Internal Connection \\
DU & \(=\) No External Connection
\end{tabular}

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM27C512-90 & \multirow[b]{2}{*}{DC, DCB, LC, LCB} \\
\hline AM27C512-95 & \\
\hline AM27C512-125 & \multirow{6}{*}{DC, DCB, DI, DIB, LC, LCB, LI, LIB} \\
\hline AM27C512-155 & \\
\hline AM27C512-175 & \\
\hline AM27C512-205 & \\
\hline AM27C512-255 & \\
\hline AM27C512-305 & \\
\hline AM27C512-120 & \multirow[b]{6}{*}{DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB} \\
\hline AM27C512-150 & \\
\hline AM27C512-170 & \\
\hline AM27C512-200 & \\
\hline AM27C512-250 & \\
\hline AM27C512-300 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{ORDERING INFORMATION (Cont'd.)}

\section*{OTP Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

a. DEVICE NUMBER/DESCRIPTION Am27C512 \(64 \mathrm{~K} \times 8\)-Bit CMOS OTP EPROM
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM27C512-155 & \multirow{9}{*}{JC, PC} \\
\hline AM27C512-170 & \\
\hline AM27C512-175 & \\
\hline AM27C512-200 & \\
\hline AM27C512-205 & \\
\hline AM27C512-250 & \\
\hline AM27C512-255 & \\
\hline AM27C512-300 & \\
\hline AM27C512-305 & \\
\hline
\end{tabular}

\section*{Valld Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27C512-150 & \\
\hline AM27C512-170 & \\
\hline AM27C512-200 & \multirow{3}{*}{ /BXA, /BUA } \\
\cline { 1 - 1 } AM27C512-250 & \\
\hline AM27C512-300 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{FUNCTIONAL DESCRIPTION}

\section*{Erasing the Am27C512}

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C512 to an ultraviolet light source. A dosage of 15 W seconds \(/ \mathrm{cm}^{2}\) is required to completely erase an Am27C512. This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms \((\AA)\) - with intensity of \(12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}\) for 15 to 20 minutes. The Am27C512 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.
It is important to note that the Am27C512, and similar devices, will erase with light sources having wavelengths shorter than \(4000 \AA\). Although erasure times will be much longer than with UV sources at \(2537 \AA\), nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

\section*{Programming the Am27C512}

Upon delivery, or after each erasure, the Am27C512 has all 524,288 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27C512 through the procedure of programming.

The programming mode is entered when \(12.5 \pm 0.5 \mathrm{~V}\) is applied to the \(\overline{O E} / V_{P P}\) pin, and \(\overline{C E}\) is at \(V_{I L}\).

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.
The flowchart in Figure 1 shows AMD's interactive algorithm. Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C512. This part of the algorithm is done at \(V_{C C}=6.0 \mathrm{~V}\) to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at \(V_{C C}=5 \mathrm{~V} \pm 5 \%\).

\section*{Program Inhibit}

Programming of multiple Am27C512s in parallel with different data is also easily accomplished. Except for \(\overline{\mathrm{CE}}\), all like inputs of the parallel Am27C512 including \(\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}\) may be common. A TTL low-level program pulse applied to an Am27C512 CE input with \(\overline{O E} / V_{P P}=12.5 \pm 0.5 \mathrm{~V}\) will program that Am27C512. A high-level CE input inhibits the other Am27C512s from being programmed.

\section*{Program Verify}

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \(\overline{O E} / V_{P P}\) and \(\overline{C E}\) at \(V_{\mathrm{IL}}\). Data should be verified tDV after the falling edge of CE.

\section*{Auto Select Mode}

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type.

This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the \(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\) ambient temperature range that is required when programming the Am27C512.
To activate this mode, the programming equipment must force \(12.0 \pm 0.5 \mathrm{~V}\) on address line \(\mathrm{A}_{9}\) of the Am27C512. Two identifier bytes may then be sequenced from the device outputs by toggling address line \(A_{0}\) from \(\mathrm{V}_{\mathrm{IL}}\) to \(\mathrm{V}_{\mathrm{IH}}\). All other address lines must be held at \(\mathrm{V}_{\mathrm{IL}}\) during auto select mode.

Byte \(0\left(A_{0}=V_{I L}\right)\) represents the manufacturer code, and byte \(1\left(A_{0}=V_{I H}\right)\), the device identifier code. For the Am27C512, these two identifier bytes are given in the Mode Selector table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB \(\left(\mathrm{DQ}_{7}\right)\) defined as the parity bit.

\section*{Read Mode}

The Am27C512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( \(\overline{\mathrm{CE}}\) ) is the power control and should be used for device selection. Output Enable ( \(\overline{O E}\) ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( \(t_{A C C}\) ) is equal to the delay from \(\overline{C E}\) to output ( \(\mathrm{I}_{\mathrm{CE}}\) ). Data is available at the outputs \(\mathrm{t}_{\mathrm{OE}}\) after the falling edge of \(\overline{O E}\), assuming that \(\overline{C E}\) has been LOW and addresses have been stable for at least \(t_{A C C}-t_{O E}\).

\section*{Standby Mode}

The Am27C512 has a CMOS standby mode which reduces the maximum \(V_{C C}\) current to \(100 \mu \mathrm{~A}\). It is placed in CMOSstandby when \(\overline{\mathrm{CE}}\) is at \(\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}\). The Am 27 C 512 also has a TTL-standby mode which reduces the maximum \(V_{C C}\) current to 1.0 mA . It is placed in TTL -standby when \(\overline{\mathrm{CE}}\) is at \(\mathrm{V}_{\mathrm{IH}}\). When in standby mode, the outputs are in a high-impedance state, independent of the \(\overline{\mathrm{OE}}\) input.

\section*{Output OR-Tieing}

To accomodate multiple memory connections, a two-line control function is provided to allow for:
1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \(\overline{C E}\) be decoded and used as the primary device-selecting function, while \(\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}\) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

\section*{System Applications}

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a \(0.1-\mu \mathrm{F}\) ceramic capacitor (high frequency, low inherent inductance) should be used on each device between \(V_{C C}\) and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a \(4.7-\mu \mathrm{F}\) bulk electrolytic capacitor should be used between \(V_{C C}\) and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

\section*{MODE SELECT TABLE}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{} & \(\overline{\text { CE }}\) & OE/VPP & \(A_{0}\) & A9 & Outputs \\
\hline \multicolumn{2}{|l|}{Read} & \(V_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IL}}\) & X & X & Dout \\
\hline \multicolumn{2}{|l|}{Output Disable} & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\text {IH }}\) & X & X & High Z \\
\hline \multicolumn{2}{|l|}{Standby (TTL)} & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & X & High Z \\
\hline \multicolumn{2}{|l|}{Standby (CMOS)} & \(\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}\) & X & X & X & High Z \\
\hline \multicolumn{2}{|l|}{Program} & \(\mathrm{V}_{\text {IL }}\) & \(V_{\text {PP }}\) & X & X & \(\mathrm{D}_{\text {IN }}\) \\
\hline \multicolumn{2}{|l|}{Program Verify} & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\text {IL }}\) & X & X & Dout \\
\hline \multicolumn{2}{|l|}{Program Inhibit} & \(\mathrm{V}_{1}\) & \(V_{\text {PP }}\) & X & X & High Z \\
\hline \multirow[t]{2}{*}{Auto Select (Note 3)} & Manufacturer Code & \(\mathrm{V}_{\text {IL }}\) & \(V_{\text {IL }}\) & \(V_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{H}}\) & 01 H \\
\hline & Device Code & \(\mathrm{V}_{\mathrm{IL}}\) & \(\mathrm{V}_{\text {IL }}\) & \(V_{I H}\) & \(\mathrm{V}_{\mathrm{H}}\) & 91 H \\
\hline
\end{tabular}

Notes: 1. \(X\) can be either \(V_{\text {IL }}\) or \(V_{I H}\)
2. \(\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\)
3. \(A_{1}-A_{8}=A_{10}-A_{15}=V_{I L}\)
4. See \(D C\) Programming characteristics for \(V_{P P}\) voltage during programming.


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.
Notes: 1. Minimum DC voltage on input or I/O is -0.5 V . During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns . Maximum DC voltage on input and I/O is \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) which may overshoot to \(\mathrm{V}_{\mathrm{CC}}+2.0 \mathrm{~V}\) for periods up to 20 ns .
2. For \(A_{g}\) and \(V_{P P}\) the minimum \(D C\) input is -0.5 V . During transitions, \(A_{g}\) and \(V_{p p}\) may undershoot GND to -2.0 V for periods of up to 20 ns. \(\mathrm{A}_{g}\) and \(\mathrm{V}_{\mathrm{PP}}\) must not exceed 13.5 V for any period of time.

\section*{OPERATING RANGES}

Commercial (C) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) .......................... 0 to \(+70^{\circ} \mathrm{C}\)
Industrial (I) Devices

Extended Commercial ( E ) Devices
Case Temperature (TC) .................... -55 to \(+125^{\circ} \mathrm{C}\)
Military (M) Devices

Supply Read Voltages:
\(V_{C C}\) for Am27C512-XX5 ................. 4.75 to +5.25 V
\(V_{C C}\) for Am27C512-XX0 .................. 4.50 to +5.50 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 \& 7)
TTL and NMOS Inputs
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline V OH & Output HIGH Voltage & \multicolumn{2}{|l|}{\(1 \mathrm{OH}=-400 \mu \mathrm{~A}\)} & 2.4 & & V \\
\hline VOL & Output LOW Voltage & \multicolumn{2}{|l|}{\(1 \mathrm{LL}=2.1 \mathrm{~mA}\)} & & 0.45 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & & & 2.0 & \(\mathrm{V}_{C C}+0.5\) & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Voltage & & & -0.3 & +0.8 & V \\
\hline \multirow[b]{2}{*}{lu} & \multirow[b]{2}{*}{Input Load Current} & \multirow[b]{2}{*}{\(V_{\text {IN }}=0 . V\) to \(V_{C C}\)} & C/I Devices & & 1.0 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 5.0 & \\
\hline \multirow[b]{2}{*}{Lo} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(V_{\text {OUT }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {CC }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow[b]{2}{*}{ICC1} & \multirow[t]{2}{*}{\begin{tabular}{l}
VCC Active \\
Current (Note 5 \& 8)
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \\
& \mathrm{f}=10 \mathrm{MHz}, \\
& \text { lout }=0 \mathrm{~mA} \\
& \text { (Open Outputs) }
\end{aligned}
\]} & C/I Devices & & 40 & \multirow{2}{*}{mA} \\
\hline & & & E/M Devices & & 50 & \\
\hline \multirow[b]{2}{*}{ICC2} & \multirow[t]{2}{*}{VCC Standby Current (Note 8)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \overline{C E}=V_{I H}, \\
& \overline{O E}=V_{I L}
\end{aligned}
\]} & C/I Devices & & 1 & \multirow[t]{2}{*}{mA} \\
\hline & & & E/M Devices & & 1 & \\
\hline
\end{tabular}

\section*{CMOS Inputs}


DC CHARACTERISTICS over operating range unless otherwise specified (Cont'd.)
CMOS Inputs
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline \multirow[b]{2}{*}{ILO} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(V_{\text {OUT }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {CC }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow[b]{2}{*}{ICC1} & \multirow[b]{2}{*}{\begin{tabular}{l}
Vcc Active \\
Current (Note 5 \& 8)
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \overline{C E}=V_{I L}, \\
& f=10 M H z, \\
& \text { IouT }=0 \mathrm{~mA} \\
& \text { (Open Outputs) }
\end{aligned}
\]} & C/I Devices & & 40 & \multirow{2}{*}{mA} \\
\hline & & & E/M Devices & & 50 & \\
\hline \multirow[b]{2}{*}{ICC2} & \multirow[t]{2}{*}{VCc Standby Current (Note 8)} & \multirow[b]{2}{*}{\(\overline{C E}=V_{C C} \pm 0.3 \mathrm{~V}\)} & C/I Devices & & 100 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 100 & \\
\hline
\end{tabular}

CAPACITANCE (Notes 2, 3, \& 6)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Typ. & Max. & Unit \\
\hline \(\mathrm{C}_{\text {IN1 }}\) & Input Capacitance & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & 8 & 12 & pF \\
\hline \(\mathrm{C}_{\text {IN2 }}\) & \(\overline{\mathrm{OE}} / \mathrm{V}_{\text {PP }}\) Input Capacitance & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & 12 & 20 & pF \\
\hline \(\mathrm{C}_{\text {IN3 }}\) & CE Input Capacitance & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & 9 & 12 & pF \\
\hline COUT & Output Capacitance & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) & 8 & 12 & pF \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{V}_{\mathrm{CC}}\) must be applied simultaneously or before \(\mathrm{V}_{\mathrm{PP}}\), and removed simultaneously or after \(\mathrm{V}_{\mathrm{PP}}\).
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled and not \(100 \%\) tested.
4. Caution: The Am27C512 must not be removed from, or inserted into, a socket or board when \(V_{P P}\) or \(V_{C C}\) is applied.
5. \(I_{C C 1}\) is tested with \(\overline{O E}=V_{I H}\) to simulate open outputs.
6. \(T_{A}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}\).
7. Minimum DC input voltage is -0.5 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns . Maximum DC voltage on output pins is \(V_{C C}+0.5 \mathrm{~V}\) which may overshoot to \(V_{C C}+2.0 \mathrm{~V}\) for periods less than 20 ns.
8. For Am27C512-305DC \(\operatorname{ICC} 1=50 \mathrm{~mA}, \mathrm{I}_{\mathrm{CC}}(\mathrm{TTL})=5 \mathrm{~mA}, \mathrm{ICC}_{2}(\mathrm{CMOS})=500 \mu \mathrm{~A}\) maximum.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, \& 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Parameter Symbols} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test Conditions}} & \multicolumn{7}{|c|}{Am27C512} & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & & & & \[
\begin{aligned}
& -90, \\
& -95
\end{aligned}
\] & \[
\begin{aligned}
& -120, \\
& -125
\end{aligned}
\] & \[
\begin{array}{r}
-150, \\
-155 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
-170, \\
-175 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& -200, \\
& -205
\end{aligned}
\] & \[
\begin{aligned}
& -250, \\
& -255
\end{aligned}
\] & \[
\begin{aligned}
& -300, \\
& -305
\end{aligned}
\] & \\
\hline \multirow[b]{2}{*}{tavav} & \multirow[b]{2}{*}{\(t_{\text {ACC }}\)} & \multirow[t]{2}{*}{Address to Output Delay} & \multirow[b]{2}{*}{\(\overline{C E}=\overline{O E} / V_{P P P}=V_{\text {IL }}\)} & Min. & & & & & & & & \\
\hline & & & & Max. & 90 & 120 & 150 & 170 & 200 & 250 & 300 & ns \\
\hline \multirow[b]{2}{*}{telov} & \multirow[b]{2}{*}{\({ }^{\text {t }} \mathrm{CE}\)} & \multirow[t]{2}{*}{Chip Enable to Output Delay} & \multirow[b]{2}{*}{\(\overline{O E} / V_{P P}=V_{\text {IL }}\)} & Min. & & & & & & & & \\
\hline & & & & Max. & 90 & 120 & 150 & 170 & 200 & 250 & 300 & ns \\
\hline \multirow[b]{2}{*}{tglav} & \multirow[b]{2}{*}{toe} & \multirow[t]{2}{*}{Output Enable to Output Delay} & \multirow[b]{2}{*}{\(\overline{C E}=V_{\text {IL }}\)} & Min. & & & & & & & & ns \\
\hline & & & & Max. & 40 & 50 & 50 & 50 & 75 & 100 & 100 & \\
\hline \multirow[b]{2}{*}{tehaz: tGHOZ} & \multirow{2}{*}{tbF} & \multirow[t]{2}{*}{\begin{tabular}{l}
Output Enable HIGH to Output Float \\
(Note 2)
\end{tabular}} & & Min. & & & & & & & & \\
\hline & & & & Max. & 30 & 30 & 30 & 30 & 60 & 60 & 60 & \\
\hline \multirow{2}{*}{taxax} & \multirow{2}{*}{TOH} & \multirow[t]{2}{*}{Output Hold from Addresses, \(\overline{\mathrm{CE}}\), or \(\overline{\mathrm{OE}}\), whichever occurred first} & & Min. & 0 & 0 & 0 & 0 & 0 & 0 & 0 & ns \\
\hline & & & & Max & & & & & & & & \\
\hline
\end{tabular}

Notes: 1. VCC must be applied simultaneously or before \(V_{\text {PP, }}\) and removed simultaneously or after VPP.
2. This parameter is only sampled and not \(100 \%\) tested.
3. Caution: The Am27C512 must not be removed from, or inserted into, a socket or board when VPP or VCC is applied.
4. Output Load: 1 TTL gate and \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\), Input Rise and Fall Times: 20 ns , Input Pulse Levels: 0.45 to 2.4 V , Timing Measurement Reference Level - Inputs: 0.8 V and 2 V

Outputs: 0.8 V and 2 V

\section*{SWITCHING TEST CIRCUIT}


SWITCHING TEST WAVEFORM


AC Testing: Inputs are driven at 2.4 V for a logic " 1 " and 0.45 V for a logic " 0 ". Input pulse rise and fall times are \(\leqslant 20\) ns.

\section*{SWITCHING WAVEFORMS}

KEY to switching waveforms
\begin{tabular}{|c|c|c|}
\hline WAVEform & inputs & OUTPUTS \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline  & MAY CHANGE FROMHTOL & WILL BE CHANGING FROM HTOL \\
\hline  & MAY CHANGE FROML TOH & WILL BE CHANGING FROML TOH \\
\hline  & DON'T CARE: ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & DOES NOT APPLY & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


Notes: 1. \(\overline{O E}\) may be delayed up to \(t_{A C C}-t_{O E}\) after the falling edge of \(\overline{C E}\) without impact on \(t_{A C C}\).
2. \(\mathrm{I}_{\mathrm{DF}}\) is specified from \(\overline{\mathrm{OE}}\) or \(\overline{\mathrm{CE}}\), whichever occurs first.


Figure 1. Interactive Programming Flow Chart

\section*{INTERACTIVE ALGORITHM}

DC PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) (Notes 1, 2, \& 3).
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min. & Max. & Unit \\
\hline \(\mathrm{I}_{\mathrm{L}}\) & Input Current (All Inputs) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}\) or \(\mathrm{V}_{\text {IH }}\) & & 10.0 & \(\mu \mathrm{A}\) \\
\hline \(V_{\text {IL }}\) & Input LOW Level (All inputs) & & -0.3 & 0.8 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Level & & 2.0 & \(\mathrm{V}_{\mathrm{CC}}+0.5\) & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage During Verify & \(\mathrm{IOL}=2.1 \mathrm{~mA}\) & & 0.45 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage During Verify & \(\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{H}}\) & Ag Auto Select Voltage & & 11.5 & 12.5 & V \\
\hline ICC3 & Vcc Supply Current (Program \& Verify) & & & 50 & mA \\
\hline Ipp & VPP Supply Current (Program) & \(\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{PP}}\) & & 30 & mA \\
\hline \(\mathrm{V}_{\mathrm{cc}}\) & Interactive Supply Voltage & & 5.75 & 6.25 & V \\
\hline \(V_{\text {PP }}\) & Interactive Programming Voltage & & 12.0 & 13.0 & V \\
\hline
\end{tabular}

SWITCHING PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) (Notes \(1,2, \& 3\) ).
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Parameter Symbols} & \multirow[b]{2}{*}{Parameter Description} & \multirow[b]{2}{*}{Min.} & \multirow[b]{2}{*}{Max.} & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & & & & \\
\hline \(t_{\text {AVEL }}\) & \(t_{\text {AS }}\) & Address Setup Time & 2 & & \(\mu \mathrm{s}\) \\
\hline tDVEL & tDS & Data Setup Time & 2 & & \(\mu \mathrm{s}\) \\
\hline tghax & \(\mathrm{t}_{\mathrm{AH}}\) & Address Hold Time & 0 & & \(\mu \mathrm{s}\) \\
\hline tehDX & \({ }_{\text {t }}{ }_{\text {H }}\) & Data Hold Time & 2 & & \(\mu \mathrm{s}\) \\
\hline tehaz & t \({ }^{\text {DFP }}\) & Chip Enable to Output Float Delay & 0 & 60 & ns \\
\hline tVPS & tVPS & VPP Setup Time & 2 & & \(\mu \mathrm{s}\) \\
\hline teleh1 & tpw & \(\overline{\mathrm{CE}}\) Initial Program Pulse Width & 0.95 & 1.05 & ms \\
\hline teleh2 & topw & \(\overline{C E}\) Overprogram Pulse Width & 1.95 & 2.05 & ms \\
\hline tves & tves & Vcc Setup Time & 2 & & \(\mu \mathrm{s}\) \\
\hline telqv & tov & Data Valid from \(\overline{C E}\) & & 250 & ns \\
\hline tehgl & toen & \(\overline{\text { OE/ } V_{\text {PP }} \text { Hold Time }}\) & 2 & & \(\mu \mathrm{s}\) \\
\hline tGLEL & tVR & \(\overline{O E} / V_{\text {PP }}\) Recovery Time & 2 & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Notes: 1. VCC must be applied simultaneously or before \(\mathrm{V}_{\mathrm{PP}}\), and removed simultaneously or after \(\mathrm{V}_{\mathrm{PP}}\).
2. When programming the Am27C512, a \(0.1-\mu \mathrm{F}\) capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
3. Programming characteristics are sampled but not \(100 \%\) tested at worst-case conditions.
interactive programming algorithm waveforms (Notes 1 \& 2)


WF021992
Notes: 1. The input timing reference level is 0.8 V for \(\mathrm{V}_{\mathrm{IL}}\) and 2 V for \(\mathrm{V}_{\mathrm{IH}}\).
2. tOE \(^{2}\) and \(t_{\text {DFP }}\) are characteristics of the device, but must be accommodated by the programmer.

\section*{DISTINCTIVE CHARACTERISTICS}
- Easy upgrade from 28-pin JEDEC EPFOMs
- Fast access time
\(-100 \mathrm{~ns}\)
- Low power consumption
- \(100 \mu \mathrm{~A}\) maximum standby current
- Programming voltage: 12.5 V
- Single \(+5-\mathrm{V}\) power supply
- Compact 32-pin DIP package requires no hardware change for upgrades to 8 megabits
- JEDEC-approved plnout
- \(\pm 10 \%\) power supply tolerance avallable
- One-Time Programmable (OTP) Flashrite \({ }^{T M}\) programming
- Latch-up protected to 100 mA from \(\mathbf{- 1} \mathrm{V}\) to \(V_{c c}+1 \mathrm{~V}\)

\section*{GENERAL DESCRIPTION}

The Am27C010 is a 1 megabit ultraviolet erasable programmable read-only memory. It is organized as 128 K words by 8 bits per word, operates from a single \(+5-\mathrm{V}\) supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) packages.
Typically, any byte can be accessed in less than 100 ns , allowing operation with high-performance microprocessors without any WAIT states. The Am27C010 offers seperate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus eliminating bus contention in a multiple bus
microprocessor system.
AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C010 supports AMD's interactive programming algorithm ( 0.5 ms pulses) resulting in typical programming times of less than two minutes.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Family Part No. & \multicolumn{7}{|c|}{Am27C010} \\
\hline Ordering Part No:
\[
V_{c c} \pm 5 \%
\] & -105 & -125 & -155 & -175 & -205 & -255 & -305 \\
\hline \(V_{c c} \pm 10 \%\) & -100 & -120 & -150 & -170 & -200 & -250 & -300 \\
\hline Max. Access Time (ns) & 100 & 120 & 150 & 170 & 200 & 250 & 300 \\
\hline \(\overline{\mathrm{CE}}\) (E) Access Time (ns) & 100 & 120 & 150 & 170 & 200 & 250 & 300 \\
\hline \(\overline{\mathrm{OE}}\) (G) Access Time (ns) & 50 & 50 & 65 & 65 & 75 & 100 & 120 \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}


Notes: 1. JEDEC nomenclature is in parentheses.
2. The 32-Pin DIP to 32-Pin LCC configuration varies from the JEDEC 28-Pin DIP to 32-Pin LCC configuration.

* Also available in 32-pin rectangular plastic leaded chip carrier

LOGIC SYMBOL


10205A-002A
Pin Description
\(\mathrm{A}_{0}-\mathrm{A}_{16}=\) Address Inputs
CE \((E)=\) Chip Enable Input
\(D Q_{0}-D Q_{7}=\) Data Input/Outputs
\(\overline{O E}(\bar{G})=\) Output Enable Input
PGM \((\mathbf{P})=\) Program Enable Input
\(V_{c c}=V_{c c}\) Supply Voltage
\(\mathrm{V}_{\mathrm{PD}}=\) Program Supply Voltage
GND \(=\) Ground
NC = No Internal Connect

\section*{ORDERING INFORMATION}

Standard Information

AMD standard products are available in several packages and operating ranges. The order number (Valid Combinat is formed by a combination of: a. Device Number

> b. Speed Option
> c. Package Type
> d. Temperature Range
> e. Optional Processing

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM27C010-100 & \multirow[t]{2}{*}{DC, DCB} \\
\hline AM27C010-105 & \\
\hline AM27C010-120 & \multirow{7}{*}{DC, DCB, DI, DIB, LC, LI} \\
\hline AM27C010-125 & \\
\hline AM27C010-155 & \\
\hline AM27C010-175 & \\
\hline AM27C010-205 & \\
\hline AM27C010-255 & \\
\hline AM27C010-305 & \\
\hline AM27C010-170 & \multirow[t]{4}{*}{DC, DCB, DE, DEB, DI, DIB, LC, LCB, LI, LIB, LE, LEB} \\
\hline AM27C010-200 & \\
\hline AM27C010-250 & \\
\hline AM27C010-300 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of the local AMD sales office to confirm availability of
specific valid combinations, to check on newly specific valid combinations, to check on newly
released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{ORDERING INFORMATION (Cont'd.)}

\section*{OTP Products (Prellminary)}

AMD standard products are avallable in several packages and operating ranges. The order number (Valld Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Tomperature Range
-. Optlonal Processing

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Valld Combinations} \\
\hline AM27C010-170 & \multirow{8}{*}{PC, JC} \\
\hline AM27C010-175 & \\
\hline AM27C010-200 & \\
\hline AM27C010-205 & \\
\hline AM27C010-250 & \\
\hline AM27C010-255 & \\
\hline AM27C010-300 & \\
\hline AM27C010-305 & \\
\hline
\end{tabular}

\section*{Valld Comblnations}

Valld Combinations list conflgurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additiona data on AMD's standard military grade products.

Package In Development; consult NVD Product Marketing for information.

\section*{ORDERING INFORMATION (Cont'd.)}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
b. Deeed Option
c. Device Class
d. Package Ty

- a. DEVICE NUMBER/DESCRIPTION

Am27C010
1 Megabit ( \(128 \mathrm{~K} \times 8\) ) CMOS UV EPROM
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27C010-170 & \\
\cline { 1 - 1 } AM27C010-200 & \multirow{2}{*}{ /BXA, IBUA } \\
\cline { 1 - 1 } AM27CO10-250 & \\
\cline { 1 - 1 } AM27C010-300 & \\
\hline
\end{tabular}

\section*{Valld Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newiy released valid combinations.

For other Surface Mount Package options, contact NVD Military Marketing.

\section*{Group A Teste}

Group \(A\) tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

\section*{FUNCTIONAL DESCRIPTION}

\section*{Erasing the Am27C010}

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C010 to an ultraviolet light source. A dosage of 15 W seconds \(/ \mathrm{cm}^{2}\) is required to completely erase an Am27C010. This dosage can be obtained by exposure to an ultraviolet lamp-wavelength of 2537 Angstroms ( \(A\) )-with intensity of \(12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}\) for 15 to 20 minutes. The Am27C010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C010, and similar devices, will erase with light sources having wavelengths shorter than 4000 A. Although erasure times will be much longer than with UV sources at 2537 A, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

\section*{Programming the Am27C010}

Upon delivery, or after each erasure, the Am27C010 has all \(1,048,576\) bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27C010 through the procedure of programming.

The programming mode is entered when \(12.5 \pm 0.5 \mathrm{~V}\) is applied to the \(V_{P P}\) pin, CE and PGM is at \(V_{1 L}\), and \(\overline{O E}\) is at \(V_{I H}\).

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The flowchart Figure 1 shows AMD's interactive algorithm. Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each .ddress of the Am27C010. This part of the algorithm is done at \(V_{c c}=6.0 \mathrm{~V}\) to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at \(V_{c c}=5 \mathrm{~V} \pm 5 \%\).

\section*{Flashrite}

TheOTP EPROM Flashrite programming algorithm (shown in Figure 2) reduces programming time by using initial \(100 \mu \mathrm{~s}\) pulses followed by a byte veritication to determine whether the byte has been successfully programmed. If the data does not verity, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTP EPROM.

The Flashrite programming algorithm programs and verifies at \(V_{c c}=6.25 \mathrm{~V}\) and \(V_{p p}=12.75 \mathrm{~V}\). After the final address is completed, all bytes are compared to the original data with \(\mathrm{V}_{\mathrm{cc}}\) \(=V_{P P}=5.25 \mathrm{~V}\).

\section*{Program Inhibit}

Programming of multiple Am27C010 in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C010 may be common. A TTL low-level program pulse applied to an Am27C010 CE input with \(V_{p p}=\) \(12.5 \pm 0.5 \mathrm{~V}\), PGM is LOW, and OE HIGH will program that Am27C010. A high-level CE input inhibits the other Am27C010 from being programmed.

\section*{Program Verify}

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \(\overline{O E}\) and \(\overline{C E}\) at \(V_{1 L}\), PGM at \(V_{1 H}\), and \(V_{\text {pp }}\) between 12.0 V to 13.0 V .

\section*{Auto Select Mode}

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the \(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\) ambient temperature range that is required when programming the Am27C010.

To activate this mode, the programming equipment must force \(12.0 \pm 0.5 \mathrm{~V}\) on address line \(\mathrm{A}_{9}\) of the Am27C010. Two identifier bytes may then be sequenced from the device outputs by toggling address line \(A_{0}\) from \(\mathrm{V}_{\mathrm{IL}}\) to \(\mathrm{V}_{\mathrm{IH}}\). All other address lines must be held at \(V_{I L}\) during auto select mode.

Byte \(0\left(A_{0}=V_{t h}\right)\) represents the manufacturer code, and byte \(1\left(A_{0}=V_{1 H}\right)\), the device identifier code. For the Am27C010, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB \(\left(D Q_{7}\right)\) defined as the parity bit.

\section*{Read Mode}

The Am27C010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable ( \(\overline{\mathrm{OE}}\) ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( \(t_{\text {Acc }}\) ) is equal to the delay from CE to output ( \(t_{C E}\) ). Data is available at the outputs \(t_{O E}\) after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least \(t_{A C C}-t_{O E}\).

\section*{Standby Mode}

The Am27C010 has a CMOS standby mode which reduces the maximum \(V_{c c}\) current to \(100 \mu \mathrm{~A}\). It is placed in CMOSstandby when CE is at \(\mathrm{V}_{c c} \pm 0.3 \mathrm{~V}\). The Am27C010 also has a TTL-standby mode which reduces the maximum \(\mathrm{V}_{\mathrm{cc}}\) current to 1.0 mA . It is placed in TTL-standby when \(\overline{C E}\) is at \(\mathrm{V}_{I H}\). When in standby mode, the outputs are in a high-impedance state, independent of the \(\overline{O E}\) input.

\section*{Output OR-TieIng}

To accommodate multiple memory connections, a two-line control function is provided to allow for:
1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that CE be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

\section*{System Applications}

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling
edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a \(0.1-\mu \mathrm{F}\) ceramic capacitor (high frequency, low inherent inductance) should be used on each device between \(\mathrm{V}_{c c}\) and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a \(4.7-\mu \mathrm{F}\) bulk electrolytic capacitor should be used between \(V_{c c}\) and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

\section*{MODE SELECT TABLE}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Mode & Pins & CE & OE & PGM & \(A_{0}\) & \(\mathrm{A}_{8}\) & \(\mathrm{V}_{\mathrm{pp}}\) & Outputs \\
\hline \multicolumn{2}{|l|}{Read} & \(\mathrm{V}_{1}\) & \(\mathrm{V}_{\mathrm{LL}}\) & X & X & X & X & \(\mathrm{D}_{\text {out }}\) \\
\hline \multicolumn{2}{|l|}{Output Disable} & \(\mathrm{V}_{\mathrm{L}}\) & \(\mathrm{V}_{\mathrm{HH}}\) & X & X & X & X & Hi-Z \\
\hline \multicolumn{2}{|l|}{Standby (TTL)} & \(\mathrm{V}_{\text {tH }}\) & X & X & X & X & X & Hi-Z \\
\hline \multicolumn{2}{|l|}{Standby (CMOS)} & \(\mathrm{V}_{\mathrm{cc}} \pm 0.3 \mathrm{~V}\) & X & X & X & X & X & Hi-Z \\
\hline \multicolumn{2}{|l|}{Program} & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{\mathrm{iL}}\) & X & X & \(V_{p p}\) & \(\mathrm{D}_{\text {IN }}\) \\
\hline \multicolumn{2}{|l|}{Program Verify} & \(\mathrm{V}_{1}\) & \(\mathrm{V}_{\mathrm{L}}\) & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & \(\mathrm{V}_{\mathrm{pp}}\) & \(\mathrm{D}_{\text {out }}\) \\
\hline \multicolumn{2}{|l|}{Program Inhibit} & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & X & X & \(V_{\text {pp }}\) & Hi-Z \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Auto Select \\
(Note 3)
\end{tabular}} & Manufacturer Code & \(\mathrm{V}_{\mathrm{L}}\) & \(\mathrm{V}_{\mathrm{LL}}\) & X & \(\mathrm{V}_{\text {LI }}\) & \(\mathrm{V}_{\mathrm{H}}\) & X & O1H \\
\hline & Device Code & \(\mathrm{V}_{1}\) & \(\mathrm{V}_{\mathrm{LL}}\) & X & \(\mathrm{V}_{\mathrm{H}}\) & \(\mathrm{V}_{\mathrm{H}}\) & X & OEH \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\)
2. \(X=\) Either \(V_{I H}\) or \(V_{I L}\)
3. \(A_{1}-A_{8}=A_{10}-A_{16}=V_{11}\)
4. See \(\mathrm{DC}^{8} \mathrm{C}\) Programming Characteristics for \(\mathrm{V}_{\mathrm{Pp}}\) voltage during programming.


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Minimum DC voltage on input or I/O is -0.5 V . During transitions, the inputs may undershoot GND to-2.0 V for periods of up to 20 ns . Maximum \(D C\) voltage on input and \(I / O\) is \(V_{c c}+0.5 \mathrm{~V}\) which may overshoot to \(V_{c c}+2.0 \mathrm{~V}\) for periods up to 20 ns.
2. For \(A_{9}\) and \(V_{p p}\) the minimum \(D C\) input is -0.5 V . During transitions, \(A_{9}\) and \(V_{p p}\) may undershoot GND to -2.0 V for periods of up to 20 ns . \(\mathrm{A}_{9}\) and \(V_{p p}\) must not exceed 13.5 V for any period of time.
OPERATING RANGES
Commercial (C) Devices
Case Temperature \(\left(T_{c}\right) \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~\) to \(+70^{\circ} \mathrm{C}\)

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 4, 5, \& 8) (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

\section*{TTL and NMOS Inputs}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|l|}{Test Conditions} & Min. & Max. & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \multicolumn{2}{|l|}{\(\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\)} & 2.4 & & V \\
\hline \(V_{\text {OL }}\) & Output LOW Voltage & \multicolumn{2}{|l|}{\(\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}\)} & & 0.45 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & & & 2.0 & \(\mathrm{V}_{c c}+0.5\) & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Voltage & & & -0.3 & + 0.8 & V \\
\hline \multirow[b]{2}{*}{\(l_{L I}\)} & \multirow[b]{2}{*}{Input Load Current} & \multirow[b]{2}{*}{\(V_{1 N}=0 V\) to \(+V_{c c}\)} & C/I Devices & & 1.0 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 1.0 & \\
\hline \multirow[b]{2}{*}{\(I_{\text {Lo }}\)} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(V_{\text {OUT }}=0 V\) to \(+V_{C C}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow[b]{2}{*}{\(\mathrm{Icc}_{1}\)} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{cc}}\) Active Current (Notes 5 \& 9)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \overline{C E}=V_{11}, f=5 \mathrm{MHz} \\
& \mathrm{I}_{\text {out }}=0 \mathrm{~mA} \\
& \text { (Open Outputs) }
\end{aligned}
\]} & C/I Devices & & 30 & \multirow[b]{2}{*}{mA} \\
\hline & & & E/M Devices & & 60 & \\
\hline \multirow[b]{2}{*}{\(\mathrm{I}_{\mathrm{cc} 2}\)} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{cc}}\) Standby Current (Note 9)} & \multirow[b]{2}{*}{\(\overline{C E}=\mathrm{V}_{\mathrm{iH}}\)} & C/I Devices & & 1.0 & \multirow[b]{2}{*}{mA} \\
\hline & & & E/M Devices & & 1.0 & \\
\hline \(\mathrm{I}_{\mathrm{pP}}\) & \(\mathrm{V}_{\mathrm{Pp}}\) Current During Read (Notes \(6 \& 9\) ) & \multicolumn{2}{|l|}{\(\overline{C E}=\overline{O E}=V_{1 L}, V_{P P}=V_{C C}\)} & & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{DC CHARACTERISTICS (Cont.)}

\section*{CMOS Inputs}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|l|}{Test Conditions} & Min. & Max. & Unit \\
\hline \(V_{\mathrm{OH}}\) & Output HIGH Voltage & \multicolumn{2}{|l|}{\(\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\)} & 2.4 & & V \\
\hline \(V_{\text {OL }}\) & Output LOW Voltage & \multicolumn{2}{|l|}{\(\mathrm{IOL}=2.1 \mathrm{~mA}\)} & & 0.45 & \(V\) \\
\hline \(V_{\text {iH }}\) & Input HIGH Voltage & \multicolumn{2}{|l|}{} & \(V_{c c}-0.3\) & \(V_{c c}+0.3\) & \(V\) \\
\hline \(\mathrm{V}_{16}\) & Input LOW Voltage & & & -0.3 & + 0.8 & \(V\) \\
\hline \multirow[b]{2}{*}{\(I_{L}\)} & \multirow{2}{*}{Input Load Current} & \multirow[b]{2}{*}{\(V_{\text {IN }}=0 \mathrm{~V}\) to \(+V_{c c}\)} & C/I Devices & & 1.0 & \multirow{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 1.0 & \\
\hline \multirow[b]{2}{*}{Lo} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(V_{\text {OUT }}=0 \mathrm{~V}\) to \(+V_{\text {cc }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow[b]{2}{*}{ICCl} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{cc}}\) Active Current (Notes 5 \& 9)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& C E=V_{1 L}, f=5 \mathrm{MHz} \\
& \mathrm{I}_{\text {Out }}=0 \mathrm{~mA} \\
& \text { (Open Outputs) }
\end{aligned}
\]} & C/I Devices & & 30 & \multirow{2}{*}{mA} \\
\hline & & & E/M Devices & & 60 & \\
\hline \multirow[b]{2}{*}{\(I_{c c 2}\)} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{cc}}\) Standby Current ( Note 9 )} & \multirow[b]{2}{*}{\(\overline{C E}=V_{c c} \pm 0.3 \mathrm{~V}\)} & C/I Devices & & 100 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 100 & \\
\hline \(\mathrm{I}_{\text {PP } 1}\) & \(\mathrm{V}_{\mathrm{pp}}\) Current During Read (Notes 6\&9) & \multicolumn{2}{|l|}{\(C E=O E=V_{L L}, V_{P P}=V_{c C}\)} & & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Capacitance (Notes 2, 3, and 7)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter Symbol} & \multirow[t]{2}{*}{Parameter Description} & \multirow[t]{2}{*}{Test Conditions} & \multicolumn{2}{|c|}{CDV032} & \multicolumn{2}{|c|}{CLV032} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Typ. & Max. & Typ. & Max. & \\
\hline \(\mathrm{C}_{\text {in } 1}\) & Address Input Capacitance & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & 8 & 12 & 6 & 9 & pF \\
\hline \(\mathrm{C}_{\text {IN2 }}\) & OE Input Capacitance & \(\mathrm{V}_{\text {IS }}=0 \mathrm{~V}\) & 12 & 20 & 9 & 15 & pF \\
\hline \(\mathrm{C}_{\text {IN3 }}\) & CE Input Capacitance & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & 9 & 12 & 7 & 9 & pF \\
\hline \(\mathrm{C}_{\text {OUt }}\) & Output Capacitance & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) & 8 & 12 & 6 & 9 & pF \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{V}_{\mathrm{cc}}\) must be applied simultaneously or before \(\mathrm{V}_{\mathrm{Pp}}\), and removed simultaneously or after \(\mathrm{V}_{\mathrm{Pp}}\).
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled, not \(100 \%\) tested.
4. Caution: the Am27C010 must not be removed from (or inserted into) a socket when \(V_{c c}\) or \(V_{p p}\) is applied.

6. Maximum active power usage is the sum of \(I_{c c}\) and \(I_{p p}\).
7. \(T_{A}=+25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}\).
8. Minimum DC Input Voltage is -0.5 V . During transitions, the inputs undershoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is \(\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}\) which may overshoot to \(\mathrm{V}_{\mathrm{cc}}+2.0 \mathrm{~V}\) for periods less than 20 ns .
9. For Am27C010-305 \(I_{c c 1}=50 \mathrm{~mA}, I_{c c 2}(T T L)=5 \mathrm{~mA}, I_{c c 2}(C M O S)=1 \mathrm{~mA}\), and \(\mathrm{I}_{\mathrm{PP} t}=1 \mathrm{~mA}\).

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, \& 4) (for APL Products, Group A, Subgroups 9, 10, and 11 are specified unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Parameter Symbols}} & \multirow[b]{3}{*}{Parameter Description} & \multicolumn{2}{|l|}{\multirow[b]{3}{*}{Test Conditions}} & \multicolumn{7}{|c|}{Am27C010} & \multirow[b]{3}{*}{Unit} \\
\hline & & & & & \multirow[t]{2}{*}{\[
\begin{aligned}
& -100, \\
& -105
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& -120, \\
& -125
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& -150 \\
& -155
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\left\lvert\, \begin{aligned}
& -170, \\
& -175
\end{aligned}\right.
\]} & \multirow[b]{2}{*}{\[
\left\lvert\, \begin{aligned}
& -200, \\
& -205
\end{aligned}\right.
\]} & \multirow[b]{2}{*}{\[
\left\lvert\, \begin{aligned}
& -250, \\
& -255
\end{aligned}\right.
\]} & \multirow[b]{2}{*}{\[
\begin{aligned}
& -300, \\
& -305
\end{aligned}
\]} & \\
\hline JEDEC & Standard & & & & & & & & & & & \\
\hline \multirow[t]{2}{*}{\(\mathrm{t}_{\text {Avav }}\)} & \multirow[t]{2}{*}{\(\mathrm{t}_{\text {ACC }}\)} & \multirow[t]{2}{*}{Address to Output Delay} & \multirow[t]{2}{*}{\(\overline{C E}=\overline{O E}=V_{\text {IL }}\)} & Min. & - & - & - & - & - & - & - & \multirow{2}{*}{ns} \\
\hline & & & & Max. & 100 & 120 & 150 & 170 & 200 & 250 & 300 & \\
\hline \multirow[t]{2}{*}{\({ }^{\text {t }}\) elov} & \multirow[t]{2}{*}{\({ }^{\text {t }}\) ce} & \multirow[t]{2}{*}{Chip Enable to Output Delay} & \multirow[t]{2}{*}{\(\overline{\mathrm{E}}=\mathrm{V}_{1 L}\)} & Min. & - & - & - & - & - & - & - & \multirow{2}{*}{ns} \\
\hline & & & & Max. & 100 & 120 & 150 & 170 & 200 & 250 & 300 & \\
\hline \multirow[t]{2}{*}{\(\mathrm{t}_{\text {GLOV }}\)} & \multirow[t]{2}{*}{\(\mathrm{t}_{\text {OE }}\)} & \multirow[t]{2}{*}{Output Enable to Output Delay} & \multirow[t]{2}{*}{\(\overline{C E}=V_{H}\)} & Min. & - & - & - & - & - & - & - & \multirow{2}{*}{ns} \\
\hline & & & & Max. & 50 & 50 & 65 & 65 & 75 & 100 & 100 & \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{t}_{\mathrm{EHQZ}} \\
& \mathrm{t}_{\mathrm{GHOZ}}
\end{aligned}
\]} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Chip Enable HIGH or Output Enable HIGH, Whichever Comes First, to Output Float} & & Min. & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \multirow{2}{*}{ns} \\
\hline & & & & Max. & 50 & 50 & 50 & 50 & 60 & 60 & 60 & \\
\hline \multirow{2}{*}{\(t_{\text {AXOX }}\)} & \multirow{2}{*}{\({ }^{\text {toH }}\)} & \multirow[t]{2}{*}{\begin{tabular}{l}
Output Hold from \\
Addresses, \(\overline{C E}\), or \(\overline{O E}\), \\
Whichever Occured First
\end{tabular}} & & Min. & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \multirow{2}{*}{ns} \\
\hline & & & & Max. & - & - & - & - & - & - & - & \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{V}_{\mathrm{cc}}\) must be applied simultaneously or before \(\mathrm{V}_{\mathrm{pp}}\), and removed simultaneously or after \(\mathrm{V}_{\mathrm{pp}}\).
2. This parameter is only sampled, not \(100 \%\) tested.
3. Caution: The Am27C010 must not be removed from (or inserted into) a socket or board when \(V_{p p}\) or \(V_{c c}\) is applied.
4. Output Load: 1 TTL gate and \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\) Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Level - Inputs: 0.8 to 2.0 V
Outputs: 0.8 to 2.0 V

\section*{SWITCHING TEST CIRCUIT}

\(C_{L}=100 \mathrm{pF}\) including jig capacitance.

SWITCHING TEST WAVEFORM


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic " 0 ". Input pulse rise and fall times are \(\leq 20 \mathrm{~ns}\).

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{WAVEFORM} & INPUTS & OUTPUTS \\
\hline & MUST BE STEADY & WRL BE STEADY \\
\hline  & MAY CHANGE FROMH TOL & WHL BE CHANGING FROMHTOL \\
\hline  & MAY CHANGE FROM LTOH & WLL BE CHANGING FROMLTOH \\
\hline  & DONT CARE, ANY CHANGE PERMITTED & CHANGING, STATE UNKNOWN \\
\hline
\end{tabular}


Notes: 1. OE may be delayed up to \(t A C C{ }^{-1} O E\) after the falling edge of \(C E\) without impact on \(t_{A C C}\)
2. \({ }^{\mathrm{DF}}\) is specified from \(\overline{\mathrm{OE}}\) or \(\overline{\mathrm{CE}}\), whichever occurs first.

\section*{PROGRAMMING FLOW CHARTS}


10205B-007A
Figure 1. Interactive Programming Flow Chart


FIgure 2. Flashrite Programming Flow Chart for OTP EPROM

DC PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)(\) Notes \(1,2, \& 3\) )
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min. & Max. & Unit \\
\hline \(I_{L}\) & Input Current (All Inputs) & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}\) or \(\mathrm{V}_{\mathrm{IH}}\) & & 10.0 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\mathrm{LL}}\) & Input LOW Level (All Inputs) & & \(-0.3\) & 0.8 & \(\checkmark\) \\
\hline \(\mathrm{V}_{\mathrm{iH}}\) & Input HIGH Level & & 2.0 & \(V_{c c}+0.5\) & V \\
\hline \(\mathrm{V}_{\text {OL }}\) & Output LOW Voltage During Verify & \(\mathrm{I}_{\mathrm{oL}}=2.1 \mathrm{~mA}\) & & 0.45 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage During Verify & \(\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{H}}\) & \(A_{9}\) Auto Select Voltage & & 11.5 & 12.5 & \(V\) \\
\hline \(\mathrm{IcC3}\) & \(V_{c c}\) Supply Current (Program \& Verify) & & & 50 & mA \\
\hline IPP 2 & \(V_{p p}\) Supply Current (Program) & \(C E=V_{1 L}, \overline{O E}=V_{1 H}\) & & 30 & mA \\
\hline \(\mathrm{V}_{\mathrm{cc} 1}\) & Interactive Supply Voltage & & 5.75 & 6.25 & V \\
\hline \(V_{\text {PP } 1}\) & Interactive Programming Voltage & & 12.0 & 13.0 & V \\
\hline \(V_{\text {cc2 }}\) & Flashrite Supply Voltage & & 6.00 & 6.50 & V \\
\hline \(\mathrm{V}_{\text {PP2 }}\) & Flashrite Programming Voltage & & 12.5 & 13.0 & V \\
\hline
\end{tabular}

SWITCHING PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) (Notes 1,2 , and 3 )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Parameter Symbols} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multirow[b]{2}{*}{Min.} & \multirow[b]{2}{*}{Max.} & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & & & & & \\
\hline \(t_{\text {AVEL }}\) & \(t_{\text {As }}\) & \multicolumn{2}{|l|}{Address Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{DZGL}}\) & \(\mathrm{t}_{\text {OES }}\) & \multicolumn{2}{|l|}{OE Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {DVEL }}\) & \(t_{\text {bs }}\) & \multicolumn{2}{|l|}{Data Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(t_{\text {GHAX }}\) & \(t_{\text {AH }}\) & \multicolumn{2}{|l|}{Address Hold Time} & 0 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {EHDX }}\) & \(\mathrm{t}_{\mathrm{DH}}\) & \multicolumn{2}{|l|}{Data Hold Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{GHOZ}}\) & \(\mathrm{t}_{\text {DFP }}\) & \multicolumn{2}{|l|}{Output Enable to Output Float Delay} & 0 & 130 & ns \\
\hline \(\mathrm{t}_{\mathrm{vPS}}\) & \(\mathrm{t}_{\mathrm{vPS}}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{pp}}\) Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \multirow[b]{2}{*}{\(t_{\text {ELEH }}\)} & \multirow[b]{2}{*}{\(t_{\text {PW }}\)} & \multirow[b]{2}{*}{PGM Initial Program Pulse Width} & Flashrite & 95 & 105 & \(\mu \mathrm{s}\) \\
\hline & & & Interactive & 0.45 & 0.55 & ms \\
\hline \(\mathrm{t}_{\text {ELEH2 }}\) & \(\mathrm{t}_{\text {opw }}\) & \multicolumn{2}{|l|}{PGM Overprogram Pulse Width (Interactive)} & 0.95 & 1.05 & ms \\
\hline tves & tvas & \multicolumn{2}{|l|}{\(V_{c c}\) Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(t_{\text {ELPL }}\) & \(\mathrm{t}_{\text {ces }}\) & \multicolumn{2}{|l|}{CE Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \(t_{\text {GLOV }}\) & \(\mathrm{t}_{\mathrm{OE}}\) & \multicolumn{2}{|l|}{Data Valid from \(\overline{O E}\)} & & 150 & ns \\
\hline
\end{tabular}

Notes: 1. \(V_{c c}\) must be applied simultaneously or before \(V_{p p}\), and removed simultaneously or after \(V_{p p}\).
2. When programming the Am27C010, a \(0.1-\mu \mathrm{F}\) capacitor is required across \(\mathrm{V}_{\mathrm{pp}}\) and ground to suppress spurious voltage transients which may damage the device.
3. Programming characteristics are sampled but not \(100 \%\) tested at worst-case condtions.

\section*{INTERACTIVE and FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 and 2)}


Notes: 1. The input timing reference level is 0.8 V for \(a V_{I L}\) and 2 V for a \(V_{I H}\).
2. \({ }^{1} \mathrm{OE}\) and \(\mathrm{I}_{\mathrm{DFP}}\) are characteristics of the device but must be accommodated by the programmer. 10205A-006A

\section*{DISTINCTIVE CHARACTERISTICS}
- First EPROM offering 16 inputs and outputs
- Fast access time - 100 ns
- Low power consumption:
- \(200 \mu \mathrm{~A}\) maximum standby current
- Programming voltage: 12.5 V
- Single \(+5-V\) power supply
- JEDEC-approved 40-pin DIP and 44-pad LCC pinouts
- \(\pm 10 \%\) power supply tolerance available
- One-Time Programmable (OTP) Flashrite \({ }^{T M}\) programming
- Latch-up protected to 100 mA from -1 V to \(\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}\)

\section*{GENERAL DESCRIPTION}

The Am27C1024 is a 1 megabit, ultraviolet erasable programmable read-only memory. It is organized as 64 K words by 16 bits per word, operates from a single \(+5-\mathrm{V}\) supply, has a static standby mode, and features fast single address location programming. The \(\times 16\) organization makes the Am27C1024 ideal for use in 16 -bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.

Typically, any byte can be accessed in less than 100 ns , allowing operation with high-performance microprocessors with reduced WAIT states. The Am27C1024 offers sepa-
rate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus eliminating bus contention in a multiple bus microprocessor system.
AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and \(350 \mu \mathrm{~W}\) in standby mode.
All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C1024 supports AMD's interactive programming algorithm ( 0.5 ms pulses) resulting in typical programming times of less than two minutes.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline Family Part No. & \multicolumn{9}{|c|}{ Am27C1024 } \\
\hline \begin{tabular}{l} 
Ordering Part No: \\
\(\pm 5 \%\) VCC Tolerance \\
\(\pm 10 \%\) VCC Tolerance
\end{tabular} & -105 & -125 & -155 & -175 & -205 & -255 & -305 & - \\
\hline & -100 & -120 & -150 & -170 & -200 & -250 & -300 & -350 \\
\hline Max. Access Time (ns) & 120 & 120 & 150 & 170 & 200 & 250 & 300 & 350 \\
\hline\(\overline{\mathrm{CE}(\overline{\mathrm{E}}) \text { Access (ns) }}\) & 120 & 120 & 150 & 170 & 200 & 250 & 300 & 350 \\
\hline\(\overline{\mathrm{OE}(\overline{\mathrm{G}}) \text { Access (ns) }}\) & 50 & 50 & 65 & 65 & 75 & 100 & 120 & 120 \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS Top View}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{DIPs} \\
\hline \(V_{P P} \square_{1}\) & 40 & \[
\square v_{\mathrm{cc}}
\] \\
\hline \(C E(E) \square{ }^{2}\) & 39 & PGM ( \(\overline{\text { P }}\) \\
\hline \(\mathrm{DQ}_{15} \square_{3}\) & 38 & NC \\
\hline \(D Q_{14} \square_{4}\) & 37 & \(\mathrm{A}_{15}\) \\
\hline \(\mathrm{DQ}_{13} \square_{5}\) & 36 & \(\mathrm{A}_{14}\) \\
\hline \(\mathrm{DQ}_{12} \square_{6}\) & 35 & \(\square A_{13}\) \\
\hline \(\mathrm{DQ}_{11} \square^{7}\) & 34 & \(\square A_{12}\) \\
\hline \(\mathrm{DQ}_{10} \square^{8}\) & 33 & \(\square A_{11}\) \\
\hline \(\mathrm{DO}_{9} \square_{9}\) & 32 & \(\mathrm{A}_{10}\) \\
\hline \(\mathrm{DQ}_{8} \square_{10}^{10}\) & 31 & \(\mathrm{A}_{9}\) \\
\hline GND \(\square_{11}\) & 30 & GND \\
\hline \(\mathrm{OQ}_{7} \square 12\) & 29 & \(\square A_{B}\) \\
\hline \(D Q_{6} \square_{13}^{13}\) & 28 & \(\square A^{\prime}\) \\
\hline \(\mathrm{DQ}_{5} \square_{1}^{14}\) & 27 & \(\square A_{6}\) \\
\hline \(\mathrm{DQ}_{4} \square^{15}\) & 26 & \(\square A_{5}\) \\
\hline \(\mathrm{DQ}_{3} \square_{16}^{16}\) & 25 & \(\square A_{4}\) \\
\hline \(\mathrm{DO}_{2} \square_{17}\) & 24 & \(\square A_{3}\) \\
\hline DQ, \(\square_{18}^{18}\) & 23 & \(\square A_{2}\) \\
\hline \(\mathrm{DO}_{0} \square^{19}\) & 22 & \(\square \mathrm{A}_{1}\) \\
\hline OE (G) \(\square 20\) & 21 & \(\square A_{0}\) \\
\hline
\end{tabular}

LCC*

*Also available in a 44-Pin plastic leaded chip carrier. Notes: 1. JEDEC nomenclature is in parentheses 2. Don't use (DU) for PLCC

\section*{LOGIC SYMBOL}


LS003320

\section*{Pin Description}
\(\mathrm{A}_{0}-\mathrm{A}_{15}=\) Address Inputs
\(\overline{\mathrm{CE}}(\overline{\mathrm{E}})\) = Chip Enable Input
\(\mathrm{DQ}_{0}-\mathrm{DQ}_{15}=\) Data Input/Outputs
\(\overline{\mathrm{OE}}(\overline{\mathrm{G}}) \quad=\) Output Enable Input
\(\overline{\mathrm{PGM}}(\overline{\mathrm{P}}) \quad=\) Program Enable Input
\(V_{C C} \quad=V_{C C}\) Supply Voltage
VPP = Program Supply Voltage
GND \(=\) Ground
NC \(\quad=\) No Internal Connect
DU \(\quad=\) No External Connect

\section*{ORDERING INFORMATION}

\section*{Standard Information}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM27C1024-100 & \multirow{2}{*}{DC, DCB} \\
\hline AM27C1024-105 & \\
\hline AM27C1024-120 & \multirow{7}{*}{DC, DCB, DI, DIB, LC, LCB, LI, LIB} \\
\hline AM27C1024-125 & \\
\hline AM27C1024-150 & \\
\hline AM27C1024-155 & \\
\hline AM27C1024-175 & \\
\hline AM27C1024-255 & \\
\hline AM27C1024-305 & \\
\hline AM27C1024-170 & \multirow{4}{*}{DC, DCB, DI, DIB, DE, DEB, LCB, LIB, LE, LEB, LC, LI} \\
\hline AM27C1024-200 & \\
\hline AM27C1024-250 & \\
\hline AM27C1024-300 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{ORDERING INFORMATION (Cont'd.)}

\section*{OTP Products (Preliminary)}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27C1024-170 & \\
\hline AM27C1024-175 \\
\hline AM27C1024-200 \\
\hline AM27C1024-205 & \\
\hline AM27C1024-250 & \\
\hline AM27C1024-255 & \\
\hline AM27C1024-300 & \\
\hline AM27C1024-305 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Device Class
d. Package Type
e. Lead Finish

a. DEVICE NUMBER/DESCRIPTION Am27C1024 1 Megabit ( \(64 \mathrm{~K} \times 16\) ) CMOS UV EPROM


For other Surface Mount Package options, contact NVD Military Marketing.

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\[
1,2,3,7,8,9,10,11 .
\]

\section*{FUNCTIONAL DESCRIPTION}

\section*{Erasing the Am27C1024}

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds \(/ \mathrm{cm}^{2}\) is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms ( \(\AA\) ) - with intensity of \(12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}\) for 15 to 20 minutes. The Am27C1024 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C1024, and similar devices, will erase with light sources having wavelengths shorter than \(4000 \AA\). Although erasure times will be much longer than with UV sources at \(2537 \AA\), nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

\section*{Programming the Am27C1024}

Upon delivery, or after each erasure, the Am27C1024 has all \(1,048,576\) bits in the 'ONE', or HIGH state. "ZEROs' are loaded into the Am27C1024 through the procedure of programming.
The programming mode is entered when \(12.5 \pm 0.5 \mathrm{~V}\) is applied to the \(\mathrm{V}_{\mathrm{PP}}\) pin, and \(\overline{\mathrm{CE}}\) and PGM are at \(\mathrm{V}_{\mathrm{IL}}\).

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The flowchart in Figure 1 shows AMD's interactive algorithm Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C1024. This part of the algorithm is done at \(V_{C C}=6.0 \mathrm{~V}\) to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\).

\section*{Flashrite \({ }^{\text {TM }}\)}

The OTP EPROM Flashrite programming algorithm (shown in Figure 2) reduces programming time by using initial \(100 \mu \mathrm{~s}\) pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTP EPROM.

The Flashrite programming algorithm programs and verifies at \(\mathrm{V}_{\mathrm{CC}}=6.25 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{PP}}=12.75 \mathrm{~V}\). After the final address is completed, all bytes are compared to the original data with \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5.25 \mathrm{~V}\).

\section*{Program Inhibit}

Programming of multiple Am27C1024s in parallel with different data is also easily accomplished. Except for \(\overline{\mathrm{CE}}\), all like inputs of the parallel Am27C1024 may be common. A TTL low-level program pulse applied to an Am27C1024 \(\overline{\mathrm{CE}}\) input with \(\mathrm{V}_{\mathrm{PP}}=12.5 \pm 0.5 \mathrm{~V}\) and \(\overline{\mathrm{PGM}}\) LOW will program that

Am27C1024. A high-level \(\overline{C E}\) input inhibits the other Am27C1024s from being programmed.

\section*{Program Verify}

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \(\overline{O E}\) and \(\overline{C E}\), at \(V_{\mathrm{IL}}, \mathrm{PGM}\) at \(\mathrm{V}_{\mathrm{iH}}\), and \(\mathrm{V}_{\mathrm{PP}}\) between 12.0 V to 13.0 V .

\section*{Auto Select Mode}

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the \(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\) ambient temperature range that is required when programming the Am27C1024.

To activate this mode, the programming equipment must force \(12.0 \pm 0.5 \mathrm{~V}\) on address line \(\mathrm{A}_{9}\) of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line \(\mathrm{A}_{0}\) from \(\mathrm{V}_{\mathrm{IL}}\) to \(\mathrm{V}_{\mathrm{IH}}\). All other address lines must be held at \(V_{\text {IL }}\) during auto select mode.

Byte \(0\left(A_{0}=V_{I L}\right)\) represents the manufacturer code, and byte \(1\left(A_{0}=V_{I H}\right)\), the device identifier code. For the Am27C1024, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB \(\left(\mathrm{DQ}_{7}\right)\) defined as the parity bit.

\section*{Read Mode}

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( \(\overline{\mathrm{CE}}\) ) is the power control and should be used for device selection. Output Enable ( \(\overline{\mathrm{OE}}\) ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( \(\mathrm{t}_{\mathrm{ACC}}\) ) is equal to the delay from \(\overline{C E}\) to output ( \(\mathrm{t}_{\mathrm{CE}}\) ). Data is available at the outputs toE after the falling edge of \(\overline{O E}\), assuming that \(\overline{C E}\) has been LOW and addresses have been stable for at least \(t_{A C C}-t_{O E}\).

\section*{Standby Mode}

The Am27C1024 has a CMOS standby mode which reduces the maximum \(V_{C C}\) current to \(200 \mu \mathrm{~A}\). It is placed in CMOSstandby when \(\overline{\mathrm{CE}}\) is at \(\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}\). The Am27C1024 also has a TTL-standby mode which reduces the maximum \(V_{C C}\) current to 1.0 mA . It is placed in TTL-standby when \(\overline{\mathrm{CE}}\) is at \(\mathrm{V}_{\mathrm{IH}}\). When in standby mode, the outputs are in a high-impedance state, independent of the \(\overline{O E}\) input.

\section*{Output OR-Tieing}

To accomodate multiple memory connections, a two-line control function is provided to allow for:
1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \(\overline{C E}\) be decoded and used as the primary device-selecting function, while \(\overline{\mathrm{OE}}\) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

\section*{System Applications}

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading
of the device. At a minimum, a \(0.1-\mu \mathrm{F}\) ceramic capacitor (high frequency, low inherent inductance) should be used on each device between \(V_{C C}\) and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM
arrays, a \(4.7-\mu \mathrm{F}\) bulk electrolytic capacitor should be used between \(V_{C C}\) and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.
mode select table
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{MODE PINS} & \(\overline{\text { CE }}\) & \(\overline{O E}\) & \(\overline{\text { PGM }}\) & \(\mathrm{A}_{0}\) & A9 & Vpp & OUTPUTS \\
\hline \multicolumn{2}{|l|}{Read} & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & \(V_{C C}\) & DOUT \\
\hline \multicolumn{2}{|l|}{Output Disable} & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{\mathrm{H}}\) & X & X & \(V_{C C}\) & High Z \\
\hline \multicolumn{2}{|l|}{Standby (TTL)} & \(\mathrm{V}_{\mathrm{IH}}\) & X & X & X & x & \(V_{\text {CC }}\) & High Z \\
\hline \multicolumn{2}{|l|}{Standby (CMOS)} & \(\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}\) & X & X & X & X & \(V_{C C}\) & High Z \\
\hline \multicolumn{2}{|l|}{Program} & \(V_{\text {IL }}\) & X & \(\mathrm{V}_{\text {IL }}\) & X & X & VPP & DIN \\
\hline \multicolumn{2}{|l|}{Program Verify} & \(\mathrm{V}_{\text {IL }}\) & \(V_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IH}}\) & x & X & \(V_{\text {PP }}\) & DOUT \\
\hline \multicolumn{2}{|l|}{Program Inhibit} & \(\mathrm{V}_{\text {IH }}\) & X & X & X & X & \(V_{\text {PP }}\) & High Z \\
\hline \multirow[t]{2}{*}{Auto Select (Note 3)} & Manufacturer Code & \(\mathrm{V}_{\text {IL }}\) & \(V_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{H}}\) & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{H}}\) & \(V_{\text {cc }}\) & 01H \\
\hline & Device Code & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{\mathrm{H}}\) & \(V_{C C}\) & 8 CH \\
\hline
\end{tabular}

Notes: 1. \(X\) can be either \(V_{I L}\) or \(V_{I H}\)
2. \(V_{H}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\)
3. \(A_{1}-A_{8}=A_{10}-A_{15}=V_{I L}\)
4. See DC Programming Characteristics for VPP voltage during programming.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature:
OTP Products ................................. 65 to \(+125^{\circ} \mathrm{C}\)
All Other Products ............................. -65 to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature
with Power Applied .......................... -55 to \(+125^{\circ} \mathrm{C}\)
Voltage with Respect to Ground:
All pins except \(\mathrm{Ag}_{\mathrm{g}} \mathrm{V}_{\mathrm{Pp}}\), and
\(V_{C C} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.6 ~ t o ~ V_{C C}+0.5 \mathrm{~V}\)
\(A_{g}\) and \(V_{P P} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.6 ~ t o ~ 13.5 ~ V ~\)
\(V_{C C} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.6 ~ t o ~ 7.0 ~ V ~\)
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.
Notes: 1. Minimum DC voltage on input or \(1 / O\) is -0.5 V . During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns . Maximum DC voltage on input and I/O is \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) which may overshoot to \(V_{C C}+2.0 \mathrm{~V}\) for periods up to 20 ns .
2. For \(A_{g}\) and \(V_{P P}\) the minimum \(D C\) input is -0.5 V . During transitions, \(A_{g}\) and \(V_{P P}\) may undershoot GND to -2.0 V for periods of up to 20 ns . \(\mathrm{Ag}_{g}\) and \(\mathrm{V}_{\mathrm{PP}}\) must not exceed 13.5 V for any period of time.

\section*{OPERATING RANGES}
\begin{tabular}{|c|}
\hline \begin{tabular}{l}
Commercial (C) Devices \\
Case Temperature ( \(T_{C}\) ) \(\qquad\) 0 to \(+70^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline Industrial (I) Devices \\
\hline  \\
\hline Extended Commercial (E) Devices \\
\hline Case Temperature (TC) ................... -55 to \(+125^{\circ} \mathrm{C}\) \\
\hline Military (M) Devices \\
\hline Case Temperature ( \(T_{\text {C }}\) ) \(\ldots \ldots \ldots . . . . . . . . . . .-55\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Supply Read Voltages: \\
\hline \(\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\text {Pp }}\) for Am27C1024-XX5 ........ +4.75 to +5.25 V \\
\hline \(\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{PP}}\) for \(\mathrm{Am} 27 \mathrm{C} 1024-\mathrm{XX0}\)........ +4.50 to +5.50 \\
\hline Operating ranges define those limits between which the functionality of the device is guaranteed. \\
\hline
\end{tabular}

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 \& 8)

TTL and NMOS Inputs
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|l|}{Test Conditions} & Min. & Max. & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \multicolumn{2}{|l|}{\(\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}\)} & 2.4 & & \(\checkmark\) \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \multicolumn{2}{|l|}{\(\mathrm{IOL}=2.1 \mathrm{~mA}\)} & & 0.45 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & & & 2.0 & \(\mathrm{V}_{\mathrm{CC}}+0.5\) & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & & & -0.3 & +0.8 & V \\
\hline \multirow[b]{2}{*}{lı} & \multirow[b]{2}{*}{Input Load Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{CC}}\)} & C/I Devices & & 1.0 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 5.0 & \\
\hline \multirow[b]{2}{*}{LLO} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {CC }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {l CCO }}\)} & \multirow[b]{2}{*}{\begin{tabular}{l}
Vcc Active \\
Current (Notes 5 \& 9)
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{iL}}, \\
& \mathrm{f}=5 \mathrm{MHz}, \\
& \text { louT }=0 \mathrm{~mA} \\
& \text { (Open Outputs) }
\end{aligned}
\]} & C/I Devices & & 50 & \multirow[b]{2}{*}{mA} \\
\hline & & & E/M Devices & & 60 & \\
\hline \multirow[b]{2}{*}{ICC2} & \multirow[t]{2}{*}{VCC Standby Current (Note 9)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \overline{\mathrm{CE}}=V_{I H}, \\
& \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}
\end{aligned}
\]} & C/I Devices & & 1.0 & \multirow[t]{2}{*}{mA} \\
\hline & & & E/M Devices & & 1.5 & \\
\hline lpp1 & \begin{tabular}{l}
VPP Supply Current (Read) \\
(Notes 6 \& 9 )
\end{tabular} & \multicolumn{2}{|l|}{\(\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{PP}}=V_{C C}\)} & & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

CMOS inputs
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \multicolumn{2}{|l|}{\(1 \mathrm{OH}=-400 \mu \mathrm{~A}\)} & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \multicolumn{2}{|l|}{\(\mathrm{IOL}=2.1 \mathrm{~mA}\)} & & 0.45 & V \\
\hline \(V_{\text {IH }}\) & Input HIGH Voltage & & & \(\mathrm{V}_{\mathrm{CC}}-0.3\) & \(\mathrm{V}_{\mathrm{CC}}+0.3\) & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Voltage & & & -0.3 & +0.8 & V \\
\hline \multirow[b]{2}{*}{lı} & \multirow[b]{2}{*}{Input Load Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{CC}}\)} & C/I Devices & & 1.0 & \\
\hline & & & E/M Devices & & 5.0 & A \\
\hline
\end{tabular}

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4 \& 5) (Cont'd.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline \multirow[b]{2}{*}{Lo} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\text {CC }}\)} & C/I Devices & & 10 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 10 & \\
\hline \multirow[b]{2}{*}{IcC1} & \multirow[b]{2}{*}{\begin{tabular}{l}
VCC Active \\
Current (Notes \(5 \& 9\) )
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{LI}} \\
& \mathrm{f}=5 \mathrm{MHz}, \\
& \text { OUT }=0 \mathrm{~mA} \\
& \text { (Open Outputs) }
\end{aligned}
\]} & C/I Devices & & 50 & \multirow{2}{*}{mA} \\
\hline & & & E/M Devices & & 60 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {c CC2 }}\)} & \multirow[t]{2}{*}{VCC Standby Current (Note 9)} & \multirow[b]{2}{*}{\(\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}\)} & C/I Devices & & 200 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & E/M Devices & & 240 & \\
\hline IpP1 & \(\mathrm{V}_{\text {PP }}\) Supply Current (Read) (Notes 6 \& 9 ) & \multicolumn{2}{|l|}{\(\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}\)} & & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

CAPACITANCE (Notes 2, 3, \& 7)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{2}{|l|}{CDV040} & \multicolumn{2}{|r|}{CLV044} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Typ. & Max. & Typ. & Max. & \\
\hline \(\mathrm{C}_{\text {lN1 }}\) & Address Input Capacitance & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & 8 & 12 & 6 & 9 & pF \\
\hline \(\mathrm{CiN}_{\text {I }}\) & \(\overline{O E}\) Input Capacitance & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & 12 & 20 & 9 & 15 & pF \\
\hline \(\mathrm{CIN3}^{\text {a }}\) & \(\overline{\mathrm{CE}}\) Input Capacitance & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & 9 & 12 & 7 & 9 & pF \\
\hline COUT & Output Capacitance & VOUT \(=0 \mathrm{~V}\) & 8 & 12 & 6 & 9 & pF \\
\hline
\end{tabular}

Notes: 1. VCC must be applied simultaneously or before \(\mathrm{V}_{\mathrm{PP}}\), and removed simultaneously or after VPP.
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled and not \(100 \%\) tested.
4. Caution: The Am27Ct024 must not be removed from, or inserted into, a socket or board when VPP or VCC is applied.
5. \(\mathrm{I}_{\mathrm{CC}}\) is tested with \(\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}\) to simulate open outputs.
6. Maximum active power usage is the sum of ICC and Ipp.
7. \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}\).
8. Minimum DC input voltage is -0.5 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns . Maximum DC voltage on output pins is \(V_{C C}+0.5 \mathrm{~V}\) which may overshoot to \(V_{C C}+2.0 \mathrm{~V}\) for periods less than 20 ns. 9. For \(\mathrm{Am27C1024-305} \mathrm{ICC} 2(T \mathrm{TL})=5 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}} \mathrm{C} 2(\mathrm{CMOS})=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{PP}}=1 \mathrm{~mA}\) maximum.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, \& 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test Conditions}} & & & & Am2 & 1024 & & & & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & Parameter Description & & & \[
\begin{aligned}
& -100, \\
& -105
\end{aligned}
\] & \[
\begin{aligned}
& -120, \\
& -125
\end{aligned}
\] & \[
\begin{aligned}
& -150, \\
& -155
\end{aligned}
\] & \[
\begin{aligned}
& -170, \\
& -175
\end{aligned}
\] & \[
\begin{aligned}
& -200, \\
& -205
\end{aligned}
\] & \[
\begin{aligned}
& -250, \\
& -255
\end{aligned}
\] & \[
\begin{aligned}
& -300, \\
& -305
\end{aligned}
\] & \[
-350,
\] & \\
\hline \multirow{2}{*}{\(t_{\text {AVQV }}\)} & \multirow[b]{2}{*}{\(t_{\text {ACC }}\)} & \multirow[t]{2}{*}{Address to Output Delay} & \multirow[b]{2}{*}{\(\overline{C E}=\overline{O E}=V_{\text {IL }}\)} & Min. & & & & & & & & & \multirow{2}{*}{ns} \\
\hline & & & & Max. & 100 & 120 & 150 & 170 & 200 & 250 & 300 & 350 & \\
\hline \multirow[b]{2}{*}{telqv} & \multirow[b]{2}{*}{tCE} & \multirow[t]{2}{*}{Chip Enable to Output Delay} & \multirow[b]{2}{*}{\(\overline{O E}=V_{1 L}\)} & Min. & & & & & & & & & \multirow[b]{2}{*}{ns} \\
\hline & & & & Max. & 100 & 120 & 150 & 170 & 200 & 250 & 300 & 350 & \\
\hline \multirow[b]{2}{*}{tglov} & \multirow[b]{2}{*}{toe} & \multirow[t]{2}{*}{Output Enable to Output Delay} & \multirow[t]{2}{*}{\(\overline{C E}=\mathrm{V}_{\mathrm{IL}}\)} & Min. & & & & & & & & & \multirow[t]{2}{*}{ns} \\
\hline & & & & Max. & 50 & 50 & 65 & 65 & 75 & 100 & 120 & 120 & \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { tEHQZ, } \\
& \text { tGHQZ }
\end{aligned}
\]} & \multirow{2}{*}{tDF} & \multirow[t]{2}{*}{Output Enable HIGH to Output Float (Note 2)} & & Min. & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \multirow{2}{*}{ns} \\
\hline & & & & Max. & 50 & 50 & 50 & 50 & 60 & 60 & 60 & 80 & \\
\hline \multirow{2}{*}{\(t_{\text {AXQX }}\)} & \multirow{2}{*}{O OH} & \multirow[t]{2}{*}{Output Hold from Addresses, \(\overline{\mathrm{CE}}\), or \(\overline{\mathrm{OE}}\), whichever occurred first} & \multirow[t]{2}{*}{} & Min. & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \multirow{2}{*}{ns} \\
\hline & & & & Max & - & - & - & - & - & - & - & - & \\
\hline
\end{tabular}

Notes: 1. \(V_{C C}\) must be applied simultaneously or before \(V_{\text {PP }}\), and removed simultaneously or after VPP.
2. This parameter is only sampled and not \(100 \%\) tested.
3. Caution: The Am27C1024 must not be removed from, or inserted into, a socket or board when VPP or \(V_{C C}\) is applied.
4. Output Load: 1 TTL gate and \(C_{L}=100 \mathrm{pF}\), Input Rise and Fall Times: 20 ns , Input Pulse Levels: 0.45 to 2.4 V , Timing Measurement Reference Level-Inputs: 0.8 V and 2 V

Outputs: 0.8 V and 2 V

\section*{SWITCHING TEST CIRCUITS}


\section*{SWITCHING TEST WAVEFORMS}


AC Testing: Inputs are driven at 2.4 V for a Logic " 1 " and 0.45 V for a logic " 0 ". Input pulse rise and fall times are \(\leqslant 20 \mathrm{~ns}\).

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & INPUTS & outputs \\
\hline & MUST BE STEADY & WILLEE STEADY \\
\hline  & MAY Change FROMHTOL & WILL BE CHANGING FROM HTOL \\
\hline  & MAY Change FROML TOH & WILL BE CHANGING FROML TOH \\
\hline  & DON'T CARE: ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & DOES NOT APPLY & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


\section*{Read Cycle}

Notes: \(1 . \overline{O E}(\bar{G})\) may be delayed up to \(t_{A C C}-t_{O E}\) after the falling edge of \(\overline{C E}(E)\) without impact on \(t_{A C C}\).
2. \(I_{D F}\) is specified from \(\overline{O E}\) or \(\overline{C E}\), whichever occurs first.

\section*{PROGRAMMING FLOW CHARTS}


PF002850
Figure 1. Interactive Programming Flow Chart


Figure 2. Flashrite Programming Flow Chart for OTP EPROM

DC PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) (Notes \(\left.1,2, \& 3\right)\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min. & Max. & Unit \\
\hline ILI & Input Current (All Inputs) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}\) or \(\mathrm{V}_{\text {IH }}\) & & 10.0 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Level (All Inputs) & & -0.3 & 0.8 & V \\
\hline \(\mathrm{V}_{\mathrm{iH}}\) & Input HIGH Level & & 2.0 & \(\mathrm{V}_{\mathrm{CC}}+0.5\) & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage During Verify & \(\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}\) & & 0.45 & V \\
\hline VOH & Output HIGH Voltage During Verify & \(1 \mathrm{OH}=-400 \mu \mathrm{~A}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{H}}\) & \(\mathrm{Ag}_{9}\) Auto Select Voltage & & 11.5 & 12.5 & V \\
\hline \(\mathrm{I}_{\mathrm{CC}}\) & \(V_{C C}\) Supply Current (Program \& Verify) & & & 50 & mA \\
\hline lpp2 & VPp Supply Current (Program) & \(\overline{C E}=V_{\text {IL }}, \overline{O E}=V_{I H}\) & & 50 & mA \\
\hline \(V_{\text {CC1 }}\) & Interactive Supply Voltage & & 5.75 & 6.25 & V \\
\hline \(\mathrm{V}_{\text {PP1 }}\) & Interactive Programming Voltage & & 12.0 & 13.0 & V \\
\hline \(\mathrm{V}_{\mathrm{CC} 2}\) & Flashrite Supply Voltage & & 6.00 & 6.50 & V \\
\hline \(\mathrm{V}_{\mathrm{PP} 2}\) & Flashrite Programming Voltage & & 12.5 & 13.0 & V \\
\hline
\end{tabular}

SWITCHING PROGRAMMING CHARACTERISTICS \(\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\) (Notes \(\left.1,2, \& 3\right)\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Parameter Symbols} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Parameter Description}} & \multirow[b]{2}{*}{Min.} & \multirow[b]{2}{*}{Max.} & \multirow[b]{2}{*}{Unit} \\
\hline JEDEC & Standard & & & & & \\
\hline \(t_{\text {AVEL }}\) & \(t_{\text {AS }}\) & \multicolumn{2}{|l|}{Address Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline tDZGL & toes & \multicolumn{2}{|l|}{\(\overline{\mathrm{OE}}\) Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline tDVEL & tos & \multicolumn{2}{|l|}{Data Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline tghax & \(t_{\text {AH }}\) & \multicolumn{2}{|l|}{Address Hold Time} & 0 & & \(\mu \mathrm{s}\) \\
\hline tehDX & \(t_{\text {DH }}\) & \multicolumn{2}{|l|}{Data Hold Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline tGHQZ & t \({ }_{\text {DFP }}\) & \multicolumn{2}{|l|}{Output Enable to Output Float Delay} & 0 & 130 & ns \\
\hline tvps & tVPS & \multicolumn{2}{|l|}{Vpp Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline \multirow[b]{2}{*}{teleh1} & \multirow[b]{2}{*}{tpw} & \multirow[b]{2}{*}{\(\overline{\text { PGM }}\) Program Pulse Width} & Flashrite & 95 & 105 & \(\mu \mathrm{s}\) \\
\hline & & & Interactive & 0.45 & 0.55 & ms \\
\hline teleh2 & topw & \multicolumn{2}{|l|}{PGM Overprogram Pulse Width (interactive)} & 0.95 & 1.05 & ms \\
\hline tvas & tves & \multicolumn{2}{|l|}{\(V_{\text {CC }}\) Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline teLPL & tCES & \multicolumn{2}{|l|}{\(\overline{C E}\) Setup Time} & 2 & & \(\mu \mathrm{s}\) \\
\hline tGLQV & toe & \multicolumn{2}{|l|}{Data Valid from \(\overline{O E}\)} & & 150 & ns \\
\hline
\end{tabular}

Notes: 1. \(V_{C C}\) must be applied simultaneously or before \(V_{P P}\), and removed simultaneously or after \(V_{P P}\).
2. When programming the Am27C1024, a \(0.1-\mu \mathrm{F}\) capacitor is required across \(\mathrm{V}_{\mathrm{PP}}\) and ground to suppress spurious voltage transients which may damage the device.
3. Programming characteristics are sampled but not \(100 \%\) tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 \& 2)


WF000555
Notes: 1. The input timing reference level is 0.8 for \(\mathrm{V}_{\mathrm{IL}}\) and 2 V for \(\mathrm{V}_{\mathrm{IH}}\).
2. tOE and tDFP are characteristcs of the device, but must be accommodated by the programmer.

\section*{DISTINCTIVE CHARACTERISTICS}
- High-performance CMOS technology
- Fast access time
\(-100 \mathrm{~ns}\)
- Low power dissipation
- \(100 \mu \mathrm{~A}\) maximum standby current
- Easy upgrade from 28-pin JEDEC EPROMs
- Compact 32-pin DIP package requires no hardware change for upgrades to 8 Mblt
- Flashrite \({ }^{\text {TM }}\) programming
- Ceramic DIP and LCC packages
- Latch-up protected to 100 mA from-1 V to \(V_{c c}+1 \mathrm{~V}\)

\section*{GENERAL DESCRIPTION}

The Am27C020 is a 2,097,152-bit ultraviolet-light-erasable, programmable read-only memory (UV EPROM) device organized as 256 K bytes of 8 bits each. Its pin compatibility with byte-wide JEDEC EPROMs allows easy upgrades from 512K through 8-Mbit densities. AMD's CMOS process technology provides high-speed and low power consumption.

The standard Am27C020 offers access times as fast as 150 ns , allowing operation with high-speed microprocessors without any wait states. The Am27C020 also offers separate Chip Enable ( \(\overline{\mathrm{CE}}\) ) and Output Enable ( \(\overline{\mathrm{OE}}\) ) controls, which eliminates bus contention in a mulitple-bus microprocessor system.


\section*{CONNECTION DIAGRAMS}

Top View

DIP


LCC


\section*{LOGIC SYMBOL}


11507-003A

\section*{Pin Description}
\[
\begin{aligned}
\mathrm{A}_{0}-\mathrm{A}_{17} & =\text { Address Inputs } \\
\overline{\mathrm{CE}}(\overline{\mathrm{E}}) & =\text { Chip Enable Input } \\
\mathrm{DQ}-\mathrm{DQ} & =\text { Data Input/Outputs } \\
\overline{\mathrm{OE}}(\overline{\mathrm{G}}) & =\text { Output Enable Input } \\
\overline{\mathrm{PGM}}(\overline{\mathrm{P}}) & =\text { Program Enable Input } \\
V_{c \mathrm{c}} & =V_{\mathrm{cc}} \text { Supply Voltage } \\
V_{\mathrm{pp}} & =\text { Program Supply Voltage } \\
G N D & =\text { Ground }
\end{aligned}
\]

\section*{DISTINCTIVE CHARACTERISTICS}
- Fast access time - 100 ns
- Low power consumption:
- \(100 \mu \mathrm{~A}\) maximum standby current
- Programming voltage: 12.5 V
- Single +5-V power supply
- JEDEC-approved pinout
- \(\pm 10 \%\) power supply tolerance available
- Flashrite \({ }^{\text {TM }}\) programming
- Latch-up protected to 100 mA from -1 V to \(\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}\)

\section*{GENERAL DESCRIPTION}

The Am27C2048 is a 2 megabit, ultraviolet erasable programmable read-only memory. It is organized as 131,072 words by 16 bits per word, operates from a single \(+5-\mathrm{V}\) supply, has a static standby mode, and features fast single address location programming.

Typically, any byte can be accessed in less than 100 ns , allowing operation with high-performance microprocessors without WAIT states. The Am27C2048 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(500 \mu \mathrm{~W}\) in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C2048 supports both AMD's interactive programming algorithm ( 0.5 ms pulses) and Flashrite algorithm ( 0.1 ms pulses).

\section*{BLOCK DIAGRAM}


\section*{CONNECTION DIAGRAMS Top View}


CD009318

Note: 1. JEDEC nomenclature is in parentheses.

LOGIC SYMBOL


LS002299
\(V_{C C}=5.0-\mathrm{V}\) Power Supply
GND \(=0-\mathrm{V}\) Power Supply
\(V_{P P}=12.5 \mathrm{~V}\) Power Supply

\section*{DISTINCTIVE CHARACTERISTICS}
- Fast access time - 120 ns
- Low power consumption:
- \(100 \mu \mathrm{~A}\) maximum standby current
- Programming voltage: 12.5 V
- Single \(+5-\mathrm{V}\) power supply
- JEDEC-approved pinout
- \(\pm 10 \%\) power supply tolerance available
- Flashrite \({ }^{\text {TM }}\) programming
- Latch-up protected to 100 mA from -1 V to \(\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}\)

\section*{GENERAL DESCRIPTION}

The Am27C4096 is a 4 megabit, ultraviolet erasable programmable read-only memory. It is organized as 262,144 words by 8 bits per word, operates from a single \(+5-\mathrm{V}\) supply, has a static standby mode, and features fast single address location programming.

Typically, any byte can be accessed in less than 120 ns , allowing operation with high-performance microprocessors with reduced WAIT states. The Am27C4096 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(500 \mu \mathrm{~W}\) in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C4096 supports both AMD's interactive programming algorithm (1-ms pulses) and Flashrite algorithm ( 0.1 ms pulses).

\section*{BLOCK DIAGRAM}


\section*{CONNECTION DIAGRAMS}

Top View


Notes: 1. Pin 1 is marked for orientation.

LOGIC SYMBOL


LS002298
\(V_{C C}=5.0-\mathrm{V}\) Power Supply GND \(=0-\mathrm{V}\) Power Supply \(\mathrm{V}_{\mathrm{Pp}}=12.5 \mathrm{~V}\) Power Supply

\section*{EPROM SPEEDS FOR POPULAR MICROPROCESSORS}
by
Ken Pope

The speed of a microprocessor is determined by the clock frequency at which it can operate, the number of cycles per instruction, and the speed of the external devices (memories, peripherals, etc.). If the memory access is slow, the system throughput will be slow no matter how fast the clock frequency is. When the memory is seldom accessed (diagnostics or a boot EPROM) it is cost effective to use slower EPROMs which create wait states. This will not degrade throughput significantly and will allow cost savings. For memories
that incorporate operating systems or other heavily used code wait states are intolerable because the overall performance is degraded dramatically.
The following table shows access times that can be expected over a number of microprocessors at their rated frequencies. This table is based on the microprocessor based system shown in Figure 1.


Figure 1.
The buffer delays are 7.5 ns and the logic delay is 4 ns . If faster buffers or logic are used, EPROM access time increases.

EPROM Speeds for Popular Microprocessors
TABLE 1
\begin{tabular}{|c|c|c|c|}
\hline Processor & Frequency & Walt States & EPROM Access \\
\hline 80 C 31 & 16 MHz & - & 150 ns \\
\hline \multirow[t]{3}{*}{80C186} & 12 MHz & 0 & 150 ns \\
\hline & 16 MHz & 0 & 120 ns \\
\hline & 16 MHz & 1 & 150 ns \\
\hline \multirow[t]{2}{*}{\(80 C 196\)} & 10 MHz & - & 150 ns \\
\hline & 12 MHz & - & 100 ns \\
\hline \multirow[t]{3}{*}{80186} & 10 MHz & 0 & 200 ns \\
\hline & 12 MHz & 0 & 150 ns \\
\hline & 12 MHz & 1 & 350 ns \\
\hline \multirow[t]{3}{*}{80286} & 12 MHz & 0 & 120 ns \\
\hline & 16 MHz & 0 & 90 ns \\
\hline & 16 MHz & 1 & 170 ns \\
\hline \multirow[t]{3}{*}{80386} & 16 MHz & 0 & 90 ns \\
\hline & 20 MHz & 0 & 70 ns \\
\hline & 20 MHz & 1 & 120 ns \\
\hline 68000 & 12 MHz & 0 & 150 ns \\
\hline \multirow[t]{3}{*}{68010} & 12 MHz & 0 & 150 ns \\
\hline & 16 MHz & 0 & 100 ns \\
\hline & 16 MHz & 1 & 150 ns \\
\hline 29000 & 25 MHz & 0 & \(55 \mathrm{~ns}{ }^{\text {* }}\) \\
\hline \multicolumn{4}{|l|}{* Bank interleaved} \\
\hline
\end{tabular}

\section*{DISTINCTIVE CHARACTERISTICS}
- 5-V only operation
- Military temperature range available
- Self-timed Write Cycle with on-chip latches
- Data Polling for end-of-write indication
- Data protection features to prevent writes from occurring during \(\mathrm{V}_{\mathrm{CC}}\) power-up/down
- 32-byte page write mode
- Minimum endurance of 10,000 write cycles per byte with a 10 -year retention. For detailed information, see the reliability section within this Handbook.
- Allows WE and CE controlled Writes

\section*{GENERAL DESCRIPTION}

The Am2864AE is a 65,536 -bit Electrically Erasable Programmable Read-Only Memory (EEPROM) organized as 8192 words by 8 bits per word. It operates from a single 5 -volt supply and has a fully self-timed write cycle with address, data, and control lines latched during the write operation. The 32-byte page write mode allows programming in as little as 2.6 seconds. The Am2864AE is fabricated on AMD's highly manufacturable N -Channel Silicon gate process, and uses AMD's proprietary EEPROM
technology to achieve electrically alterable nonvolatile storage. This technology employs the industry-accepted Fowler-Nordheim tunneling across a thin oxide.

The Am2864AE provides the on-chip logic necessary to interface with most microprocessors. The latched inputs and self-timed write cycle free the microprocessor to perform other tasks during a write. A transparent automatic erase before write enhances system performance.

BLOCK DIAGRAM


MODE SELECT TABLE
\begin{tabular}{|c|c|c|c|c|l|}
\hline \multicolumn{3}{|c|}{ Inputs } & \multicolumn{2}{c|}{ Outputs } & \\
\hline\(\overline{\mathrm{CE}}\) & \(\overline{\mathrm{OE}}\) & \(\overline{\mathrm{WE}}\) & I/O & A \(_{9}\) & Mode \\
\hline L & L & H & Data Out & X & Read \\
L & H & I & Data In & X & Write \\
U & H & L & Data In & X & Write \\
H & X & X & Hi-Z & X & Standby \\
L & H & H & Hi-Z & X & Read Inhibit \\
X & L & X & - & X & Write Inhibit \\
L & L & H & Code & \(V_{H}\) & Auto Select \\
L & L & H & \(\overline{\text { DIN }}\) & X & \(\overline{\text { Data Polling }}\) \\
\hline
\end{tabular}
\(\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm .5 \mathrm{~V}\)
\(\mathrm{H}=\mathrm{HIGH}\)
L = LOW
X = Don't Care
ป= Pulse

PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l} 
Part \\
Number
\end{tabular} & Am2864AE-205 & Am2864AE-200 & Am2864AE-255 & Am2864AE-250 & Am2864AE-305 & Am2864AE-300 & Am2864AE-355 & Am2864AE-350 \\
\hline \begin{tabular}{l} 
Maximum \\
Access \\
Time
\end{tabular} & \multicolumn{2}{|c|}{200 ns} & \multicolumn{2}{|c|}{250 ns} & & \multicolumn{2}{|c|}{300 ns} & 350 ns \\
\hline \begin{tabular}{l} 
VCC \\
Supply \\
Tolerance
\end{tabular} & \(\pm 5 \%\) & \(\pm 10 \%\) & \(\pm 5 \%\) & \(\pm 10 \%\) & \(\pm 5 \%\) & \(\pm 10 \%\) & \(\pm 5 \%\) & \(\pm 10 \%\) \\
\hline
\end{tabular}
\begin{tabular}{|lcc|}
\hline\(\frac{\text { Publication \# }}{09625}\) & \(\frac{\text { Rev. }}{\mathrm{B}}\) & \(\frac{\text { Amendment }}{10}\) \\
Issue Date: & November 1988 \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS} Top View


LCC


CD006001

\section*{LOGIC SYMBOL}


LS002272
\[
\begin{aligned}
\mathrm{A}_{0}-\mathrm{A}_{12} & =\text { Address Pins } \\
\overline{\mathrm{CE}} & =\text { Chip Enable } \\
\mathrm{DQ}_{0}-\mathrm{DQ} & =\text { Data Pins } \\
\mathrm{GND} & =\text { Ground } \\
\mathrm{NC} & =\text { No Connect } \\
\overline{\mathrm{OE}} & =\text { Output Enable } \\
\mathrm{VCC}_{\mathrm{CC}} & =\text { Power Supply } \\
\overline{\mathrm{WE}} & =\text { Write Enable } \\
\mathrm{NC} & =\text { No Connect }
\end{aligned}
\]

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

a. DEVICE NUMBER/DESCRIPTION

Am2864AE
\(8192 \times 8\)-Bit EEPROM
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM2864AE-205 & \multirow{8}{*}{DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB} \\
\hline AM2864AE-200 & \\
\hline AM2864AE-255 & \\
\hline AM2864AE-250 & \\
\hline AM2864AE-305 & \\
\hline AM2864AE-300 & \\
\hline AM2864AE-355 & \\
\hline AM2864AE-350 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM2864AE-200 & \\
\cline { 1 - 1 } AM2864AE-250 & \multirow{3}{*}{ /BXA, /BUA } \\
\cline { 1 - 1 } AM2864AE-300 & \\
\cline { 1 - 1 } AM2864AE-350 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{FUNCTIONAL DESCRIPTION}

\section*{Read Mode}

The Am2864AE has two control functions which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( \(\overline{\mathrm{CE}}\) ) is the power control and should be used for device selection. Output Enable ( \(\overline{\mathrm{OE}}\) ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( \(\mathrm{t}_{\mathrm{ACC}}\) ) is equal to the delay from \(\overline{\mathrm{CE}}\) to output ( \(\mathrm{I}_{\mathrm{CE}}\) ). Data is available at the outputs toE after the falling edge of \(\overline{O E}\), assuming that \(\overline{C E}\) has been LOW and addresses have been stable for at least \(t_{\text {ACC }}\)-tOE.

\section*{Standby Mode}

The Am2864AE has a standby mode which reduces the active power dissipation by \(50 \%\), from 735 mW to 368 mW ( \(V_{C C} \pm 5 \%\) ). The Am2864AE is placed in the standby mode by applying a TTL HIGH signal to the \(\overline{\text { CE }}\) input. When in the standby mode, the outputs are in a high-impedance state, independent of the \(\overline{O E}\) input.

\section*{Data Protection}

The Am2864AE incorporates several features that prevent unwanted write cycles during \(V_{C C}\) power-up and power-down. These features protect the integrity of the stored data.

To avoid the initiation of a write cycle during \(\mathrm{V}_{\mathrm{CC}}\) power-up and power-down, a write cycle is locked out for \(V_{C C}\) less than 3.0 volts (typical 3.3 V ). It is the users's responsibility to ensure that the control levels are logically correct when \(\mathrm{V}_{\mathrm{CC}}\) is above 3.0 volts.

There is a \(\overline{W E}\) lockout circuit that prevents \(\overline{W E}\) pulses of less than 20 ns duration from initiating a write cycle.
When the \(\overline{O E}\) control is in logic zero condition, a write cycle cannot be initiated.

\section*{Write Cycle Control Pins}

For system design simplification, the Am2864AE is designed in such a way that either \(\overline{C E}\) or \(\overline{W E}\) can be used to initiate a write cycle. During a system write cycle, the address is latched into the internal address latches upon the last falling edge of \(\overline{W E}\) or \(\overline{C E}\) providing that \(\overline{O E}\) is a logic ' 1 '. The first rising edge of \(\overline{W E}\) or \(\overline{C E}\) latches the data into the data latches. All setup and hold times are with respect to the \(\overline{W E}\) signal.

To simplify the following discussion, the WE pin is used as the write cycle control pin throughout the rest of this functional description.

\section*{Page Write Mode}

The page write allows from 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. The page write mode consists of a load sequence followed by an automatic write sequence.

During the load portion, sequential \(\overline{W E}\) pulses load the byte address and the byte data into a 32 -byte register. The bytes can be loaded into this register in any order. On each WE pulse, the ' Y ' address is latched on the falling edge of the \(\overline{W E}\), the data input is latched on the rising edge of \(\overline{W E}\), and the page address \(\left(\mathrm{A}_{5}-\mathrm{A}_{12}\right)\) is latched on the falling edge of the last WE. Note that in order for a write to occur, CE and WE must be LOW and \(\overline{O E}\) must be HIGH. The load portion of the page write is complete when all the data (up to 32 bytes) is loaded into the register.
The automatic write portion starts tww after each transition of \(\overline{W E}\) from LOW-to-HIGH. If \(\overline{\text { WE }}\) transitions from HIGH-to-LOW before twW minimum ( \(100 \mu \mathrm{~s}\) ), the timer is reset and the automatic write portion does not start. This is how the bytes
are loaded into the register. If \(\overline{W E}\) is held LOW, this tww timer never starts and the write cycle is held indefinitely.
When a write pulse is not given to the device within the tww minimum time ( \(100 \mu \mathrm{~s}\) ) from the rising edge of the previous write pulse, the automatic write sequence is initiated. At completion of the automatic write sequence (twB maximum time has elapsed, or Data Polling indicates the write operation is complete), at least one of the control pins must deselect the device from accidental writes ( \(\overline{O E}\) LOW, \(\overline{C E}\) HIGH, or \(\overline{W E}\) HIGH).

The automatic write sequence consists of an erase cycle, which erases any data that existed in each addressed cell; and a write cycle, which puts data back into the erased cells. Note that a page write will only write data to the locations being addressed and will not rewrite the entire page.

\section*{Byte Mode Write}

When \(\overline{W E}\) is toggled once, the Am2864AE operates in the byte mode. A single byte is loaded into the register, and after \(\overline{\text { WE }}\) goes HIGH and tww is satisfied, the automatic write cycle starts. It is in this mode that the Am2864AE is identical to the Am2864BE and Am9864.

\section*{Auto Select Mode}

The auto select mode allows the reading out of a binary code from an EEPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional at \(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\) ambient temperature.
To activate this mode, programming equipment must force 11.5 V to 12.5 V on address line \(\mathrm{A}_{9}\) of the Am2864AE. Two identifier bytes may then be sequenced from the device outputs by toggling address line \(A_{0}\) from \(V_{I L}\) to \(V_{I H}\). All other address lines must be held at \(V_{I L}\) during auto select mode.
Byte \(0\left(A_{0}=V_{I L}\right)\) represents the manufacturer code and byte \(1\left(A_{0}=V_{I H}\right)\) the device identifier code. For the Am2864AE, these two identifier bytes are given in Table 1. All identifiers for manufacturer and device codes will possess odd parity, with the MSB \(\left(0_{7}\right)\) defined as the parity bit. The auto select code for the Am2864AE is identical to the Am2864BE.

\section*{Output OR-Tieing}

To accommodate multiple memory connections, a two-line control function is provided to allow for:
1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \(\overline{\mathrm{CE}}\) be decoded and used as the primary device-selecting function, while \(\overline{\mathrm{OE}}\) be made a common connection to all devices in the array and be connected to the read line from the system control bus. This assures that all deselected memory devices are in their low-power standiby mode and that the output pins are only active when data is desired from a particular memory device.

\section*{Data Polling}
\(\overline{\text { Data }}\) Polling makes the Am2864AE highly flexible. It allows the designer the option of a software polling technique for end-ofwrite indication. Data Polling requires a simple software routine that performs a read operation when the chip is in the automatic write mode. The data that becomes valid during this Data Polling read is the inverse of all 8 bits last written to the outputs. The true data \(\left(\mathrm{DQ}_{0}-\mathrm{DQ}_{7}\right)\) will become valid when the automatic write has been completed. Note that all 8 bits invert during \(\overline{\text { Data }}\) Polling, thereby giving the user more flexibility during design and layout.

\section*{Chip Clear Mode (Military only)}

Another feature included on AMD's Am2864AE for military applications is a single-pulse chip erase. This optional mode allows the user to program all bits to a logic ONE with a single \(10-\mathrm{ms}\) write. Additional information is available from AMD regarding this test mode - consult the local AMD sales office.

\section*{Endurance}

Since endurance testing is a destructive test, it is sampled and not \(100 \%\) tested. To test for endurance, a sample of devices are written 10,000 times and checked for data retention capability.

There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide, the oxide becomes conductive and reliable storage of charge on the floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.

There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant-mortality fallures to be screened out. For the next 20,000 to 30,000 write cycles the failure rate is low. It is in this region that AMD EEPROMs are operated. Somewhere
above this region, typically well above the guarantee of \(10^{4}\) total write cycles, the failure rate again starts increasing.
The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD test screens will write a minimum of 10,000 times and retain data for a period of ten years at every byte location with a maximum failure rate of \(5 \%\). In other words, \(5 \%\) (maximum) of a sample of devices will fail to write or to retain information after write if they are written 10,000 times. Those devices that fail will typically have a single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability failure mechanisms are measured.

For more detailed information on how this data was obtained please refer to the reliability section within this Handbook.

\section*{APPLICATIONS}

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A \(0.1 \mu \mathrm{~F}\) ceramic capacitor (high frequency, low inherent inductance) should be used on each device between \(V_{C C}\) and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a \(4.7 \mu \mathrm{~F}\) bulk electrolytic capacitor should be used between \(V_{C C}\) and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

\section*{PROGRAMMING}

TABLE 1. IDENTIFIER BYTES (Notes 1, 2 \& 3)
\begin{tabular}{|l|c|c|c|c|c|c|c|c|c|c|}
\hline Identifier & \(\mathbf{A}_{\mathbf{0}}\) & \(\mathbf{D Q}_{\mathbf{7}}\) & \(\mathbf{D Q}_{\mathbf{6}}\) & \(\mathbf{D Q}_{\mathbf{5}}\) & \(\mathbf{D Q}_{\mathbf{4}}\) & \(\mathbf{D Q}_{\mathbf{3}}\) & \(\mathbf{D Q}_{\mathbf{2}}\) & \(\mathbf{D Q}_{\mathbf{1}}\) & \(\mathbf{D Q}_{\mathbf{0}}\) & \(\mathbf{H e x}\) \\
\hline Manufacturer Code & \(\mathrm{V}_{\mathbf{I L}}\) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 01 \\
\hline Device Code & \(\mathrm{V}_{\mathrm{IH}}\) & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 8 A \\
\hline
\end{tabular}

Legend: \(1=\mathrm{HIGH}\)
\(0=\) LOW
Notes: 1. \(A_{9}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\)
2. \(A_{1}-A_{8}, A_{10}-A_{12}, \overline{C E}, \overline{O E}=V_{1 L}\)
3. \(\overline{W E}=V_{I H}\)

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature -65 to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature with Power Applied . -65 to \(+135^{\circ} \mathrm{C}\)
Voltage on All Inputs with Respect to GND .......................................... +7.0 to -1.0 V
Voltage on \(\mathrm{Ag}_{9}\) with Respect to GND \(\qquad\) +13.5 to -0.6 V
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices

Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}} \pm 5 \%\) ) ............. +4.75 to +5.25 V \(\left(V_{C C} \pm 10 \%\right)\).......... +4.50 to +5.50 V
Industrial (I) Devices

Supply Voltage (VCC \(\pm 5 \%\) ) ............. +4.75 to +5.25 V
( \(\mathrm{V}_{\mathrm{CC}} \pm 10 \%\) ) ........... +4.50 to +5.50 V
Extended Commercial ( E ) and Military ( M ) Devices

Supply Voltage (VCC \(\pm 10 \%\) ) ........... +4.50 to +5.50 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Condition & Min. & Typ. & Max. & Unit \\
\hline LI & Input Leakage Current & \(\mathrm{V}_{\text {IN }}=0\) and 5.5 V & & & 10 & \(\mu \mathrm{A}\) \\
\hline Lo & Output Leakage Current & \(\mathrm{V}_{\text {OUT }}=0\) and 5.5 V & & & 10 & \(\mu \mathrm{A}\) \\
\hline ICCI & \(\mathrm{V}_{\mathrm{CC}}\) Current (Standby) & \(\overrightarrow{C E}=V_{I H}, \overrightarrow{O E}=V_{\text {IL }}\) & & & 70 & mA \\
\hline \(\mathrm{ICC2}\) & \(\mathrm{V}_{\mathrm{CC}}\) Current (Active) & All Outputs Open & & & 140 & mA \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & & -1.0 & & . 8 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & & 2.0 & & \(\mathrm{V}_{\mathrm{CC}}+1\) & V \\
\hline VOL & Output LOW Voltage & \(\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}\) & & & . 4 & V \\
\hline VOH & Output HIGH Voltage & \(\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Capacitance (Note 1, 2) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & & 4 & 8 & pF \\
\hline COUT & Output Capacitance (Note 1, 2) & \(\overline{O E}=\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) & & 8 & 10 & pF \\
\hline \(\mathrm{V}_{\text {WI }}\) & Write Inhibit Voltage & & 3.0 & 3.3 & & V \\
\hline
\end{tabular}

Notes: 1. This parameter is measured only for the initial qualification and after process or design changes which affect capacitance.
2. Freq. \(=1 \mathrm{MHz}\) @ \(25^{\circ} \mathrm{C}\).
3. Typical values are for nominal supply voltages.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multirow[b]{2}{*}{Test Condition} & \multicolumn{2}{|l|}{Am2864AE-205, Am2864AE-200} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { Am2864AE-255, } \\
\text { Am2864AE-250 }
\end{gathered}
\]} & \multicolumn{2}{|l|}{Am2864AE-305, Am2864AE-300} & \multicolumn{2}{|l|}{Am2864AE-355, Am2864AE-350} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multicolumn{13}{|l|}{READ} \\
\hline 1 & \({ }^{\text {t }}\) ACC & Address to Output Delay & \(\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\) & & 200 & & 250 & & 300 & & 350 & ns \\
\hline 2 & \({ }^{\text {t CE }}\) & \(\overline{\mathrm{CE}}\) to Output Delay & \(\overline{O E}=V_{\text {II }}\) & & 200 & & 250 & & 300 & & 350 & ns \\
\hline 3 & toe & Output Enable to Output Delay & \(\overline{C E}=V_{\text {IL }}\) & & 150 & & 150 & & 150 & & 150 & ns \\
\hline 4 & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{DF}} \\
& \text { (Note 1) }
\end{aligned}
\] & Output Enable or Chip Enable HIGH to Output Float & & 10 & 60 & 10 & 60 & 10 & 80 & 10 & 80 & ns \\
\hline 5 & \[
\begin{aligned}
& \mathrm{toH} \\
& \text { (Note 1) }
\end{aligned}
\] & Output Hold from Address Change & \(\overline{C E}=\overline{O E}=V_{I L}\) & 20 & & 20 & & 20 & & 20 & & ns \\
\hline 6 & \(\mathrm{t}_{\mathrm{BC}}\) & Read Cycle Time & \(\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\) & 200 & & 250 & & 300 & & 350 & & ns \\
\hline 7 & \[
\begin{aligned}
& \text { tDA } \\
& \text { (Note 1) }
\end{aligned}
\] & Output Enable or Chip Enable LOW to Output Active & & 10 & & 10 & & 10 & , & 10 & & ns \\
\hline \multicolumn{13}{|l|}{WRITE} \\
\hline 8 & \(t_{\text {AS }}\) & Address to Write Setup Time & & 10 & & 10 & & 10 & & 20 & & ns \\
\hline 9 & \(\mathrm{t}_{\mathrm{CS}}\) & \(\overline{C E}\) to Write Setup Time & & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 10 & twP & \(\overline{\mathrm{WE}}\) or \(\overline{\mathrm{CE}}\) Write Pulse Width & & 150 & & 150 & & 150 & & 200 & & ns \\
\hline 11 & \({ }^{\text {t }}{ }_{\text {AH }}\) & Address Hold Time & & 200 & & 200 & & 200 & & 200 & & ns \\
\hline 12 & \({ }^{\text {t }}\) S & Data Setup Time & & 100 & & 100 & & 100 & & 120 & & ns \\
\hline 13 & \({ }^{\text {t }}\) D & Data Hold Time & & 20 & & 20 & & 20 & & 30 & & ns \\
\hline 14 & \({ }^{\text {t }} \mathrm{CH}\) & \(\overline{\mathrm{CE}}\) Hold Time & & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 15 & toes & OE Setup Time & & 10 & & 10 & & 10 & & 10 & & ns \\
\hline 16 & tOen & OE Hold Time & & 10 & & 10 & & 10 & & 10 & & ns \\
\hline 17 & twe & Byte Load Cycle Time & & 3 & & 3 & & 3 & & 3 & & \(\mu \mathrm{s}\) \\
\hline 18 & tww & Page Write Window (Note 3) & & 20 & & 20 & & 20 & & 20 & & \(\mu \mathrm{s}\) \\
\hline 19 & twh & \(\overline{W E}\) or \(\overline{C E}\) Write Pulse HIGH Time & & 50 & & 50 & & 50 & & 100 & & ns \\
\hline 20 & twB & Byte or Page Write Cycle Time (Note 4) & & & 10 & & 10 & & 10 & & 10 & ms \\
\hline 21 & tWPH & Write Deselect Hold Time (Note 5) & & 50 & & 50 & & 50 & & 50 & & ns \\
\hline 22 & \[
\begin{aligned}
& \text { (Notes } 1 \& \\
& \text { 2) }
\end{aligned}
\] & Number of Writes per Byte & & 10 & & 10 & & 10 & & 10 & & \(\times 1000\) \\
\hline
\end{tabular}

Notes: 1. This parameter is measured only at the initial qualification and after process or design changes which affect the parameter.
2. See Reliability Section within this HANDBOOK.
3. A timer of twW duration starts at every LOW-to-HIGH transition of \(\bar{W} E\). If it is allowed to time out, a page write will start. A transition of WE from HIGH-to-LOW will stop the timer.
4. When twB maximum time has elapsed or Data Polling indicates the write operation is complete, at least one of the control pins must deselect the device ( \(\overline{W E}\) HIGH, \(\overline{C E}\) HIGH, or \(\overline{O E}\) LOW). Once the write cycle is complete, the device is available for the next operation.
5. This is the time from deselecting the device ( \(\overline{\mathrm{WE}}\) or \(\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}\) or \(\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\) ) to the other control pins becoming don't cares.

\section*{SWITCHING TEST CONDITIONS}

Output load: 1 TTL gate and \(C_{L}=100 \mathrm{pF}\)
SWITCHING TEST CIRCUIT
Input pulse levels: 0.45 V to 2.4 V
Timing Measurement Reference Levels
Input: 0.8 V and 2.0 V
Output: 0.8 V and 2.0 V

\(C_{L}=100 \mathrm{pF}\), including jig capacitance.

SWITCHING TEST WAVEFORM


WF025110
\(A C\) Testing: Inputs are driven at 2.4 V for logic " 1 " and 0.45 V for logic " 0 ". Timing measurements are made at 0.8 V and 2.0 V . Input pulse rise and fall times are 10 ns .

\section*{SWITCHING WAVEFORMS}

KEY TO SWITCHING WAVEFORMS
\begin{tabular}{|c|c|c|}
\hline waveform & inputs & outputs \\
\hline & MUST BE STEADY & WILLBE STEADY \\
\hline \[
0110
\] & \begin{tabular}{l}
may change \\
FROMHTOL
\end{tabular} & WILL BE CHANGING FROMHTOL \\
\hline \[
\sqrt{7 I I}
\] & MAY CHANGE FROML TOH & WILL BE CHANGING FROML TOH \\
\hline xunx & DON'T CARE ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & does not APPLY & \begin{tabular}{l}
CENTER \\
LINE IS HIGH IMPEDANCE "OFF" STATE
\end{tabular} \\
\hline
\end{tabular}

\section*{SWITCHING WAVEFORMS (Cont'd.)}


Notes: 1. \(\overline{O E}\) may be delayed up to \(t_{A C C}-t_{O E}\) after the falling edge of \(\overline{C E}\) without impact on \(t_{A C C}\)
2. \(t_{D F}\) is specified from \(\overline{O E}\) or \(\overline{C E}\), whichever occurs first.
3. \(t_{D A}\) is specified from \(\overline{O E}\) or \(\overline{C E}\), whichever occurs last.


WF025132
Page Write

SWITCHING WAVEFORMS (Cont'd.)


Notes: 1. This time period \(=t_{\text {CH }}+t_{\text {RISE }}+t_{\text {WPH }}\).


Notes: 1. When the write cycle is completed (data out TRUE), the user must meet one of the following conditions to prevent an accidental write: \(\overline{\mathrm{OE}}\) LOW, \(\overline{\mathrm{CE}} \mathrm{HIGH}\), or \(\overline{\mathrm{WE}} \mathrm{HIGH}\).

\section*{DISTINCTIVE CHARACTERISTICS}
- 5-V only operation
- Military temperature range available
- Self-timed Write Cycle with on-chip latches
- Ready/Busy pin and Data Polling for end-of-write indication
- Allows \(\overline{W E}\) and \(\overline{C E}\) controlled Writes
- Data protection features to prevent writes from occurring during \(V_{C C}\) power-up/down
- 32-byte page write mode
- Minimum endurance of 10,000 write cycles per byte with a 10 -year retention. For detailed information, see the reliability section within this Handbook.

\section*{GENERAL DESCRIPTION}

The Am2864BE is a 65,536 -bit Electrically Erasable Programmable Read-Only Memory (EEPROM) organized as 8192 words by 8 bits per word. It operates from a single 5 -volt supply and has a fully self-timed write cycle with address, data, and control lines latched during the write operation. The 32 -byte page write mode allows programming in as little as 2.6 seconds. The Am2864BE is fabricated on AMD's highly manufacturable N-Channel Silicon gate process, and uses AMD's proprietary EEPROM
technology to achieve electrically alterable nonvolatile storage. This technology employs the industry-accepted Fowler-Nordheim tunneling across a thin oxide.

The Am2864BE provides the on-chip logic necessary to interface with most microprocessors. The latched inputs and self-timed write cycle free the microprocessor to perform other tasks during a write. A transparent automatic erase before write enhances system performance.

BLOCK DIAGRAM


BD003056

MODE SELECT TABLE
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Inputs} & \multicolumn{3}{|c|}{Outputs} & \\
\hline \(\overline{\text { CE }}\) & \(\overline{\mathrm{OE}}\) & WE & R/䂙 & I/O & \(\mathrm{A}_{9}\) & Mode \\
\hline L & L & H & Hi Z & Data Out & X & Read \\
\hline L & H & Ч & Ч & Data In & X & Write \\
\hline U & H & L & 工 & Data In & X & Write \\
\hline H & X & X & Hi Z & Hi Z & X & Standby \\
\hline L & H & H & Hi Z & Hi Z & X & Read Inhibit \\
\hline X & L & X & - & - & X & Write Inhibit \\
\hline L & L & H & Hi Z & Code & \(\mathrm{V}_{\mathrm{H}}\) & Auto Select \\
\hline L & L & H & L & \(\overline{\text { in }}\) & X & \(\overline{\text { Data Polling }}\) \\
\hline
\end{tabular}
\(\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm .5 \mathrm{~V}\)
\(\mathrm{H}=\mathrm{HIGH}\)
\(L=L O W\)
X = Don't Care
U = Pulse

PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l} 
Part \\
Number
\end{tabular} & Am2864BE-205 & Am2864BE-200 & Am2864BE-255 & Am2864BE-250 & Am2864BE-305 & Am2864BE-300 & Am2864BE-355 & Am2864BE-350 \\
\hline \begin{tabular}{l} 
Maximum \\
Access \\
Time
\end{tabular} & \multicolumn{2}{|c|}{200 ns} & \multicolumn{2}{|c|}{250 ns} & & \\
\hline \begin{tabular}{l} 
Vcc \\
\begin{tabular}{l} 
Supply \\
Tolerance
\end{tabular}
\end{tabular} & \(\pm 5 \%\) & \(\pm 10 \%\) & \(\pm 5 \%\) & \(\pm 10 \%\) & \(\pm 5 \%\) & \(\pm 10 \%\) & \(\pm 5 \%\) & \(\pm 10 \%\) \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

Top View

DIP


LCC


LOGIC SYMBOL


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM2864BE-205 & \multirow{8}{*}{DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB} \\
\hline AM2864BE-200 & \\
\hline AM2864BE-255 & \\
\hline AM2864BE-250 & \\
\hline AM2864BE-305 & \\
\hline AM2864BE-300 & \\
\hline AM2864BE-355 & \\
\hline AM2864BE-350 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL. (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM2864BE-200 & \\
\cline { 1 - 1 } AM2864BE-250 & \multirow{3}{*}{ /BXA, /BUA } \\
\cline { 1 - 1 } AM2864BE-300 & \\
\cline { 1 - 1 } AM2864BE-350 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid - combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{FUNCTIONAL DESCRIPTION}

\section*{Read Mode}

The Am2864BE has two control functions which must both be logically satisfied in order to obtain data at the outputs. Chip Enable ( \(\overline{\mathrm{CE}}\) ) is the power control and should be used for device selection. Output Enable \((\overline{\mathrm{OE}})\) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( \(\mathrm{t}_{\mathrm{ACC}}\) ) is equal to the delay from \(\overline{\mathrm{CE}}\) to output ( \({ }^{(C E E}\) ). Data is available at the outputs tOE \(^{2}\) after the falling edge of \(\overline{O E}\), assuming that \(\overline{C E}\) has been LOW and addresses have been stable for at least \(\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{O}}\).

\section*{Standby Mode}

The Am2864BE has a standby mode which reduces the active power dissipation by \(50 \%\), from 735 mW to 368 mW ( \(\mathrm{V}_{\mathrm{CC}} \pm 5 \%\) ). The Am2864BE is placed in the standby mode by applying a TTL HIGH signal to the \(\overline{C E}\) input. When in the standby mode, the outputs are in a high-impedance state, independent of the \(\overline{O E}\) input.

\section*{Data Protection}

The Am2864BE incorporates several features that prevent unwanted write cycles during \(\mathrm{V}_{\mathrm{CC}}\) power-up and power-down. These features protect the integrity of the stored data.

To avoid the initiation of a write cycle during \(V_{C C}\) power-up and power-down, a write cycle is locked out for \(V_{C C}\) less than 3.0 volts (typical 3.3 V ). It is the users's responsibility to ensure that the control levels are logically correct when \(\mathrm{V}_{\mathrm{CC}}\) is above 3.0 volts.

There is a \(\overline{W E}\) lockout circuit that prevents \(\overline{\text { WE }}\) pulses of less than 20 ns duration from initiating a write cycle.
When the \(\overline{O E}\) control is in logic zero condition, a write cycle cannot be initiated.

\section*{Write Cycle Control Pins}

For system design simplification, the Am2864BE is designed in such a way that either \(\overline{\mathrm{CE}}\) or \(\overline{\mathrm{WE}}\) can be used to initiate a write cycle. During a system write cycle, the address is latched into the internal address latches upon the last falling edge of \(\overline{W E}\) or \(\overline{C E}\) providing that \(\overline{O E}\) is a logic " 1 ". The first rising edge of \(\overline{W E}\) or \(\overline{C E}\) latches the data into the data latches. All setup and hold times are with respect to the \(\overline{W E}\) signal.
To simplify the following discussion, the \(\overline{W E}\) pin is used as the write cycle control pin throughout the rest of this functional description.

\section*{Page Write Mode}

The page write allows from 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. The page write mode consists of a load sequence followed by an automatic write sequence.
During the load portion, sequential \(\overline{W E}\) pulses load the byte address and the byte data into a 32 -byte register. The bytes can be loaded into this register in any order. On each \(\overline{W E}\) pulse, the " Y " address is latched on the falling edge of \(\overline{\mathrm{WE}}\), the data input is latched on the rising edge of \(\overline{W E}\), and the page address \(\left(\mathrm{A}_{5}-\mathrm{A}_{12}\right)\) is latched on the falling edge of the last \(\bar{W} E\). Note that in order for a write to occur, \(\overline{C E}\) and \(\overline{W E}\) must be LOW and \(\overline{O E}\) must be HIGH. The load portion of the page write is complete when all the data (up to 32 bytes) is loaded into the register.

The automatic write portion starts tww after each transition of \(\overline{W E}\) from LOW-to-HIGH. If \(\overline{\text { WE }}\) transitions from HIGH-to-LOW before twW minimum ( \(100 \mu \mathrm{~s}\) ), the timer is reset and the automatic write portion does not start. This is how the bytes are loaded into the register. If \(\overline{W E}\) is held LOW, this tww timer never starts and the write cycle is held indefinitely.

When a write pulse is not given to the device within the tww minimum time ( \(100 \mu \mathrm{~s}\) ) from the rising edge of the previous write pulse, the automatic write sequence is initiated. At completion of the automatic write sequence (twB maximum time has elapsed, or Data Polling or \(\mathrm{R} / \overline{\mathrm{B}}\) indicates the write operation is complete), at least one of the control pins must deselect the device from accidental writes ( \(\overline{\mathrm{OE}}\) LOW, \(\overline{\mathrm{CE}}\) HIGH, or WE HIGH).
The automatic write sequence consists of an erase cycle, which erases any data that existed in each addressed cell; and a write cycle, which puts data back into the erased cells. Note that a page write will only write data to the locations being addressed and will not rewrite the entire page. The Ready \(/ \overline{\text { Busy }}\) pin ( \(R / \bar{B}\) ) goes to a logic LoW level during the automatic write sequence. This could signal a microprocessor host that the system bus is free for other activity. When R/ \(\bar{B}\) transitions to a HIGH state, the Am2864BE has completed writing and is ready to accept another cycle.

\section*{Byte Mode Write}

When \(\overline{W E}\) is toggled once, the Am2864BE operates in the byte mode. A single byte is loaded into the register, and after WE goes HIGH, and tww is satisfied, the automatic write cycle starts. It is in this mode that the Am2864BE is similar to the Am9864.

\section*{Auto Select Mode}

The auto select mode allows the reading out of a binary code from an EEPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional at \(25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\) ambient temperature.
To activate this mode, programming equipment must force 11.5 V to 12.5 V on address line \(\mathrm{A}_{9}\) of the Am2864BE. Two identifier bytes may then be sequenced from the device outputs by toggling address line \(\mathrm{A}_{0}\) from \(\mathrm{V}_{\mathrm{IL}}\) to \(\mathrm{V}_{\mathrm{IH}}\). All other address lines must be held at \(\mathrm{V}_{\mathrm{IL}}\) during auto select mode.
Byte \(0\left(A_{0}=V_{I L}\right)\) represents the manufacturer code and byte \(1\left(A_{0}=V_{I H}\right)\) the device identifier code. For the Am2864BE, these two identifier bytes are given in Table 1. All identifiers for manufacturer and device codes will possess odd parity, with the MSB \(\left(0_{7}\right)\) defined as the parity bit.

\section*{Output OR-Tieing}

To accommodate multiple memory connections, a two-line control function is provided to allow for:
1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \(\overline{\mathrm{CE}}\) be decoded and used as the primary device-selecting function, while \(\overline{O E}\) be made a common connection to all devices in the array and be connected to the read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

\section*{Ready/ \(\overline{\text { Busy }}\) Pin}

The Ready \(/ \overline{\text { Busy }}(\mathrm{R} / \overline{\mathrm{B}})\) pin is an open-drain output which allows two or more \(\mathrm{R} / \overline{\mathrm{B}}\) signals to be OR-tied together. The value of the pullup resistor required is as follows:
\[
R_{p u}=\frac{4.6 \text { volts }}{2.1 \mathrm{~mA}-I_{I L}}
\]
\(I_{I L}=\) total \(V_{I L}\) input current of devices connected to \(R / \bar{B}\)
A typical pullup resistor value for \(R / \bar{B}\) is \(3 \mathrm{k} \Omega\), assuming \(i_{\mathrm{IL}}\) is less than 0.5 mA .

\section*{\(\overline{\text { Data Polling }}\)}

Data Polling makes the Am2864BE highly flexible. It allows the designer the option of a software polling technique as well as the hardware interrupt Ready/Busy technique for end-of-write indication. \(\overline{\text { Data }}\) Polling requires a simple software routine that performs a read operation when the chip is in the automatic write mode. The data that becomes valid during this Data Polling read is the inverse of all 8 bits last written to the outputs. The true data ( \(D Q_{0}-\mathrm{DQ}_{7}\) ) will become valid when the automatic write has been completed. Note that all 8 bits invert during Data Polling, thereby giving the user more flexibility during design and layout.

\section*{Chip Clear Mode (Military only)}

Another feature included on AMD's Am2864BE for military applications is a single-pulse chip erase. This optional mode allows the user to program all bits to a logic ONE with a single \(10-\mathrm{ms}\) write. Additional information is available from AMD regarding this test mode - consult the local AMD sales office.

\section*{Endurance}

Since endurance testing is a destructive test, it is sampled and not \(100 \%\) tested. To test for endurance, a sample of devices are written 10,000 times and checked for data retention capability.
There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide, the oxide becomes conductive and reliable storage of charge on the
floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.

There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant-mortality failures to be screened out. For the next 20,000 to 30,000 write cycles the failure rate is low. It is in this region that AMD EEPROMs are operated. Somewhere above this region, typically well above the guarantee of \(10^{4}\) total write cycles, the failure rate again starts increasing.

The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD test screens will write a minimum of 10,000 times and retain data for a period of ten years at every byte location with a maximum failure rate of \(5 \%\). In other words, \(5 \%\) (maximum) of a sample of devices will fail to write or to retain information after write if they are written 10,000 times. Those devices that fail will typically have a single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability failure mechanisms are measured.

For more detailed information on how this data was obtained, please refer to the reliability section within this Handbook.

\section*{APPLICATIONS}

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A \(0.1-\mu \mathrm{F}\) ceramic capacitor (high-frequency, low inherent inductance) should be used on each device between \(V_{C C}\) and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a \(4.7-\mu \mathrm{F}\) bulk electrolytic capacitor should be used between \(V_{C C}\) and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

\section*{PROGRAMMING}

TABLE 1. IDENTIFIER BYTES (Notes 1, 2 \& 3)
\begin{tabular}{|l|c|c|c|c|c|c|c|c|c|c|}
\hline Identifier & \(\mathbf{A}_{\mathbf{0}}\) & \(\mathbf{D Q}_{\mathbf{7}}\) & \(\mathbf{D Q}_{\mathbf{6}}\) & \(\mathbf{D Q}_{\mathbf{5}}\) & \(\mathbf{D Q}_{\mathbf{4}}\) & \(\mathbf{D Q}_{\mathbf{3}}\) & \(\mathbf{D Q}_{\mathbf{2}}\) & \(\mathbf{D Q}_{\mathbf{1}}\) & \(\mathbf{D Q}_{\mathbf{0}}\) & Hex \\
\hline Manufacturer Code & \(\mathrm{V}_{\mathrm{IL}}\) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 01 \\
\hline Device Code & \(\mathrm{V}_{\mathrm{IH}}\) & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 8 A \\
\hline
\end{tabular}

Legend: \(\begin{aligned} 1 & =\text { HIGH } \\ 0 & =\text { LOW }\end{aligned}\)
Notes: 1. \(A_{9}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\)
2. \(A_{1}-A_{8}, A_{10}-A_{12}, \overline{C E}, \overline{O E}=V_{I L}\)
3. \(\overline{W E}=V_{I H}\)

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature ............................ 65 to \(+150^{\circ} \mathrm{C}\) Ambient Temperature with Power Applied . -65 to \(+135^{\circ} \mathrm{C}\) Voltage on All Inputs with Respect
to GND ............................................. 6.50 to -0.6 V
Voltage on \(\mathrm{A}_{9}\) with Respect
to GND \(\qquad\)
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
Temperature (TC) \(\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . . . . \ldots\) to \(+70^{\circ} \mathrm{C}\)
Supply Voltage (VCC \(\pm 5 \%\) ) \(\ldots \ldots \ldots \ldots . .+4.75\) to +5.25 V
\(\left(V_{C C} \pm 10 \%\right) \ldots \ldots \ldots . .+4.50\) to +5.50 V
Industrial (I) Devices

Supply Voltage (VCC \(\pm 5 \%\) ) .............. 4.75 to +5.25 V
\(\left(V_{C C} \pm 10 \%\right) \ldots \ldots \ldots . .+4.50\) to +5.50 V
Extended Commercial (E) and Military (M) Devices

Supply Voltage (VCC \(\pm 10 \%\) ) ............ 4.50 to +5.50 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A,
Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Condition & Min. & Typ. & Max. & Unit \\
\hline \(\mathrm{l}_{\mathrm{LI}}\) & Input Leakage Current & \(\mathrm{V}_{\text {IN }}=0\) and 5.5 V & & & 10 & \(\mu \mathrm{A}\) \\
\hline ILO & Output Leakage Current & \(\mathrm{V}_{\text {OUT }}=0\) and 5.5 V & & & 10 & \(\mu \mathrm{A}\) \\
\hline ICC1 & \(V_{C C}\) Current (Standby) & \(\overline{C E}=V_{I H}, \overline{O E}=V_{I L}\) & & & 70 & mA \\
\hline ICC2 & \(\mathrm{V}_{\text {CC }}\) Current (Active) & \(\overline{O E}=\overline{C E}=V_{\text {IL }}\) & & & 140 & mA \\
\hline \(\mathrm{V}_{12}\) & Input LOW Voltage & & -1.0 & & . 8 & V \\
\hline \(\mathrm{V}_{1} \mathrm{H}\) & Input HIGH Voltage & & 2.0 & & \(\mathrm{V}_{\mathrm{CC}}+1\) & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \(\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}\) & & & . 45 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \(\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline \(\mathrm{V}_{\text {RB }}\) & R/Ē Output LOW & \(\mathrm{I}_{\mathrm{RB}}=2.1 \mathrm{~mA}\) & & & . 45 & V \\
\hline \(\mathrm{Cl}_{\text {IN }}\) & Input Capacitance (Note 1, 2) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & & 4 & 8 & pF \\
\hline COUT & Output Capacitance (Note 1, 2) & \(\overline{O E}=\overline{C E}=V_{I H}, V_{\text {OUT }}=0 \mathrm{~V}\) & & 8 & 10 & pF \\
\hline \(\mathrm{V}_{\text {WI }}\) & Write Inhibit Voltage & & 3.0 & 3.3 & & V \\
\hline
\end{tabular}

Notes: 1. This parameter is measured only for the initial qualification and after process or design changes which affect capacitance.
2. Freq. \(=1 \mathrm{MHz} @ 25^{\circ} \mathrm{C}\).
3. Typical values are for nominal supply voltages.

SWITCHING CHARACTERISTICS over operating ranges (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multirow[b]{2}{*}{Test Condition} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Am2864BE-205, } \\
& \text { Am2864BE-200 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{Am2864BE-255, Am2864BE-250} & \multicolumn{2}{|l|}{Am2864BE-305, Am2864BE-300} & \multicolumn{2}{|l|}{Am2864BE355, Am2864BE-350} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multicolumn{13}{|l|}{READ} \\
\hline 1 & tacc & Address to Output Delay & \[
\begin{aligned}
& \overline{\mathrm{CE}}=\overline{\mathrm{OE}} \\
& =\mathrm{V}_{\mathrm{IL}}
\end{aligned}
\] & & 200 & & 250 & & 300 & & 350 & ns \\
\hline 2 & tce & \(\overline{\mathrm{CE}}\) to Output Delay & \(\overline{O E}=V_{\text {IL }}\) & & 200 & & 250 & & 300 & & 350 & ns \\
\hline 3 & toe & Output Enable to Output Delay & \(\overline{C E}=V_{\text {IL }}\) & & 90 & & 90 & & 110 & & 120 & ns \\
\hline 4 & \begin{tabular}{l}
tDF \\
(Note 1)
\end{tabular} & Output Enable or Chip Enable HIGH to Output Float & & 10 & 60 & 10 & 60 & 10 & 70 & 10 & 80 & ns \\
\hline 5 & \begin{tabular}{l}
\({ }^{\mathrm{t}} \mathrm{OH}\) \\
(Note 1)
\end{tabular} & Output Hold from Address Change & \(\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\) & 20 & & 20 & & 20 & & 20 & & ns \\
\hline 6 & \(\mathrm{t}_{\mathrm{R} C}\) & Read Cycle Time & & 200 & & 250 & & 300 & & 350 & & ns \\
\hline 7 & \[
\begin{aligned}
& \text { loa } \\
& \text { (Note 1) }
\end{aligned}
\] & Output Enable or Chip Enable LOW to Output Active & & 10 & & 10 & & 10 & & 10 & & ns \\
\hline \multicolumn{13}{|l|}{WRITE} \\
\hline 8 & tas & Address to Write Setup Time & & 10 & & 10 & & 10 & & 20 & & ns \\
\hline 9 & tcs & \(\overline{\mathrm{CE}}\) to Write Setup Time & & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 10 & twp & \(\overline{\text { WE or }} \overline{\text { CE }}\) Write Pulse Width & & 150 & & 150 & & 150 & & 200 & & ns \\
\hline 11 & \({ }^{\text {taH }}\) & Address Hold Time & & 80 & & 80 & & 80 & & 100 & & ns \\
\hline 12 & tos & Data Setup Time & & 100 & & 100 & & 100 & & 120 & & ns \\
\hline 13 & tor & Data Hold Time & & 20 & & 20 & & 20 & & 30 & & ns \\
\hline 14 & \({ }^{\mathrm{t}} \mathrm{CH}\) & \(\overline{C E}\) Hold Time & & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 15 & toes & \(\overline{\text { OE S Stup Time }}\) & & 10 & & 10 & & 10 & & 10 & & ns \\
\hline 16 & toen & \(\overline{\mathrm{OE}}\) Hold Time & & 10 & & 10 & & 10 & & 10 & & ns \\
\hline 17 & tDB & Time to Device Busy & & & 100 & & 100 & & 100 & & 100 & ns \\
\hline 18 & twC & Byte Load Cycle Time & & 1 & & 1 & & 1 & & 1 & & \(\mu \mathrm{s}\) \\
\hline 19 & tww & Page Write Window (Note 3) & & 100 & & 100 & & 100 & & 100 & & \(\mu \mathrm{S}\) \\
\hline 20 & twh & \(\overline{\text { WE }}\) or \(\overline{\mathrm{CE}}\) Write Pulse HIGH Time & & 50 & & 50 & & 50 & & 100 & & ns \\
\hline 21 & twB & Byte or Page Write Cycle Time (Note 4) & & & 10 & & 10 & & 10 & & 10 & ms \\
\hline 22 & tWPH & Write Deselect Hold Time (Note 5) & & 10 & & 10 & & 10 & & 10 & & ns \\
\hline 23 & (Notes 1 \& 2) & Number of Writes per Byte & & 10 & & 10 & & 10 & & 10 & & \(\times 1000\) \\
\hline
\end{tabular}

Notes: 1. This parameter is measured only at the initial qualification and after process or design changes which affect the parameter.
2. See Reliability Section within this HANDBOOK.
3. A timer of twW duration starts at every LOW-to-HIGH transition of \(\overline{W E}\). If it is allowed to time out, a page write will start. A transition of WE from HIGH-to-LOW will stop the timer.
4. When twB maximum time has elapsed or Data Polling (or \(R / \bar{B}\) ) indicates the write operation is complete, at least one of the control pins must deselect the device ( \(\overline{W E}\) or \(\overline{C E}=V_{I H}\) or \(\overline{O E}=V_{I L}\) ). Once the write cycle is complete, the device is available for the next operation.
5. This is the time from deselecting the device ( \(\overline{W E}\) or \(\overline{C E}=V_{I H}\) or \(\overline{O E}=V_{I L}\) ) to the other control pins being a don't care.

\section*{SWITCHING TEST CIRCUIT}

\section*{Switching Test Conditions}

Output load: 1 TTL gate and \(C_{L}=100 \mathrm{pF}\) input pulse levels: 0.45 V to 2.4 V
Timing Measurement Reference Levels
Input: 0.8 V and 2.0 V
Output: 0.8 V and 2.0 V

\(C_{L}=100 \mathrm{pF}\), including jig capacitance.

\section*{SWITCHING TEST WAVEFORM}


AC Testing: Inputs are driven at 2.4 V for logic " 1 " and 0.45 V for logic " 0 ". Timing measurements are made at 0.8 V and 2.0 V . Input pulse rise and fall times are 10 ns .

\section*{SWITCHING WAVEFORMS}

KEY TO SWITCHING WAVEFORMS
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & InPuTS & outputs \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline \[
11011
\] & may Change FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline TTITI & may Change FROML TOH & WILL BE CHANGING FROMLTOH \\
\hline WNOW & DON'TCARE: ANY CHANGE PERMITTED & \begin{tabular}{l}
CHANGING: \\
STATE \\
UNKNOWN
\end{tabular} \\
\hline  & \[
\begin{aligned}
& \text { DOESNOT } \\
& \text { APPLY }
\end{aligned}
\] & \begin{tabular}{l}
CENTER \\
LINE IS HIGH impedance "OFF" STATE
\end{tabular} \\
\hline
\end{tabular}

\section*{SWITCHING WAVEFORMS (Cont'd.)}


Notes: 1. \(\overline{O E}\) may be delayed up to \(t_{A C C}-t_{O E}\) after the falling edge of \(\overline{C E}\) without impact on \(t_{A C C}\).
2. \(t_{D F}\) is specified from \(\overline{O E}\) or \(\overline{C E}\), whichever occurs first.
3. tDA is specified from \(\overline{O E}\) or \(\overline{C E}\), whichever occurs last.


WF025202
Page Write
Notes: 1. \(n \leqslant 32\).

\section*{SWITCHING WAVEFORMS (Cont'd.)}


WF025172

\section*{Byte Write}

Notes: 1. This time period \(=t_{\mathrm{CH}}+\mathrm{t}_{\text {RISE }}+\mathrm{t}_{\text {WPH }}\).


WF025190

\section*{Data Polling}

Notes: 1. This is shown for single byte write. In page write, R/ \(\bar{B}\) goes LOW on first LOW-to-HIGH transition of \(\overline{W E}\).
2. When the Write cycle is completed ( \(\mathrm{R} / \overline{\mathrm{B}}\) is HIGH or data out TRUE), the user must meet one of the following conditions to prevent an accidental write: \(\overline{\mathrm{OE}} \mathrm{LOW}, \overline{\mathrm{CE}}\) HIGH, or \(\overline{\mathrm{WE}}\) HIGH.

\section*{EEPROM Highlights}

\section*{WHY USE EEPROMS?}

A wide spectrum of memory devices have been developed to fill particular needs. Read-Only Memories (ROMs) have high density and fast data access. The biggest disadvantage is the production volume required with an unalterable data pattern. Random-Access Memories (RAMs) may be easy to use and very fast to read and write, but cannot hold their data without power. Programmable Read-Only Memories (PROMs) can hold their data without power, but can only be programmed once. UV-Erasable PROMs (EPROMs) are reprogrammable, but must be removed from the system to do so. Electrically Erasable PROMs (EEPROMs) combine the advantages of the RAM and EPROM to offer a wide range of features which include:
- 5-V only operation
- In-system reprogrammability with RAM-compat ible control signals
- Page write capability
- 10-year data retention
- Full military temperature range

The limitations of EEPROMs are the limited number of Write Cycles-10K cycles (endurance) and the write time.

\section*{EEPROM APPLICATIONS}

EEPROMs are used in many varied applications where a combination of non-volatility and occasional reprogramming are required. Some of these "read-mostly" applications are listed here.
- Computers and Peripherals
- Computer configuration
- Tape and disk drives
- CRT terminals
- Printers
- Communications
- Data encryption
- Radio telephones
- Telephone configuration
- Office equipment configuration

\section*{- Consumer}
- Appliance features
- Smart credit cards
- Automatic tellers
- Games
- Industrial
- Process and numerical control
- Robotics
- Transducers
- Engine control
- Data logging
- Instrumentation
- Medical equipment
- Test equipment
- Portable equipment
- Military
- Flight recorders
- Terrain mapping
- Portable equipment
- Bomb fuses

\section*{Am2864AE and Am2864BE USER BENEFITS}

Requires No Additional Glue Logic (Operates on 5 V ) These are AMD's most advanced 64K EEPROMs. Originally, EEPROMs required 21 V for programming as well as external timing and latch circuits. The Am2864AE and Am2864BE incorporate:
- a high-voltage generator
- address and data latches
- filtering and timing circuits

This results in an easier and less expensive design requiring less PC board space.

\section*{EEPROM Highlights}

\section*{False Write Protection}

When a system is powering up or down, the voltage levels on the pins fluctuate. This may result in the initiation of an unwanted Write Cycle. This situation is minimized by locking out the Write Cycle when \(\mathrm{V}_{\mathrm{cc}}\) is below 3.0 V . The Output-Enable and Write-Enable pins must also be in the correct and opposite states to initiate a Write Cycle.

\section*{Faster Write Cycle-Page Write Mode}

One to 32 bytes may be written into the page-mode buffer in a single Write Cycle. Once the write window closes, the Am2864AE/BE gets off the system bus and writes to the desired bytes in the page window within a 10 ms (Max.) period. This mode will write data only to the locations being addressed, and will not affect the endurance of the unselected bytes. With page mode, an entire 8 K-byte memory array may be written in 2.6 seconds.

\section*{Data Polling}

This is a software technique for detecting the end of the non-volatile Write Cycle. In multi-chip systems, new Write Cycles can begin as soon as the device examined has completed the previous non-volatile Write Cycle.

\section*{Ready/Busy Pin}

Pin 1 on the Am2864BE DIP (pin 2 on the LCC version) provides a hardware interrupt to the CPU to indicate when the Write Cycle is complete. On the Am2864AE, pin 1 is a No Connect.

\section*{EEPROM Process Information}

\section*{PROCESS AND TECHNOLOGY}

AMD's EEPROM technology is based on the highly successful N-channel EPROM process that has had years of manufacturing history at AMD. To achieve the goal of electrical erasability, an additional masking step was added so that a small region of thin, high-quality tunnel oxide could be located between the memory cell drain and the floating polysilicon gate. An idealized cross-section of the memory cell is shown in Figure 1. A top view of the cell is shown in Figure 2.

Compared to an EPROM, an additional (enhancement) transistor has been added (word line select) to the cell, as depicted in Figure 2-3. This transistor has two functions: to prevent leakage during read in non-selected discharged cells since they have a negative threshold, and to protect non-selected EEPROM cells on the same word line during charge. The tunnel-oxidation process was developed to result in a reproducible ultra-high quality, thermally grown oxide (of approximately \(100 \AA\) thickness) capable of withstanding the high fields associated with Fowler-Nordheim tunneling through a thin oxide. This approach to EEPROM memory permits a high degree of synergy between the EEPROM and EPROM technologies. The technology advances made for

EPROMs can, for the most part, be carried over and be of benefit to EEPROMs. A key example is the requirement of high-quality, very low leakage oxide between the two levels of polysilicon.

The NS-18 process used for the fabrication of the Am2864AE and Am2864BE utilizes 5X stepper lithography. AMD's six-inch wafer fabrication area is located in Austin, Texas. The key features of the N-channel MOS floating gate technology include:
- \(100 \AA\) thermally grown tunnel oxide
- Polysilicon floating gates and word lines
- Silicon-doped aluminium metallization
- A sacrificial gate oxide to ensure quality of the finished (regrown) gate oxide
- Cell size: \(188 \mu^{2}\)
- Contact size: \(2 \mu\)
- Gate width: \(2 \mu\)
- Metal pitch: \(6.75 \mu\)
- Junction depth: \(.5 \mu\)
- Die size: \(201 \times 231\) mils

\(10324 \mathrm{~A}-001 \mathrm{~A}\)

Figure 1. Am2864AE/BE Cell Cross-Section


Figure 2. Am2864AE/BE Cell-Top View


10324A-003A

Figure 3. EEPROM Memory Cell

\section*{NOTE ON FLOATING-GATE CHARGE STORAGE}

EEPROMs exploit floating-gate charge storage to achieve non-volatile storage of data. The charge is stored on an oxide-encapsulated polysilicon gate (see Figure 1. The "floating" gates offer excellent chargeretention characteristics. When the floating gate is charged negatively (electrons on floating gate), the source/drain current in the floating-gate transistor is essentially zero, as the negatively charged floating gate has induced positive charge accumulation under the gate, blocking any current flow between the \(n+\) source/ drain areas. When the floating gate is charged positively (lack of electrons on the floating gate), the source/drain current is very high, as the positively charged gate has induced an n-type channel under the floating gate, allowing conduction between the \(n+\) source/drain areas.

Programming the floating-gate transistor is achieved by applying high voltages to the cells in question so that electrons are deposited on, or erased from, the floating
gate. To program a "one", electrons must be "uunneled" onto the floating gate. The voltages required to achieve this are shown in Figure 4a. Electrons are supplied from the diffused drain (see Figure 1), which is held at 0 V potential. These electrons are conducted in the channel of the select-gate transisitor, which is turned "on" as the select-gate voltage approaches 20 V . The control-gate voltage also approaches 20 V . Electrons are now available at the \(n+\) side of the tunnel oxide, and may "tunnel" onto and be stored on the floating gate. To program a "zero", electrons must "tunnel" (be erased) off of the floating gate. The voltages required to achieve this are shown in Figure 2-4b. Electrons are available from the floating gate. The diffused drain is raised to 20 V , as is the select gate, while the control gate is held at 0 V . The electrons may now "tunnel" from the floating gate, through the thin oxide to the \(n+\) diffusion under the thin oxide, and be conducted through the channel under the select-gate transistor to the diffused drain.

a. Programming a"1" on an EEPROM Memory Cell
b. Programming a "0" on an EEPROM Memory Cell

Figure 4. Programming on an EEPROM Memory Cell

a. Programming a " 1 " on an EEPROM Memory Cell


10324A-005A
b. Programming a " 0 " on an EEPROM Memory Cell

Figure 5. Reading on an EEPROM Memory Cell

Figures 5 a and 5 b illustrate the cell operation during a "read" of the memory cell. Figure \(5 a\), for a programmed transistor, will be read by applying approximately 5 V to the select gate and approximately 1 V to the control gate. Since the floating gate has been programmed to "one" (electrons on the floating gate), the floating-gate transistor does not conduct current from source to drain. The current (available through the "generic" resistor IRL) is made available to the sense amplifier, and is read as a "one". In Figure 5b, the floating gate has been programmed to zero (electrons "erased" from the floating gate). In the selected state, it will conduct source/drain current to ground, depriving the sense amplifier of current, and reading a "zero".

\section*{NOTE ON CHARGE TUNNELING}

Since EEPROMs rely on electron tunneling through thin oxides, an explanation of how these charges move from a semiconductor (polysilicon) through an insulator (silicon dioxide) is useful.

Consider the silicon-to-silicon-dioxide interface at equilibrium. The energy difference between the conduction and valence bands in silicon is approximately 1.1 eV . The difference between the conduction and valance bands in silicon dioxide is approximately 9 eV . When these materials are joined, the conduction band of silicon dioxide is approximately 3.25 eV above that of the silicon. Because an electron possesses a thermal energy of only approximately 0.025 eV at room temperature, the probability of an electron in silicon gaining enough energy to overcome the difference in energy and emerge in the conduction band in silicon is quite small (see Figure 6a).

However, under the presence of a strong electric field, the energy bands will become distorted, as in Figure 6b. Under these circumstances, a finite probability exists that an electron in the silicon may "tunnel" through the energy barrier and emerge in the conduction band of


10324A-006A

Figure 6a. Energy Band During Equilibrium

\(10324 \mathrm{~A}-007 \mathrm{~A}\)
silicon dioxide. It may now pass through the insulation and be "stored" on the floating gate. By reversing the electric field, the electron can be removed from the floating gate through the tunnel oxide in a similar fashion.

This effect was first observed by Fowler and Nordheim in the early 1900's for electrons emitted from metals in a vacuum. In 1969, Lenzlinger and Snow observed the phenomenon in the silicon dioxide system.

\section*{EEPROM Reliability}

The reliability of AMD's NS-18 process used in the fabrication of 64 K EEPROMs is described in this report. The reliability monitors used at AMD were designed to predict the future operating life results by accelerating failure rates. The monitors include data from endurance testing, data retention, high-temperature operating life (HTOL), and temperature cycling. These reliability monitors were designed to catch specific kinds of failure mechanisms, such as endurance failures, oxide failures, and read disturb failures. The qualification data for the Am2864AE/BE was not completed when this report was published. The Am2864B uses the same process as the Am2864AE/BE. The following Am2864B data demonstrates that the NS-18 process is highly reliable.

\section*{FAILURE MECHANISMS AND RELATED RELIABILITY DATA}

The failures of an EEPROM memory are very closely related to the nature of the cell. Since the cellis a floatinggate cell with a thin tunnel oxide region, the failure modes are logically the well- understood EPROM failures, plus those associated with the presence of the tunnel oxide. Each of these failure modes is described in the following section.

\section*{EPROM-Type Cell Failure}

Because the excellent charge retention of floating-gate structures has been proven on EPROMs, the failure rate is very low. However, EPROM-type failures are typically single-bit failures; the cell can be programmed and erased, but cannot retain the information over a long period of time. This is due to a charge loss or charge gain through the gate or interpolysilicon oxide of the cell. The screening methods included in the standard test flow are similar to those used for EPROMs.They include a high-temperature bake (at \(200^{\circ} \mathrm{C}\) ) and a dynamic burn-in (at \(150^{\circ} \mathrm{C}\) ). The design of the Am2864AE/BE incorporates margin testing capabilities that allow the detection of shifts in any of the cell thresholds due to charge loss.

\section*{Peripheral-Oxide Failure}

To charge and discharge an electrically erraseable EE cell array, high voltages ( \(\approx 20 \mathrm{~V}\) ) are generated in the peripheral circuitry and applied to each cell via the accessing circuitry. Because an EEPROM must endure at least \(10^{4}\) cycles, numerous peripheral-gate oxides are subjected to high electric fields, resulting in possible breakdowns. Standard oxide-screening techniques and careful internal \(\mathrm{V}_{\mathrm{pp}}\) control are used in the test flow to minimize this problem.

\section*{Table 1. EEPROM Rellability Monitor Data}
(From 1/1/84 to \(12 / 31 / 87\) )
\begin{tabular}{lcccccc}
\hline Type of Stress & \begin{tabular}{c} 
No. \\
Lots
\end{tabular} & \begin{tabular}{c} 
Sample \\
Size
\end{tabular} & \begin{tabular}{c} 
No. \\
Rej.
\end{tabular} & \begin{tabular}{c} 
Failure \\
Rate
\end{tabular} & \begin{tabular}{c} 
Failure \\
Rate at \\
\(* 55^{\circ} \mathrm{C}^{* *}\)
\end{tabular} & \begin{tabular}{c} 
Failure \\
Rate at \\
\(7^{\circ} \mathbf{7 0}^{* *}\)
\end{tabular} \\
\hline Early life, 160 hours, \(125^{\circ} \mathrm{C}\) & 12 & 3,017 & 3 & 0.1 & - & - \\
HTOL, 1000 hours, \(125^{\circ} \mathrm{C}\) & 6 & 718 & 0 & 0.13 & 31 FITS & 77 FITS \\
HTOL, 1000 hours, \(150^{\circ} \mathrm{C}\) & 12 & 874 & 0 & 0.11 & 9 FITS & 23 FITS \\
Temperature Cycle, & 10 & 497 & 1 & 0.20 & - & - \\
1000 cycles, -65 to \(150^{\circ} \mathrm{C}\) & & & & & & \\
\hline
\end{tabular}

All units in early life and HTOL stresses are dynamically exercised while in stress.
- Failure rate calculated using \(60 \%\) upper confidence level at test temperature.
"Failure rates calculated using activation energy of 0.6 eV in FITS (failures per billion unit hours).

\section*{Read-Disturb Mechanism}

During the reading of an EE cell, the voltage applied between the drain and the control gate of the cell may induce a very weak Fowler-Nordheim tunneling that can modify the charge of the floating gate. A very long stress is necessary to detect a shift in threshold voltage of the cell. In the Am2864AE/BE the drain voltage during read has been set very close to the control-gate voltage to minimize the electric field across the tunnel oxide. Figure 1. illustrates an accelerated read-disturb experiment for a single typical cell, and the worst-case cell in the array. The voltage applied on the drain ( 4 V ) creates an acceleration factor of \(10^{3}\) for the tunneling current, compared with normal ( 1.5 V ) read conditions. This clearly shows that even the worst bit cell of the array keeps enough charge after ten years to assure correct reading.

\section*{Thin-Oxide Failures}

These are single-bit failures caused by tunnel-oxide breakdown or degradation due to charge trapping that may occur during the programming of the cell. A catastrophic tunnel-oxide breakdown can be immediately detected since the cell cannot be written. A degradation of the tunnel oxide induces leakages that will affect the data retention of the cell.

The following parameters affect this failure mechanism:
1) The maximum value of the electric field across the tunnel oxide during programming has to be kept as low as possible. The Am2864AE/BE uses a cell that inherently minimizes this value (lowercoupling). The internally generated \(\mathrm{V}_{\mathrm{pp}}\) is trimmable to \(\pm 1.0 \mathrm{~V}\) around its normal value to compensate for process variations. A 1-ms \(\mathrm{V}_{\mathrm{PP}}\) rise time reduces the maximum transient electric field across the tunnel oxide.
2) The amount of charge that tunnels through the thin oxide is directly related to the number of writeerase operations. The Am2864AE/BE is specified for \(10^{4}\) cycles.
3) The quality and thickness uniformity of the tunnel oxide.

Screening for thin oxide failure is more complex because each write operation may alter the electrical properties of the tunnel oxide. Nevertheless, Figure 2. shows that thin-oxide failures follow a classical "bathtub" failure curve that makes the cycling performed during the test flow very effective in screening most of the thin oxide failures.


10324A-008A
Figure 1. Accelerated Read Disturb


10324A-C03A

Figure 2. Thin-Oxide Failures

\section*{Endurance Testing}

During 2864B endurance testing (Table 2), each byte of the memory is written and erased \(10^{4}\) times. At the end of the \(10^{4}\) cycles, the integrity of each bit is checked by an Erase-Write-Read Cycle and a 24 -hour \(250^{\circ} \mathrm{C}\) bake followed by a read. A damaged tunnel oxide loses
charge in a few hours. Since the degradation is due to multiple Write-Erase Cycles, this charge loss must be considered an endurance failure. During 2864B 100K endurance testing (Table 3), each byte of memory is written and erased 100,000 times (total). The integrity of each bit is checked at each point by an Erase-Write-Read Cycle and a 24 -hour \(250^{\circ} \mathrm{C}\) bake followed by a read.

Table 2. Am2864B Endurance Data
\begin{tabular}{ccc}
\hline \begin{tabular}{c} 
Number \\
of Devices
\end{tabular} & \begin{tabular}{c} 
Number of Fallures After \\
\(10^{4}\) Write-Erase Cycles
\end{tabular} & \begin{tabular}{c} 
Percent \\
Fallure
\end{tabular} \\
\hline 150 & \(2-\) Charge Loss & 2.0 \\
\((4\) lots \()\) & \(1-\)\begin{tabular}{l} 
Fails to Program \\
Prior to Bake
\end{tabular} & \\
& \(3-\) Total & \\
\hline
\end{tabular}

Table 3. Am2864B 100K Endurance Test
\begin{tabular}{|c|c|c|}
\hline Read Point (Cycles) & \[
\begin{gathered}
\text { 7-V V } \mathrm{ccc}-60 \text { Units } \\
\text { (3 Lots) \# Fall } \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { 5.5-V V Vc-138 Units } \\
\text { (4 Lots) \# Fail } \\
\hline
\end{gathered}
\] \\
\hline 10K & 0 & 0 \\
\hline 20K & 2 & 5 \\
\hline 100K & 25 & 29 \\
\hline Total Fail & 27 & 34 \\
\hline \% Fail/10K (Cycles) & 4.5 & 2.46 \\
\hline \# Bits Charge Loss & 23 & 23 \\
\hline \# Bits Charge Gain & 22 & 19 \\
\hline
\end{tabular}

Table 4. 2864B Data Retention Bake ( \(250^{\circ}\) ) Rellability
\begin{tabular}{cccccc}
\hline \begin{tabular}{c} 
Sample \\
Size
\end{tabular} & \begin{tabular}{c}
168 \\
Hours
\end{tabular} & \begin{tabular}{c}
500 \\
Hours
\end{tabular} & \begin{tabular}{c}
668 \\
Hours
\end{tabular} & \begin{tabular}{c}
1000 \\
Hours
\end{tabular} & \begin{tabular}{c} 
Cumulative \\
Failures
\end{tabular} \\
\hline 323 & 2 & 2 & 5 & 0 & 9 \\
\((3\) lots \()\) & & & & & \\
\hline
\end{tabular}

Failure Rate: 3.2
Failure Rate at \(55^{\circ}{ }^{\circ}{ }^{\prime \prime}: 12\) FITS
Failure Rate at \(70^{\circ} \mathrm{C}^{\circ}: 30 \mathrm{FITS}\)
- Failure rate calculated using 60\% confidence level at test temperature.
* Failure rates calculated using activation energy of 0.6 eV in FITS (failures per billion unit hours).


10324A-010A

Figure 3. Failure Rates

Figure 3 shows the failure rate as a function of number of cycles. Since most of the infant mortality has been screened during the test flow, this failure rate only slightly decreases with the number of cycles.

The \(7-\mathrm{V} \mathrm{V}_{\mathrm{cc}}\) has been estimated to have a \(2 \mathrm{X}-6 \mathrm{X}\) acceleration factor as compared to the \(5.5-\mathrm{V} \mathrm{V}_{\mathrm{cc}}\).

\section*{SUMMARY}

In this report we discussed a number of different EEPROM failure mechanisms.

The Am2864AE/BE data-retention results are comparable to those found on EPROMs. There is no readdisturb problem, and once written, the memory can be read indefinitely. Endurance failures (mainly through tunneloxide degradation) are the main contributors to the overall failure rate.

\section*{Cross-Reference and Conversion Guides}

\section*{COMPETITOR CROSS-REFERENCE GUIDE}

The following table serves as a cross-reference guide for competitive EEPROM devices. In some cases, AMD's devices are exactly equivalent. In others, there are AC
and DC timing and operating characteristics that are different. Please consult the data sheets or your local AMD representative for more details.

Table 1a. XICOR Functional Equivalence
\begin{tabular}{|c|c|c|c|}
\hline XICOR & AMD & XICOR & AMD \\
\hline \multicolumn{2}{|l|}{"A" Series-28-Pin DIP} & \multicolumn{2}{|l|}{"A" Series-32-Pin LCC (continiued)} \\
\hline COMMERCIAL & & MILITARY TEMP & \\
\hline X2864AD-25 & Am2864AE-255DC* & X2864AEM-25 & Am2864AE-250LE \\
\hline X2864AD & Am2864AE-305DC * & X2864AEM & Am2864AE-300LE \\
\hline X2864AD-35 & Am2864AE-355DC* & X2864AEM-35 & Am2864AE-350LE \\
\hline X2864AD-45 & Am2864AE-355DC * \(\dagger\) & X2864AEM-45 & Am2864AE-350 LE \(\dagger\) \\
\hline INDUSTRIAL & & MILITARY 883-C & \\
\hline X2864ADI-25 & Am2864AE-250DI & X2864AEMB-25 & Am2864AE-250/BUA \\
\hline X2864ADI & Am2864AE-300DI & X2864AEMB & Am2864AE-300/BUA \\
\hline X2864ADI-35 & Am2864AE-350DI & X2864AEMB-35 & Am2864AE-350/BUA \\
\hline X2864ADI-45 & Am2864AE-350DI \(\dagger\) & X2864AEMB-45 & Am2864AE-350/BUA \(\dagger\) \\
\hline MILITARY TEMP & & \multicolumn{2}{|l|}{"B" Series-28-Pin DIP} \\
\hline X2864ADM-25 & Am2864AE-250DE & & \\
\hline X2864ADM & Am2864AE-300DE & \multicolumn{2}{|l|}{COMMERCIAL} \\
\hline X2864ADM-35 & Am2864AE-350D & X2864BD-18 & Am2864AE-205DC *, \# \\
\hline X2864ADM-45 & Am2864AE-350DE \(\dagger\) & \multicolumn{2}{|l|}{INDUSTRIAL} \\
\hline \multicolumn{2}{|l|}{MILITARY 883-C} & \multirow[t]{2}{*}{X2864BDI-18} & \multirow[t]{3}{*}{Am2864AE-205DI * \#} \\
\hline X2864ADMB-25 & Am2864AE-250/BXA & & \\
\hline X2864ADMB & Am2864AE-300/BXA & MILITARY TEMP & \\
\hline X2864ADMB-35 & Am2864AE-350/BXA & \multirow[t]{2}{*}{X2864BDM-18} & \multirow[t]{2}{*}{Am2864AE-205DE * \#} \\
\hline X2864ADMB-45 & Am2864AE-350/BXA \(\dagger\) & & \\
\hline \multicolumn{2}{|l|}{"A" Series-32-Pin LCC} & MILITARY 883-C X2864BDMB-18 & Am2864AE-250/BXA * \# \\
\hline \multicolumn{2}{|l|}{COMMERCIAL} & \multicolumn{2}{|l|}{"B" Series-32-Pin LCC} \\
\hline \multirow[t]{5}{*}{\[
\begin{aligned}
& \text { X2864AE-25 } \\
& \text { X2864AE } \\
& \text { X2864AE-35 } \\
& \text { X2864AE-45 }
\end{aligned}
\]} & \multirow[t]{6}{*}{\begin{tabular}{l}
Am2864AE-255LC * \\
Am2864AE-305LC* \\
Am2864AE-355LC* \\
Am2865AE-355LC *, \(\dagger\)
\end{tabular}} & & \\
\hline & & \multicolumn{2}{|l|}{COMMERCIAL} \\
\hline & & \multirow[t]{2}{*}{X2864BE-18} & \multirow[t]{2}{*}{Am2864AE-205LC * \#} \\
\hline & & & \\
\hline & & \multicolumn{2}{|l|}{INDUSTRIAL} \\
\hline INDUSTRIAL & & \multirow[t]{2}{*}{X2864BEI-18} & \multirow[t]{3}{*}{Am2864AE-205LI * \#} \\
\hline X2864AEI-25 & Am2864AE-250LI & & \\
\hline X2864AEI & Am2864AE-300LI & MILITARY TEMP & \\
\hline X2864AEI-35 & Am2864AE-350LI & X2864BEM-18 & Am2864BE-205LE * \# \\
\hline \multirow[t]{2}{*}{X2864AEI-45} & Am2864AE-350LI \(\dagger\) & \multicolumn{2}{|l|}{MILITARY 883-C} \\
\hline & & X2864BEMB-18 & Am2864AE-250/BUA \({ }^{\text {* }}\), \# \\
\hline
\end{tabular}

\footnotetext{
Notes: * Also available in \(\pm 10 \% \mathrm{~V}_{\mathrm{cc}}\).
\(\dagger\) AMD is 100 ns faster.
\# Functionally equivalent. AC and DC differences.
}

Cross-Reference and Conversion Guides
Table 1b. SEQ Functional Equivalence
\begin{tabular}{|c|c|c|c|}
\hline SEEQ & AMD & SEEQ & AMD \\
\hline 28-Pin DIP & & 32-Lead LCC & \\
\hline COMMERCIAL & & COMMERCIAL & \\
\hline DQ2864-250 & Am2864BE-250DC \# & LQ2864-250 & Am2864BE-250LC \# \\
\hline DQ2864-300 & Am2864BE-300DC \# & LQ2864-300 & Am2864BE-300LC \# \\
\hline DQ2864-35 & Am2864BE-355DC \# & LQ2864-35 & Am2864BE-355LC \# \\
\hline MILITARY TEMP & & MILITARY TEMP & \\
\hline DM2864-250 & Am2864BE-250DE \# & LM2864-250 & Am2864BE-250LE \# \\
\hline DM2864-300 & Am2864BE-300DE \# & LM2864-300 & Am2864BE-300LE \# \\
\hline DM2864-35 & Am2864BE-355DE \# & LM2864-35 & Am2864BE-355LE \# \\
\hline
\end{tabular}

Note: \# Functionally equivalent. AC and DC differences.

\section*{64K CONVERSION GUIDE}

The following tables serve as a cross-reference from AMD's obsolete 64K EEPROMs (the Am9864, Am2864A, and Am2864B) to the Am2864AE and Am2864BE.

\section*{Am9864 Conversion to Am2864BE}

Most Am9864 applications can be filled by the Am2864BE. Tables 2 and 3 indicate where the obsolete Am9864 has tighter parameters than the Am2864BE. Special screening may be performed for a particular application. Consult the local AMD Sales Office for feasibility and cost.

Table 2. AC Characteristics (Am9864 Conversion to Am2864BE)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & & \multicolumn{2}{|l|}{-205, -200} & \multicolumn{2}{|l|}{-255, -250} & \multicolumn{2}{|l|}{-305, -300} & \multicolumn{2}{|l|}{-355, -350} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multirow[b]{2}{*}{\(t_{\text {DF }}\)} & \multirow[t]{2}{*}{Output Enable or Chip Enable HIGH to Output Float} & 9864 & - & - & 0 & - & 0 & - & 0 & - & \multirow[b]{2}{*}{ns} \\
\hline & & 2864BE & - & - & 10 & - & 10 & - & 10 & & \\
\hline \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{OH}}\)} & \multirow[t]{2}{*}{Output Hold from Address Change} & 9864 & - & - & 0 & - & 0 & - & 0 & - & \multirow{2}{*}{ns} \\
\hline & & 2864BE & - & - & 20 & - & 20 & - & 20 & - & \\
\hline \multirow[b]{2}{*}{\(t_{\text {wp }}\)} & \multirow[t]{2}{*}{\begin{tabular}{l}
\(\overline{\mathrm{WE}}\) or \(\overline{\mathrm{CE}}\) \\
Write Pulse Width
\end{tabular}} & 9864 & - & - & 100 & - & 100 & - & 150 & - & \multirow[b]{2}{*}{ns} \\
\hline & & 2864BE & - & - & 150 & - & 150 & - & 200 & - & \\
\hline \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{os}}\)} & \multirow[t]{2}{*}{Data Setup Time} & 9864 & - & - & 50 & - & 50 & - & 70 & - & \multirow[b]{2}{*}{ns} \\
\hline & & 2864BE & - & - & 100 & - & 100 & - & 120 & - & \\
\hline \multirow[t]{2}{*}{\(\mathrm{t}_{\mathrm{DH}}\)} & \multirow[t]{2}{*}{Data Hold Time} & 9864 & - & - & - & - & - & - & 20 & - & \multirow[t]{2}{*}{ns} \\
\hline & & 2864BE & - & - & - & - & - & - & 30 & - & \\
\hline
\end{tabular}

Table 3. DC Characteristics (Am9864 Conversion toAm2864BE)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & & Min. & Max. & Unit \\
\hline \multirow[b]{2}{*}{\(\mathrm{I}_{\mathrm{cc} 1}\)} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{cc}}\) Current (Standby} & 9864 & - & 40 & \multirow[b]{2}{*}{mA} \\
\hline & & 2864BE & - & 70 & \\
\hline \multirow[b]{2}{*}{\(\mathrm{I}_{\text {cc } 2}\)} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{cc}}\) Current (Active) (Includes Write Operation)} & 9864 & - & 100 & \multirow[b]{2}{*}{mA} \\
\hline & & 2864BE & - & 140 & \\
\hline
\end{tabular}

\section*{Am2864A/B Conversion to Am2864AE/BE}

Most of the current Am2864A and Am2864B applications can be filled by the Am2864AE and Am2864BE. Tables 4 and 5 indicate where the soon-to-beobsolete Am2864A/B have tighter parameters than
the Am2864AE/BE. The 2864AE/BE are both screened to the tighter 2864BE test tape. Provisions are made to account for the pin 1 No Connect on the 2864AE. Special screening may be performed for a particular application. Consult the local AMD Sales Office for feasibility and cost.

Table 4. AC Characteristics (Am2864A/B Conversion to Am2864AE/BE)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|l|}{-205, -200} & \multicolumn{2}{|l|}{-255, -250} & \multicolumn{2}{|l|}{-305, -300} & \multicolumn{2}{|l|}{-355, -350} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{DF}}\)} & Output Enable or & 2864A/B & 0 & - & 0 & - & 0 & - & 0 & - & \\
\hline & Chip Enable HIGH to Output Float & \[
\begin{aligned}
& \hline 2864 \mathrm{AE} / \\
& 2864 \mathrm{BE}
\end{aligned}
\] & 10 & - & 10 & - & 10 & - & 10 & & ns \\
\hline \multirow{3}{*}{\(\mathrm{t}_{\text {он }}\)} & Output Hold & 2864A/B & 0 & - & 0 & - & 0 & - & 0 & - & \\
\hline & from Address & 2864AE/ & 20 & - & 20 & - & 20 & - & 20 & - & ns \\
\hline & Change & 2864BE & & & & & & & & & \\
\hline \multirow{3}{*}{\(t_{\text {wp }}\)} & \(\overline{\mathrm{WE}}\) or \(\overline{\mathrm{CE}}\) & 2864A/B & 100 & - & 100 & - & 120 & - & 150 & - & \\
\hline & Write Pulse & 2864AE/ & 150 & - & 150 & - & 150 & - & 200 & - & ns \\
\hline & Width & 2864BE & & & & & & & & & \\
\hline \multirow{3}{*}{\(t_{\text {ds }}\)} & Data Setup & 2864A/B & 50 & - & 50 & - & 50 & - & 70 & - & \\
\hline & Time & 2864AE/ & 100 & - & 100 & - & 100 & - & 120 & - & ns \\
\hline & & 2864BE & & & & & & & & & \\
\hline \multirow{3}{*}{\(\mathrm{t}_{\text {OES }}\)} & \(\overline{O E}\) Setup & 2864A/B & 0 & - & 0 & - & 0 & - & 0 & - & \\
\hline & Time & 2864AE/ & 10 & - & 10 & - & 10 & - & 10 & - & ns \\
\hline & & 2864BE & & & & & & & & & \\
\hline \multirow{3}{*}{\(t_{\text {OEM }}\)} & \(\overline{\mathrm{OE}}\) Hold & 2864A/B & 0 & - & 0 & - & 0 & - & 0 & & \\
\hline & Time & 2864AE/ & 10 & - & 10 & - & 10 & - & 10 & - & ns \\
\hline & & 2864BE & & & & & & & & & \\
\hline
\end{tabular}

Max. is not specified on the Am2864AE/BE since it is not a gating factor for initiating a Write Cycle.

Table 5. DC Characteristics (Am2864A/B Conversion Am2864AE/BE)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & & Min. & Max. & Unit \\
\hline \multirow{3}{*}{Iccl} & \multirow{3}{*}{\(\mathrm{V}_{\mathrm{cc}}\) Current (Standby)} & 2864A/B & - & 40 & \multirow{3}{*}{mA} \\
\hline & & 2864AE/ & - & 70 & \\
\hline & & 2864BE & & & \\
\hline \multirow{3}{*}{Icc 2} & \(\mathrm{V}_{c c}\) Current (Active) & 2864A/B & - & 120 & \multirow{3}{*}{mA} \\
\hline & (Includes Write & 2864AE/ & - & 140 & \\
\hline & Operation) & 2864BE & & & \\
\hline
\end{tabular}

\section*{Die Business}

\section*{Am2864AE/BE DICE AGREEMENT}

AMD sells EEPROM dice at the commercial grade level to authorized distributors and OEM customers. Full testing is not possible on EEPROM dice. The

Am2864AE/BE Dice Agreement (see Figure 5-1 for an example) describes the guarantee and limitations associated with this business.

\section*{Am2864AE/BE DICE AGREEMENT}
A) Specifications: Operating Temperature Range \(=0\) to \(+70^{\circ} \mathrm{C}\)

Power Supply \(=V_{C C} \pm 10 \%\)
\(t_{A A}=250 \mathrm{~ns}\)
\(V_{I N}=0.45\) to 2.4 V
Die Thickness \(=675 \pm 20\) microns
B) Test Requirements:
1. AMD will perform the following tests:
a) 2000 cycles for endurance are done. Tests performed by AMD would have screened infant endurance failures.
b) Wafer sort at \(25^{\circ} \mathrm{C}\). AC/DC testing at \(25^{\circ} \mathrm{C}\) guard-banded for 0 to \(+70^{\circ} \mathrm{C}\) operation (dice are programmed).
c) Wafers are baked at \(200^{\circ} \mathrm{C}\) ( 24 hours).
d) Probe for data loss and AC/DC tested again.
e) Scribe/die plate/second optical inspection.
2. Customer to perform the following tests as a minimum:
a) Program (dice will arrive with pattern).
b) \(A C / D C\) testing at \(+70^{\circ} \mathrm{C}\).
c) Perform burn-in at \(125^{\circ} \mathrm{C}\) for 168 hours.
C) Liability Agreement
1. AMD will be liable for all process-related failures.
2. AMD will take no responsibility for yield losses and/or reliability failures that are assembly-related.
D) Yield Guarantees
1. AMD will provide the customer all technical information concerning recommended test programs and procedures, as required, to optimize yield.
2. No guarantees exist on yields for:
a) Speed ( \(\mathrm{tACC}^{\prime}\) ) better than 250 ns
b) Assembly yield
c) Yields at temperatures outside 0 to \(+70^{\circ} \mathrm{C}\)
E) Data Pattern
1. Data pattern of all memory cells will be initialized to all "1"s before shipment.
Customer/Title (Date) \(\overline{\text { AMD/Title }}\)

Figure 1. Am2864AE/BE Dice Agreement Example


10324A-012A
Die Size: \(201 \times 231\) mils
Equivalent Gate Count: 60,517

Figure 2. Metalization and Pad Layout

\title{
False-Write-Protect Circuit Design
}
by Brian T. Johansen, Syntrex, Inc., and Anthony DiColli, Advanced Micro Devices, Inc.

\section*{INTRODUCTION}

The Am2864AE/BE EEPROMs are internally protected from false writes when \(V_{c c}\) is below 3.0 V . When system logic levels are undefined, it is the supply voltage range between 3.0 and 4.5 V that causes problems for EEPROM users. The following text describes an effective means to protect against false writes during power-up/power-down.

\section*{EEPROM WRITE-PROTECT MECHANISMS}

An EEPROM requires that the \(\overline{C E}, \overline{W E}\), and \(\overline{O E}\) pins be in the proper state to allow a data Write Cycle to occur. The Am2864AE/BE are designed in such a way that either the \(\overline{C E}\) or the \(\overline{W E}\) pins can be used to initiate a Write Cycle. During a system Write Cycle, the address is latched into the internal address latch on the last falling edge of \(\overline{W E}\) or \(\overline{C E}\), providing that \(\overline{O E}\) is a logic " 1 ". The first rising edge of WE or \(\overline{C E}\) latches the data into the data latches. In addition, there is a WE lockout circuit that
prevents WE pulses of less than 20 ns duration from initiating a Write Cycle. If these logic inputs can be forced into a non-Write-Cycle state during power-up/powerdown, then data secunty will be assured. There are two ways to do this: hold OE LOW, or hold CE HIGH during power-up/power-down (reference Table 1).
Write-protect schemes that utilize the \(\overline{O E}\) pin may cause the EEPROM data pins ( \(D Q_{0}-D Q_{7}\) ) to be in a driven state during power-up/power-down. This could cause data bus contention if other devices share the data bus. Techniques that use this control pin should only be considered if 1) the EEPROM data bus is not shared with any other chip, or2) in shared data bus designs, the other chips can be prevented from driving the bus during power-up/power-down.
Designs that use the \(\overline{\mathrm{CE}}\) pin to write-protect the contents of EEPROMs ensure that the data bus will remain in the high-impedance mode, thereby eliminating any possibility for bus contention during power-up/power-down.

Table1. Mode Selection
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Inputs} & \multicolumn{3}{|c|}{Outputs} & \multirow[b]{2}{*}{Mode} \\
\hline \(\overline{\text { CE }}\) & \(\overline{\mathrm{OE}}\) & \(\overline{\text { WE }}\) & R/B & vo & \(\mathrm{A}_{8}\) & \\
\hline L & L & H & Hi-Z & Data Out & X & Read \\
\hline L & H & ㄴ & ㄴ & Data In & X & Write \\
\hline ㄷ & H & L & 난 & Data In & X & Write \\
\hline H & X & x & \(\mathrm{Hi}-\mathrm{Z}\) & Hi-Z & x & Standby \\
\hline L & H & H & Hi-Z & Hi-Z & x & Read Inhibit \\
\hline L & L & 난 & Hi-Z & Hi-Z & X & Write Inhibit \\
\hline L & L & H & \(\mathrm{Hi}-\mathrm{Z}\) & Code & \(\mathrm{V}_{\mathrm{H}}\) & Auto Select \\
\hline L & L & H & L & \(\overline{\mathrm{D}}_{\text {in }}\) & x & \(\overline{\text { Data Polling }}\) \\
\hline \multirow[t]{5}{*}{Key:} & \multicolumn{6}{|l|}{\[
V_{H}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}
\]} \\
\hline & \multicolumn{6}{|l|}{\[
\mathrm{H}=\mathrm{HIGH}
\]} \\
\hline & \multicolumn{6}{|l|}{L = LOW} \\
\hline & \multicolumn{6}{|l|}{\(\mathrm{X}=\) Don't Care} \\
\hline & \multicolumn{6}{|l|}{\(\tau=\) Pulse} \\
\hline
\end{tabular}


Figure 1. Am2864AE/BE False Write Protection

The design described in this chapter utilizes the \(\overline{\mathrm{CE}}\) pin to provide the write-protect function. However, this same design can be used in OE write-protect schemes simply by using a non-inverting gate at location \(U_{2}\) in Figure 1.

\section*{CIRCUIT OPERATION}

The circuit schematic is shown in Figure 6-1. An LM 393 comparator is used to sense when \(\mathrm{V}_{\mathrm{cc}}\) exceeds 4.5 V . The inverting input to the comparator is set to a 2.5 V reference by \(V R_{1}\). The voltage divider formed by \(R_{1}\) and \(R_{2}\) allows the sense voltage to set the trip point. If adjustment of this threshold is desired, then a potentiometer can be substituted for either \(\mathrm{R}_{1}\) or \(\mathrm{R}_{2}\). When \(\mathrm{V}_{\mathrm{cc}}\) is below 4.5 V , the inverting input to the comparator will be at a higher voltage than the non-inverting input, thereby forcing the comparator's output LOW. This LOW is applied to the \(\mathbf{7 4 H C T O O}\) which then provides a HIGH to
the \(\overline{C E}\) pin of the Am2864AE/BE. An HC- or HCT-type of gate must be used to ensure correct operation at \(V_{c c}\) voltages under 3.0 V . When the input voltage exceeds 4.5 V , the comparator's non-inverting input will be at a higher voltage than the inverting input. The open-collector comparator output will be pulled up by \(\mathrm{R}_{5}\), allowing the systemaccess to the EEPROM. On power-down, similar circuit operation takes place-when the \(\mathrm{V}_{\mathrm{cc}}\) falls below 4 V , the CE pin is forced HIGH, prohibiting Write Cycles.
L , is a \(0.82 \mu \mathrm{H}\) ferrite bead, used in conjunction with C , to help filter out any noise spikes or ripple from the \(\mathrm{V}_{\mathrm{cc}}\) line. \(V R_{1}\) is a precision 2.5 V reference, biased into its calibration range by \(R_{3} . C_{2}\) and \(R_{4}\) provide \(A C\)-coupled hysteresis into the \(n\) on-inverting input of the comparator to ensure an oscillation-free transition for the slow rise time of the \(\mathrm{V}_{\mathrm{cc}}\) input. These components also provide the overdrive to the comparator input, increasing the switching speed.

\section*{DISTINCTIVE CHARACTERISTICS}
- Flasherase \({ }^{\text {TM }}\) Electrical Bulk Chip-Erase
- One Second Typical Chip-Erase
* Compatible with JEDEC Standard Byte Wide EPROM pinouts
- 28-pin DIP
- 32-pin PLCC
- Flashrite \({ }^{T M}\) Programming
- \(10 \mu \mathrm{~S}\) Typical Byte-Program
- Less than 0.5 Second Typical Chip Program
- Advanced CMOS Technology
- EPROM Compatible Process
- Extensive Manufacturing Experience
- Low Power Consumption
- 30mA Maximum Active Current
- \(100 \mu \mathrm{~A}\) Maximum Standby Current
- Command Register Architecture for Microprocessor/Micro-controller Compatible Write Interface
- 100 Program/Erase Cycles
- Program and Erase Voltage \(+12.75 \mathrm{~V} \pm 0.25 \mathrm{~V}\) Vpp
- High Performance - 90ns Maximum Access Time
- Allows for Auto-insertion
- \(5 \mathrm{~V} \pm 10 \%\) Single Power Supply

\section*{BLOCK DIAGRAM}


\section*{GENERAL DESCRIPTION}

This device is an alternative to the standard U.V. EPROM.

The Am27F256 CMOS windowless EPROM provides the industry's highest performance and most costeffective alternative for reprogrammable non-volatile memory. It is organized as 32 K bytes of 8 bits each. The Am27F256 is pin compatible with the 28 pin byte-wide JEDEC 256 K EPROM. The 27F256 is targeted for alterable code- or data-storage applications were ultraviolet erasure is impractical or time consuming. The window-
less EPROM adds electrical Flash chip-erasure and reprogramability in plastic packaging to AMD's EPROM technology. The device may be packaged in plastic DIP or PLCC and is ideal for use in auto-insertion manufacturing systems. The entire memory content may be erased and reprogrammed using AMD's Flasherase \({ }^{\text {TM }}\) and Flashrite \({ }^{\text {TM }}\) programming algorithms respectively in a standard PROM programmer. Electrical erasure increases the memory's flexibility, while providing time savings over traditional UV erasing.

\section*{CONNECTION DIAGRAMS}

DIP


\section*{LCC/PLCC}


11157-003A

\section*{LOGIC SYMBOL}


\section*{FUNCTIONAL DESCRIPTION}

In-circuit electrical erase and reprogramming increases flash memory's flexibility over EPROM. Standard PROM programmers may be used for erasing and programming. A command register in the windowless EPROM manages these functions. The command register allows for fixed power supplies during the erase and programming functions, does not require high voltage on control pins, and provides maximum EPROM compatibility.

\section*{Read Mode}

The windowless EPROM device functions as a read only memory when high voltage is not applied to the \(\mathrm{V}_{\mathrm{pp}}\) pin. In this mode the external memory control signals produce the standard EPROM read, standby, output disable, and Auto-select modes.

\section*{Programming/Read Mode}

High voltage on the \(V_{p p}\) pin enables the erase and programming functions of the device. The same EPROM read, standby, and output disable functions are available to the system when high voltage is applied to the \(V_{p p}\) pin. All functions associated with altering memory
contents: erase, erase-verify, program, and program-verify-are accessed via the command register.

Standard microprocessor write timing is used to write commands into the register. Register contents serve as input to an internal state machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data required for programming or erase operations. Standard microprocessor read timings are used to access array data, access data for erase and program verification, or access the Auto-select modes.

The command register is alterable only when high voltage is applied to \(\mathrm{V}_{\mathrm{pp}}\). When high voltage is removed, the contents of the register default to the read command. The device then functions as a read only memory.

\section*{Performance}

AMD's windowless EPROMs offer access times as fast as 90 ns which allows operation of high-speed microprocessors and microcontrollers without wait-states. The windowless EPROM architecture supports separate chip enable ( \(\overline{\mathrm{CE}}\) ) and output enable ( \(\overline{\mathrm{OE} \text { ) controls in }}\) order to eliminate bus contention.

\section*{OPERATING RANGES}

Commercial (C) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) )
\[
\begin{aligned}
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
& -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
\]

Industrial (I) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) )
Extended (E) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) )
Military (M) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) ) \(\quad-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Operating ranges define those limits between which the functionality of the device is guaranteed.

Am28F256
\(32,768 \times 8\)-Bit Flash E \({ }^{2}\) PROM

\section*{DISTINCTIVE CHARACTERISTICS}
- Flasherase \({ }^{\text {TM }}\) Electrical Bulk Chip-Erase
- One Second Typical Chip-Erase
- Compatible with JEDEC Standard Byte Wide 32-pin EEPROM Pinouts
- 32-pin DIP
- 32-pin PLCC
- Flashrite™ Programming
- \(10 \mu \mathrm{~S}\) Typical Byte-Program
- Less than 0.5 Second Typical Chip Program
- Program and Erase Voltage \(12.0 \mathrm{~V} \pm 5 \%\) Vpp
- Advanced CMOS Technology
- EPROM Compatible Process
- Extensive Manufacturing Experience

\section*{Low Power Consumption}
- 30 mA Maximum Active Current
- \(100 \mu \mathrm{~A}\) Maximum Standby Current
- Command Register Architecture for Microprocessor/Micro-controller Compatlble Write Interface
- 10,000 Program/Erase Cycles
- Provides On-Board Functionality for In-System-Write
- High Performance
- 90 nS Maximum Access Time
- On Board Address and Data Latches
- \(5 \mathrm{~V} \pm 10 \%\) Single Power Supply

\section*{BLOCK DIAGRAM}


\section*{GENERAL DESCRIPTION}

This device is an alternative to the full-featured EEPROM.

The 28F256 is targeted for in-system alterable code- or data-storage applications where full-feature EEPROM functionality is either not required or not cost effective. The Am28F256 CMOS Flash memory provides the highest performance and most cost-effective alternative for rewritable non-volatile memory. Flash memory adds electrical chip-erase and reprogramming to AMD's EPROM technology. The entire memory content may be Fiash erased and reprogrammed OR PROM programmer, or test socket, on board during subassembly test, in-system during final test or after sale. In-system electrical erasure increases the memory's flexibility, while providing time and cost savings.
The device may be packaged in plastic DIP or PLCC and is ideal for use in auto-insertion manufacturing systems. The entire memory array may be erased and reprogrammed on-board using AMD's Flasherase \({ }^{\text {TM }}\) and Flashrite \({ }^{\text {TM }}\) programming algorithms respectively.

\section*{Typlcal Applications}

Flash memory is ideal for storing code or data-tables in embedded control applications where periodic updates or data down-loading may be required. Code updates may occur throughout the entire life of a system. Beginning with prototyping, code updates may also be necessary during subassembly or even in after-sale service. Electrical chip erasure eliminates the 15 to 20 minute ultraviolet erase and streamlines code updates. In addition both DIP or PLCC Flash devices may be soldered to the circuit board during subassembly. Test codes may be programmed into the device on board. Prior to shipment final code is downloaded to the device. Thus, Flash technology eliminates unnecessary handling and less reliable socketed connections, saves board space, and adds increased manufacturing flexibility. After-sale code updates are performed locally via an edgeconnector, or remotely over a serial communication link.

\section*{CONNECTION DIAGRAMS}

DIP


\section*{LCC/PLCC}


\section*{LOGIC SYMBOL}


\section*{FUNCTIONAL DESCRIPTION}

In-circuit electrical erase and reprogramming gives flash memory the flexibility of EEPROM. A command register in the Flash device manages the electrical erasure and reprogramming. The command register architecture allows for fixed power supplies during erasure and programming and does not require high voltage on control pins.

\section*{Read Mode}

The Flash device functions as a read only memory when high voltage is not applied to the \(V_{p p} p i n\). In this mode the external memory control signals produce the standard EPROM read, standby, output disable, and Auto-select modes.

\section*{Programming / Read Mode}

High voltage on the \(V_{p p}\) pin enables the erase and programming functions of the device. The same EPROM read, standby, and output disable functions are available to the system when high voltage is applied to the \(V_{p p}\) pin. All functions associated with altering memory contents (erase, erase-verify, program, and programverify) are accessed via the command register.

Standard microprocessor write timing is used to write commands into the register. Register contents serve as
input to an internal state machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data required for programming or erase operations. Standard microprocessor read timings are used to access array data, access data for erase and program verification, or access the Auto-select modes. As with EEPROM devices, the 28 F 256 uses a dedicated WE control pin for command execution.

The command register is alterable only when high voltage is applied to \(\mathrm{V}_{\mathrm{pp}}\). When high voltage is removed, the contents of the register default to the read command. The device then functions as a read only memory. \(\mathrm{V}_{\mathrm{pp}}\) may be controlled with system hardware to provide secure write protect.

\section*{Performance}

AMD's Flash memories offer access times as fast as 90 ns . This high performance allows operation of highspeed microprocessors and microcontrollers without wait-states. The Flash architecture supports separate chip enable ( \(\overline{\mathrm{CE}}\) ) and output enable ( \(\overline{\mathrm{OE}}\) ) controls in order to eliminate bus contention.

\section*{OPERATING RANGES}

Commercial (C) Devices

Case Temperature (Tc)
Industrial (I) Devices
Case Temperature (Tc) \(\quad-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended Commercial (E) Devices
Case Temperature (Tc) \(\quad-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Military (M) Devices
Case Temperature (Tc) \(\quad-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Operating ranges define those limits between which the functionality of the device is guaranteed.

\section*{Am27F512}

\section*{DISTINCTIVE CHARACTERISTICS}
- Flasherase \({ }^{\text {T }}\) Electrical Bulk Chip-Erase - One Second Typical Chip-Erase
- Compatible with JEDEC Standard Byte Wide EPROM Pinouts
- 28-pin DIP
- 32-pin PLCC
- Flashrite \({ }^{\text {TM }}\) Programming
- \(10 \mu \mathrm{~S}\) Typical Byte-Program
- Less than 1 Second Typical Chip Program
- Advanced CMOS Technology
- EPROM Compatible Process
- Extensive Manufacturing Experience
- Low Power Consumption
- 30 mA Maximum Active Current
- \(100 \mu \mathrm{~A}\) Maximum Standby Current

\section*{BLOCK DIAGRAM}
- Command Register Architecture for Microprocessor/Micro-controller Compatible Write Interface
- 100 Program/Erase Cycies
- Program and Erase Voltage \(+12.75 \mathrm{~V} \pm 0.25 \mathrm{~V}_{\mathrm{PP}}\)
- High Performance
- 100 nS Maximum Access Time
- Allows for Auto-insertion
- \(\mathbf{5 V} \pm 10 \%\) Single Power Supply

\section*{GENERAL DESCRIPTION}

This device is an alternative to the standard U.V. EPROM.

The Am27F512 CMOS windowless EPROM provides the industry's highest performance and most costeffective alternative for reprogrammable non-volatile memory. It is organized as 64 K bytes of 8 bits each. The Am27F512 is pin compatible with the 28 pin byte-wide JEDEC 512 K EPROM. The 27F512 is targeted for alterable code- or data-storage applications were ultraviolet erasure is impractical or time consuming. The window-
less EPROM adds electrical Flash chip-erasure and reprogramability in plastic packaging to AMD's EPROM technology. The device may be packaged in plastic DIP or PLCC and is ideal for use in auto-insertion manufacturing systems. The entire memory content may be erased and reprogrammed using AMD's Flasherase \({ }^{\text {™ }}\) and Flashrite \({ }^{T M}\) programming algorithms respectively in a standard PROM programmer. Electrical erasure increases the memory's flexibility, while providing time savings over traditional UV erasing.

\section*{CONNECTION DIAGRAMS}


\section*{LCC/PLCC}


LOGIC SYMBOL


11558-004A

\section*{FUNCTIONAL DESCRIPTION}

In-circuit electrical erase and reprogramming increases flash memory's flexibility over EPROM. Standard PROM programmers may be used for erasing and programming. A command register in the windowless EPROM manages these functions. The command register allows for fixed power supplies during the erase and programming functions, does not require high voltage on control pins, and provides maximum EPROM compatibility.

\section*{Read Mode}

The windowless EPROM device functions as a read only memory when high voltage is not applied to the \(\mathrm{V}_{\mathrm{Pp}}\) pin. In this mode the external memory control signals produce the standard EPROM read, standby, output disable, and Auto-select modes.

\section*{Programming/Read Mode}

High voltage on the \(\mathrm{V}_{\mathrm{pp}}\) pin enables the erase and programming functions of the device. The same EPROM read, standby, and output disable functions are available to the system when high voltage is applied to the \(\mathrm{V}_{p \rho}\) pin. All functions associated with altering memory contents: erase, erase-verify, program, and program-verify-are accessed via the command register.

Standard microprocessor write timing is used to write commands into the register. Register contents serve as input to an internal state machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data required for programming or erase operations. Standard microprocessor read timings are used to access array data, access data for erase and program verification, or access the Autoselect modes.

The command register is alterable only when high voltage is applied to \(\mathrm{V}_{\mathrm{pp}}\). When high voltage is removed, the contents of the register default to the read command. The device then functions as a read only memory.

\section*{Performance}

AMD's windowless EPROMs offer access times as fast as 100 ns which allows operation of high-speed microprocessors and microcontrollers without wait-states. The windowless EPROM architecture supports separate chip enable ( \(\overline{\mathrm{CE}}\) ) and output enable ( \(\overline{\mathrm{OE}}\) ) controls in order to eliminate bus contention.

\section*{OPERATING RANGES}

Commercial (C) Devices
Case Temperature (Tc) \(\quad 0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Industrial (I) Devices
Case Temperature (Tc)
\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended ( E ) Devices
Case Temperature (Tc) \(\quad-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Military (M) Devices
Case Temperature (Tc)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Supply Read Voltages:
Vcc for Am27F512 +4.50V to +5.50 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

\section*{Am28F512}
\(65,536 \times 8\)-Bit CMOS Flash \(E^{2}\) PROM

\section*{DISTINCTIVE CHARACTERISTICS}
- Flasherase \({ }^{\text {™ }}\) Electrical Bulk Chip-Erase - One Second Typical Chip-Erase
- Compatible with JEDEC Standard Byte Wide 32-pIn EEPROM Pinouts
- 32-pin DIP
- 32-pin PLCC
- Flashrite \({ }^{\text {TM }}\) Programming
- 10んS Typical Byte-Program
- Less than 1 Second Typical Chip Program
- Program and Erase Voltage \(12.0 V_{ \pm} 5 \% V_{p p}\)
- Advanced CMOS Technology
- EPROM Compatible Process
- Extensive Manufacturing Experience
- Low Power Consumption
- 30mA Maximum Active Current
- \(100 \mu \mathrm{~A}\) Maximum Standby Current
- Command Register Architecture for Microprocessor/Micro-controller Compatible Write Interface
- 10,000 Program/Erase Cycles
- Provides On-Board Functionality for In-System-Write
- High Performance
- 100nS Maximum Access Time
- On Board Address and Data Latches
- \(5 \mathrm{~V} \pm 10 \%\) Single Power Supply

BLOCK DIAGRAM


\section*{GENERAL DESCRIPTION}

This device is an alternative to the full-featured EEPROM.

The 28F512 is targeted for high density in-system alterable code- or data-storage applications where full-feature EEPROM functionality is either not required or not cost effective.The Am28F512 CMOS Flash memory provides the highest performance and most costeffective alternative for rewritable non-volatile memory. Flash memory adds electrical chip-erase and reprogramming to AMD's EPROM technology. The entire memory content may be Flash erased and reprogrammed in a PROM programmer or test socket, on board during subassembly test, in-system during final test or after sale. In-system electrical erasure increases the memory's flexibility, while providing time and cost savings.

The device may be packaged in plastic DIP or PLCC and is ideal for use in auto-insertion manufacturing systems. The entire memory array may be erased and
reprogrammed on-board using AMD's Flasherase \({ }^{\text {TM }}\) and Flashrite \({ }^{\text {TM }}\) programming algorithims respectively.

\section*{Typical Applications}

Flash memory is ideal for storing code or data-tables in embedded control applications where periodic updates or data down-loading is required. Code updates may occur throughout the entire life of asystem. Beginning with prototyping, code updates may also be necessary during subassembly or even in after-sale service. Electrical chip erasure eliminates the 15 to 20 minute ultraviolet erase and streamlines code updates. In addition both DIP or PLCC Flash devices may be soldered to the circuit board during subassembly. Test codes may be programmed into the device on board. Prior to shipment final code is downloaded to the device. Thus, Flash technology eliminates unnecessary handling and less reliable socketed connections, saves board space, and adds increased manufacturing flexibility. After-sale code updates are performed locally via an edge-connector, or remotely over a serial communication link.

\section*{CONNECTION DIAGRAMS}



\section*{LOGIC SYMBOL}


\section*{FUNCTIONAL DESCRIPTION}

In-circuit electrical erase and reprogramming gives flash memory the flexibility of EEPROM. A command register in the Flash device manages the electrical erasure and reprogramming. The command register architecture allows for fixed power supplies during erasure and programming and does not require high voltage on control pins.

\section*{Read Mode}

The Flash device functions as a read only memory when high voltage is not applied to the \(\mathrm{V}_{\text {Pp }}\) pin. In this mode the external memory control signals produce the standard EPROM read, standby, output disable, and Auto-select modes.

\section*{Programming / Read Mode}

High voltage on the \(\mathrm{V}_{\mathrm{pp}}\) pin enables the erase and programming functions of the device. The same EPROM read, standby, and output disable functions are available to the system when high voltage is applied to the \(\mathrm{V}_{p P}\) pin. All functions associated with altering memory contents (erase, erase-verify, program, and programverify) are accessed via the command register.
Standard microprocessor write timing is used to write commands into the register. Register contents serve as
input to an internal state machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data required for programming or erase operations. Standard microprocessor read timings are used to access array data, access data for erase and program verification, or access the Auto-select modes. As with EEPROM devices, the 28F512 uses a dedicated WE control pin for command execution.

The command register is alterable only when high voltage is applied to \(\mathrm{V}_{\text {pp }}\). When high voltage is removed, the contents of the register default to the read command. The device then functions as a read only memory. \(\mathrm{V}_{\mathrm{pp}}\) may be controlled with system hardware to provide secure write protect.

\section*{Performance}

AMD's Flash memories offer access times as fast as 100 ns . This high performance allows operation of highspeed microprocessors and microcontrollers without wait-states. The Flash architecture supports separate chip enable ( \(\overline{\mathrm{CE}}\) ) and output enable ( \(\overline{\mathrm{OE}}\) ) controls in order to eliminate bus contention.

\section*{OPERATING RANGES}

\section*{Commercial (C) Devices}

Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) )
Industrial (I) Devices
Case Temperature ( \(T_{c}\) ) \(\quad-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended ( E ) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) ) \(\quad-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Military (M) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) )
\[
\begin{aligned}
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
& -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
\]

Operating ranges define those limits between which the functionality of the device is guaranteed.

\section*{DISTINCTIVE CHARACTERISTICS}
- Flasherase \({ }^{\text {TM }}\) Electrical Bulk Chip-Erase
- One Second Typical Chip-Erase
- Compatible with JEDEC Standard Byte

Wide EPROM Pinouts
- 32-pin DIP
- 32-pin PLCC
- Flashrite \({ }^{\text {TM }}\) Programming
- \(10 \mu \mathrm{~S}\) Typical Byte-Program
- Less than 2 Second Typical Chip Program
- Advanced CMOS Technology
- EPROM Compatible Process
- Extensive Manufacturing Experience
- 100 Program/Erase Cycles
- Low Power Consumption
- 30mA Maximum Active Current
- \(100 \mu \mathrm{~A}\) Maximum Standby Current
- Command Register Architecture for Microprocessor/Micro-controller Compatible Write Interface
- Program and Erase Voltage
\(12.75 \mathrm{~V} \pm 0.25 \mathrm{~V} \mathrm{VPP}\)
- High Performance
- 120nS Maximum Access Time
- Allows for Auto-insertion
- \(5 \mathrm{~V} \pm 10 \%\) Single Power Supply

\section*{GENERAL DESCRIPTION}

The Am27F010 CMOS windowless EPROM provides the industry's highest performance and most costeffective alternative for reprogrammable non-volatile memory. It is organized as 128 K bytes of 8 bits each. The Am27F010 is pin compatible with the 32 pin bytewide JEDEC 1MEG EPROM. The 27F010 is targeted for alterable code- or data-storage applications were ultraviolet erasure is impractical or time consuming. The windowless EPROM adds electrical Flash chip-erasure
and reprogramming to AMD's EPROM technology. The device may be packaged in plastic and is ideal for use in auto-insertion manufacturing systems. The entire memory content may be erased and reprogrammed using AMD's Flasherase \({ }^{T M}\) and Flashrite \({ }^{\text {TM }}\) programming algorithm respectively in a standard PROM programmer. Electrical erasure increases the memory's flexibility, while providing time savings over traditional UV erasing.

\section*{BLOCK DIAGRAM}


11559001 A
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{DIP} \\
\hline \(\mathrm{v}_{\mathrm{pP}} \square^{1-}\) & 32 & \(\mathrm{v}_{\mathrm{cc}}\) \\
\hline \(\mathrm{A}_{16} \square_{2}\) & 31 & \(\square \overline{\mathrm{WE}}\) \\
\hline \(\mathrm{A}_{15} \square^{3}\) & 30 & \(\square \mathrm{N} . \mathrm{C}\). \\
\hline \(\mathrm{A}_{12} \square^{4}\) & 29 & \(\square \mathrm{A}_{14}\) \\
\hline \(\mathrm{A}_{7} \square_{5}^{5}\) & 28 & \(\square A_{13}\) \\
\hline \(\mathrm{A}_{6} \square^{6}\) & 27 & \(]_{A_{B}}\) \\
\hline \(\mathrm{A}_{5} \square_{7}\) & 26 & \(]^{A_{g}}\) \\
\hline \(\mathrm{A}_{4} \square_{8}\) & 25 & \(\square A_{11}\) \\
\hline \(\mathrm{A}_{3} \square_{9}\) & 24 & \(\square \overline{O E}\) \\
\hline \(A_{2} \square_{10}\) & 23 & \(\square \mathrm{A}_{10}\) \\
\hline \(\mathrm{A}_{1} \mathrm{C}_{11}\) & 22 & 曰言 \\
\hline \(\mathrm{A}_{0} \square_{12}\) & 21 & \(\square \mathrm{DQ}_{7}\) \\
\hline \(D Q_{0} \square_{13}\) & 20 & \(\square^{1} Q_{6}\) \\
\hline \(\mathrm{DQ}_{1} \square_{14}\) & 19 & \(\square \mathrm{DQ}_{5}\) \\
\hline \(\mathrm{DO}_{2} \square 15\) & 18 & \(\square \mathrm{DQ}_{4}\) \\
\hline \(\mathrm{V}_{\text {ss }} \square_{16}\) & 17 & \(\square \mathrm{DQ}_{3}\) \\
\hline
\end{tabular}

LCC/PLCC


LOGIC SYMBOL


\section*{FUNCTIONAL DESCRIPTION}

In-circuit electrical erase and reprogramming increases flash memory's flexibility over EPROM. Standard PROM programmers may be used for erasing and programming. A command register in the windowless EPROM manages the electrical erasure and reprogramming. The command register architecture allows for fixed power supplies during erasure and programming, does not require high voltage on control pins, and provides maximum EPROM compatibility.

\section*{Read Mode}

The windowless EPROM device functions as a read only memory when high voltage is not applied to the \(V_{D P}\) pin. In this mode the external memory control pins produce the standard EPROM read, standby, output disable, and Auto-select modes.

\section*{Programming/Read Mode}

High voltage on the \(V_{\infty}\) pin enables erasure and programming of the device. The same EPROM read, standby, and output disable functions are available when high voltage is applied to the \(\mathrm{V}_{\mathrm{pp}}\) pin. All functions associated with altering memory contents (erase, erase-verify, program, and program-verify) are accessed via the command register.

Standard microprocessor write timing is used to write commands into the register. Register contents serve as input to an internal state machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data required for programming or erase operations. Standard microprocessor read timings are used to access array data, access data for erase and program verification, or access the Auto-select modes.

The command register is alterable only when high voltage is applied to \(V_{p p}\). When high voltage is removed, the contents of the register default to the read command. The device then functions as a read only memory.

\section*{Performance}

AMD's windowless EPROMs offer access times of 120ns which allows operation of high-speed microprocessors and microcontrollers without wait-states. The windowless EPROM architecture supports separate chip enable ( \(\overline{\mathrm{CE}}\) ) and output enable ( \(\overline{\mathrm{OE}}\) ) controls in order to eliminate bus contention.

\section*{OPERATING RANGES}

\section*{Commerclal (C) Devices}

Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) ) \(\quad 0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Industrial (I) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) ) \(\quad-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended Commercial ( E ) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) ) \(\quad-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Military (M) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) ) \(\quad-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Operating ranges define those limits between which the functionality of the device is guaranteed.

DISTINCTIVE CHARACTERISTICS
- Flasherase \({ }^{\text {TM }}\) Electrical Bulk Chip-Erase
- One Second Typical Chip-Erase
- Compatlble with JEDEC Standard Byte

Wide 32-pin EEPROM Pinouts
- 32-pin DIP
- 32-pin PLCC
- Flashrite \({ }^{\text {TM }}\) Programming
- 10 1 S Typical Byte-Program
- Less than 2 Second Typical Chip Program
- Program and Erase Voltage
\(12.0 V_{ \pm} 5 \% V_{p p}\)
- Advanced CMOS Technology
- EPROM Compatible Process
- Extensive Manufacturing Experience
. Low Power Consumption
- 30mA Maximum Active Current
- \(100 \mu \mathrm{~A}\) Maximum Standby Current
- Command Register Architecture for Microprocessor/Micro-controller Compatible Write Interface
- 10,000 Program/Erase Cycles
- Provides On-Board Functionality for In-System-Write
- High Performance
- 120nS Maximum Access Time
- On Board Address and Data Latches
- \(5 \mathrm{~V} \pm 10 \%\) Single Power Supply

\section*{BLOCK DIAGRAM}


\section*{GENERAL DESCRIPTION}

This device is an alternative to the full-featured EEPROM.

The 28F010 is targeted for in-system alterable code- or data-storage applications where full-feature EEPROM functionality is either not required or not cost effective. The Am28F010 CMOS Flash memory provides the highest performance and most cost-effective alternative for high density rewritable non-volatile memory. Flash memory adds electrical chip-erase and reprogramming to AMD's EPROM technology. The entire memory content may be Flash erased and reprogrammed in a PROM programmer or test socket, on board during subassembly test, in-system during final test or after sale. In-system electrical erasure increases the memory's flexibility, while providing time and cost savings.

The device may be packaged in plastic DIP or PLCC and is ideal for use in auto-insertion manufacturing systems. The entire memory array may be erased and reprogrammed on-board using AMD's

Flasherase \({ }^{\text {TM }}\) and Flashrite \({ }^{\text {TM }}\) programming algorithms respectively.

\section*{Typlcal Applications}

Flash memory is ideal for storing code or data-tables in embedded control applications where periodic updates or data down-loading is required. Code updates may occur throughout the entire life of a system. Beginning with prototyping, code updates may also be necessary during subassembly or even in after-sale service. Electrical chip erasure eliminates the 15 to 20 minute ultraviolet erase and streamlines code updates. In addition both DIP or PLCC Flash devices may be soldered to the circuit board during subassembly. Test codes may be programmed into the device on board. Prior to shipment final code is downloaded to the device. Thus, Flash technology eliminates unnecessary handling and less reliable socketed connections, saves board space, and adds increased manufacturing flexibility. After-sale code updates are performed locally via an edge-connector, or remotely over a serial communication link.

CONNECTION DIAGRAMS


11559-002A


\section*{LOGIC SYMBOL}


\section*{FUNCTIONAL DESCRIPTION}

In-circuit electrical erase and reprogramming gives flash memory the flexibility of EEPROM. A command register in the Flash device manages the electrical erasure and reprogramming. The command register architecture allows for fixed power supplies during erasure and programming and does not require high voltage on control pins.

\section*{Read Mode}

The Flash device functions as a read only memory when high voltage is not applied to the \(V_{p p}\) pin. In this mode the external memory control signals produce the standard EPROM read, standby, output disable, and Auto-select modes.

\section*{Programming/Read Mode}

High voltage on the \(V_{p p}\) pin enables the erase and programming functions of the device. The same EPROM read, standby, and output disable functions are available to the system when high voltage is applied to the Vpp pin. All functions associated with altering memory contents (erase, erase-verify, program, and programverify) are accessed via the command register.
Standard microprocessor write timing is used to write commands into the register. Register contents serve as
input to an internal state machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data required for programming or erase operations. Standard microprocessor read timings are used to access array data, access data for erase and program verification, or access the Autoselect modes. As with EEPROM devices, the 28F010 uses a dedicated WE control pin for command execution.

The command register is alterable only when high voltage is applied to Vpp . When high voltage is removed, the contents of the register default to the read command. The device then functions as a read only memory. \(\mathrm{V}_{\mathrm{pp}}\) may be controlled with system hardware to provide secure write protect.

\section*{Performance}

AMD's Flash memories offer access times as fast as 120 ns . This high performance allows operation of highspeed microprocessors and microcontrollers without wait-states. The Flash architecture supports separate chip enable ( \(\overline{\mathrm{CE}}\) ) and output enable ( \(\overline{\mathrm{OE} \text { ) controls in }}\) order to eliminate bus contention.

\section*{OPERATING RANGES}

Commercial (C) Devices

Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) ) Industrial (I) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) )
Extended (E) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) )
Military (M) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) )
Operating ranges define those limits between which the functionality of the device is guaranteed.

\section*{DISTINCTIVE CHARACTERISTICS}
- OTP EPROM alternative:

Factory programmed
Fully tested and guaranteed to customer code
Low cost
- Mask ROM alternative:

Shorter leadtime
Lower volume per code
- Compatible with JEDEC-approved EPROM pinout
- High performance CMOS technology Fast access time - 100 ns Low power dissipation -
\(100 \mu \mathrm{~A}\) maximum standby current
- Available in plastic DIP and plastic leaded chip carrier

\section*{GENERAL DESCRIPTION}

The Am27X64 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 8,192 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM \({ }^{\text {TM }}\) devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufactures a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Typically, any byte can be accessed in less than 100 ns , allowing operation with high-performance microprocessors
without any WAIT states. The Am27X64 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.

\section*{BLOCK DIAGRAM}


\section*{PRODUCT SELECTOR GUIDE}
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline Family Part No. & \multicolumn{6}{|c|}{ Am27X64 } \\
\hline \begin{tabular}{l} 
Ordering Part No: \\
\(\pm 5 \%\) VCC Tolerance \\
\(\pm 10 \% ~ V C C ~ T o l e r a n c e ~\)
\end{tabular} & -105 & -125 & -155 & -205 & -255 & -305 \\
\hline & - & -120 & -150 & -200 & -250 & -300 \\
\hline Max. Access Time (ns) & 100 & 120 & 150 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{CE}}(\overline{\mathrm{E}})\) Access (ns) & 100 & 120 & 150 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{OE}}(\overline{\mathrm{G}})\) Access (ns) & 40 & 50 & 65 & 75 & 100 & 120 \\
\hline
\end{tabular}

\section*{DISTINCTIVE CHARACTERISTICS}
- OTP EPROM alternative:

Factory programmed
Fully tested and guaranteed to customer code Low cost
- Mask ROM alternative:

Shorter leadtime Lower volume per code
- Compatible with JEDEC-approved EPROM pinout
- High performance CMOS technology

Fast access time - 100 ns Low power dissipation -
\(100 \mu \mathrm{~A}\) maximum standby current
- Available in plastic DIP and plastic leaded chip carrier

\section*{GENERAL DESCRIPTION}

The Am27X128 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 16,384 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM \({ }^{\text {TM }}\) devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufactures a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Typically, any byte can be accessed in less than 100 ns , allowing operation with high-performance microprocessors
without any WAIT states. The Am27X128 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline Family Part No. & \multicolumn{6}{|c|}{ Am27X128 } \\
\hline Ordering Part No: & & & & & & \\
\(\pm 5 \%\) VCC Tolerance \\
\(\pm 10 \%\) VCC Tolerance & -105 & -125 & -155 & -205 & -255 & -305 \\
\hline & - & -120 & -150 & -200 & -250 & -300 \\
\hline Max. Access Time (ns) & 100 & 120 & 150 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{CE}}(\overline{\mathrm{E}})\) Access (ns) & 100 & 120 & 150 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{OE}}(\overline{\mathrm{G})}\) Access (ns) & 40 & 50 & 65 & 75 & 100 & 120 \\
\hline
\end{tabular}

\section*{DISTINCTIVE CHARACTERISTICS}
- OTP EPROM alternative:

Factory programmed
Fully tested and guaranteed to customer code
Low cost
- Mask ROM alternative:

Shorter leadtime
Lower volume per code
- Compatible with JEDEC-approved EPROM pinout
- High performance CMOS technology Fast access time - 100 ns Low power dissipation -
\(100 \mu \mathrm{~A}\) maximum standby current
- Available in plastic DIP and plastic leaded chip carrier

\section*{GENERAL DESCRIPTION}

The Am27X256 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 32,768 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM \({ }^{\text {TM }}\) devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufactures a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Typically, any byte can be accessed in less than 100 ns , allowing operation with high-performance microprocessors
without any WAIT states. The Am27X256 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline Family Part No. & \multicolumn{7}{|c|}{ Am27X256 } \\
\hline \begin{tabular}{l} 
Ordering Part No: \\
\(\pm 5 \%\) VCC Tolerance \\
\(\pm 10 \%\) Vcc Tolerance
\end{tabular} & -105 & -125 & -155 & -175 & -205 & -255 & -305 \\
\cline { 2 - 10 } & - & -120 & -150 & -170 & -200 & -250 & -300 \\
\hline Max. Access Time (ns) & 100 & 120 & 150 & 170 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{CE}}(\overline{\mathrm{E}})\) Access (ns) & 100 & 120 & 150 & 170 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{OE}}(\overline{\mathrm{G}})\) Access (ns) & 40 & 50 & 65 & 70 & 75 & 100 & 120 \\
\hline
\end{tabular}

\section*{DISTINCTIVE CHARACTERISTICS}
```

- OTP EPROM alternative:
Factory programmed
Fully tested and guaranteed to customer code
Low cost
Mask ROM alternative:
Shorter leadtime
Lower volume per code
- OTP EPROM alternative:
Factory programmed
Fully tested and guaranteed to customer code Low cost
Mask ROM alternative:
Shorter leadtime
Lower volume per code

```
- Compatible with JEDEC-approved EPROM pinout
- High performance CMOS technology Fast access time - 150 ns Low power dissipation .
\(100 \mu \mathrm{~A}\) maximum standby current
- Available in plastic DIP and plastic leaded chip carrier

\section*{GENERAL DESCRIPTION}

The Am27X512 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 65,536 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM \({ }^{\text {TM }}\) devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufactures a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Typically, any byte can be accessed in less than 150 ns , allowing operation with high-performance microprocessors
with reduced WAIT states. The Am27X512 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|}
\hline Family Part No. & \multicolumn{6}{|c|}{ Am27X512 } \\
\hline \begin{tabular}{c} 
Ordering Part No: \\
\(\pm 5 \%\) VCC Tolerance \\
\(\pm 10 \%\) VCC Tolerance
\end{tabular} & -155 & -175 & -205 & -255 & -305 \\
\hline & - & -170 & -200 & -250 & -300 \\
\hline Max. Access Time (ns) & 150 & 170 & 200 & 250 & 300 \\
\hline CE (Ē) Access (ns) & 150 & 170 & 200 & 250 & 300 \\
\hline OE (G) Access (ns) & 50 & 50 & 75 & 100 & 100 \\
\hline
\end{tabular}

\section*{DISTINCTIVE CHARACTERISTICS}
- OTP EPROM alternative:

Factory programmed
Fully tested and guaranteed to customer code
Low cost
- Mask ROM alternative:

Shorter leadtime
Lower volume per code
- Compatible with JEDEC-approved EPROM pinout
- High performance CMOS technology Fast access time - 170 ns Low power dissipation. \(100 \mu \mathrm{~A}\) maximum standby current
- Available in plastic DIP and plastic leaded chip carrier

\section*{GENERAL DESCRIPTION}

The Am27X010 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 131,072 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM \({ }^{\text {TM }}\) devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufactures a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Typically, any byte can be accessed in less than 170 ns , allowing operation with high-performance microprocessors
with reduced WAIT states. The Am27X010 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline Family Part No. & \multicolumn{4}{|c|}{ Am27X010 } \\
\hline \begin{tabular}{l} 
Ordering Part No: \\
\(\pm 5 \% ~ V C C ~ T o l e r a n c e ~\) \\
\(\pm 10 \% ~ V C C ~ T o l e r a n c e ~\)
\end{tabular} & -175 & -205 & -255 & -305 \\
\cline { 2 - 5 } & - & -200 & -250 & -300 \\
\hline Max. Access Time (ns) & 170 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{CE}}(\overline{\mathrm{E}})\) Access (ns) & 170 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{OE}}(\overline{\mathrm{G})}\) Access (ns) & 65 & 75 & 100 & 120 \\
\hline
\end{tabular}

\section*{DISTINCTIVE CHARACTERISTICS}
- OTP EPROM alternative:

Factory programmed
Fully tested and guaranteed to customer code Low cost
- Mask ROM alternative:

Shorter leadtime Lower volume per code
- Compatible with JEDEC-approved EPROM pinout
- High performance CMOS technology

Fast access time - 170 ns Low power dissipation -
\(100 \mu \mathrm{~A}\) maximum standby current
- Available in plastic DIP and plastic leaded chip carrier

\section*{GENERAL DESCRIPTION}

The Am27X1024 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 65,536 by 16 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM \({ }^{\text {TM }}\) devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufactures a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Typically, any byte can be accessed in less than 170 ns , allowing operation with high-performance microprocessors
with reduced WAIT states. The Am27X1024 offers separate Output Enable ( \(\overline{\mathrm{OE}}\) ) and Chip Enable ( \(\overline{\mathrm{CE}}\) ) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and \(250 \mu \mathrm{~W}\) in standby mode.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline Family Part No. & \multicolumn{4}{|c|}{ Am27X1024 } \\
\hline \begin{tabular}{l} 
Ordering Part No: \\
\(\pm 5 \% ~ V\) \\
CC Tolerance \\
\(\pm 10 \% ~ V C C ~ T o l e r a n c e ~\)
\end{tabular} & -175 & -205 & -255 & -305 \\
\cline { 2 - 5 } & - & -200 & -250 & -300 \\
\hline Max. Access Time (ns) & 170 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{CE}}(\overline{\mathrm{E}})\) Access (ns) & 170 & 200 & 250 & 300 \\
\hline\(\overline{\mathrm{OE}}(\overline{\mathrm{G})}\) Access (ns) & 65 & 75 & 100 & 120 \\
\hline
\end{tabular}


\section*{Table of Contents}
Static Random-Access Memories (Static RAMs)
Table of Contents for Section 4 ..... 4-2
Static NMOS-RAMs
Am9122 256x4 Static RAM ..... 4-3
Am91L22 256x4 Static RAM, Low Power ..... 4-3
Am21L41 4096x1 Static RAM, Low Power ..... 4-11
Am9044 4096×1 Static RAM ..... 4-19
Am90L44 4096x1 Static RAM, Low Power ..... 4-19
Am9114 \(1024 \times 4\) Static RAM ..... 4-26
Am91L14 \(1024 \times 4\) Static RAM, Low Power ..... 4-26
Am2147 4096x1 Static RAM ..... 4-35
Am21L47 4096x1 Static RAM, Low Power ..... 4-35
Am2148 1024x4 Static RAM ..... 4-44
Am2149 \(1024 \times 4\) Static RAM ..... 4-44
Am21L48 1024×4 Static RAM, Low Power ..... 4-44
Am21L49 1024x4 Static RAM, Low Power ..... 4-44
Am9150 1024×4 High Speed Static RNW RAM ..... 4-53
Am2167 \(16,384 \times 1\) Static RAM ..... 4-62
Am2168 4096x4 Static RN RAM ..... 4-71
Am2169 4096x4 Static RNW RAM ..... 4-71
Am9128 2048×8 Static RAM ..... 4-80
ASIC RAMsAm21301024×8 Dual-Port Static RAM4-90
Am2140 1024x8 Dual-Port Static RAM ..... 4-90
Am99C134 4,096x8 Dual-Port Static RAM ..... 4-111
Am99C1341 4,096x8 Dual-Port Static RAM, Advanced Information ..... 4-117
Am99C1441 4,096x8 Dual-Port Static RAM, Advanced Information ..... 4-117
Am99C10 \(256 \times 48\) Content Addressable Memory ..... 4-119
- High-performance replacement for 93422/93L422
- Fast access times - as low as 25 ns
- Low-power dissipation
- Low power: 440 mW (Commercial)

495 mW (Military)
- Single 5 -volt power supply \(- \pm 10 \%\) tolerance both Commercial and Military

\section*{GENERAL DESCRIPTION}

The Am9122/Am91L22 Series is a MOS pin-for-pin and functional replacement for the 93422/93L422 bipolar memories. These devices are high-performance, low-power, 1024 -bit, static, read/write random access memories. They offer a wide range of access times including versions as fast as 25 ns . Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient
design of small memory systems and allows finer resolution of incremental memory depth.

The Am9122/91L22 employs an output enable and two chip enable inputs to give the user better data control. High noise immunity, high output drive ( 4 TTL loads) and TTL logic voltage levels allow easy conversion from bipolar to MOS. \(10 \%\) power supply tolerances give better margins in the memory system.


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|}
\hline Part Number & Am9122-25 & Am9122-35 & Am91L22-35 & Am91L22-45 \\
\hline \multicolumn{2}{|l|}{ Maximum Access Time (ns) } & 25 & 35 & 35 & 45 \\
\hline \begin{tabular}{l} 
Maximum Operating \\
Current (mA)
\end{tabular} & \(\mathbf{0}^{\circ}\) to \(+\mathbf{7 0}^{\circ} \mathrm{C}\) & 120 & 120 & 80 & 80 \\
\cline { 2 - 6 } & \(-55^{\circ}\) to \(+\mathbf{1 2 5}^{\circ} \mathrm{C}\) & \(\mathrm{N} / \mathrm{A}\) & 135 & \(\mathrm{~N} / \mathrm{A}\) & 90 \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAM \\ Top View}

DIPs


CD000111

Note: Pin 1 is marked for orientation.

METALLIZATION AND PAD LAYOUT
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Address Designators } \\
\hline External & Internal \\
\hline\(A_{0}\) & \(A_{0}\) \\
\hline\(A_{1}\) & \(A_{1}\) \\
\hline\(A_{2}\) & \(A_{2}\) \\
\hline\(A_{3}\) & \(A_{3}\) \\
\hline\(A_{4}\) & \(A_{4}\) \\
\hline\(A_{5}\) & \(A_{5}\) \\
\hline\(A_{6}\) & \(A_{6}\) \\
\hline\(A_{7}\) & \(A_{7}\) \\
\hline
\end{tabular}


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM9122-25 & \\
\hline AM91L22-35 & \multirow{2}{*}{ DC, DCB, } \\
\cline { 1 - 1 } AM9122-35 & PC, PCB \\
\hline AM91L22-45 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{CPL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of packages, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM9122-35 & \multirow{2}{|c|}{ /DMC } \\
\hline AM91L22-45 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{PIN DESCRIPTION}
\(\mathrm{A}_{0}-\mathrm{A}_{7}\) Address (Input)
The 8 address inputs select one of the 256 4-bit words in the RAM.

\section*{\(\overline{C S}_{1}\) Chip Select 1 (Input)}

CS \(_{2}\) Chip Select 2 (Input)
\(\mathrm{CS}_{1}\) is active LOW and \(\mathrm{CS}_{2}\) is active HIGH. The device can be accessed only when both Chip Selects are active. If either Chip Select is not active, the device is deselected and the outputs will be in a high-impedance state.
WE Write Enable Input
\(\overline{W E}\) controls read and write operations. When WE is HIGH and \(\overline{O E}\) is LOW, data will be present at the data outputs. When \(\overline{W E}\) is LOW, data present on the data inputs will be
written into the selected memory location. The data outputs will be in a high-impedance state.
\(\overline{O E}\) Output Enable (Input)
\(\overline{O E}\) controls the state of the data outputs in conjunction with Chip Select and WE.
\(\mathrm{Dl}_{0}-\mathrm{Dl}_{3} \quad\) Data \(\mathrm{IN}^{(I n p u t)}\)
Data inputs to the RAM.
\(\mathrm{DO}_{0}-\mathrm{DO}_{3}\) Data Out (Output)
Data output from the RAM. The data output will be in a highimpedance state when either Chip Select is not active or OE is HIGH or WE is LOW.

\section*{VCC Power Supply +5 Volts}
\(V_{S S}\) Ground

\section*{ABSOLUTE MAXIMUM RATINGS (Note 1)}


Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 2)
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Commercial (C) Devices} \\
\hline Ambient Temperature & \(\left(T_{A}\right) \ldots \ldots \ldots \ldots \ldots \ldots \ldots .0\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................. +4.5 V to +5.5 V} \\
\hline Military (M) Devices & \\
\hline Ambient Temperature & \(\left(T_{A}\right) \ldots \ldots \ldots \ldots \ldots \ldots .55\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Supply Voltage (VCC) & 4.5 V to +5.5 \\
\hline
\end{tabular}

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for CPL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Test Conditions}} & \multicolumn{3}{|c|}{Am91L22-35
Am91L22-45} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { Am9122-25 } \\
& \text { Am9122-35 }
\end{aligned}
\]} & \multirow[b]{2}{*}{Unit} \\
\hline Parameter Symbol & Parameter
Description & & & Min. & Typ. & Max. & Min. & Typ. & Max. & \\
\hline VOH & Output HIGH Voltage & \(\mathrm{V}_{\mathrm{CC}}=\) Min. & \(\mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}\) & 2.4 & & & 2.4 & & & V \\
\hline \(\mathrm{VOL}^{\text {O}}\) & Output LOW Voltage & \(\mathrm{V}_{\mathrm{CC}}=\) Min. & \(\mathrm{lOL}^{\prime}=8.0 \mathrm{~mA}\) & & & 0.4 & & & 0.4 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & & & 2.1 & & \(\mathrm{V}_{\mathrm{CC}}\) & 2.1 & & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & & & -2.5 & & 0.8 & -2.5 & & 0.8 & V \\
\hline ILL & Input LOW Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=\) GND} & -10 & & & -10 & & & \(\mu \mathrm{A}\) \\
\hline 1 IH & Input HIGH Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}\)} & & & 10 & & & 10 & \(\mu \mathrm{A}\) \\
\hline \(V_{C D}\) & Input Diode Clamp Voltage & & & & & Note 3 & & & Note 3 & V \\
\hline lofF & Output Current ( Hi Z ) & \begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{OL}} \leqslant \mathrm{~V}_{\mathrm{OUT}} \leqslant \mathrm{~V}_{\mathrm{OH}}
\] \\
Output Disabled
\end{tabular} & \(T_{A}=\) Max & -10 & & 10 & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{los} & \multirow[t]{2}{*}{Output Short Circuit Current (Note 4)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\
& \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}
\end{aligned}
\]} & COM'L & & & -85 & & & -85 & \multirow[t]{2}{*}{mA} \\
\hline & & & MIL & & & -100 & & & -100 & \\
\hline \multirow[t]{2}{*}{ICC} & \multirow[t]{2}{*}{Power Supply Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=\text { Max. }, \\
& \text { IOUT }=0 \mathrm{~mA}
\end{aligned}
\]} & \(T_{A}=0^{\circ} \mathrm{C}\) & & & 80 & & & 120 & \multirow[t]{2}{*}{mA} \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) & & & 90 & & & 135 & \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Capacitance
\[
\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}
\] & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz} \\
& \left.\mathrm{~V}_{C C}=4.5 \mathrm{~V} \text { (Note } 5\right)
\end{aligned}
\]}} & & 3 & 5 & & 3 & 5 & \\
\hline Cout & Output Capacitance \(V_{\text {OUT }}=0 \mathrm{~V}\) & & & & 5 & 8 & & 5 & 8 & pr \\
\hline
\end{tabular}

Notes: 1. Absolute Maximum Rating are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the "instant-ON" case temperature.
3. The NMOS process does not provide a clamp diode. However, the Am9122/91L22 is insensitive to -3 \(V\) DC input levels and -5 \(V\) undershoot pulses of less than 10 ns (measured at \(50 \%\) point).
4. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
5. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
6. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified \(\mathrm{IOL}^{\prime} / \mathrm{I}_{\mathrm{OH}}\) and 30 pF load capacitance as in A under Switching Test Circuits.
7. Transition is measured at 1.5 V on the input to \(\mathrm{VOH}_{\mathrm{OH}}-500 \mathrm{mV}\) and \(\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}\) on the outputs using the load shown in B . \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{Pf}\).
8. \(\mathrm{t}_{\mathrm{w}}\) measured at \(\mathrm{t}_{\mathrm{wsa}}=\operatorname{Min}\).; \(\mathrm{t}_{\mathrm{wsa}}\) measured at \(\mathrm{t}_{\mathrm{w}}=\) Min.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for CPL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Notes 6, 7, 8)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|l|}{Am9122-25} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { Am91L22-35 } \\
\text { Am9122-35 }
\end{gathered}
\]} & \multicolumn{2}{|l|}{Am91L22-45} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & tacs & Chip Select Time & & 15 & & 25 & & 30 & ns \\
\hline 2 & tzacs & Chip Select to Hi-Z (Note 5 \& 7) & & 20 & & 30 & & 30 & ns \\
\hline 3 & \(\mathrm{t}_{\text {AOS }}\) & Output Enable Time & & 15 & & 25 & & 30 & ns \\
\hline 4 & tzROS & Output Enable to Hi-Z (Note 5 \& 7) & & 20 & & 30 & & 30 & ns \\
\hline 5 & \(t_{\text {AA }}\) & Address Access Time & & 25 & & 35 & & 45 & ns \\
\hline 6 & tzws & Write Disable to Hi-Z (Note 5 \& 7) & & 20 & & 30 & & 35 & ns \\
\hline 7 & tWR & Write Recovery Time & & 20 & & 25 & & 40 & ns \\
\hline 8 & tw & Write Pulse Width (Note 8) & 15 & & 25 & & 30 & & ns \\
\hline 9 & IWSD & Data Setup Time Prior to Write & 5 & & 5 & & 5 & & ns \\
\hline 10 & TWHD & Data Hold Time After Write & 5 & & 5 & & 5 & & ns \\
\hline 11 & IWSA & Address Setup Time (Note 8) & 5 & & 5 & & 10 & & ns \\
\hline 12 & tWHA & Address Hold Time & 5 & & 5 & & 5 & & ns \\
\hline 13 & twscs & Chip Select Setup Time & 5 & & 5 & & 5 & & ns \\
\hline 14 & twhes & Chip Select Hold Time & 5 & & 5 & & 5 & & ns \\
\hline
\end{tabular}

Notes: See notes following DC Characteristics table.

\section*{SWITCHING TEST CIRCUITS}


\section*{SWITCHING TEST WAVEFORM}


\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline maveform & "19urs & oviruts \\
\hline &  &  \\
\hline TIIII & MAY CHANGE
FROW WTOL & WILL BE CHAOM HTO
FAO \\
\hline IIIIII &  &  \\
\hline Xuby & \[
\begin{aligned}
& \text { DON I CARE } \\
& \text { ANY CHAWGE } \\
& \text { PERMITTED }
\end{aligned}
\] &  \\
\hline \[
\mathbb{H} \mathbb{H}
\] & comsmor &  \\
\hline
\end{tabular}


Read Mode


WF022050
Write Mode
(All above measurements implemented to 1.5 V unless otherwise stated.)
Note: Timing diagram represents one solution which results in an optimum cycle time. Timing may be changed in various applications as long as the worst-case limits are not violated.

\section*{TYPICAL PERFORMANCE CURVES}


\section*{DISTINCTIVE CHARACTERISTICS}
- Fully static storage and interface circuitry
- Automatic power-down when deselected
- Low power dissipation
- Am21L41; 220 mW active, 27.5 mW power down
- High output drive
- TTL compatible interface levels
- No power-on current surge

\section*{GENERAL DESCRIPTION}

The Am21L41 is a high-performance, 4096-bit, static, read/ write, random-access memory. It is organized as 4096 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to seven standard Schottky TTL loads or up to six standard TTL loads.

Only a single +5 -volt power supply is required. When deselected ( \(\overline{C S} \geqslant \mathrm{~V}_{\mathrm{IH}}\) ), the Am21L41 automatically enters
a power-down mode which reduces power dissipation by as much as \(85 \%\). When selected, the chip powers up again with no access time penalty.

Data In and Data Out use separate pins on the standard 18pin package. Data Out is the same polarity as Data In. Data Out is a three-state signal allowing wired-OR operation of several chips. Data In and Data Out may be connected together for operation in a common data bus environment.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline Part Number & Am21L41-12 & Am21L41-15 & Am21L41-20 & Am21L41-25 \\
\hline Maximum Access Time (ns) & 120 & 150 & 200 & 250 \\
\hline Maximum Actlvo Current (mA) & 55 & 40 & 40 & 40 \\
\hline Maximum Standby Current (mA) & 10 & 5 & 5 & 5 \\
\hline
\end{tabular}


Note: Pin 1 is marked for orientation.

\section*{METALLIZATION AND PAD LAYOUT}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Address Designators } \\
\hline External & Internal \\
\hline\(A_{0}\) & \(A_{2}\) \\
\hline\(A_{1}\) & \(A_{5}\) \\
\hline\(A_{2}\) & \(A_{4}\) \\
\hline\(A_{3}\) & \(A_{3}\) \\
\hline\(A_{4}\) & \(A_{8}\) \\
\hline\(A_{5}\) & \(A_{7}\) \\
\hline\(A_{6}\) & \(A_{1}\) \\
\hline\(A_{7}\) & \(A_{0}\) \\
\hline\(A_{8}\) & \(A_{11}\) \\
\hline\(A_{9}\) & \(A_{9}\) \\
\hline\(A_{10}\) & \(A_{10}\) \\
\hline\(A_{11}\) & \(A_{6}\) \\
\hline
\end{tabular}


Die Size: \(0.130^{\prime \prime} \times 0.106^{\prime \prime}\)

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM21L41-12 & \\
\hline AM21L41-15 & \multirow{3}{*}{ PC, PCB, DC, } \\
\hline AM21L41-20 & DCB \\
\hline AM21L41-25 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{PIN DESCRIPTION}
\(\mathbf{A}_{0}-\mathbf{A}_{11}\) Address (Inputs)
The address input lines select memory location from which to read or write.
\(\overline{\mathbf{C S}} \overline{\text { Chip Select }}\) (Input, Active LOW)
The Chip Select line selects the memory device for active operation.

WE Write Enable (Input, Active LOW)
When both CS and WE are LOW, data on the input lines is written to the location presented on the address input lines.

DIN Data In (Input)
This pin is used to enter data during write operations.
Dout Data Out (Output, Three-State)
The content of the selected memory location is presented on the Data Output line during read operations (CS LOW, \(\overline{W E}\) HIGH). The line goes three-state during write operations.
VCC Power Supply
\(V_{\text {SS }}\) Ground

\section*{ABSOLUTE MAXIMUM RATINGS (Note 1)}

Storage Temperature \(\qquad\) -65 to \(+150^{\circ} \mathrm{C}\) Ambient Temperature with

Power Applied \(\qquad\) 0 to \(+70^{\circ} \mathrm{C}\) Supply Voltage................................. - 0.5 V to +7.0 V All Signal Voltage with
Respect to Ground......................... - 1.5 V to +7.0 V
Power Dissipation ...............................................1.2 W
DC Output Current
20 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 2)
Commcercial (C) Devices
Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ). ...... 0 to \(+70^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test Conditions}} & \multicolumn{2}{|l|}{Am21L41-12} & \multicolumn{2}{|l|}{Am21L41-15, Am21L41-20, Am21L41-25} & \multirow[b]{2}{*}{Units} \\
\hline Symbol & Description & & & Min. & Max. & Min. & Max. & \\
\hline IOH & Output HIGH Current & \(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) & -4 & & -4 & & mA \\
\hline lOL & Output LOW Current & \(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}\) & \(\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & 8 & & 8 & & mA \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & & & 2.0 & 6.0 & 2.0 & 6.0 & \(V\) \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & & & -2.5 & 0.8 & -2.5 & 0.8 & V \\
\hline IIX & Input Load Current & \(\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {CC }}\) & & & 10 & & 10 & \(\mu \mathrm{A}\) \\
\hline loz & Output Leakage Current & \begin{tabular}{l}
\[
V_{S S} \leqslant V_{O} \leqslant V_{C C}
\] \\
Output Disabled
\end{tabular} & \(\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & -10 & 10 & -10 & 10 & \(\mu \mathrm{A}\) \\
\hline los & Output Short-Circuit Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{SS}} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant \mathrm{~V}_{\mathrm{CC}} \\
& \text { (Note } 3 \text { ) }
\end{aligned}
\] & 0 to \(+70^{\circ} \mathrm{C}\) & -120 & 120 & -120 & 120 & mA \\
\hline Icc & \(V_{C C}\) Operating Supply Current & Max. \(V_{\text {CC }}\), \(\mathrm{CS} \leqslant \mathrm{V}_{\text {IL }}\) & \(T_{\text {A }}=0^{\circ} \mathrm{C}\) & & 55 & & 40 & mA \\
\hline ISB & Automatic CS Power Down Current & \[
\begin{aligned}
& \text { Max. } V_{\text {cc. }}\left(\overline{C S} \geqslant V_{I H}\right) \\
& \text { (Note } 5)
\end{aligned}
\] & & & 10 & & 5.0 & mA \\
\hline \(\mathrm{C}_{1}\) & Input Capacitance (Note 13) & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Test Frequency \(=1.0 \mathrm{MHz}\) \(T_{A}=25^{\circ} \mathrm{C}\), All pins at 0 V}} & & 5.0 & & 5.0 & \multirow[t]{2}{*}{pF} \\
\hline \(\mathrm{C}_{0}\) & Output Capacitance (Note 13) & & & & 6.0 & & 6.0 & \\
\hline
\end{tabular}

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purpose, operating temperature is defined as the "instant-ON" case temperature.
3. Short-circuit test duration should not exceed 30 seconds. Actual testing is performed for only 5 ms .
4. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.5 V and output loading of the specified \(\mathrm{IOL}_{\mathrm{L}} / \mathrm{I}_{\mathrm{OH}}\) and \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) load capacitance (reference A . under Switching Test Circuit.).
5. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. A pull-up resistor to \(V_{C C}\) on the CS input is required to keep the device deselected during VCC power up, otherwise ISB will exceed values given.
7. Chip deselected greater than 55 ns prior to selection.
8. Chip deselected less than 55 ns prior to selection.
9. Transtion is measured at \(\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}\) and \(\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}\) levels on the output from 1.5 V level on the input with load shown in Figure \(A\) using \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\) (under switching test circuit).
10. WE is HIGH for read cycle.
11. Device is continuously selected, \(\overline{C S}=\mathrm{V}_{1 \mathrm{~L}}\).
12. Address valid prior to or coincident with ĊS transition LOW.
13. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at anytime the design is modified where capacitance may be affected.

TYPICAL DC and AC CHARACTERISTICS

Supply Current Versus Supply Voltage


Normallzed Access Time Versus Supply Voltage


Typical Power-On Current Versus Power Supply


Supply Current
Versus Amblent Temperature


Normalized Access Time Versus Amblent Temperature


Access Time Change Versus Input Voltage


Output Source Current Versus Output Voltage


Output Sink Current Versus Output Voltage


OP000861
Access TIme Change Versus Output Loading


SWITCHING TEST CIRCUIT


\section*{A. Output Load}

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (See Notes 4-12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|l|}{Am21L41-12} & \multicolumn{2}{|l|}{Am21L41-15} & \multicolumn{2}{|l|}{Am21L41-20} & \multicolumn{2}{|l|}{Am21L41-25} & \multirow[b]{2}{*}{Units} \\
\hline & & & Min. & Max. & Min. & Max. & MIn. & Max. & Min. & Max. & \\
\hline \multicolumn{12}{|l|}{Read Cycle} \\
\hline 1 & tre & Address Valid to Address Do Not Care Time (Read Cycle Time) & 120 & & 150 & & 200 & & 250 & & ns \\
\hline 2 & \({ }_{\text {t }}\) A & Address Valid to Data Out Valid Delay (Address Access Time) & & 120 & & 150 & & 200 & & 250 & ns \\
\hline 3 & \(\mathrm{t}_{\text {ASC1 }}\) & Chip Select LOW to Data (Note 7) & & 120 & & 150 & & 200 & & 250 & ns \\
\hline 4 & \(\mathrm{t}_{\text {ASC2 }}\) & Out Valid & & 130 & & 160 & & 200 & & 250 & ns \\
\hline 5 & tlz & Chip Select LOW to Data Out On (Note 9, 13) & 10 & & 10 & & 10 & & 10 & & ns \\
\hline 6 & \({ }_{\text {Hz }}\) & Chip Select HIGH to Data Out Off (Note 9, 13) & 0 & 60 & 0 & 60 & 0 & 60 & 0 & 60 & ns \\
\hline 7 & \(\mathrm{t}_{\mathrm{OH}}\) & Output hold after address change & 10 & & 10 & & 10 & & 10 & & ns \\
\hline 8 & tpD & Chip Select HIGH to Power LOW Delay (Note 13) & & 60 & & 60 & & 60 & & 60 & ns \\
\hline 9 & tpu & Chip Select LOW to Power HIGH Delay (Note 13) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline \multicolumn{12}{|l|}{Write Cycle} \\
\hline 10 & twc & Address Valid to Address Do Not Care Time (Write Cycle Time) & 120 & & 150 & & 200 & & 250 & & ns \\
\hline 11 & twp & Write Enable LOW to Write Enable HIGH Time (Note 5) & 60 & & 60 & & 60 & & 75 & & ns \\
\hline 12 & tWR & Write Enable HIGH to Address Do Not Care Time & 10 & & 15 & & 20 & & 20 & & ns \\
\hline 13 & twz & Write Enable LOW to Data Out Off Delay (Notes 9, 13). & 0 & 70 & 0 & 80 & 0 & 80 & 0 & 80 & ns \\
\hline 14 & tDW & Data in Valid to Write Enable HIGH Time & 50 & & 60 & & 60 & & 75 & & ns \\
\hline 15 & tDH & Write Enable HIGH to Data In Do Not Care Time & 10 & & 10 & & 10 & & 10 & & ns \\
\hline 16 & \(t_{A S}\) & Address Valid to Write Enable LOW Time & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 17 & tcw & Chip Select LOW to Write Enable HIGH Time (Note 5) & 110 & & 135 & & 180 & & 230 & & ns \\
\hline 18 & tow & Write Enable HIGH to Output Turn On (Notes 9, 13) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 19 & taw & Address Valid to End of Write & 110 & & 135 & & 180 & & 230 & & ns \\
\hline
\end{tabular}

Notes: See notes following DC Characteristics table.

SWITCHING WAVEFORMS (Cont'd.)


WF000231
Read Cycle No. 1 (Notes 10 \& 11)


Read Cycle No. 2 (Notes \(10 \& 12\) )

\section*{SWITCHING WAVEFORMS}


Write Cycle No. 1 (WE Controlled)


Write Cycle No. 2 ( \(\overline{C S}\) Controlled)
Note: If CS goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

\section*{DISTINCTIVE CHARACTERISTICS}
- Low operating and standby power
- Access times down to 200 ns
- Am9044 is a direct plug-in replacement for 4044
- High output drive - 4.0 mA sink current @ 0.4 V
- TTL identical interface logic levels

\section*{GENERAL DESCRIPTION}

The Am9044/Am90L44 Series are high-performance, static, N-Channel, read/write, random-access memories organized as \(4096 \times 1\). Operation is from a single 5 V supply, and all input/output levels are identical to standard TTL specifications. A Low-power version is available with power savings of about \(30 \%\).

Data readout is not destructive and the same polarity as data input. CS provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 4.0 mA Am9044 provide increased short-circuit current for improved drive.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|l|c|c|c|c|}
\hline \multicolumn{2}{|l|}{ Part Number } & \multicolumn{4}{|c|}{ Am9044/Am90L44 } \\
\hline Speed Indicator & B & C & D & E \\
\hline \begin{tabular}{l} 
Maximum \\
Access Time (ns)
\end{tabular} & 450 & 300 & 250 & 200 \\
\hline \multirow{2}{*}{0 to \(+70^{\circ} \mathrm{C}\)} & \multirow{2}{*}{ ICC (mA) } & Standard & 70 & 70 & 70 \\
\cline { 3 - 6 } & Low-Power & 50 & 50 & 70 & - \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAM}

\section*{Top View}

DIPs


CD000142

Note: Pin 1 is marked for orientation.

\section*{METALLIZATION AND PAD LAYOUT}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Address Designators } \\
\hline External & Internal \\
\hline\(A_{0}\) & \(A_{2}\) \\
\hline\(A_{1}\) & \(A_{1}\) \\
\hline\(A_{2}\) & \(A_{0}\) \\
\hline\(A_{3}\) & \(A_{8}\) \\
\hline\(A_{4}\) & \(A_{9}\) \\
\hline\(A_{5}\) & \(A_{10}\) \\
\hline\(A_{6}\) & \(A_{3}\) \\
\hline\(A_{7}\) & \(A_{4}\) \\
\hline\(A_{8}\) & \(A_{5}\) \\
\hline\(A_{9}\) & \(A_{7}\) \\
\hline\(A_{10}\) & \(A_{6}\) \\
\hline\(A_{11}\) & \(A_{11}\) \\
\hline
\end{tabular}


Die Size \(0.137^{\prime \prime} \times 0.167^{\prime \prime}\)

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
e. Temperature Range
e. Optional Processing

a. DEVICE NUMBER/DESCRIPTION

Am9044/Am90L44
\(4096 \times 1\) Static RAM \(4 \mathrm{~K} \times 1\) SRAM
Am90L44 = Low-Power Version
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM9044B \\
\hline AM90L44B \\
\hline AM9044C \\
\hline AM90L44C & \\
\hline AM9044D & \\
\hline AM90L44D & \\
\hline PC, PCB, \\
\hline AM9044E & \\
\hline AM90L44E & \\
\hline
\end{tabular}

\section*{PIN DESCRIPTION}

\section*{\(\mathbf{A}_{0}-\mathbf{A}_{11}\) Address Inputs (Inputs)}

The address input lines select the memory location from which to read or write.
\(\overline{\text { CS }} \overline{\text { Chip Select }}\) (Input, Active LOW)
The CS line selects the memory device for active operation.
\(\overline{W E}\) Write Enable (Input, Active LOW)
When both CS and WE are LOW, data on the input lines is written to the location presented on the address input lines.
\(D_{\text {IN }} \quad\) Data In (Input)
This pin is used to enter data during write operations.
Dout Data Out (Output, Three-State)
The content of the selected memory location is presented on the Data Output line during read operations (CS LOW, WE HIGH). The line goes three-state during write operations.
\begin{tabular}{ll} 
VCC & Power Supply \\
\(\mathbf{V}_{\text {SS }}\) & Ground
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS (Note 1)}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Storage Temperature .........................-65 to \(+150^{\circ} \mathrm{C}\)}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Power Applied...................................... 0 to \(70^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Supply Voltage............................... 0.5 V to + 7.0 V} \\
\hline \multicolumn{2}{|l|}{All Signal Voltage with} \\
\hline \multicolumn{2}{|l|}{Respect to Ground.......................-0.5 V to +7.0 V} \\
\hline \multicolumn{2}{|l|}{Power Dissipation .........................................1.0 W} \\
\hline & \\
\hline
\end{tabular}

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGES (Note 2)
Commercial (C) Devices
Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) ....................... 0 to \(+70^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)


Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the "instant-on" case temperature
3. Test conditions assume signal transition time of 10 ns or less, timing reference levels of 1.5 V , and output loading of the specified \(\mathrm{lOL} / \mathrm{OH}\) plus 100 pF or 5 pF for TCX, TOTD, TOTW and Two.
4. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
5. The specified address access time will be valid only when CS is LOW soon enough for tco to elapse.
6. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.
7. Transition is measured from 1.5 V on the input to \((\mathrm{VOH}-500 \mathrm{mV})\) and \(\left(\mathrm{VOL}_{\mathrm{OL}}+500 \mathrm{mV}\right)\) on the output using \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\).

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products,
Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Notes 3-6)

\begin{tabular}{|c|c|l|c|c|c|c|c|c|c|}
\hline 1 & \(t_{\text {RC }}\) & \begin{tabular}{l} 
Address Valid to Address Do Not Care Time \\
(Read Cycle Time)
\end{tabular} & 450 & & 300 & & 250 & & 200 \\
\hline 2 & \(t_{\text {A }}\) & \begin{tabular}{l} 
Address Valid to Data Out Valid Delay (Address \\
Access Time)
\end{tabular} & & 450 & & 300 & & 250 & \\
\hline 3 & \(t_{\text {CO }}\) & Chip Select LOW to Data Out Valid (Note 5) & & 100 & & 100 & & 70 & \\
\hline 4 & \(t_{\text {CX }}\) & Chip Select LOW to Data Out On (Note 6, 7) & 10 & & 10 & & 10 & & 10 \\
\hline 5 & \(t_{\text {OTD }}\) & Chip Select HIGH to Data Out Off (Note 6, 7) & & 100 & & 80 & & 60 & \\
\hline 6 & \(t_{\text {OHA }}\) & Output hold time after address change & 20 & & 20 & & 20 & & 20 \\
\hline
\end{tabular} WRITE CYCLE
\begin{tabular}{|c|c|l|l|l|l|l|l|l|l|}
\hline 7 & twC & \begin{tabular}{l} 
Address Valid to Address Do Not Care Time \\
(Write Cycle Time)
\end{tabular} & 450 & & 300 & & 250 & & 200 \\
\hline 8 & tW & \begin{tabular}{l} 
Write Enable LOW to Write \\
Enable HIGH TIme (Note 4)
\end{tabular} & 200 & & 150 & & 100 & & 100 \\
\hline 9 & tWR & \begin{tabular}{l} 
Write Enable HIGH to Address Do Not Care \\
Time
\end{tabular} & 0 & & 0 & & 0 & & 0 \\
\hline 10 & toTw & \begin{tabular}{l} 
Write Enable LOW to Data Out Off Delay \\
(Note 6, 7)
\end{tabular} & & 100 & & 80 & & 60 & \\
\hline 11 & tDW & Data In Valid to Write Enable HIGH Time & 200 & & 150 & & 100 & & 100 \\
\hline 12 & tDH & \begin{tabular}{l} 
Write Enable HIGH to Data In Do Not Care \\
Time
\end{tabular} & 0 & & 0 & & 0 & & 0 \\
\hline 13 & taW & Address Valid to Write Enable LOW Time & 0 & & 0 & & 0 & & 0 \\
\hline 14 & tCW & \begin{tabular}{l} 
Chip Select LOW to Write \\
Enable HIGH Time (Note 4)
\end{tabular} & 200 & & 150 & & 100 & & 100 \\
\hline 15 & two & \begin{tabular}{l} 
Write Enable HIGH To Output Turn On \\
(Note 6, 7)
\end{tabular} & 0 & 100 & 0 & 100 & 0 & 70 & 0 \\
\hline
\end{tabular}

Notes: See notes following DC Characteristics table.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{lll} 
WAVEFORM & INPPUTS & \begin{tabular}{l} 
OUTPUTS \\
MUSTBE \\
STEADY
\end{tabular} \\
\hline
\end{tabular}


Notes: See notes following DC Characteristics table.

\section*{TYPICAL PERFORMANCE CURVES}

Normalized Suplly Current Versus Supply Voltage

\section*{Normalized Access Time Versus} Supply Voltage

Normalized Access Time Versus Output Loading


Normalized Access Time Versus

OP000922

Ambient Temperature




OP000912

Normalized Supply Current Versus Ambient Temperature


\section*{DISTINCTIVE CHARACTERISTICS}
- Low operating and standby power
- Access times down to 200 ns
- Am9114 is a direct plug-in replacement for 2114
- High output drive: 3.2-mA sink current © 0.4 V
- TTL-identical input/output levels

\section*{GENERAL DESCRIPTION}

The Am9114/Am91L14 Series are high-performance, static, N-Channel, read/write, random-access memories organized as \(1024 \times 4\). Operation is from a single \(5-\mathrm{V}\) supply, and all input/output levels are identical to standard TL specifications. Low-power version is available with power savings of over \(30 \%\).

Data readout is not destructive and the same polarity as data input. CS provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 3.2 mA for Am9114 provides increased short-circuit current for improved capacitive drive.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|l|l|c|c|c|}
\hline \multicolumn{2}{|l|}{ Part Number } & \multicolumn{2}{|c|}{ Am9114/91L14 } & Am9114/91L14 \\
\hline Speed Indicator & B & C & E \\
\hline \begin{tabular}{l} 
Maximum \\
Access Time (ns)
\end{tabular} & 450 & 300 & 200 \\
\hline \multirow{2}{*}{0 to \(+70^{\circ} \mathrm{C}\)} & \multirow{2}{*}{ ICC (mA) } & Standard & 70 & 70 & 70 \\
\hline & Low-Power & 50 & 50 & 50 \\
\hline \multirow{2}{*}{-55 to \(+125^{\circ} \mathrm{C}\)} & \multirow{2}{*}{ ICC (mA) } & Standard & 80 & 80 & 80 \\
\cline { 3 - 6 } & Low-Power & 60 & 60 & 60 \\
\hline
\end{tabular}

CONNECTION DIAGRAM
Top View
DIPs


CD000132

Note: Pin 1 is marked for orientation.

\section*{METALLIZATION AND PAD LAYOUT}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Address Designators } \\
\hline External & Internal \\
\hline\(A_{0}\) & \(A_{9}\) \\
\hline\(A_{1}\) & \(A_{8}\) \\
\hline\(A_{2}\) & \(A_{7}\) \\
\hline\(A_{3}\) & \(A_{0}\) \\
\hline\(A_{4}\) & \(A_{1}\) \\
\hline\(A_{5}\) & \(A_{2}\) \\
\hline\(A_{6}\) & \(A_{3}\) \\
\hline\(A_{7}\) & \(A_{4}\) \\
\hline\(A_{8}\) & \(A_{5}\) \\
\hline\(A_{9}\) & \(A_{6}\) \\
\hline
\end{tabular}


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

. DEVICE NUMBER/DESCRIPTION
Am9114/Am91L. 14
\(1024 \times 4\) Static RAM
Am91L14 = Low-Power Version
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Valid Combinations } \\
\hline AM9114B & \\
\hline AM91L14B & \\
\hline AM9114C & \\
\hline AM91L14C & PC, PCB, \\
\hline AM9114E & DCB \\
\hline AM91L14E & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM9114B & \\
\hline AM91L14B & \\
\hline AM9114C & \multirow{3}{*}{ /BVA } \\
\hline AM91L14C & \\
\hline AM9114E & \\
\hline AM91L.14E & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

PIN DESCRIPTION
\(\mathbf{A}_{\mathbf{0}} \mathbf{-} \mathbf{A g}_{\mathbf{g}}\) Address Inputs
The address input lines select the memory location from which to read or write.
CS Chip Select (Input, Active LOW)
The CS line selects the memory device for active operation.

WE Write Enable (Input, Active LOW) When both CS and WE are LOW, data on the input lines is written to the location presented on the address input lines.
\(\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{4}\) Data \(\mathrm{In} /\) Out Bus (Bidirectional) These lines provide the path for data to be written to or read from the selected memory location.
VCC Power Supply
VSS Ground

TABLE 1. SUPPLY CURRENT ADVANTAGE
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Worst Case Current \\
(mA at \(0^{\circ} \mathrm{C}\) )
\end{tabular}} \\
\hline Configuration & \begin{tabular}{c} 
Part \\
Number
\end{tabular} & \begin{tabular}{c}
\(100 \%\) \\
Duty Cycle
\end{tabular} & \begin{tabular}{c}
\(50 \%\) \\
Duty Cycle
\end{tabular} \\
\hline & 9114 & 280 & 280 \\
\(2 \mathrm{~K} \times 8\) & 91 L 14 & 200 & 200 \\
\hline & 9114 & 840 & 840 \\
\hline & \(9 \mathrm{~K} \times 12\) & 91 L 14 & 600 \\
\hline & & & 600 \\
\hline & 9114 & 2240 & 2240 \\
& 91 L 14 & 1600 & 1600 \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS (Note 1)}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Storage Temperature ......................... -65 to +150 \({ }^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Ambient Temperature with} \\
\hline Power Applied. & -55 to \(+125^{\circ} \mathrm{C}\) \\
\hline Supply Voltage ..............................-0.5 V to +7.0 V & 0.5 V to +7.0 V \\
\hline \multicolumn{2}{|l|}{Signal Voltages with} \\
\hline Respect to Ground. & 0.5 V to +7.0 V \\
\hline Power Dissipation & .1.0 W \\
\hline DC Output Current & .10 mA \\
\hline
\end{tabular}

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

\section*{OPERATING RANGES (Note 2)}

Commercial (C) Devices
Ambient Temperature ( \(T_{A}\) ) \(\ldots \ldots \ldots \ldots \ldots . . .0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Supply Voltage (VCC) ...................... +4.5 V to +5.5 V
Military (M) Devices*
Case Temperature ( T C )................\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military products \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\) and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{3}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline IOH & Output HIGH Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=+4.5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}
\end{aligned}
\] & \multicolumn{2}{|l|}{91(L)14} & -1.0 & & \multirow[b]{3}{*}{mA} \\
\hline \multirow[b]{2}{*}{1 OL} & \multirow[b]{2}{*}{Output LOW Current} & \multirow[b]{2}{*}{\(V_{O L}=0.4 \mathrm{~V}\)} & \(\mathrm{T}_{A}=70^{\circ} \mathrm{C}\) & 91(L)14 & 3.2 & & \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}\) & 91(L)14 & 2.4 & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & & & & 2.0 & \(\mathrm{V}_{\mathrm{CC}}\) & \multirow{2}{*}{V} \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Voltage & & & & -0.5 & 0.8 & \\
\hline IIX & Input Load Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}\)} & & 10 & \multirow[b]{3}{*}{\(\mu \mathrm{A}\)} \\
\hline \multirow[b]{2}{*}{102} & \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{S S} \leqslant V_{O} \leqslant V_{C C} \\
& \text { Output Disabled }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=0\) to \(+70^{\circ} \mathrm{C}\)} & -10 & 10 & \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=-55\) to + & \(25^{\circ} \mathrm{C}\) & -50 & 50 & \\
\hline \multirow[t]{2}{*}{los} & \multirow[t]{2}{*}{Output Short Circuit Current} & \multirow[t]{2}{*}{(Note 3)} & \multicolumn{2}{|l|}{91 (L)14C} & & 75 & \multirow[t]{2}{*}{mA} \\
\hline & & & 91 (L) 14M & & & 75 & \\
\hline \multirow{3}{*}{Icc} & \multirow{3}{*}{Operating Supply Current} & \multirow{3}{*}{\[
\begin{aligned}
& V_{C C}=M a x_{2} \\
& C S \leqslant V_{\text {IL }}
\end{aligned}
\]} & \multirow[t]{2}{*}{\(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\)} & Standard devices & & 70 & \multirow{3}{*}{mA} \\
\hline & & & & L devices & & 50 & \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) & Standard devices L devices & & \[
\begin{aligned}
& 80 \\
& 60 \\
& \hline
\end{aligned}
\] & \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Capacitance & \multirow[b]{2}{*}{( Note 7)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& f=1.0 \mathrm{MHz}, \\
& T_{A}=25^{\circ} \mathrm{C}, \\
& \text { All pins at ov }
\end{aligned}
\]}} & & 7 & \multirow[b]{2}{*}{pF} \\
\hline \(\mathrm{Cl}_{1 / \mathrm{O}}\) & 1/O Capacitance & & & & & 7 & \\
\hline
\end{tabular}

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the "Instant-ON" case temperature.
3. For test purposes, not more than one output at a time should be shorted. Short-circuit test duration should not exceed 30 seconds. Actual testing is performed for only 5 ms .
4. Test conditions assume signal transition time of 10 ns or less, timing reference levels of 1.5 V , output loading of the specified \(\mathrm{IOL} / \mathrm{lOH}\) plus 100 pF or plus 5 pF for TCX, TOTP and TOTw.
5. The internal write time of the memory is defined by the overlap of CS LOW and \(\overline{W E}\) LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. The specified address access time will be valid only when Chip Select is low soon enough for tco to elapse.
7. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.
8. Transition is measured from 1.5 V on the input to ( \(\mathrm{VOH}-500 \mathrm{mV}\) ) and ( \(\mathrm{VOL}+500 \mathrm{mV}\) ) on the output.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Notes 4-6)
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|}
\hline & & & \multicolumn{2}{|c|}{ B Devices } & \multicolumn{2}{|c|}{ C Devices } & \multicolumn{2}{|c|}{ E Devices } & \\
No. & \begin{tabular}{c} 
Parameter \\
Symbol
\end{tabular} & \begin{tabular}{c} 
Parameter \\
Descriptlon
\end{tabular} & Min. & Max. & Min. & Max. & Min. & Max. & Unit \\
\hline
\end{tabular}
read cycle
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline 1 & \(t_{\text {R }}\) & Address Valid to Address Do Not Care Time (Read Cycle Time) & 450 & & 300 & & 200 & & ns \\
\hline 2 & \(t_{A}\) & Address Valid to Data Out Valid Delay (Address Access Time) & & 450 & & 300 & & 200 & ns \\
\hline 3 & tco & Chip Select LOW to Data Out Valid (Note 6) & & 120 & & 100 & & 70 & ns \\
\hline 4 & tcx & Chip Select LOW to Data Out On (Notes 7, 8) & 10 & & 10 & & 10 & & ns \\
\hline 5 & toto & Chip Select HIGH to Data Out Off (Notes 7, 8) & & 100 & & 80 & & 60 & ns \\
\hline 6 & toha & Output hold after address change & 50 & & 50 & & 50 & & ns \\
\hline
\end{tabular}

WRITE CYCLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline 7 & twc & Address Valid to Address Do Not Care Time (Write Cycle Time) & 450 & & 300 & & 200 & & ns \\
\hline 8 & tw & Write Enable LOW to Write Enable HIGH Time (Note 5) & 200 & & 150 & & 120 & & ns \\
\hline 9 & twr & Write Enable HIGH to Address Do Not Care Time & 0 & & 0 & & 0 & & ns \\
\hline 10 & totw & Write Enable LOW to Data Out Off Delay (Notes 7, 8) & & 100 & & 80 & & 60 & ns \\
\hline 11 & tow & Data In Valid to Write Enable HIGH Time & 200 & & 150 & & 120 & & ns \\
\hline 12 & \(\mathrm{t}_{\mathrm{DH}}\) & Write Enable HIGH to Data In Do Not Care Time & 0 & & 0 & & 0 & & ns \\
\hline 13 & \(t_{\text {aW }}\) & Address Valid to Write Enable LOW Time & 0 & & 0 & & 0 & & ns \\
\hline 14 & tow & \begin{tabular}{l}
Chip Select LOW to Write \\
Enable HIGH Time (Note 5)
\end{tabular} & 200 & & 150 & & 120 & & 90 \\
\hline
\end{tabular}

Notes: See notes following DC Characteristics table.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{3}{*}{WAVEFORM} & INPUTS & OUTPUTS \\
\hline & & \\
\hline & MUST BE STEADY & \begin{tabular}{l}
WILL 8 E \\
STEADY
\end{tabular} \\
\hline  & may change FROM H TOL & WILL BE changing FROM H TOL \\
\hline  & MAY CHANGE FROML TOH & WILL BE CHANGING FROML TOH \\
\hline xxyd & DON'T CARE: ANY CHANGE PERMITTED & changing: STATE UNKNOWN \\
\hline  & does not APPLY & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


WF000171
Notes: See notes following DC Characteristics table.

\section*{TYPICAL PERFORMANCE CURVES}


\section*{DISTINCTIVE CHARACTERISTICS}
- High speed - access times down to 35 ns maximum
- Automatic power-down when deselected
- Low power dissipation
- High output drive
- TTL compatible interface levels
- No power-on current surge

\section*{GENERAL DESCRIPTION}

The Am2147/Am21L47 Series are high-performance, \(4096 \times 1\)-bit, static, read/write, random-access memories. It is organized as 4096 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to seven standard TTL loads or up to six Schottky TTL loads.

Only a single +5 -volt power supply is required. When deselected \(\left(\overline{\mathrm{CS}} \geqslant \mathrm{V}_{1 H}\right)\), the Am2147 automatically enters a
power-down mode which reduces power dissipation by more than \(85 \%\). When selected, the chip powers up again with no access time penalty.

Data In and Data Out use separate pins on the standard 18pin package. Data Out is the same polarity as Data In. Data Out is a three-state signal allowing wired-or operation of several chips. Data In and Data Out may be connected together for operation in a common data bus environment.

BLOCK DIAGRAM


BD000051

PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline Part Number & Am2147-35 & Am2147-45 & Am21L47-45 & Am2147-55 & Am21L47-55 & Am2147-70 & Am21L47-70 \\
\hline \begin{tabular}{l} 
Maximum Access \\
time (ns)
\end{tabular} & 35 & 45 & 45 & 55 & 55 & 70 & 70 \\
\hline \begin{tabular}{l} 
Maximum Active \\
Current (mA)
\end{tabular} & 180 & 180 & 125 & 180 & 125 & \begin{tabular}{c}
160 \\
\((180\) \\
mil)
\end{tabular} & 125 \\
\hline \begin{tabular}{l} 
Maximum Standby \\
Current (mA)
\end{tabular} & 30 & 30 & 15 & 30 & 15 & \begin{tabular}{c}
20 \\
\((30\) mil)
\end{tabular} & 15 \\
\hline \begin{tabular}{l} 
Full Military Operating \\
Range Version
\end{tabular} & & Yes & & Yes & & Yes & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline\(\frac{\text { Publication \# }}{01940}\) & \(\frac{\text { Rev. }}{\mathrm{E}}\) \\
Issue Date: January 1989
\end{tabular}

\section*{CONNECTION DIAGRAMS \\ Top View}


CD000091


CD000100
*Also available for military customers in an 18-Pin Ceramic Flatpack. Pinout is identical to DIPs.
Note: Pin 1 is marked for orientation.

\section*{BIT MAP}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Address Designators } \\
\hline External & Internal \\
\hline\(A_{0}\) & \(A_{2}\) \\
\hline\(A_{1}\) & \(A_{5}\) \\
\hline\(A_{2}\) & \(A_{4}\) \\
\hline\(A_{3}\) & \(A_{3}\) \\
\hline\(A_{4}\) & \(A_{8}\) \\
\hline\(A_{5}\) & \(A_{7}\) \\
\hline\(A_{6}\) & \(A_{1}\) \\
\hline\(A_{7}\) & \(A_{0}\) \\
\hline\(A_{8}\) & \(A_{11}\) \\
\hline\(A_{9}\) & \(A_{9}\) \\
\hline\(A_{10}\) & \(A_{10}\) \\
\hline\(A_{11}\) & \(A_{6}\) \\
\hline
\end{tabular}


Die Size: \(0.130 \times 0.106\)

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid
Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
AM2147
. DEVICE NUMBER/DESCRIPTION
Am2147/Am21L47
\(4 \mathrm{~K} \times 1\) NMOS Static R/W RAM
Am21L47 = Low-Power Version
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM2147-35 & \\
\hline AM2147-45 & \\
\hline AM2147-55 & \multirow{3}{*}{ PC, PCB, DC, DCB, } \\
\hline AM2147-70 & LC, LCB \\
\hline AM21L47-45 & \\
\hline AM21L47-55 & \\
\hline AM21L47-70 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valld Combinations } \\
\hline AM2147-45 & \\
\cline { 1 - 1 } AM2147-55 & \multirow{2}{*}{ /BVA } \\
\hline AM2147-70 & \\
\hline AM2147-45 & \\
\hline AM2147-55 & \multirow{2}{*}{ /BUC } \\
\hline AM2147-70 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{PIN DESCRIPTION}

A0-A11 Address Inputs
The address input lines select the RAM location to be read or written.

CS Chip Select (Input, Actlve LOW)
The Chip Select selects the memory device.
WE Wrte Enable (Input, Active LOW)
When WE is LOW and CS is also LOW, data is written into the location specified on the address pins.

Din Data In (Input)
This pin is used for entering data during write operations.
Dout Data Out (Output, Three-State)
This pin is three state during write operations. It becomes active when CS is LOW and WE is HIGH.
VCC Power Supply
\(V_{\text {SS }}\) Ground

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature \(\qquad\) -65 to \(+150^{\circ} \mathrm{C}\) Ambient Temperature with Power Applied .-55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage -0.5 V to +7.0 V
Signal Voltages with
respect to ground..............................-3.5 V to +7.0 V
Power Dissipation .1.2 W
DC Output Current...........................................20. mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
Absolute Maximum Ratings are for system-design reference; parameters given are not \(100 \%\) tested.

\section*{OPERATING RANGES}


Operating ranges define those limits between which the functionality of the device is guaranteed.
* \(T_{A}\) is defined as the 'instant on' case temperature.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & & \begin{tabular}{l}
Am2 \\
Am2 \\
Am2
\end{tabular} & \[
\begin{aligned}
& 47-35 \\
& 47-45 \\
& 47-55
\end{aligned}
\] & \begin{tabular}{l}
Am2 \\
Am21 \\
Am2
\end{tabular} & \[
\begin{aligned}
& 47-45 \\
& 47-55 \\
& 47-70
\end{aligned}
\] & Am2 & -7-70 & \\
\hline Symbol & Description & Test & nditions & Min. & Max. & Min. & Max. & Min. & Max. & Unit \\
\hline \({ }^{\mathrm{OH}}\) & Output High Current & \(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) & -4 & & -4 & & -4 & & mA \\
\hline lo & Output Low Current & & \(T_{A}=70^{\circ} \mathrm{C}\) & 12 & & 12 & & 12 & & mA \\
\hline OL & Output Low Current & \(\mathrm{VOL}_{\mathrm{OL}}=0.4 \mathrm{~V}\) & \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) & 8 & & N/A & & 8 & & mA \\
\hline \(\mathrm{V}_{\mathrm{tH}}\) & Input High Voltage & & & 2.0 & 6.0 & 2.0 & 6.0 & 2.0 & 6.0 & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input Low Voltage & & & -2.5 & 0.8 & -2.5 & 0.8 & -2.5 & 0.8 & V \\
\hline 1 x & Input Load Current & \(\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {CC }}\) & & -10 & 10 & -10 & 10 & -10 & 10 & \(\mu \mathrm{A}\) \\
\hline loz & Output Leakage Current & \[
\text { GND } \leqslant V_{O} \leqslant V_{C C}
\]
Output Disables & \(T_{A}=-55\) to \(+125^{\circ} \mathrm{C}\) & -50 & 50 & -50 & 50 & -50 & 50 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{1}\) & Input Capacitance & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Test Frequency \(=1.0 \mathrm{MHz}\) (Note 4) \(T_{A}=25^{\circ} \mathrm{C}\), All pins at \(0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\)}} & & 5 & & 5 & & 5 & \multirow[b]{2}{*}{pF} \\
\hline \(\mathrm{C}_{0}\) & Output Capacitance & & & & 6 & & 6 & & 6 & \\
\hline \multirow[t]{2}{*}{Icc} & \multirow[t]{2}{*}{VCc Operating Supply Current} & \multirow[t]{2}{*}{\[
\begin{array}{|l|}
\hline \text { Max. } V_{c C} \\
\mathrm{CS} \leqslant \mathrm{~V}_{\mathrm{IL}} \\
\text { Output Open } \\
\hline
\end{array}
\]} & \(\mathrm{T}_{\mathrm{A}}=0\) to \(70^{\circ} \mathrm{C}\) & & 180 & & 125 & & 160 & \multirow[t]{2}{*}{mA} \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=-55\) to \(125^{\circ} \mathrm{C}\) & & 180 & & N/A & & 180 & \\
\hline \multirow[t]{2}{*}{\(I_{\text {SB }}\)} & \multirow[t]{2}{*}{Automatic CS Power Down Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Max. } V_{C C},(C S \geqslant \\
& \left.V_{\mid H}\right)(\text { Note } 3)
\end{aligned}
\]} & \(\mathrm{T}_{A}=0\) to \(70^{\circ} \mathrm{C}\) & & 30 & & 15 & & 20 & \multirow[t]{2}{*}{mA} \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=-55\) to \(+125^{\circ} \mathrm{C}\) & & 30 & & N/A & & 30 & \\
\hline
\end{tabular}

Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified \(\mathrm{IOL} / \mathrm{OH}\) and 30 pF load capacitance. Output timing reference is 1.5 V .
2. The internal write time of the memory is defined by the overlap of \(\overline{C S}\) LOW and \(\overline{W E}\) LOW. Both signals must be low to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. A pull-up resistor to \(V_{C C}\) on the \(\overline{C S}\) input is required to keep the device deselected during \(V_{C C}\) power up. Otherwise ISB will exceed values given.
4. These parameters are not \(100 \%\) tested, but guaranteed by characterization.
5. Chip deselected greater than 55 ns prior to selection.
6. Chip deselected less than 55 ns prior to selection.
7. Transition is measured at 1.5 V on the input to \(\mathrm{VOH}_{\mathrm{OH}}-500 \mathrm{mV}\) and \(\mathrm{VOL}+500 \mathrm{mV}\) on the outputs using the load shown in Figure B under Switching Test Circuit.
8. WE is HIGH for read cycle.
9. Device is continuously selected, \(\overline{C S}=V_{1 L}\).
10. Address valid prior to or coincident with \(\overline{\mathrm{CS}}\) transition LOW.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Note 1) (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)


READ CYCLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 1 & \(t_{\text {R }}\) & \multicolumn{2}{|l|}{Address Valid to Address Do Not Care Time (Read Cycle Time)} & 35 & & 45 & & 55 & & 70 & & ns \\
\hline 2 & \(t_{\text {AA }}\) & \multicolumn{2}{|l|}{Address Valid to Data Out Valid Delay (Address Access Time)} & & 35 & & 45 & & 55 & & 70 & ns \\
\hline 3 & \(t_{\text {ACS } 1}\) & \multirow[t]{2}{*}{Chip Select LOW to Data Out Valid} & (Note 5) & & 35 & & 45 & & 55 & & 70 & \multirow[b]{2}{*}{ns} \\
\hline 4 & \(\mathrm{t}_{\text {ACS2 }}\) & & (Note 6) & & 35 & & 45 & & 65 & & 80 & \\
\hline 5 & tLZ & \multicolumn{2}{|l|}{Chip Select LOW to Data Out On (Notes 4 \& 7)} & 5 & & 5 & & 5 & & 5 & & ns \\
\hline 6 & \(t_{\text {Hz }}\) & \multicolumn{2}{|l|}{Chip Select HIGH to Data Out Off (Notes 4 \& 7)} & 0 & 30 & 0 & 30 & 0 & 30 & 0 & 40 & ns \\
\hline 7 & tor & \multicolumn{2}{|l|}{Output hold after address change} & 5 & & 5 & & 5 & & 5 & & ns \\
\hline 8 & tpD & \multicolumn{2}{|l|}{Chip Select HIGH Power Down Delay (Note 4)} & & 20 & & 20 & & 20 & & 30 & ns \\
\hline 9 & tpu & \multicolumn{2}{|l|}{Chip Select LOW to Power Up Delay (Note 4)} & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}
write cycle
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 10 & twc & Address Valid to Address Do Not Care (Write Cycle Time) & 35 & & 45 & & 55 & & 70 & & ns \\
\hline 11 & twp & Write Enable LOW to Write Enable High (Note 2) & 20 & & 25 & & 25 & & 40 & & ns \\
\hline 12 & twh & Write Enable HIGH to Address & 0 & & 0 & & 10 & & 15 & & ns \\
\hline 13 & twz & Write Enable LOW to Output in \(\mathrm{Hi} \mathbf{Z}\) (Notes 4 \& 7) & 0 & 20 & 0 & 25 & 0 & 25 & 0 & 35 & ns \\
\hline 14 & tow & Data In Valid to Write Enable HIGH & 20 & & 25 & & 25 & & 30 & & ns \\
\hline 15 & toh & Data Hold Time & 10 & & 10 & & 10 & & 10 & & ns \\
\hline 16 & \(t_{\text {AS }}\) & Address Valid to Write Enable LOW & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 17 & tcw & Chip Select LOW to Write Enable HIGH (Note 2) & 35 & & 45 & & 45 & & 55 & & ns \\
\hline 18 & tow & Write Enable HIGH to Output in Low Z (Notes 4 \& 7) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 19 & \(t_{\text {aw }}\) & Address Valid to End of Write & 35 & & 45 & & 45 & & 55 & & ns \\
\hline
\end{tabular}

Notes: See notes following DC Characteristics table.
SWITCHING TEST CIRCUITS

A. Output Load

B. Output Load for thz, tLZ, tow, twz

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & inPuTS & outputs \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline \[
0101
\] & MAY CHANGE FROM H TOL & WILL BE Changing FROM HTOL \\
\hline \[
\sqrt{7 \pi}
\] & \begin{tabular}{l}
may change \\
FROMLTOH
\end{tabular} & WILL BE CHANGING FROML TOH \\
\hline Nxyw & DON'T CARE: ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & \[
\begin{aligned}
& \text { DOES NOT } \\
& \text { APPLY }
\end{aligned}
\] & CENTER LINE IS HIGH Impedance "OFF" STATE \\
\hline
\end{tabular}


WF000461
Read Cycle No. 1 (Notes 8, 9)


Read Cycle No. 2 (Notes 8, 10)
Notes: See notes following DC Characteristics table.

SWITCHING WAVEFORMS (Cont'd.)


WF000211
Write Cycle No. 1 (WE Controlled)


Note: If CS goes HIGH simultaneously with WE high, the output remains in a high impedance state.

TYPICAL PERFORMANCE CURVES


Normalized Access Time Versus Supply Voltage


OP000760
Typical Power-On Current Versus Power Supply


Supply Current
Versus Ambient Temperature


Normalized Access Time
Versus Amblent Temperature


Access Time Change Versus Input Voltage


Output Source Current Versus Output Voltage


Output Sink Current Versus Output Voltage


Access Time Change Versus Output Loading


\section*{DISTINCTIVE CHARACTERISTICS}
- High speed - access times as fast as 35 ns
- Fully static storage and interface circuitry
- Automatic power-down when deselected (Am2148)
- TTL-compatible interface levels
- Low power dissipation
- Am2148: 990 mW active, 165 mW power down
- Am21L48: 688 mW active, 110 mW power down
- High output drive
- Up to seven standard TTL loads

\section*{GENERAL DESCRIPTION}

The Am2148 and Am2149 are high-performance, static, NChannel, read/write, random-access memories, organized as \(1024 \times 4\). Operation is from a single \(5-\mathrm{V}\) supply, and all input/output levels are identical to standard TTL specifications. The Am2148 and Am2149 are the same except that the Am2148 offers an automatic \(\overline{\mathrm{CS}}\) power-down feature.

The Am2148 remains in a low-power standby mode as long as \(\overline{C S}\) remains HIGH, thus reducing its power requirements.

The Am2148 power decreases from 990 mW to 165 mW in the standby mode. The CS input does not affect the power dissipation of the Am2149.

Data readout is not destructive and has the same polarity as data input. \(\overline{\mathrm{CS}}\) provides for easy selection of an individual package when the outputs are OR-tied.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Part Number} & \[
\begin{gathered}
\text { Am2 2148/9 } \\
-35 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { Am2148/9 } \\
-45
\end{gathered}
\] & \[
\begin{gathered}
\text { Am21L48/9 } \\
-45
\end{gathered}
\] & \[
\begin{gathered}
\text { Am2148/9 } \\
-55
\end{gathered}
\] & \[
\begin{gathered}
\text { Am2 1L48/9 } \\
-55
\end{gathered}
\] & \[
\begin{gathered}
\text { Am2148/9 } \\
-70
\end{gathered}
\] & \[
\begin{gathered}
\text { Am2 1L48/9 } \\
-70
\end{gathered}
\] \\
\hline \multicolumn{2}{|l|}{Maximum Access Time ( n )} & 35 & 45 & 45 & 55 & 55 & 70 & 70 \\
\hline ICC Max. (mA) & \multirow[t]{2}{*}{\[
\begin{gathered}
0 \text { to } \\
+70^{\circ} \mathrm{C}
\end{gathered}
\]} & 180 & 180 & 125 & 180 & 125 & 180 & 125 \\
\hline ISB* Max. (mA) & & 30 & 30 & 20 & 30 & 20 & 30 & 20 \\
\hline ICC Max. (mA) & \multirow[t]{2}{*}{\[
\begin{array}{r}
-55 \text { to } \\
+125^{\circ} \mathrm{C}
\end{array}
\]} & N/A & 180 & N/A & 180 & N/A & 180 & N/A \\
\hline \(\mathrm{ISB}^{*}\) Max. (mA) & & N/A & 30 & N/A & 30 & N/A & 30 & N/A \\
\hline
\end{tabular}

\footnotetext{
*Am2148 and Am21L48 only.
}

\section*{CONNECTION DIAGRAMS}

\section*{Top View}


\section*{Note: Pin 1 is marked for orientation.}

METALLIZATION AND PAD LAYOUT
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Address Designators } \\
\hline External & Internal \\
\hline\(A_{0}\) & \(A_{7}\) \\
\hline\(A_{1}\) & \(A_{8}\) \\
\hline\(A_{2}\) & \(A_{9}\) \\
\hline\(A_{3}\) & \(A_{6}\) \\
\hline\(A_{4}\) & \(A_{5}\) \\
\hline\(A_{5}\) & \(A_{4}\) \\
\hline\(A_{6}\) & \(A_{3}\) \\
\hline\(A_{7}\) & \(A_{2}\) \\
\hline\(A_{8}\) & \(A_{1}\) \\
\hline\(A_{9}\) & \(A_{0}\) \\
\hline
\end{tabular}


Die Size: \(0.107^{\prime \prime} \times 0.145^{\prime \prime}\)

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

a. DEVICE NUMBER/DESCRIPTION

Am2148 \(=1 \mathrm{~K} \times 4\) NMOS Static RAM with Power-Down
Am21L48 = Low-Power Version
Am2149 \(=1 \mathrm{~K} \times 4\) NMOS Static RAM
Am21L49 = Low-Power Version
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM2148-35 & \multirow{8}{*}{PC, PCB, DC, DCB, LC, LCB} \\
\hline AM2149-35 & \\
\hline AM21L48-45 & \\
\hline AM21L49-45 & \\
\hline AM21L48-55 & \\
\hline AM21L49-55 & \\
\hline AM21L48-70 & \\
\hline AM21L49-70 & \\
\hline AM2148-45 & \multirow{6}{*}{PC, PCB, DC, DCB, LC, LCB} \\
\hline AM2149-45 & \\
\hline AM2148-55 & \\
\hline AM2149-55 & \\
\hline AM2148-70 & \\
\hline AM2149-70 & \\
\hline
\end{tabular}

\section*{Valid Comblnations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{Valid Combinations} \\
\hline AM2148-45 & \multirow{6}{*}{/BVA} \\
\hline AM2149-45 & \\
\hline AM2148-55 & \\
\hline AM2149-55 & \\
\hline AM2148-70 & \\
\hline AM2149-70 & \\
\hline AM2148-45 & \multirow{6}{*}{/BUC} \\
\hline AM2149-45 & \\
\hline AM2148-55 & \\
\hline AM2149-55 & \\
\hline AM2148-70 & \\
\hline AM2149-70 & \\
\hline
\end{tabular}

\section*{Valld Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A Tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

\section*{PIN DESCRIPTION}

A0-A9 Address inputs
The address input lines select the RAM location to be read or written.
\(\overline{\mathbf{C S}} \overline{\text { Chip Select }}\) (Input, Active LOW)
The Chip Select selects the memory device.
WE Write Enable (Input, Active LOW) When WE is LOW and CS is also LOW, data is written into the location specified on the address pins.
\(\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{4}\)
Data In/Out Bus (Bidirectional, Active HIGH)
These I/O lines provide the path for data to be read from or written to the selected memory location.

Vcc
VS Ground

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Storage Temperature ......................... 65 to \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Ambient Temperature with} \\
\hline Power Applied. & -55 to \(+125^{\circ} \mathrm{C}\) \\
\hline Supply Voltage & 0.5 V to +7.0 V \\
\hline Signal Voltages with & \\
\hline Respect to Ground & -3.5 V to +7.0 V \\
\hline Power Dissipation & 1.2 W \\
\hline DC Output Current & .. 20 mA \\
\hline
\end{tabular}

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
Absolute Maximum Ratings are for system-design reference; parameters given are not \(100 \%\) tested.

\section*{OPERATING RANGES}
```

Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) ....................... 0 to $+70^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{VCC}_{\mathrm{C}}$ )................... +4.5 V to +5.5 V
Military (M) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}{ }^{*}$ ) -55 to $+125^{\circ} \mathrm{C}$
Supply Voltage (VCC) .................... +4.5 V to +5.5 V

```

Operating ranges define those limits between which the functionality of the device is guaranteed.
* \(T_{A}\) is defined as the "instant on" case temperature.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Test Conditions}} & Sta & dard & Low & ower & \\
\hline Symbol & Description & & & Min. & Max. & Min. & Max. & Unit \\
\hline 1 OH & Output HIGH Current & \(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\) & -4 & & -4 & & mA \\
\hline 1 & Output LOW Current & \(V_{0 L}=0.4 \mathrm{~V}\) & \(\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & 8 & & 8 & & \\
\hline OL & Output LOW Current & \(\mathrm{VOL}=0.4 \mathrm{~V}\) & \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) & 8 & & N/A & & mA \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & & & 2.0 & 6.0 & 2.0 & 6.0 & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & & & -0.5 & 0.8 & -0.5 & 0.8 & V \\
\hline IIX & Input Load Current & \(\mathrm{V}_{S S} \leqslant \mathrm{~V}_{1} \leqslant \mathrm{~V}_{\mathrm{CC}}\) & & -10 & 10 & & 10 & \(\mu \mathrm{A}\) \\
\hline loz & Output Leakage Current & \[
\begin{aligned}
& \text { GND } \leqslant V_{0} \leqslant V_{C C} \\
& \text { Output Disabled } \\
& \hline
\end{aligned}
\] & \(\mathrm{T}_{\mathrm{A}}=-55\) to \(+125^{\circ} \mathrm{C}\) & -50 & 50 & -50 & 50 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{1}\) & Input Capacitance & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Test Frequency \(=1.0 \mathrm{MHz}\) \(T_{A}=25^{\circ} \mathrm{C}\), All Pins at \(0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\) (Note 12)}} & & 5 & & 5 & \multirow[t]{2}{*}{\(p F\)} \\
\hline \(\mathrm{Cl}_{1 / 0}\) & Input/Output Capacitance & & & & 7 & & 7 & \\
\hline \multirow[t]{2}{*}{Icc} & \multirow[t]{2}{*}{Vcc Operating Supply Current} & \multirow[t]{2}{*}{\begin{tabular}{l}
Max. \(\mathrm{V}_{\mathrm{Cc}}\), \(\mathrm{CS} \leqslant \mathrm{V}_{\mathrm{IL}}\) \\
Output Open
\end{tabular}} & \(T_{A}=0\) to \(+70^{\circ} \mathrm{C}\) & & 180 & & 125 & \multirow[t]{2}{*}{mA} \\
\hline & & & \(\mathrm{T}_{A}=-55\) to \(+125^{\circ} \mathrm{C}\) & & 180 & & N/A & \\
\hline \multirow[t]{2}{*}{ISB} & \multirow[t]{2}{*}{Automatic CS Power Down Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Max. } V_{C c} \\
& \left(\overline{C S} \geqslant V_{1 H}\right)
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{A}}=0\) to \(+70^{\circ} \mathrm{C}\) & & 30 & & 20 & \multirow[t]{2}{*}{mA} \\
\hline & & & \(\mathrm{T}^{\prime}=-55 \mathrm{to}+125^{\circ} \mathrm{C}\) & & 30 & & N/A & \\
\hline \multirow[b]{2}{*}{Ipo} & \multirow[t]{2}{*}{Peak Power-On Current} & \multirow[t]{2}{*}{\begin{tabular}{l}
Max. VCc, \\
( \(\overline{C S} \geqslant V_{\mathrm{VH}}\) ) \\
(Notes 3 \& 12)
\end{tabular}} & \(T_{A}=0\) to \(+70^{\circ} \mathrm{C}\) & & 50 & & 30 & \multirow[b]{2}{*}{mA} \\
\hline & & & \(\mathrm{T}_{A}=-55\) to \(+125^{\circ} \mathrm{C}\) & & 50 & & N/A & \\
\hline \multirow[t]{2}{*}{los} & \multirow[t]{2}{*}{Output Short-Circuit Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{GND} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant \mathrm{~V}_{\mathrm{CC}} \\
& \text { (Notes 11, 12) }
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{A}}=0\) to \(+70^{\circ} \mathrm{C}\) & & \(\pm 275\) & & \(\pm 275\) & \multirow[t]{2}{*}{mA} \\
\hline & & & \(\mathrm{T}_{A}=-55\) to \(+125^{\circ} \mathrm{C}\) & & \(\pm 350\) & & \(\pm 350\) & \\
\hline
\end{tabular}

Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified \(\mathrm{IOL}_{\mathrm{O}} / \mathrm{I} \mathrm{OH}\) and 30 pF load capacitance. Output timing reference is 1.5 V .
2. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. A pullup resistor to \(V_{C C}\) on the \(\overline{C S}\) input is required to keep the device deselected during \(V_{C C}\) power up. Otherwise lpo will exceed values given (Am2148 only).
4. The operating ambient temperature is defined as the "instant-ON" case temperature.
5. Chip deselected greater than 55 ns prior to selection.
6. Chip deselected less than 55 ns prior to selection.
7. Transition is measured \(\pm 500 \mathrm{mV}\) from steady state voltage with specified loading in Figure B. These parameters are sampled and not \(100 \%\) tested.
8. \(\overline{W E}\) is HIGH for read cycle.
9. Device is continuously selected, \(\overline{C S}=V_{1 L}\).
10. Address valid prior to or coincident with CS transition LOW.
11. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
12. This parameter is sampled and not \(100 \%\) tested, but guaranteed by characterization.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1) (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multirow[b]{2}{*}{Parameter Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|l|}{Am2148/9-35} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { Am2148/9-45 } \\
\text { Am21L48/9-45 }
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{|c|}
\hline \text { Am2148/9-55 } \\
\text { Am21L48/9-55 } \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{|c|}
\hline \text { Am2148/9-70 } \\
\text { Am21L48/9-70 }
\end{array}
\]} & \multirow[b]{2}{*}{Unit} \\
\hline No. & & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multicolumn{13}{|c|}{Read Cycle} \\
\hline 1 & \({ }^{\text {tre }}\) & \multicolumn{2}{|l|}{Address Valid to Address Do Not Care Time (Read Cycle Time)} & 35 & & 45 & & 55 & & 70 & & ns \\
\hline 2 & \(t_{A A}\) & \multicolumn{2}{|l|}{Address Valid to Data Out Valid Delay (Address Access Time)} & & 35 & & 45 & & 55 & & 70 & ns \\
\hline 3 & \(t_{\text {ACS }}\) & \multirow[t]{2}{*}{Chip Select LOW to Data Out Valid (Am2148 only)} & (Note 5) & & 35 & & 45 & & 55 & & 70 & \multirow[b]{2}{*}{ns} \\
\hline 4 & \(t_{\text {ACS }}\) & & (Note 6) & & 45 & & 55 & & 65 & & 80 & \\
\hline 5 & \(t_{\text {ACS }}\) & \multicolumn{2}{|l|}{Chip Select LOW to Data Out Valid (Am2149 only)} & & 15 & & 20 & & 25 & & 30 & ns \\
\hline \multirow[b]{2}{*}{6} & \multirow[b]{2}{*}{tLZ} & \multirow[t]{2}{*}{Chip Select LOW to Data Out On (Notes 7 \& 12)} & Am2148 & 10 & & 10 & & 10 & & 10 & & \multirow[b]{2}{*}{ns} \\
\hline & & & Am2149 & 5 & & 5 & & 5 & & 5 & & \\
\hline 7 & \(t_{\text {Hz }}\) & \multicolumn{2}{|l|}{Chip Select HIGH to Data Out Off (Notes 7 \& 12)} & 0 & 20 & 0 & 20 & 0 & 20 & 0 & 20 & ns \\
\hline 8 & tor & \multicolumn{2}{|l|}{Output hold after address change} & 5 & & 5 & & 5 & & 5 & & ns \\
\hline 9 & tPD & Chip Select HigH to Power Down Delay (Note 12) & Am2148 & & 30 & & 30 & & 30 & & 30 & ns \\
\hline 10 & tpu & Chip Select LOW to Power Up Delay (Note 12) & Am2148 & 0 & & 0 & & 0 & & 0 & & ns \\
\hline \multicolumn{2}{|r|}{Write Cycle} & & & & & & & & & & & \\
\hline 11 & twC & \multicolumn{2}{|l|}{Address Valid to Address Do Not Care (Write Cycle Time)} & 35 & & 45 & & 55 & & 70 & & ns \\
\hline 12 & twp & \multicolumn{2}{|l|}{Write Enable LOW to Write Enable HIGH (Note 2)} & 30 & & 35 & & 40 & & 50 & & ns \\
\hline 13 & twR & \multicolumn{2}{|l|}{Write Enable HIGH to Address} & 5 & & 5 & & 5 & & 5 & & ns \\
\hline 14 & twz & \multicolumn{2}{|l|}{Write Enable LOW to Output in High Z (Notes 7 \& 12)} & 0 & 10 & 0 & 15 & 0 & 20 & 0 & 25 & ns \\
\hline 15 & tow & \multicolumn{2}{|l|}{Data In Valid to Write Enabie HIGH} & 20 & & 20 & & 20 & & 25 & & ns \\
\hline 16 & \({ }_{t}{ }_{\text {DH }}\) & \multicolumn{2}{|l|}{Data Hold Time} & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 17 & \(t_{\text {AS }}\) & \multicolumn{2}{|l|}{Address Valid to Write Enable LOW} & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 18 & \({ }^{\text {t }} \mathrm{CW}\) & \multicolumn{2}{|l|}{Chip Select LOW to Write Enable HIGH (Note 2)} & 30 & & 40 & & 50 & & 65 & & ns \\
\hline 19 & tow & \multicolumn{2}{|l|}{Write Enable HIGH to Output in Low Z (Notes 7 \& 12)} & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 20 & \(t_{\text {AW }}\) & \multicolumn{2}{|l|}{Address Valid to End of Write} & 30 & & 40 & & 50 & & 65 & & ns \\
\hline
\end{tabular}

Notes: See notes following DC Characteristics table.

\section*{SWITCHING TEST CIRCUITS}

A. Output Load

B. Output Load for thz, tLZ, tow, twz

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}


WF000461
Read Cycle No. 1 (Notes 8, 9)


Read Cycle No. 2 (Notes 8, 10)
Notes: See notes following DC Characteristics table.

SWITCHING WAVEFORMS (Cont'd.)


WF000711
Write Cycle No. 1 (WE Controlled)


Note: If \(\overline{C S}\) goes HIGH simultaneously with \(\overline{W E}\) HIGH, the output remains in a high-impedance state.

\section*{TYPICAL PERFORMANCE CURVES}

Supply Current
Versus Supply Voltage


Normalized Access Time Versus Supply Voltage


Typical Power-On Current Versus Power Supply


Supply Current
Versus Amblent Temperature


Normalized Access Time Versus Ambient Temperature


OP000771
Access Time Change Versus Input Voltage


Output Source Current Versus Output Voltage


Vout - V
OP00108
Output Sink Current Versus Output Voltage


Access Time Change Versus Output Loading


OP001101

\section*{DISTINCTIVE CHARACTERISTICS}
- \(1024 \times 4\) organization
- High speed-20 ns Max. access time
- Separate data inputs and outputs
- Memory reset function
- High density SLIM 24-pin 300-MIL package
- Three-state output buffers
- Single +5 V power supply \(\pm 10 \%\)
- Low-power version

\section*{GENERAL DESCRIPTION}

The Am9150 is a high-performance, static, \(n\)-channel, read/write, random-access memory organized as \(1024 \times 4\). It features single 5 V supply operation, TTL-compatible input and output levels, and separate input and output pins for improved system performance and ease of use.

The Am9150 also incorporates a reset feature which will reset the entire contents of the memory to logical LOW in two cycle times by controlling \(\overline{\mathrm{R}}\) ( \(\overline{\mathrm{RESET}})\) and \(\overline{\mathrm{S}}(\overline{\mathrm{CS}})\).

The Am9150 has four control signals \(\overline{\mathrm{R}}, \overline{\mathrm{S}}, \overline{\mathrm{W}}\) and \(\overline{\mathrm{G}}\). The \(\overline{\mathrm{S}}\) input controls read, write and reset operations of the device and provides for easy selection of an individual device when the outputs are tied together. The \(\bar{W}\) ( \(\overline{W E}\) ) input controls the normal read and write operations, and the \(\overline{\mathrm{G}}\) ( \(\overline{O E}\) ) controls the state of the outputs.

BLOCK DIAGRAM


MODE SELECT TABLE
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Inputs} & \multirow{2}{*}{Outputs} & \multirow{2}{*}{Mode} \\
\hline \(\overline{\mathbf{S}}\) & \(\bar{W}\) & \(\overline{\mathbf{G}}\) & \(\overline{\mathbf{R}}\) & & \\
\hline H
L
\(L\)
\(L\)
\(L\) & W
X
L
H
X & X

\(X\)
\(X\)
L
\(H\) & X
L
\(H\)
\(H\)
\(H\)
\(H\) & \[
\begin{aligned}
& \mathrm{Hi}-\mathrm{Z} \\
& \mathrm{Hi}-\mathrm{Z} \\
& \mathrm{Hi}-\mathrm{Z} \\
& \mathrm{Q}_{0}-\mathrm{Q}_{3} \\
& \mathrm{Hi}-\mathrm{Z} .
\end{aligned}
\] & \begin{tabular}{l}
Not Selected \\
Reset* \\
Write \\
Read \\
Output Disable
\end{tabular} \\
\hline
\end{tabular}
\(\mathrm{H}=\) High \(\quad\) *See Reset cycle description.
L= Low
X = Don't Care

PRODUCT SELECTOR GUIDE
\begin{tabular}{l|l|c|c|c|c|c|c|c}
\hline Part Number & Am9150-20 & Am9150-25 & Am9150-35 & Am9150-45 & Am91L50-25 & Am91L50-35 & Am91L50-45 \\
\hline Maximum Access Time (ns) & 20 & 25 & 35 & 45 & 25 & 35 & 45 \\
\hline \multirow{2}{*}{ Icc Max. (mA) } & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 180 & 180 & 180 & 180 & 130 & 130 & 130 \\
\cline { 2 - 17 } & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & N/A & 180 & 180 & 180 & N/A & N/A & N/A \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

Top View


Note: Pin 1 is marked for orientation.


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM9150-20 & \\
\hline AM9150-25 & \\
\hline AM9150-35 & \multirow{2}{*}{ DC, DCB, } \\
\hline AM9150-45 & LC, LCB \\
\hline AM91L50-25 & \\
\hline AM91L50-35 & \\
\hline AM91L50-45 & \\
\hline
\end{tabular}

\section*{Valid Comblnations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

APL Products
DEVICE NUMBER/DESCRIPTION
Am9150
\(1024 \times 4\) High-Speed Static R/W RAM
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM9150-25 & /BLA \\
\hline AM9150-35 & /BUC \\
\hline AM9150-45 & /BKA \\
\hline
\end{tabular}
\(\frac{A}{L}\)

\section*{. LEAD FINISH}
\(A=\) Hot Solder Dip
C \(=\) Gold
d. PACKAGE TYPE
\(L=24-\) Pin (300-Mil) Ceramic DIP (CD3024)
\(U=28-\) Pin Rectangular Ceramic Leadless Chip
Carrier (CLR028)
\(\mathrm{K}=24-\mathrm{Pin}\) CERPACK (CFM024)
c. DEVICE CLASS
/B=Class B
b. SPEED OPTION
\(-25=25 \mathrm{~ns}\)
\(-35=35 \mathrm{~ns}\)
\(-45=45 \mathrm{~ns}\)

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{PIN DESCRIPTION}

\section*{\(\mathbf{A}_{0}\) - \(\mathbf{A g}_{9}\) Address (Inputs)}

The 10 address inputs select one-of the 1024 4-bit words in the RAM.
\(\overline{\mathbf{S}}\) Chip Select (Input; Active LOW)
An active-LOW input which selects the device for operation. When \(\overline{\mathbf{S}}\) is HIGH, the device is deselected and the outputs will be in a high-impedance state.
\(\overline{\text { W }}\) Write Enable (Input; Active LOW)
\(\bar{W}\) controls read and write operations. When \(\bar{W}\) is HIGH and \(\bar{G}\) is LOW, data will be present at the data outputs. When \(\bar{W}\) is LOW, data present on the data inputs will be written into the selected memory location. The data outputs will be in a high-impedance state.

\section*{\(\overline{\mathrm{R}}\) RESET (Input; Active LOW)}

An active-Low pulse on \(\overline{\mathrm{R}}\) while \(\mathrm{A}_{0}-\mathrm{A}_{9}\) are stable, \(\overline{\mathrm{S}}\) is LOW, and \(\bar{W}\) and \(\bar{G}\) are HIGH resets the whole memory.
\(\overline{\mathbf{G}}\) Output Enable (Input; Active LOW)
\(\overline{\mathrm{G}}\) controls the state of the data outputs in conjunction with \(\overline{\mathrm{S}}\) and \(\bar{W}\).
\(D_{0}-D_{3} \quad\) Data Input
Data inputs to the RAM.
\(\mathbf{Q}_{0}-\mathbf{Q}_{3} \quad\) Data Output
Data outputs from the RAM. The data outputs will be in a high-impedance state when either \(\bar{S}\) or \(\overline{\mathcal{G}}\) are HIGH or \(\bar{W}\) is LOW.
\(\begin{array}{ll}\text { VCC } & \text { Power Supply }+5 \text { Volts } \\ \mathbf{V}_{\text {SS }} & \text { Ground }\end{array}\)

\section*{ABSOLUTE MAXIMUM RATINGS (Note 1)}

Storage Temperature \(\qquad\) Ambient Temperature with

Power Applied................................... 55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage with Respect to Ground..........................-0.5 V to +7.0 V
Signal Voltages with Respect to Ground..........................-3.5 V to +7.0 V
Power Dissipation (Package Limitation) ...................1.2 W
DC Output Current ............................................. 20 mA
The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGES (Note 2)
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Commercial (C) Devices} \\
\hline Ambient Temperature & \(\left(T_{A}\right) \ldots \ldots \ldots \ldots \ldots \ldots \ldots .0\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ........................ 5.0 V V \(\pm 10 \%\)} \\
\hline Military (M) Devices & \\
\hline Ambient Temperature & \(\left.\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots \ldots \ldots \ldots \ldots .055\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Supply Voltage (VCC) & + \(5.0 \mathrm{~V} \pm 10 \%\) \\
\hline
\end{tabular}

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test Conditions}} & \multicolumn{2}{|c|}{Am9150} & \multicolumn{2}{|c|}{Am91L50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & \\
\hline IOH & Output High Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\)} & -4 & & -4 & & mA \\
\hline 10 L & Output LOW Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {OL }}=0.4 \mathrm{~V}\)} & 12 & & 12 & & mA \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & 2.2 & 6.0 & 2.2 & 6.0 & V \\
\hline \(V_{\text {IL }}\) & Input LOW Voltage & & & -2.5 & 0.8 & -2.5 & 0.8 & V \\
\hline IIX & Input Load Current & \multicolumn{2}{|l|}{GND \(\leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {cC }}\)} & -10 & 10 & -10 & 10 & \(\mu \mathrm{A}\) \\
\hline 102 & Output Leakage Current & \multicolumn{2}{|l|}{GND \(\leqslant \mathrm{V}_{\mathrm{O}} \leqslant \mathrm{V}_{\text {CC }}\) Output Disabled} & -10 & 10 & -10 & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{Cl}_{1}\) & Input Capacitance & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Test Frequency \(=1.0 \mathrm{MHz}\) \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), All Pins at 0 V , \(V_{C C}=5 \mathrm{~V}\) (Note 8)}} & & 5 & & 5 & pF \\
\hline \(\mathrm{Co}_{0}\) & Output Capacitance & & & & 7 & & 7 & \\
\hline \multirow[b]{2}{*}{Icc} & \multirow[b]{2}{*}{\(V_{C C}\) Operating Supply Current} & \multirow[b]{2}{*}{Max \(V_{C C} \bar{S} \leqslant V_{\text {IL }}\) Output Open} & COM'L. & & 180 & & 130 & \\
\hline & & & MIL. & & 180 & & N/A & mA \\
\hline los & Output Short Circuit Current & \multicolumn{2}{|l|}{GND \(\leqslant \mathrm{V}_{\mathrm{O}} \leqslant \mathrm{V}_{\text {CC }}\) ( Notes 7,8 )} & \(\pm 50\) & \(\pm 300\) & \(\pm 50\) & \(\pm 300\) & mA \\
\hline
\end{tabular}

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the 'instant-ON' case temperature.
3. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified \(\mathrm{I} \mathrm{IL} / \mathrm{OH}\) and 30 pF load capacitance. Output timing reference is 1.5 V .
4. The internal write time of the memory is defined by the overlap of \(\bar{S}\) LOW and \(\bar{W}\) LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing is referenced to the rising edge of the signal that terminates the write. \(\overline{\mathrm{R}}\) must be HIGH.
5. Transition is measured at 1.5 V on the inputs to \(\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}\) and \(\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}\) on the outputs using the load shown in B . under Switcting Test Circuits.
6. \(\bar{W}\) and \(\bar{A}\) are HIGH for read cycle.
7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
8. This parameter is not tested, but guaranteed by characterization.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multicolumn{2}{|r|}{Parameter Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|l|}{Am9150-20} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { Am9150-25 } \\
\text { Am91L50-25 }
\end{gathered}
\]} & \multicolumn{2}{|l|}{Am9150-35
Am91L50-35} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { Am9150-45 } \\
\text { Am91L50-45 }
\end{gathered}
\]} & \multirow[b]{2}{*}{Unit} \\
\hline & Standard & Alternate & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multicolumn{14}{|l|}{READ CYCLE} \\
\hline 1 & TAVAV & \(\mathrm{t}_{\text {RC }}\) & Read Cycle Time & & 20 & & 25 & & 35 & & 45 & & ns \\
\hline 2 & TAVQV & \(t_{\text {AA }}\) & Address Access Ti & & & 20 & & 25 & & 35 & & 45 & ns \\
\hline 3 & TSLQV & \(t_{\text {ACS }}\) & Chip Select Acce & & & 10 & & 15 & & 20 & & 25 & ns \\
\hline 4 & TGLQV & toe & Output Enable Acc & ime & & 10 & & 15 & & 20 & & 25 & ns \\
\hline 5 & TSLQX & \({ }^{\text {t CLZ }}\) & Chip Select LOW Low-Z (Notes 5, 8 & put in & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 6 & TSHQZ & \({ }^{\text {t }} \mathrm{CHZ}\) & Chip Select HIGH
Hi-Z (Notes 5, 8) & tput in & 0 & 15 & 0 & 20 & 0 & 25 & 0 & 30 & ns \\
\hline 7 & TGLQX & tolz & Output Enable LOW Low-Z (Note 5, 8) & Output in & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 8 & TGHQZ & \({ }^{\text {t }} \mathrm{OHZ}\) & Output Enable HIG Hi-Z (Notes 5, 8) & Output in & 0 & 15 & 0 & 20 & 0 & 25 & 0 & 30 & ns \\
\hline \multirow[t]{2}{*}{9} & \multirow[t]{2}{*}{TAXQX} & \multirow[t]{2}{*}{toha} & \multirow[t]{2}{*}{Output Hold after Address Chênge} & COM'L. & 3 & & 3 & & 3 & & 3 & & \multirow[t]{2}{*}{ns} \\
\hline & & & & MIL. & 1 & & 1 & & 1 & & 1 & & \\
\hline
\end{tabular}

\section*{wRite cycle}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 10 & TAVAV & twe & Write Cycle Time (Note 4) & 20 & & 25 & & 35 & & 45 & & ns \\
\hline 11 & TSLWH & tcw & Chip Select LOW to Write Enable HIGH & 10 & & 15 & & 20 & & 30 & & ns \\
\hline 12 & TAVWH & \(t_{\text {AW }}\) & Address Valid to End of Write & 15 & & 20 & & 30 & & 40 & & ns \\
\hline 13 & TAVWL & \({ }^{\text {t }}\) AS & Address Valid to Beginning of Write & 5 & & 5 & & 5 & & 5 & & ns \\
\hline 14 & TWLWH & twp & Write Pulse Width & 10 & & 15 & & 20 & & 30 & & ns \\
\hline 15 & TWHAX & tWR & Address Hold after End of Write & 5 & & 5 & & 5 & & 5 & & ns \\
\hline 16 & TDVWH & \({ }^{\text {tow }}\) & Data in Valid to Write Enable HIGH & 10 & & 15 & & 20 & & 30 & & ns \\
\hline 17 & TWHDX & \({ }^{\text {tbH }}\) & Data Hold after End of Write & 5 & & 5 & & 5 & & 5 & & ns \\
\hline 18 & TWLQZ & twz & Write Enable LOW to Output in Hi-Z (Notes 5, 8) & 0 & 15 & 0 & 20 & 0 & 25 & 0 & 30 & ns \\
\hline 19 & TWHQX & tow & Write Enable HIGH to Output in Low-Z (Notes 5, 8) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}

RESET CYCLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 20 & TAVAV & trRC & Reset Cycle Time & 40 & & 50 & & 70 & & 90 & & ns \\
\hline 21 & TAVRL & \({ }^{\text {trSA }}\) & Address Valid to Beginning of Reset & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 22 & TWHRL & trasw & Write Enable HIGH to Beginning of Reset & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 23 & TSLRL & \({ }^{\text {trasCS }}\) & Chip Select LOW to Beginning of Reset & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 24 & TRLRH & \(t_{\text {RP }}\) & Reset Pulse Width & 20 & & 20 & & 30 & & 40 & & ns \\
\hline 25 & TRHSX & \({ }^{\text {t }}\) RHCS & Chip Select Hold after End of Reset & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 26 & TRHWL & \({ }^{\text {tRHW }}\) & Write Enable Hold after End of Reset & 20 & & 30 & & 40 & & 50 & & ns \\
\hline 27 & TRHAX & \({ }_{\text {taha }}\) & Address Hold after End of Reset & 20 & & 30 & & 40 & & 50 & & ns \\
\hline 28 & TRLQZ & \({ }^{\text {trHZ }}\) & Reset LOW to Output in Hi-Z (Notes 5, 8) & 0 & 15 & 0 & 20 & 0 & 25 & 0 & 35 & ns \\
\hline 29 & TRHQX & \(t_{\text {RLZ }}\) & Reset HIGH to Output in Low-Z (Notes 5, 8) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}

Notes: See notes following DC Characteristics table.

\section*{RESET CYCLE}

The reset cycle is initiated by \(\overline{\mathrm{A}}\) going LOW for a time \(\geqslant \mathrm{t}_{\mathrm{RP}}\), and is terminated by holding \(\overline{\mathrm{R}}\) HIGH for a time \(\geqslant\) trhen \(^{\text {. The }}\) addresses to the device must be stable during the RESET cycle time. The entire contents of the RAM will be reset to ZERO regardless of the address chosen during the cycle. The
control \(\overline{\mathrm{S}}\) must be \(\leqslant \mathrm{V}_{\mathrm{IL}}\) maximum, and \(\overline{\mathrm{W}}\) must be \(\geqslant \mathrm{V}_{\mathrm{IH}}\) minimum and it is recommended that \(\mathbb{G}\) be \(\geqslant \mathrm{V}_{\mathbb{H}}\) minimum.

The reset cycle is normally associated with current spikes, both at \(\mathrm{V}_{\mathrm{CC}}\) and GND as shown in the graph. To attenuate the current spikes, an external bypass capacitor (high frequency, \(0.1 \mu \mathrm{~F}\) ) for each Am9150 socket is recommended.

\section*{Typical ICc and IGND During a Reset Cycle}


WF009920

\section*{SWITCHING TEST CIRCUITS}

A.

B.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & INPUTS & OUTPUTS \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline  & may Change FROMHTOL & \begin{tabular}{l}
WILL BE \\
CHANGING \\
FROM H TOL
\end{tabular} \\
\hline  & may Change FROML TOH & WILL BE CMANGING FROML TOH \\
\hline  & DON'T CARE; any change PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & DOES NOT APPLY & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


WF009890
Read Cycle

SWITCHING WAVEFORMS (Cont'd.)


Write Cycle


Reset Cycle

\section*{DISTINCTIVE CHARACTERISTICS}
- High speed - access times as fast as 35 ns maximum
- Automatic power down when deselected
- Low power dissipation
- Am2167: 660 mW active, 110 mW power down
- High output drive
- Up to seven standard TTL loads or six Schottky TTL loads
- TTL-compatible interface levels
- No power-on current surge

\section*{GENERAL DESCRIPTION}

The Am2167 is a high-performance, 16,384-bit, static, read/write, random-access memory. It is organized as 16,384 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to six standard Schottky TTL loads or up to seven standard TTL loads.

Only a single +5 -volt power supply is required. When deselected ( \(\overline{C E} \geqslant V_{I H}\) ), the Am2167 automatically enters a power-down mode which reduces power dissipation by 80\%.

Data In and Data Out use separate pins and are the same polarity allowing them to be connected together for operation in a common data bus environment. Data Out is a three-state output allowing similar devices to be wire-OR'd together.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Part Number } & Am2167-35 & Am2167-45 & Am2167-55 & Am2167-70 \\
\hline Maximum Access Time (ns) & 35 & 45 & 55 & 70 \\
\hline Maximum Active Current (mA) & 120 & \(120(160 \mathrm{mil})\) & \(120(160 \mathrm{mil})\) & \(120(160 \mathrm{mil})\) \\
\hline Maximum Standby Current (mA) & 20 & \(20(30 \mathrm{mil})\) & \(20(30 \mathrm{mil})\) & \(20(30 \mathrm{mil})\) \\
\hline \begin{tabular}{l} 
Full Military Operating \\
Range Version
\end{tabular} & No & Yes & Yes & Yes \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

\section*{Top View}

DIPs


CD009680

LCC


Note: Pin 1 is marked for orientation.

\section*{METALLIZATION AND PAD LAYOUT}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Address Designators } \\
\hline External & Internal \\
\hline\(A_{0}\) & \(A_{1}\) \\
\hline\(A_{1}\) & \(A_{6}\) \\
\hline\(A_{2}\) & \(A_{2}\) \\
\hline\(A_{3}\) & \(A_{5}\) \\
\hline\(A_{4}\) & \(A_{3}\) \\
\hline\(A_{5}\) & \(A_{0}\) \\
\hline\(A_{6}\) & \(A_{4}\) \\
\hline\(A_{7}\) & \(A_{13}\) \\
\hline\(A_{8}\) & \(A_{10}\) \\
\hline\(A_{9}\) & \(A_{6}\) \\
\hline\(A_{10}\) & \(A_{11}\) \\
\hline\(A_{11}\) & \(A_{9}\) \\
\hline\(A_{12}\) & \(A_{12}\) \\
\hline\(A_{13}\) & \(A_{7}\) \\
\hline
\end{tabular}


Die Size: 0.121' x 0.249'

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
AM2167
a. DEVICE NUMBER/DESCRIPTION Am2167
\(16 \mathrm{~K} \times 1\) NMOS Static RAM
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM2167-35 & PC, PCB, DC, DCB, LC, LCB \\
\hline AM2167-45 & \multirow{3}{*}{} \\
\cline { 1 - 1 } AM2167-55 & PD, PCB, DC, DCB \\
\cline { 1 - 1 } AM2167-70 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

. DEVICE NUMBER/DESCRIPTION Am2167 \(16 \mathrm{~K} \times 1\) NMOS Static RAM
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM2167-45 & \\
\hline AM2167-55 & \multirow{2}{*}{ /BRA, /BUA } \\
\hline AM2167-70 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{PIN DESCRIPTION}
\(\mathbf{A}_{0}-\mathrm{A}_{13}\) Address (Inputs)
The address input lines select the RAM location to be read or written.
CE Chip Enable (Input, Active LOW)
The Chip Enable selects the memory device.
WE Write Enable (Input, Active LOW)
When Write Enable is LOW and Chip Enable is also LOW, data is written into the location specified on the address pins.

DIN Data (input)
This pin issued for entering data during write operation.
Dout Data (Output, Three State)
This pin is three state during write operation. It becomes active when CE is LOW and WE is HIGH.

VCc Power Supply
VSS Ground
\begin{tabular}{|c|c|}
\hline ABSOLUTE MA & RATINGS \\
\hline Storage Temperature & -65 to \(+150^{\circ} \mathrm{C}\) \\
\hline Ambient Temperature with & \\
\hline Power Applied........ & -55 to \(+125^{\circ} \mathrm{C}\) \\
\hline Supply Voltage. & -0.5 V to +7.0 V \\
\hline Signal Voltages with & \\
\hline Respect to Ground. & . 3.5 V to +7.0 V \\
\hline Power Dissipation & .1.2 W \\
\hline DC Output Current. & ... 50 m \\
\hline
\end{tabular}

Maximum rating are to be for system design reference, parameters given may not be \(100 \%\) tested by AMD.
The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

\section*{OPERATING RANGES (Note 4)}

Commercial (C) Devices
Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) \(\ldots \ldots \ldots \ldots \ldots \ldots . . .0\) to \(+70^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V
Military (M) Devices
Ambient Temperature \(\left(T_{A}\right) \ldots \ldots \ldots . . . . . . .-55\) to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ........................ 4.5 to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted) (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Test Conditions}} & \multicolumn{2}{|l|}{Am2167-35} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Am2167-45, } \\
& \text { Am2167-55, } \\
& \text { Am2167-70 }
\end{aligned}
\]} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & \\
\hline IOH & Output HIGH Current & \(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) & -4 & & -4 & & mA \\
\hline \multirow[b]{2}{*}{IOL} & \multirow[b]{2}{*}{Output LOW Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}\)} & COM'L & 16 & & 16 & & \multirow[b]{2}{*}{mA} \\
\hline & & & MIL & 12 & & 12 & & \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & & & 2.2 & 6.0 & 2.2 & 6.0 & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Voltage & & & -2.5 & 0.8 & -2.5 & 0.8 & V \\
\hline IIX & Input Load Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{SS}} \leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\mathrm{CC}}\)} & -10 & 10 & -10 & 10 & \(\mu \mathrm{A}\) \\
\hline loz & Output Leakage Current & \multicolumn{2}{|l|}{\[
\mathrm{GND} \leqslant \mathrm{~V}_{0} \leqslant \mathrm{~V}_{\mathrm{CC}}
\]
Output Disabled} & \(-50\) & 50 & -50 & 50 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{1}\) & Input Capacitance & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Test Frequency \(=1.0 \mathrm{MHz}\) \\
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), All pins at \(0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\) (Note 9)
\end{tabular}}} & & 5 & & 5 & \multirow[t]{2}{*}{pF} \\
\hline \(\mathrm{C}_{0}\) & Output Capacitance & & & & 6 & & 6 & \\
\hline \multirow[t]{2}{*}{ICC} & \multirow[t]{2}{*}{\(V_{C C}\) Operating Supply Current} & \multirow[t]{2}{*}{Max \(V_{C C}, C E \leqslant V_{\text {IL }}\) Output Open} & COM'L & & 120 & & 120 & \multirow[t]{2}{*}{mA} \\
\hline & & & MIL & & N/A & & 160 & \\
\hline \multirow[t]{2}{*}{ISB} & \multirow[t]{2}{*}{Automatic \(\overline{C E}\) Power Down Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { MAX } V_{C C},\left(C E \geqslant V_{I H}\right) \\
& \text { (Note } 3 \text { ) }
\end{aligned}
\]} & COM'L & & 20 & & 20 & \multirow[t]{2}{*}{mA} \\
\hline & & & MIL & & N/A & & 30 & \\
\hline
\end{tabular}

Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified \(\mathrm{IOL}^{2} / \mathrm{I}_{\mathrm{OH}}\) and 30 pF load capacitance. Output timing reference is 1.5 V .
2. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. A pull-up resistor to \(V_{C C}\) on the \(\overline{C E}\) input is required to keep the device deselected during \(V_{C C}\) power up. Otherwise ISB will exceed values given.
4. For test and correlation purposes, ambient temperature is defined as the "Instant-on" case temperature.
5. The device must be selected during the previous cycle. Otherwise \(t_{A A}\) and \(t_{R C}\) are equivalent to \(t_{A C S}\).
6. Transition is measured \(\pm 500 \mathrm{mV}\) from steady state voltage with load specified in Figure 2 for \(t_{H Z}\), \(t_{L Z}\), tow and twz.
7. \(\overline{W E}\) is HIGH for read cycle.
8. Address valid prior to or coincident with CE transition LOW.
9. Parameter not \(100 \%\) tested. Guaranteed by characterization.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1) (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multirow[b]{2}{*}{Parameter Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|l|}{Am2 167-35} & \multicolumn{2}{|l|}{Am2167-45} & \multicolumn{2}{|l|}{Am2167-55} & \multicolumn{2}{|l|}{Am2167-70} & \multirow[b]{2}{*}{Unit} \\
\hline No. & & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multicolumn{13}{|l|}{READ CYCLE} \\
\hline 1 & \(t_{\text {R }}\) & \multicolumn{2}{|l|}{Address Valid to Address Do Not Care Time (Read Cycle Time) (Note 5)} & 30 & & 40 & & 50 & & 70 & & ns \\
\hline 2 & \(t_{\text {AA }}\) & \multicolumn{2}{|l|}{Address Valid to Data Out Valid Delay (Address Access Time) (Note 5)} & & 30 & & 40 & & 50 & & 70 & ns \\
\hline 3 & tacs & \multicolumn{2}{|l|}{Chip Enable LOW to Data Out Valid (Chip Enable Access Time)} & & 35 & & 45 & & 55 & & 70 & ns \\
\hline 4 & tz & \multicolumn{2}{|l|}{Chip Enable LOW to Data Out On (Notes 6, 9)} & 5 & & 5 & & 5 & & 5 & & ns \\
\hline 5 & \({ }_{4}\) & \multicolumn{2}{|l|}{Chip Enable HIGH to Data Out Off (Notes 6, 9)} & 0 & 20 & 0 & 25 & 0 & 30 & 0 & 40 & ns \\
\hline \multirow[t]{2}{*}{6} & \multirow[b]{2}{*}{tOH} & \multirow[b]{2}{*}{Output hold time from address change} & COM'L & 3 & & 3 & & 3 & & 3 & & ns \\
\hline & & & MIL & 1 & & 1 & & 1 & & 1 & & ns \\
\hline 7 & tPD & \multicolumn{2}{|l|}{Chip Enable HIGH to Power Down Delay (Note 9)} & & 25 & & 30 & & 30 & & 55 & ns \\
\hline 8 & tpu & \multicolumn{2}{|l|}{Chip Enable LOW to Power Up Delay (Note 9)} & 0 & & 0 & & 0 & & 0 & & ns \\
\hline \multicolumn{13}{|l|}{WRITE CYCLE} \\
\hline 9 & twc & \multicolumn{2}{|l|}{Address Valid to Address Do Not Care (Write Cycle Time)} & 30 & & 40 & & 50 & & 70 & & ns \\
\hline 10 & twp & \multicolumn{2}{|l|}{Write Enable LOW to Write Enable HIGH (Note 2)} & 20 & & 20 & & 25 & & 40 & & ns \\
\hline 11 & twr & \multicolumn{2}{|l|}{Write Enable HIGH to Address} & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 12 & twz & \multicolumn{2}{|l|}{Write Enable LOW to Output in HIGH 2 (Notes 6 \& 9)} & 0 & 20 & 0 & 20 & 0 & 25 & 0 & 35 & ns \\
\hline 13 & tow & \multicolumn{2}{|l|}{Data In Valid to Write Enable HIGH} & 15 & & 15 & & 20 & & 30 & & ns \\
\hline 14 & \({ }_{\mathrm{OH}}\) & \multicolumn{2}{|l|}{Data Hold Time} & 5 & & 5 & & 5 & & 5 & & ns \\
\hline \multirow[t]{2}{*}{15} & \({ }_{\text {tas1 }}\) & \multicolumn{2}{|l|}{Address Valid to Write Enable LOW (WE Controlled Write)} & 5 & & 5 & & 5 & & 5 & & ns \\
\hline & tAS2 & \multicolumn{2}{|l|}{Address Valid to Write Enable LOW (CE Controlled Write)} & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 16 & tcw & \multicolumn{2}{|l|}{Chip Enable LOW to Write Enable HIGH (Note 2)} & 30 & & 40 & & 50 & & 55 & & ns \\
\hline 17 & tow & \multicolumn{2}{|l|}{Write Enable HIGH to Output in LOW Z (Notes 6 \& 9)} & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 18 & taw & \multicolumn{2}{|l|}{Address Valid to End of Write} & 30 & & 40 & & 50 & & 70 & & ns \\
\hline
\end{tabular}

Notes: See notes following DC Characteristics table.

\section*{SWITCHING TEST CIRCUITS}

A. Output Load

B. Output Load for \(\mathrm{t}_{\mathrm{Hz}}\), tLz, tow, twz

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & INPUTS & OUTPUTS \\
\hline & \begin{tabular}{l}
MUST BE \\
STEADY
\end{tabular} & WILL BE STEADY \\
\hline  & MAY CHANGE FROMHTOL & \begin{tabular}{l}
WILL BE \\
CHANGING \\
FROMHTOL
\end{tabular} \\
\hline  & May Change FROMLTOH & \begin{tabular}{l}
WILL BE \\
CHANGING \\
FROML TOH
\end{tabular} \\
\hline NaNO & DON'T CARE: ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & DOES NOT APPLY & \begin{tabular}{l}
CENTER \\
LINE IS HIGH IMPEDANCE "OFF" STATE
\end{tabular} \\
\hline
\end{tabular}


Read Cycle No. 1 (Notes 5, 7)


Read Cycle No. 2 (Notes 7, 8)
Notes: See notes following DC Characteristics table.

\section*{SWITCHING WAVEFORMS (Cont'd.)}


Write Cycle No. 1 (WE Controlled)


Write Cycle No. 2 (CE Controlled)
Note: If \(\overline{C E}\) goes high simultaneously with \(\overline{W E}\) HIGH, the output remains in a high-impedance state.

\section*{TYPICAL PERFORMANCE CURVES}

Supply Current versus Supply Voltage


Normalized Access Time versus Supply Voltage


OP000970
Typical Power-On Current versus Power Supply


Supply Current versus Ambient Temperature


OP000950
Normallzed Access Time versus Amblent Temperature


OP000980
Access Time Change versus Input Voltage


Output Source Current versus Output Voltage


Output Sink Current versus Output Voltage


OP000990
Access Time Change versus Output Loading


\section*{DISTINCTIVE CHARACTERISTICS}
- High speed - access times as fast as 40 ns
- Fully static storage and interface circuitry
- No clocks or timing signals required
- Automatic power down when deselected (Am2168)
- Power dissipation
- Am2168: 660 mW active, 165 mW standby Am2169: 660 mW
- Standard \(20-\mathrm{pin}, .300\) inch dual-in-line package
- Standard 20 -pin rectangular ceramic leadless chip carrier
- High output drive
- Up to seven standard TTL loads or six Schottky TTL loads
- TTL-compatible interface levels

\section*{GENERAL DESCRIPTION}

The Am2168 and Am2169 are high-performance, static, \(N\) channel, read/write, random-access memories organized as 4096 words of 4 bits. Operation is from a single 5 V supply, and all input/output levels are identical to standard TTL specifications. The Am2168 and Am2169 are the same except that the Am2168 offers an automatic Chip Enable ( \(\overline{\mathrm{CE}})\) power-down feature.

The Am2168 remains in a low-power standby mode as long as \(\overline{\mathrm{CE}}\) remains HIGH , thus reducing its power requirements from 660 mW to 165 mW maximum.

The data read out is not destructive and has the same polarity as the input data. The device is packaged in either a . 300 slim DIP or 20-pin leadless chip carrier. The outputs of similar devices can be OR-tied and easy selection obtained by use of the \(\overline{\mathrm{CE}}\).

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Part Number} & Am2168-35 & Am2168-45 & Am2169-40 & Am2168-55 & Am2169-50 & Am2168-70 & Am2169-70 \\
\hline \multicolumn{2}{|l|}{Maximum Access Time (ns)} & 35 & 45 & 40 & 55 & 50 & 70 & 70 \\
\hline \multirow[t]{2}{*}{0 to \(+70^{\circ} \mathrm{C}\)} & \(\operatorname{ICC}(\mathrm{mA})\) & 120 & 120 & 120 & 120 & 120 & 120 & 120 \\
\hline & ISB* (mA) & 30 & 30 & N/A & 30 & N/A & 30 & N/A \\
\hline \multirow[t]{2}{*}{-55 to \(+125^{\circ} \mathrm{C}\)} & ICC (mA) & N/A & 160 & N/A & 160 & 160 & 160 & 160 \\
\hline & \(\mathrm{I}_{\text {SB* }}\) (mA) & N/A & 30 & N/A & 30 & N/A & 30 & N/A \\
\hline
\end{tabular}
*Am2168

\section*{CONNECTION DIAGRAMS \\ Top View}


Note: Pin 1 is marked for orientation.

METALLIZATION AND PAD LAYOUT
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Address Designators } \\
\hline External & Internal \\
\hline\(A_{0}\) & \(A_{0}\) \\
\hline\(A_{1}\) & \(A_{1}\) \\
\hline\(A_{2}\) & \(A_{2}\) \\
\hline\(A_{3}\) & \(A_{3}\) \\
\hline\(A_{4}\) & \(A_{4}\) \\
\hline\(A_{5}\) & \(A_{5}\) \\
\hline\(A_{6}\) & \(A_{6}\) \\
\hline\(A_{7}\) & \(A_{7}\) \\
\hline\(A_{8}\) & \(A_{8}\) \\
\hline\(A_{9}\) & \(A_{11}\) \\
\hline\(A_{10}\) & \(A_{10}\) \\
\hline\(A_{11}\) & \(A_{9}\) \\
\hline
\end{tabular}


Die Size: \(0.123^{\prime \prime} \times 0.252^{\prime \prime}\)

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

\footnotetext{


OPTIONAL PROCESSING
Blank \(=\) Standard Processing \(B=\) Burn-in
d. TEMPERATURE RANGE
\(\mathrm{C}=\) Commercial ( 0 to \(+70^{\circ} \mathrm{C}\) )

PACKAGE TYPE
\(\mathrm{P}=20-\mathrm{Pin}\) Plastic DIP (PD 020)
\(D=20\)-Pin Ceramic DIP (CD 020)
\(\mathrm{L}=20\)-Pin Rectangular Ceramic Leadless Chip Carrier (CLRO20)
b. SPEED OPTION
\(35=35 \mathrm{~ns}\)
\(40=40 \mathrm{~ns}\)
\(45=45 \mathrm{~ns}\)
\(50=50 \mathrm{~ns}\)
\(55=55 \mathrm{~ns}\)
\(70=70 \mathrm{~ns}\)

DEVICE NUMBER/DESCRIPTION
Am2168/Am2169
\(4096 \times 4\) Static R/W Random Access Memory
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM2168-35 & PC, PCB, DC, \\
\cline { 1 - 1 } AM2169-40 & DCB, LC, LCB \\
\hline AM2168-45 & \\
\hline AM2168-55 & \\
\cline { 1 - 1 } AM2169-50 & \multirow{2}{*}{ PC, PCB, DC, DCB } \\
\cline { 1 - 1 } AM2168-70 & \\
\cline { 1 - 1 } AM2169-70 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.
}

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MiL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Valid Combinations } \\
\hline AM2168-45 & \\
\hline AM2168-55 \\
\hline AM2169-50 \\
\hline AM2168-70 \\
\hline AM2169-70 & \\
\hline AM2168-45 & \\
\hline AM2168-55 & \\
\hline AM2169-50 \\
\hline AM2168-70 \\
\hline AM2169-70 \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{PIN DESCRIPTION}

A0-A11 Address Inputs (Inputs)
The address input lines select the RAM location to be read or written.
CE Chip Enable (Input, Active LOW) The Chip Enable selects the memory device.
WE Write Enable (Input, Active LOW) When Write Enable is LOW and Chip Enable is also LOW, data is written into the location specified on the address pins.
\(1 / O_{1}-I / O_{4}\) Data In/Out Bus (Bidirectional Active HIGH)
These I/O lines provide the path for data to be read from or written to the selected memory location.

VcC Power Supply
VSS Ground

\section*{ABSOLUTE MAXIMUM RATINGS*}

Supply Voltage -0.5 V to +7.0 V
All Signal Voltages................................ 3.5 V to +7.0 V
DC Output Current .20 mA
Power Dissipation
Cerdip \& Leadless Packages ............................. 1.2 W
Plastic Packages..............................................0.7 W
Ambient Temperature with Power Applied
Cerdip \& Leadless Packages ................ -55 to \(+125^{\circ} \mathrm{C}\)
Plastic Packages.................................. -10 to \(+85^{\circ} \mathrm{C}\)
Storage Temperature
Cerdip \& Leadless Packages............... -65 to \(+150^{\circ} \mathrm{C}\)
Plastic Packages................................ -55 to \(+150^{\circ} \mathrm{C}\)
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.
*Maximum ratings are for system design reference; parameters given may not be \(100 \%\) tested.

OPERATING RANGES (Note 4)
\begin{tabular}{|c|c|}
\hline Commercial (C) Devices & \\
\hline Ambient Temperature & \(\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots \ldots \ldots \ldots \ldots \ldots .0\) to \(+70^{\circ} \mathrm{C}\) \\
\hline Supply Voltage (VCC) & .................4.5 V to +5.5 V \\
\hline Military (M) Devices & \\
\hline Ambient Temperature &  \\
\hline Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) & ... +4.5 to +5.5 V \\
\hline
\end{tabular}

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted) (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{array}{|c}
\text { Parameter } \\
\text { Symbol }
\end{array}
\]} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Test Conditions}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Am2168-35, } \\
& -45, \&-40
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\text { Am2168-55 } \\
\&-70 \\
\text { Am2169-50 } \\
\&-70
\end{gathered}
\]} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & \\
\hline IOH & Output HIGH Current & \(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) & -4 & & -4 & & mA \\
\hline \multirow[b]{2}{*}{\({ }^{\text {IOL }}\)} & \multirow[b]{2}{*}{Output LOW Current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}\)} & COM'L & 8 & & 8 & & \multirow{2}{*}{mA} \\
\hline & & & MIL & 8 & & 8 & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & & & 2.2 & 6.0 & 2.2 & 6.0 & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & \multicolumn{2}{|l|}{Note 3} & -0.5 & 0.8 & -0.5 & 0.8 & V \\
\hline IIX & Input Load Current & \multicolumn{2}{|l|}{GND \(\leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\mathrm{CC}}\)} & -10 & 10 & -10 & 10 & \(\mu \mathrm{A}\) \\
\hline loz & Output Leakage Current & \multicolumn{2}{|l|}{GND \(\leqslant V_{\mathrm{O}} \leqslant \mathrm{V}_{\mathrm{CC}}\) Output Disabled} & -50 & 50 & -50 & 50 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{1}\) & Input Capacitance & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Test Frequency \(=1.0 \mathrm{MHz}\) \(T_{A}=25^{\circ} \mathrm{C}\), All Pins at \(0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\) (Note 5)}} & & 5 & & 5 & \multirow[t]{2}{*}{pF} \\
\hline \(\mathrm{Cl}_{1 / \mathrm{O}}\) & Input/Output Capacitance & & & & 7 & & 7 & \\
\hline \multirow[t]{2}{*}{Icc} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}\) Operating Supply Current} & \multirow[t]{2}{*}{Max. \(V_{C C}, C E \leqslant V_{\text {IL }}\) Output Open} & COM'L & & 120 & & 120 & \multirow[t]{2}{*}{mA} \\
\hline & & & MIL & & N/A & & 160 & \\
\hline \multirow{2}{*}{\(I_{\text {SB }}\)} & \multirow[t]{2}{*}{Automatic \(\overline{C E}\) Power Down Current (Am2168 Only)} & \multirow{2}{*}{Max. \(\mathrm{V}_{\mathrm{CC}},\left(C E \geqslant \mathrm{~V}_{\mathrm{IH}}\right)\)} & COM'L & & 30 & & 30 & \multirow{2}{*}{mA} \\
\hline & & & MIL & & N/A & & 30 & \\
\hline
\end{tabular}

Notes: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified \(\mathrm{IOL}^{\prime} / \mathrm{IOH}\) and 30 pF load capacitance. Output timing reference is 1.5 V .
2. The internal write time of the memory is defined by the overlap of \(\overline{C E}\) LOW and \(\bar{W} E\) LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. \(\mathrm{V}_{\mathrm{IL}}\) voltages of less than -0.5 V on the \(\mathrm{I} / \mathrm{O}\) pins will cause the output current to exceed the maximum rating and thus should not exceed 30 seconds in duration.
4. For test and correlation purposes, ambient temperature is defined as the "Instant-on" case temperature.
5. At any given temperature and voltage condition, \(t_{H Z}\) is less than \(t_{L Z}\) and \(t_{W Z}\) is less than tow for all devices. Transition is measured at 1.5 V on the input to \(\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}\) and \(\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}\) on the outputs using the load shown in B . under Switching Test Circuits. \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\).
6. Not \(100 \%\) tested parameter; parameter guaranteed by characterization.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Parameter Symbol} & \multicolumn{3}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|l|}{Am2168-35} & \multicolumn{2}{|l|}{Am2168-45, Am2169-40} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Am2168-55, } \\
& \text { Am2169-50 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Am2168-70, } \\
& \text { Am2169-70 }
\end{aligned}
\]} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multicolumn{14}{|l|}{READ CYCLE} \\
\hline 1 & \(t_{\text {RC }}\) & \multicolumn{2}{|l|}{Address Valid to Address Do Not Care Time (Read Cycle Time)} & . & 35 & & 40 & & 50 & & 70 & & ns \\
\hline 2 & \(t_{A A}\) & \multicolumn{2}{|l|}{Address Valid to Data Out Valid Delay (Address Access Time)} & & & 35 & & 40 & & 50 & & 70 & ns \\
\hline \multirow[t]{2}{*}{3} & \multirow[b]{2}{*}{\({ }_{\text {taCS }}\)} & \multirow[t]{2}{*}{Chip Enable LOW to Data Out Valid (Chip Enable Access Time)} & Am2168 & & & 35 & & 45 & & 55 & & 70 & ns \\
\hline & & & Am2169 & & & & & 20 & & 25 & & 30 & ns \\
\hline \multirow[t]{2}{*}{4} & \multirow[b]{2}{*}{42} & \multirow[b]{2}{*}{Chip Enable LOW to Data Out On} & Am2168 & \multirow[t]{2}{*}{(Notes 4, 5)} & 5 & & 5 & & 5 & & 5 & & \\
\hline & & & Am2169 & & & & 2 & & 2 & & 2 & & \\
\hline 5 & \(t_{\text {Hz }}\) & \multicolumn{2}{|l|}{Chip Enable HIGH to Data Out Off} & (Notes 4,
5) & 0 & 20 & 0 & 20 & 0 & 25 & 0 & 30 & ns \\
\hline \multirow[b]{2}{*}{6} & \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{OH}}\)} & \multirow[t]{2}{*}{Output hold time from address change} & COM'L & & 3 & & 3 & & 3 & & 3 & & \\
\hline & & & MIL & & & & 1 & & 1 & & 1 & & \\
\hline 7 & tPD & Chip Enable HIGH to Power-Down Delay & Am2168 & (Note 5) & & 35 & & 45 & & 55 & & 70 & ns \\
\hline 8 & tpu & Chip Enable LOW to Power-Up Delay & Am2168 & (Note 5) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}

WRITE CYCLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 9 & twe & Address Valid to Address Do Not Care (Write Cycle Time) & & 35 & & 40 & & 50 & & 70 & & ns \\
\hline 10 & twp & Write Enable LOW to Write Enable HIGH & (Note 2) & 30 & & 35 & & 45 & & 65 & & ns \\
\hline 11 & twa & Write Enable HIGH to Address Do Not Care & & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 12 & tWZ & Write Enable LOW to Output in Hi-Z & (Notes 4,
5) & 0 & 15 & 0 & 15 & 0 & 20 & 0 & 25 & ns \\
\hline 13 & tow & Data In Valid to Write Enable HIGH & & 20 & & 20 & & 25 & & 35 & & ns \\
\hline 14 & tDH & Data Hold Time & & 5 & & 5 & & 5 & & 5 & & ns \\
\hline 15 & tas & Address Valid to Write Enable LOW & & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 16 & tcw & Chip Enable LOW to Write Enable HIGH & (Note 2) & 30 & & 35 & & 45 & & 65 & & ns \\
\hline 17 & tow & Write Enable HIGH to Output in Low-Z & (Notes 4, 5) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 18 & taw & Address Valid to End of Write & & 30 & & 35 & & 45 & & 65 & & ns \\
\hline
\end{tabular}

\section*{SWITCHING TEST CIRCUITS}

A. Output Load

B. Output Load for \(\mathrm{t}_{\mathrm{Hz}}, \mathrm{t}_{\mathrm{Lz}}\), tow, \(^{\text {twZ }}\)

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline Waveform & inputs & outputs \\
\hline & MUST BE STEADY & will be STEADY \\
\hline  & may Change FROMHTOL & WILL BE CHANGING FROM HTOL \\
\hline  & MAY CHANGE FROML TOH & WILL BE CHANGING FROML TOH \\
\hline xwn & DONT CARE ANY CHANGE PERMITTED & changing: STATE unknown \\
\hline  & does not APPLY & \begin{tabular}{l}
CENTER \\
LINE IS HIGH IMPEDANCE "OFF" STATE
\end{tabular} \\
\hline
\end{tabular}


Read Cycle No. 1 ( \(\overline{W E}\) HIGH, CE LOW)



WF021970
Write Cycle No. 1 (WE Controlled)


Write Cycle No. 2 (CE Controlled)
Note: If \(\overline{C E}\) goes HIGH simultaneously with \(\overline{\text { WE }}\) HIGH, the output remains in a high-impedance state.

\section*{TYPICAL PERFORMANCE CURVES}

Supply Current versus Supply Voltage


Normallzed Access Time versus Supply Voltage


Typlcal Power-On Current versus Power Supply


Supply Current varsus Ambient Temperature


Normalized Access Time versus Amblent Temperature


Access Time Change versus Input Voltage


Output Source Current versus Output Voltage


Output Sink Current versus Output Voltage


Access Time Change versus Output Loading


\section*{DISTINCTIVE CHARACTERISTICS}
- Logic voltage levels compatible with TTL
- Three-state output buffers and common I/O
- Icc Max., as low as 100 mA
- \(t_{A A} / t_{\text {ACS }}\) as low as 70 ns
- Power-Down mode (ISB as low as 15 mA )

\section*{GENERAL DESCRIPTION}

The Am9128 is a 16,384 -bit Static Random = Access Read-write Memory organized as 2048 words of 8 bits. It uses fully static circuitry, requiring no clocks or refresh to operate. Directly TTL-compatible inputs and outputs and operation from a single +5 V supply simplify system
designs. Common data I/O pins using three-state outputs are provided. The Am9128 is available in an industrystandard 24 -pin DIP package with 0.6 -inch pin row spacing. The Am9128 uses the JEDEC standard pinout for byte-wide memories (compatible to 16K EPROMs).

\section*{BLOCK DIAGRAM}


\section*{PRODUCT SELECTOR GUIDE}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Part Number } & Am9128-70 & Am9128-90 & Am9128-10 & Am9128-12 & Am9128-15 & Am9128-20 \\
\hline Maximum Access Time (ns) & 70 & 90 & 100 & 120 & 150 & 200 \\
\hline \multirow{2}{*}{\begin{tabular}{l} 
Maximum Operat- \\
ing Current (mA)
\end{tabular}} & 0 to \(70^{\circ} \mathrm{C}\) & 140 & \(\mathrm{~N} / \mathrm{A}\) & 120 & \(\mathrm{~N} / \mathrm{A}\) & 100 & 140 \\
\cline { 2 - 9 } & \(-55^{\circ}\) to \(125^{\circ} \mathrm{C}\) & \(\mathrm{N} / \mathrm{A}\) & 180 & \(\mathrm{~N} / \mathrm{A}\) & 150 & 150 & 150 \\
\hline \multirow{3}{*}{\begin{tabular}{l} 
Maximum Standby \\
Current (mA)
\end{tabular}} & \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\) & 30 & \(\mathrm{~N} / \mathrm{A}\) & 15 & \(\mathrm{~N} / \mathrm{A}\) & 15 & 30 \\
\cline { 2 - 9 } & \(-55^{\circ}\) to \(125^{\circ} \mathrm{C}\) & \(\mathrm{N} / \mathrm{A}\) & 30 & \(\mathrm{~N} / \mathrm{A}\) & 30 & 30 & 30 \\
\hline
\end{tabular}


CD000121

Note: Pin 1 is marked for orientation.

METALLIZATION AND PAD LAYOUT
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Address Designators } \\
\hline External & Internal \\
\hline\(A_{3}\) & \(A X_{0}\) \\
\hline\(A_{4}\) & \(A X_{1}\) \\
\hline\(A_{5}\) & \(A X_{2}\) \\
\hline\(A_{6}\) & \(A X_{3}\) \\
\hline\(A_{7}\) & \(A X_{4}\) \\
\hline\(A_{8}\) & \(A X_{5}\) \\
\hline\(A_{10}\) & \(A X_{6}\) \\
\hline\(A_{0}\) & \(A Y_{0}\) \\
\hline\(A_{1}\) & \(A Y_{1}\) \\
\hline\(A_{2}\) & \(A Y_{2}\) \\
\hline\(A_{9}\) & \(A Y_{3}\) \\
\hline
\end{tabular}


DIE SIZE: \(0.162^{\prime \prime} \times 0.240^{\prime \prime}\)

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

a. DEVICE NUMBER/DESCRIPTION

Am9128
\(2048 \times 8\) Static RAM
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM9128-70 & \\
\(y\) AM9128-10 & \multirow{3}{*}{ PC, DC, DCB, DE, } \\
\cline { 1 - 1 } AM9128-15 & DEB \\
\cline { 1 - 1 } AM9128-20 & \\
\hline
\end{tabular}

\section*{Valid Comblnations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:
a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM9128-90 & \\
\hline AM9128-12 & \multirow{3}{*}{ /BJA, /BJC } \\
\hline AM9128-15 & \\
\hline AM9128-20 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\)

\section*{PIN DESCRIPTION}
\(A_{0}-A_{10}\) Addresses (Input)
The 10-bit field presented at the address inputs selects one of the 2048 memory locations to be read from - or written into - via the data lines.
\(\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathbf{O}_{8}\) Data In/Out Port (Input/Output) If WE is LOW, the data represented on the I/O lines can be written into the selected memory location. If WE is HIGH, the I/O lines represent the data read from the selected memory location.

CE Chip Enable (Input, Active LOW) Read and Write cycles can be executed only when \(\overline{\mathrm{CE}}\) is LOW.
\(\overline{\text { WE }}\) Write Enable (Input, Active LOW) Data is written into the memory if \(\overline{W E}\) is LOW and read from the memory if WE is HIGH.
\(\overline{\text { OE }} \overline{\text { Output Enable (Input, Active LOW) }}\)
Read cycles can be executed only when \(\overline{O E}\) is LOW.

\section*{ABSOLUTE MAXIMUM RATINGS (Note 11)}

Storage Temperature ............................. -65 to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature with
Power Applied................................... 55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ................................... -0.5 V to +7.0 V
Signal Voltage with
Respect to Ground..........................-3.0 V to +7.0 V
Power Dissipation 1.0 W

DC Output Current 10 mA
*Maximum ratings are to be for system design reference, parameters given may not be \(100 \%\) tested by AMD.

OPERATING RANGES (Note 3)

\author{
Commercial (C) Devices \\  \\ Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................... +4.5 V to +5.5 V
}

Military* (M) and Extended Commercial (E) Devices
Case Temperature ( \(T_{A}\) ) ...................... 55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.


\section*{Stresses above those listed under ABSOLUTE MAXIMUM} RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted) (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test Conditions}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Am9128-90 } \\
& \text { Am9128-10 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{Am9128-15} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Am9128-70 \\
Am9128-12 \\
Am9128-20
\end{tabular}} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \({ }^{\mathrm{IOH}}\) & Output HIGH Current & \(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\) & \multirow[b]{2}{*}{\(V_{C C}=4.5 \mathrm{~V}\)} & -2 & & -2 & & -2 & & mA \\
\hline \({ }^{\mathrm{O} \mathrm{O}}\) & Output LOW Current & \(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}\) & & 4 & & 4 & & 4 & & mA \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & & & 2.0 & \[
\begin{aligned}
& V_{C C} \\
& +1.0
\end{aligned}
\] & 2.0 & \[
\begin{aligned}
& V_{C C} \\
& +1.0
\end{aligned}
\] & 2.0 & \[
\begin{aligned}
& V_{C C} \\
& +1.0
\end{aligned}
\] & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Voltage & & & -0.5 & 0.8 & -0.5 & 0.8 & -0.5 & 0.8 & \(V\) \\
\hline lı X & Input Load Current & \(\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {CC }}\) & & & 10 & & 10 & & 10 & \(\mu \mathrm{A}\) \\
\hline IOZ & Output Leakage Current & \(V_{S S} \leqslant V_{O} \leqslant V_{C C}\) Output Disabled & & & 10 & & 10 & & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{Cl}_{\text {IN }}\) & Input Capacitance (Note 12) & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Test Frequency }=1.0 \mathrm{MHz}, \\
& T_{A}=25^{\circ} \mathrm{C}, \\
& \text { All pins at } 0
\end{aligned}
\]} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\)} & & 6 & & 6 & & 6 & \multirow[b]{2}{*}{pF} \\
\hline \(\mathrm{Cl}_{1 / \mathrm{O}}\) & Input/Output Capacitance (Note 12) & & & & 7 & & 7 & & 7 & \\
\hline \multirow[b]{2}{*}{ICC} & \multirow[b]{2}{*}{\(V_{C C}\) Operating Supply Current} & \multirow[b]{2}{*}{Max. \(V_{C C}, \overline{C E} \leqslant V_{\text {IL }}\) Outputs Open} & COM'L & & 120 & & 100 & 140 & & \multirow[b]{2}{*}{mA} \\
\hline & & & MIL/ECOM'L & & 180 & & 150 & 150 & & \\
\hline \multirow[b]{2}{*}{ISB} & \multirow[t]{2}{*}{Automatic \(\overline{C E}\) Power Down Current} & \multirow[b]{2}{*}{Max. \(\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geqslant \mathrm{V}_{\mathrm{IH}}\)} & COM'L & & 15 & & 15 & 30 & & \multirow[b]{2}{*}{mA} \\
\hline & & & MIL/ECOM'L & & 30 & & 30 & 30 & & \\
\hline \multirow[b]{2}{*}{Ipo} & \multirow[b]{2}{*}{Peak Power On Current (Note 12)} & \multirow[b]{2}{*}{\[
V_{C C}=G N D \text { to } V_{C C} M a x .
\]
\[
\overline{C E} \geqslant V_{I H} \text { (Note 2) }
\]} & COM'L & & 15 & & 15 & 30 & & \multirow[b]{2}{*}{mA} \\
\hline & & & MIL/ECOM'L & & 30 & & 30 & 30 & & \\
\hline
\end{tabular}

Notes: 1. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
2. A pull up resistor to \(V_{C C}\) on the \(\overline{C E}\) input is required during power up to keep the device deselected, otherwise lpo will exceed values given.
3. For test and correlation purposes, ambient temperature is defined as the 'Instant-on' case temperature.
4. At any given temperature and voltage condition, \(\mathrm{t}_{\mathrm{Hz}}\) is less than thz.
5. WE is HIGH for read cycle.
6. Device is continuously selected, \(\overline{C E}=V_{I L}\).
7. Address valid prior to or coincident with \(\overline{C E}\) transition LOW.
8. \(\overline{O E}=V_{I L}\).
9. \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\).
10. Transition is measured from 1.5 V on the input to \(\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}\) and \(\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}\) on the outputs using the load shown in Switching Test Circuits. \(C_{L}=5 \mathrm{pF}\).
11. The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling, and use to avoid exposure to excessive voltages.
12. The parameter is guaranteed by characterization, but is not tested.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted.)

Am9128-70, -90, -10
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & Am9 & 8-70 & Am9 & 8-90 & Am9 & 8-10 & \multirow[b]{2}{*}{Unit} \\
\hline No. & Symbol & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multicolumn{11}{|c|}{READ CYCLE} \\
\hline 1 & \(t_{\text {R }}\) & \multicolumn{2}{|l|}{Read Cycle Time} & 70 & & 90 & & 100 & & ns \\
\hline 2 & \(t_{\text {ACC }}\) & \multicolumn{2}{|l|}{Address Access Time (Note 9)} & & 70 & & 90 & & 100 & ns \\
\hline 3 & \(t_{\text {ACS }}\) & \multicolumn{2}{|l|}{Chip Select Access Time (Note 9)} & & 70 & & 90 & & 100 & ns \\
\hline \multirow[t]{2}{*}{4} & \multirow[b]{2}{*}{toe} & \multirow[t]{2}{*}{Output Enable Tim (Note 9)} & COM'L & & 40 & & N/A & & 50 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & N/A & & 50 & & N/A & \\
\hline 5 & tor & \multicolumn{2}{|l|}{Output Hold Time from Address Change} & 5 & & 5 & & 5 & & ns \\
\hline 6 & \({ }_{\text {teLz }}\) & \multicolumn{2}{|l|}{Output in Low-Z from CE (Notes 4, 10, 12)} & 5 & & 5 & & 5 & & ns \\
\hline 7 & terz & \multicolumn{2}{|l|}{Output in Hi-Z from CE (Notes 4, 10, 12)} & & 35 & & 40 & & 40 & ns \\
\hline 8 & tolz & \multicolumn{2}{|l|}{Output in Low-Z from \(\overline{O E}\) (Notes 4, 10, 12)} & 5 & & 5 & & 5 & & ns \\
\hline 9 & tohz & \multicolumn{2}{|l|}{Output in \(\mathrm{Hi}-\mathrm{Z}\) from \(\overline{\mathrm{OE} E}\) (Notes 4, 10, 12)} & & 30 & & 35 & & 35 & ns \\
\hline 10 & tpu & \multicolumn{2}{|l|}{Chip Selection to Power-Up Time (Note 12)} & 0 & & 0 & & 0 & & ns \\
\hline 11 & tpD & \multicolumn{2}{|l|}{Chip Deselection to Power-Down Time (Note 12)} & & 40 & & 45 & & 50 & ns \\
\hline \multicolumn{11}{|c|}{WRITE CYCLE} \\
\hline 12 & twc & \multicolumn{2}{|l|}{Write Cycle Time} & 70 & & 90 & & 100 & & ns \\
\hline 13 & tow & Chip Selection to & 0 to \(+70^{\circ} \mathrm{C}\) & 60 & & N/A & & 90 & & ns \\
\hline & & (Note 1) & -55 to \(-125^{\circ} \mathrm{C}\) & N/A & & 80 & & N/A & & n \\
\hline 14 & \(t_{\text {AS }}\) & \multicolumn{2}{|l|}{Address Setup Time} & 5 & & 10 & & 10 & & ns \\
\hline 15 & twP & \multicolumn{2}{|l|}{Write Pulse Width (Note 1)} & 40 & & 55 & & 60 & & ns \\
\hline 16 & twr & \multicolumn{2}{|l|}{Write Recovery Time} & 5 & & 5 & & 5 & & ns \\
\hline 17 & tos & \multicolumn{2}{|l|}{Data Setup Time} & 30 & & 35 & & 40 & & ns \\
\hline 18 & \({ }_{\text {t }}^{\text {d }}\) & \multicolumn{2}{|l|}{Data Hold Time} & 5 & & 5 & & 5 & & ns \\
\hline 19 & tWLZ & \multicolumn{2}{|l|}{Output in Low-Z from \(\overline{\text { WE }}\) (Notes 4, 10, 12)} & 5 & & 5 & & 5 & & ns \\
\hline 20 & tWHZ & \multicolumn{2}{|l|}{Output in Hi -Z from \(\overline{\mathrm{WE}}\) (Notes 4, 10, 12)} & & 30 & & 35 & & 35 & ns \\
\hline 21 & \(t_{\text {AW }}\) & \multicolumn{2}{|l|}{Address to End of Write} & 65 & & 80 & & 80 & & ns \\
\hline
\end{tabular}

Notes: See notes following DC Characteristics table.

\section*{SWITCHING CHARACTERISTICS (Cont'd.)}

Am9128-12, -15, -20
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Parameter Description}} & Am9 & 8-12 & Am9 & 8-15 & Am9 & 8-20 & \multirow[b]{2}{*}{Unit} \\
\hline No. & Symbol & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multicolumn{11}{|c|}{READ CYCLE} \\
\hline 1 & \(t_{\text {RC }}\) & \multicolumn{2}{|l|}{Read Cycle Time} & 120 & & 150 & & 200 & & ns \\
\hline 2 & \(t_{\text {ACC }}\) & \multicolumn{2}{|l|}{Address Access Time (Note 9)} & & 120 & & 150 & & 200 & ns \\
\hline 3 & tacs & \multicolumn{2}{|l|}{Chip Select Access Time (Note 9)} & & 120 & & 150 & & 200 & ns \\
\hline \multirow[t]{2}{*}{4} & \multirow[b]{2}{*}{toe} & \multirow[t]{2}{*}{Output Enable Tim (Note 9)} & COM'L & & N/A & & 60 & & 70 & \multirow[b]{2}{*}{ns} \\
\hline & & & MIL & & 70 & & 70 & & 80 & \\
\hline 5 & \({ }^{\text {tor }}\) & \multicolumn{2}{|l|}{Output Hold Time from Address Change} & 5 & & 5 & & 5 & & ns \\
\hline 6 & tclz & \multicolumn{2}{|l|}{Output in Low-Z from CE (Notes 4, 10, 12)} & 5 & & 5 & & 5 & & ns \\
\hline 7 & \({ }_{\text {the }}\) & \multicolumn{2}{|l|}{Output in Hi-Z from CE (Notes 4, 10, 12)} & & 50 & & 55 & & 55 & ns \\
\hline 8 & tolz & \multicolumn{2}{|l|}{Output in Low-Z from \(\overline{O E}\) (Notes 4, 10, 12)} & 5 & & 5 & & 5 & & ns \\
\hline 9 & tohz & \multicolumn{2}{|l|}{Output in \(\mathrm{Hi}-\mathrm{Z}\) from \(\overline{\mathrm{OE}}\) (Notes 4, 10, 12)} & & 45 & & 50 & & 50 & ns \\
\hline 10 & tpu & \multicolumn{2}{|l|}{Chip Selection to Power-Up Time (Note 12)} & 0 & & 0 & & 0 & & ns. \\
\hline 11 & tPD & \multicolumn{2}{|l|}{Chip Deselection to Power-Down Time (Note 12)} & & 55 & & 60 & & 60 & ns \\
\hline \multicolumn{11}{|c|}{WRITE CYCLE} \\
\hline 12 & twe & \multicolumn{2}{|l|}{Write Cycle Time} & 120 & & 150 & & 200 & & ns \\
\hline 13 & \multirow[b]{2}{*}{tew} & \multirow[t]{2}{*}{Chip Selection to End of Write (Note 1)} & COM'L & N/A & & 120 & & 150 & & ns \\
\hline 1 & & & MIL & 105 & & 130 & & 160 & & ns \\
\hline 14 & \(t_{\text {AS }}\) & \multicolumn{2}{|l|}{Address Setup Time} & 10 & & 20 & & 20 & & ns \\
\hline 15 & twp & \multicolumn{2}{|l|}{Write Pulse Width (Note 1)} & 70 & & 85 & & 100 & & ns \\
\hline 16 & twr & \multicolumn{2}{|l|}{Write Recovery Time} & 5 & & 5 & & 5 & & ns \\
\hline 17 & tDS & \multicolumn{2}{|l|}{Data Setup Time} & 45 & & 50 & & 60 & & ns \\
\hline 18 & toh & \multicolumn{2}{|l|}{Data Hold Time} & 5 & & 5 & & 5 & & ns \\
\hline 19 & twLz & \multicolumn{2}{|l|}{Output in Low-Z from WE (Notes 4, 10, 12)} & 5 & & 5 & & 5 & & ns \\
\hline 20 & tWHz & \multicolumn{2}{|l|}{Output in Hi-Z from WE (Notes 4, 10, 12)} & & 50 & & 50 & & 50 & ns \\
\hline 21 & taw & \multicolumn{2}{|l|}{Address to End of Write} & 105 & & 120 & & 120 & & ns \\
\hline
\end{tabular}

Notes: See notes following DC Characteristics table.

\section*{SWITCHING TEST CONDITIONS}
\begin{tabular}{|l|c|}
\hline Input Pulse Levels & \begin{tabular}{c}
.4 to 2.4 \\
V
\end{tabular} \\
\hline Input Rise and Fall Times & 10 ns \\
\hline \begin{tabular}{l} 
Input Timing Reference \\
Levels
\end{tabular} & 1.4 V \\
\hline \begin{tabular}{l} 
Output Timing Reference \\
Levels
\end{tabular} & 1.4 V \\
\hline
\end{tabular}

\section*{SWITCHING TEST CIRCUIT}


TC003700

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & inputs & OUTPUTS \\
\hline & MUST BE STEADY & \begin{tabular}{l}
WILL BE \\
STEADY
\end{tabular} \\
\hline  & MAY CHANGE FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline  & MAY CHANGE FROML TOH & \begin{tabular}{l}
WILL BE \\
CHANGING \\
FROML TOH
\end{tabular} \\
\hline  & DON'T CARE: ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & DOES NOT APPLY & \begin{tabular}{l}
CENTER \\
LINE IS HIGH IMPEDANCE \\
"OFF" STATE
\end{tabular} \\
\hline
\end{tabular}


Read Cycle No. 1 (Notes 5, 6)


Read Cycle No. 2 (Notes 5, 7, 8)
Notes: See notes following DC Characteristics table.

\section*{SWITCHING WAVEFORMS (Cont'd.)}


Write Cycle No. 1


WF000160
Write Cycle No. 2 (Notes 7, 8)
Notes: See notes following DC Characteristics table.

TYPICAL PERFORMANCE CURVES

Supply Current Versus Ambient Temperature


Normalized Access Time Versus Amblent Temperature

\(T_{A}{ }^{-r}\)
OP000670
Output Sink Current Versus Output Voltage


Supply Current
Versus Supply Voltage


Access Time Change Versus Output Loading


OP000680
Typical Power-On Current Versus Power Supply


Normalized Access Time Versus Supply Voltage


Output Source Current Versus Output Voltage


Access Time Change Versus Input Voltage


\section*{DISTINCTIVE CHARACTERISTICS}
- True dual port operation
- Access time as fast as 55 ns
- Master device (Am2130) has on-chip arbitration
- Expandable data bus width in multiples of 8 bits using one master (Am2130) and required number of slave devices (Am2140)
- Automatic power-down feature
- All inputs and outputs are TTL-compatible
- 48-pin DIP or 52 -pin PLCC
- Single +5 -volt power supply
- Advanced N-MOS technology

\section*{GENERAL DESCRIPTION}

The Am2130 and the Am2140 are members of the \(1 \mathrm{~K} \times 8\) dual-port static RAM family. The Am2130 is designated as the master and the Am2140 as the slave device. The master provides the necessary control signal to the slave devices to facilitate implementing a wider data bus in a system. The master/slave concept allows expansion with minimal external logic.

Both devices have two independent ports called Left and Right port. Each port consists of an 8-bit bidirectional data bus and a 10-bit address input bus and necessary control signals.

The Am2130 has an on-board arbiter to resolve contention between the left and right ports. When contention between ports occurs, one port is given priority while the other port receives a busy indication.

The Am2130 also contains on-chip facilities for supporting semaphores. Addresses \((3 \mathrm{FE})_{\mathrm{H}}\) and (3FF) \(\mathrm{H}_{\mathrm{H}}\) serve as
interrupt generators. If any data is written at the address \((3 F F)_{H}\) from the left port, an interrupt signal becomes active for the right port. The interrupt signal is deactivated by reading from the right port at the same address. The address \((3 \mathrm{FE})_{H}\) is used in a similar fashion by the right port to activate the interrupt signal for the left port.

The Am2130/Am2140 also have two chip enable signals corresponding to the left and right ports. Before any transaction on a port takes place, the corresponding chip enable input must be activated. If a chip enable signal is not active, the circuitry corresponding to its side automatically powers down and enters standby mode.

The Am2130/Am2140 are packaged in 48-pin DIPs or 52pin plastic leaded chip carrier. All inputs and outputs are TTL-compatible and the devices operate from a single +5 volt power supply.

\section*{BLOCK DIAGRAM}


BD005085
Notes: 1. Am2130 (Master): BUSY is open-drain output and requires pull-up resistor. Am2140 (Slave): BUSY is an input.

\section*{CONNECTION DIAGRAMS Top View}


CD005813


Note: Pin 1 is marked for orientation.

\section*{LOGIC SYMBOL}


LS002232
\(V_{C C}=+5-V\) Power Supply
\(V_{S S}=\) Ground

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valld Combinations } \\
\hline AM2130-55 \\
\hline AM2130-70 \\
\hline AM2130-10 & \\
\hline AM2130-12 & \\
\hline AM2140-55 & \\
\hline PC, PCB, DC, \\
AM2140-70 & DCB, JC, JCB \\
\hline AM2140-10 & \\
\hline AM2140-12 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish


\section*{Valid Combinations}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Valid Combinations } \\
\hline AM2130-70 & \\
\hline AM2130-10 & \\
\hline AM2130-12 & \multirow{3}{*}{ /BXC } \\
\hline AM2140-70 & \\
\hline AM2140-10 & \\
\hline AM2140-12 & \\
\hline & \\
\hline
\end{tabular}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A Tests consist of subgroups 1, 2, 3, 7, 8, 9, 10, 11.

\section*{PIN DESCRIPTION}

\section*{Am2130}

AOL-AgL Left Port Address (Inputs)
These 10 inputs constitute the memory address for the left port. \(A_{0}\) is the least significant bit position and \(A_{g}\) is the most significant position. A HIGH level on any of these inputs represents a logic 1 at that position and LOW represents a logic 0 . The sequence of events and related timing for the address inputs during read and write operations will be discussed in later sections of this data sheet.
If a write operation is performed using ( 3 FF\()_{\mathrm{H}}\), an interrupt signal is activated for the right port (see \(\overline{N T}_{R}\) pin description).
If a read operation is performed using ( 3 FE\()_{\mathrm{H}}\), the \(\overline{\mathbb{N T}}_{\mathrm{L}}\) signal will be deactivated (see \(\overline{\mathrm{NT}} \mathrm{L}\) description).
\(A_{0 R}\) - AgR Right Port Address (Inputs)
These 10 inputs constitute the memory address for the right port. \(A_{0}\) is the least significant bit position and \(A_{g}\) is the most significant position. A HIGH level on any of these inputs represents a logic 1 at that position and LOW represents a logic 0 . The sequence of events and related timing for the address inputs during read and write operations will be discussed in later sections of this data sheet.
If a write operation is performed using (3FE) \({ }_{\mathrm{H}}\), an interrupt signal is activated for the left port (see \(\overline{N T_{L}}\) pin description).
If a read operation is performed using (3FF) \()_{\mathrm{H}}\), the \(\overline{\mathrm{NT}}_{\mathrm{R}}\) signal will be deactivated (see \(\overline{\text { INT }}_{\mathrm{R}}\) description).
\(\overline{B U S Y}_{L} \overline{\text { Left Port Busy Flag (Output; Open Drain) }}\)
This open-drain output requires a pull-up resistor for proper operation. A LOW on this output indicates that the on-chip arbitration logic detected a contention between the left and right ports and the right port is given priority. All left port signals must be held stable until a HIGH on this output is indicated.
The \(\overline{B U S Y}{ }_{L}\) signal generation is a logical function of the left and right port address inputs and the \(\overline{\mathrm{CE}}_{\mathrm{L}}\) and \(\overline{\mathrm{CE}}_{\mathrm{R}}\) inputs. The transient behavior of the \(\overline{B U S Y_{L}}\) output is not assured while the inputs are changing.
\(\overline{\text { BUSY }}_{\text {R }} \quad \overline{\text { Right Port Busy Flag (Output; Open Drain) }}\) This open-drain output requires a pull-up resistor for proper operation. A LOW on this output indicates that the on-chip arbitration logic detected a contention between the left and right ports and the left port is given priority. All right port signals must be held stable until a HIGH on this output is indicated.
The \(\overline{B U S Y}_{R}\) signal generation is a logical function of the left and right port address inputs and the \(\overline{\mathrm{CE}}_{\mathrm{L}}\) and \(\overline{\mathrm{CE}}_{\mathrm{R}}\) inputs. The transient behavior of the \(\overline{B U S Y}_{\mathrm{R}}\) output is not assured while the inputs are changing.
\(\overline{C E}_{L}\) Left Port Chip Enable (Input)
This input must be LOW before any transaction from the left port and remain LOW for the duration of the transaction. When this input goes HIGH, left port logic circuits enter standby power mode and remain in this mode as long as this input remains HIGH. It should be noted that powering down the left port to standby mode does not affect the \(\mathbb{N T T}_{L}\) or \(\overline{N T}_{\mathrm{R}}\) outputs. This input going HIGH also initializes the internal arbitration latch. It is recommended that \(\overline{C E}_{L}\) go HIGH after completing a transaction (see discussion on arbitration).
\(\overline{C E}_{\mathbf{R}} \quad \overline{\text { Right Port Chip Enable (Input) }}\)
Operation of this input is identical to \(\overline{\mathrm{CE}}_{\mathrm{L}}\) except that the \(\overline{\mathrm{CE}}_{\mathrm{R}}\) input controls the right port.
GND (VSS) Ground
\(1 / O_{0 L}-1 / O_{7 L} \quad\) Left Port Input/Output Bus (Input/Output; Three State)
These eight lines constitute the data bus for the left port. If a read operation is performed using the left port, data from the location addressed by the left port address will be available on these lines. Similarly, to perform a write operation using the left port, data to be written into the memory must be presented on these lines. The drivers on the chip to drive these lines are enabled only when the \(\overline{C E}_{L}\) is LOW, \(\overline{O E}_{L}\) is LOW and R/ \(\bar{W}_{\mathrm{L}}\) is HIGH.

\section*{I/ \(\mathrm{O}_{0 \mathrm{R}}-1 / \mathrm{O}_{7 \mathrm{R}}\) Right Port Input/Output Bus} (Input/Output; Three State)
These eight lines constitute the data bus for the right port. If a read operation is performed using the right port, data from the location addressed by the right port address will be available on these lines. Similarly, to perform a write operation using the right port, data to be written into the memory must be presented on these lines. The drivers on the chip to drive these lines are enabled only when the \(\overline{\mathrm{CE}}_{\mathrm{R}}\) is LOW, \(\overline{O E}_{R}\) is LOW and \(R / \bar{W}_{R}\) is HIGH.
\(\overline{I N T}_{L}\) Left Port Interrupt Flag (Output; Open Drain)
This open-drain output requires a pull-up resistor for proper operation. If the right port performs any write operation using address \((3 F E)_{H}\), then this output goes LOW. It will remain LOW until the left port successfully completes any read operation using the address \((3 F E)_{H}\). It should be noted that powering down the ports has no effect on this output.
\(\overline{\text { INT }}_{\text {R }} \quad \overline{\text { Right Port Interrupt Flag (Output; Open Drain) }}\) This open-drain output requires a pull-up resistor for proper operation. If the left port performs any write operation using address \((3 F F)_{H}\), then this output goes LOW. It will remain LOW until the right port successfully completes any read operation using the address \((3 \mathrm{FF})_{\mathrm{H}}\). It should be noted that powering down the ports has no effect on this output.

\section*{\(\overline{\mathrm{OE}}_{\mathrm{L}}\) Output Enable Left \(\mathrm{I} / \mathrm{O}\) Port (Input)}

When this input is HIGH, the left port I/O bus lines are in high impedance state. If this input is LOW and \(\overline{\mathrm{CE}}_{\mathrm{L}}\) is LOW and \(R / \bar{W}_{\mathrm{L}}\) is HIGH, the left port drivers are enabled and data from the location addressed by the \(A_{O L}-A_{g L}\) inputs will be available on the I/O bus lines of the left port. It may be of interest to note that the \(\overline{O E}_{L}\) input has no effect on the \(\overline{B U S Y}_{L}\) or \(\overline{B U S Y}_{R}\) or \(\overline{N T}_{L}\) or \(\overline{I N T}_{R}\) signals. Even though the left port I/O port drivers are disabled when the \(\mathrm{R} / \bar{W}_{\mathrm{L}}\) input goes LOW (write operation), it is recommended that the \(\overline{\mathrm{OE}}_{\mathrm{L}}\) signal be kept HIGH during write operations to the left port.
\(\overline{\mathrm{OE}}_{\mathbf{R}}\) Output Enable Right I/O Port (Input)
When this input is HIGH, the right port I/O bus lines are in high impedance state. If this input is LOW and \(\overline{\mathrm{CE}}_{\mathrm{R}}\) is LOW and \(R / \bar{W}_{R}\) is HIGH, the right port drivers are enabled and data from the location addressed by the \(A_{0 R}-A_{9 R}\) inputs will be available on the I/O bus lines of the right port. It may be of interest to note that the \(\overline{\mathrm{OE}}_{\mathrm{R}}\) input has no effect on the \(\overline{\operatorname{BUSY}}_{L}\) or \(\overline{\mathrm{BUSY}}_{R}\) or \(\overline{\operatorname{NT}}_{L}\) or \(\overline{\mathrm{INT}}_{R}\) signals. Even though the left port I/O port drivers are disabled when the R/ \(\bar{W}_{\mathrm{R}}\) input goes LOW (write operation), it is recommended that the \(\overline{\mathrm{OE}}_{\mathrm{R}}\) signal be kept HIGH during write operations to the right port.

R/ \(\bar{W}_{\text {L }}\) Left Port Read/ \(\overline{\text { Write }}\) Enable (Input)
This input is used to specify the left port function to be performed. HIGH indicates a read and LOW indicates a write function.
When the \(\overline{C E}_{L}\) is LOW and the \(\overline{O E}_{L}\) is LOW and the R/W \(\bar{W}_{L}\) is HIGH, data from the location addressed by the AOL - AgL will be available on the \(I / O_{O L}-1 / O_{7 L}\) lines. As mentioned earlier, reading from the left port at the location (3FE) H disables the \(\overline{I N T}_{L}\) output.
When the \(\overline{\mathrm{CE}}_{\mathrm{L}}\) is LOW and the \(\mathrm{R} / \bar{W}_{\mathrm{L}}\) goes LOW, data present on the \(1 / O_{0 L}-1 / O_{7 L}\) lines will be written into the location addressed by the AOL - AgL inputs. It should be noted that the write operation is not affected by the \(\overline{O E}_{L}\) input. However, it is recommended that the \(\overline{O E}_{\mathrm{L}}\) input be held HIGH during a write operation. As mentioned earlier, performing a write operation from the left port at the address \((3 F F)_{H}\) causes the \(\overline{N T}_{\mathrm{R}}\) output to go LOW.
It should be noted that even though \(R / \bar{W}_{L}\) is LOW, writing is internally inhibited if the right port is given priority by the arbiter. Discussion on arbitration can be found in a later section.

This input is used to specify the right port function to be performed. HIGH indicates a read and LOW indicates a write function.

When the \(\overline{C E}_{R}\) is LOW and the \(\overline{\mathrm{OE}}_{\mathrm{R}}\) is LOW and the \(\mathrm{R} / \bar{W}_{\mathrm{R}}\) is HIGH, data from the location addressed by the A0R - A9R will be available on the \(1 / O_{O R}-1 / O_{7 R}\) lines. As mentioned earlier, reading from the right port at the location \((3 F F)_{H}\) disables the \(\overline{\operatorname{INT}}_{\mathrm{R}}\) output.

When the \(\overline{\mathrm{CE}}_{\mathrm{R}}\) is LOW and the \(\mathrm{R} / \bar{W}_{\mathrm{R}}\) goes LOW, data present on the \(1 / O_{0 R}-1 / O_{7 R}\) lines will be written into the location addressed by the \(A_{0 R}-A_{9 R}\) inputs. It should be noted that the write operation is not affected by the \(\overline{\mathrm{E}}_{\mathrm{R}}\) input. However, it is recommended that the \(\overline{\mathrm{OE}}_{\mathrm{R}}\) input be held HIGH during a write operation. As mentioned earlier, performing a write operation from the left port at the address \((3 F E)_{H}\) causes the \(\overline{N T}_{\mathrm{L}}\) output to go LOW.

It should be noted that even though \(R / \bar{W}_{R}\) is LOW, writing is internally inhibited if the left port is given priority by the arbiter. Discussion on arbitration can be found in a later section.

VCC \(\quad+5\)-Volt Power Supply

\section*{Am2140}

The Am2140 is functionally very similar to the Am2130. The Am2140 differs from the Am2130 in two signals only \(\overline{B U S Y}_{L}\) and \(\overline{B U S Y}_{R}\). In the case of the Am2140 they are used as inputs and play a significant role in expanding the word width.

\section*{Busy \(_{L}\) Left Port Busy Flag (Input)}

If this input is LOW, a write enable signal to the left side of the memory array is internally disabled. In expanded systems where an Am2130 is used as the master, this input is connected to the \(\overline{B U S Y}_{\mathcal{L}}\) output of the Am2130.
\(\overline{\text { BUSY }}_{\text {R }} \quad \overline{\text { Right Port Busy Flag (Output; Open Drain) }}\) If this input is LOW, a write enable signal to the right side of the memory array is internally disabled. In expanded systems where an Am2130 is used as the master, this input is connected to the \(\overline{B U S Y}_{\mathrm{R}}\) output of the Am2130.

\section*{FUNCTIONAL DESCRIPTION}

As shown in the block diagram, the Am2130/Am2140 is a true \(1 \mathrm{~K} \times 8\) dual-port RAM. It consists of a memory array with two sets of address decoders and associated logic. This arrangement allows the accessing of every word in the memory array from two independent sources. We call these sources left side and right side for convenience. Data accessed by the left-side address inputs appears on the left-side data lines of the array and is connected to the left-side I/O pins through the associated three-state buffers. The enable control signal for these buffers is generated using the \(R / \bar{W}_{L}, \overline{C E}_{L}\) and \(\overline{O E}_{L}\) inputs. If the I/O buffers are disabled on the chip, the I/O pins can be used as inputs. Data to be written from the left port is presented on these inputs. Writing into the memory array from the left side is controlled by the left write enable signal generated on the chip using the \(R / \bar{W}_{L}\) and \(\overline{C E}_{L}\) inputs. An identical arrangement exists for the right side also. In addition, there is on-chip arbitration logic to give priority to one port over the other in case of a contention, and interrupt flag logic.

\section*{Contention Arbitration}

Two independent access facilities are provided in a dual-port memory to eliminate physical interference between signals. However, there are two significant possibilities of "logical" interference which are not tolerable: when one port is reading from a location while the other port is writing into the same location at the same time. In this case, data received by the reading port may not be predictable. Similarly, consider the situation when both ports write information into the same location simultaneously. The resultant data that finally ends up in the memory location may not be valid. These two situations are commonly called contention. The Am2130 has on-chip logic to detect contention and give priority to one port over the other. In a true dual-port RAM, simultaneous reading from both ports at the same address does not corrupt the data. Hence, it can be construed that no contention occurs. However, for the sake of simplicity and compatibility with the industry standard practices, the Am2130 arbitration is based purely on addresses. Hence, in the case of a simultaneous read from both ports at the same address, the arbitration logic will sense contention and give priority to one of the ports. The other port will receive a busy indication.

Figure 1 is a conceptual logic diagram of contention arbitration logic. It consists of two equality comparators. The left comparator compares the left port address inputs to the delayed version of the right port address. Similarly, the right comparator compares the right-port address to the delayed version of the left port address. The output of the comparators is connected to a latch formed by two cross-coupled NAND gates as shown in Figure 1. The chip enable signals, \(\overline{\mathrm{CE}}_{\mathrm{L}}\) and \(\overline{\mathrm{CE}}_{\mathrm{R}}\), are also inputs to this latch as shown. The \(\overline{B U S Y}_{L}\) and \(\overline{B U S Y}_{\mathrm{R}}\) outputs are generated by gating the latch output with the proper chip enable signal as shown. Also note that the latch outputs are used internally for left and right write inhibit signals. For example, if the right side write inhibit signal in Figure 1 is LOW, writing into the memory does not occur even if the \(R / \bar{W}_{\mathrm{R}}\) input of the Am2130 is LOW.

The operation of the arbitration circuit can now be explained. Assume that the left port address had been stable and \(\overline{\mathrm{CE}}_{\mathrm{L}}\) is LOW. Both Q and Q' outputs of the latch will be HIGH because the output of both comparators is LOW (addresses are different). So the BUSY output on both sides is HIGH. Now assume that the right address changes and becomes equal to the left address. The right address comparator output goes HIGH and the Q' output of the latch goes LOW. Eventually the output of the left comparator also goes HIGH, but because of the cross coupling of the \(Q^{\prime}\) into the gate generating the \(\mathbf{Q}\) output, \(Q\) output remains HIGH. As soon as the \(\overline{\mathrm{CE}}_{\mathrm{R}}\) input goes LOW, \(\overline{B U S Y}_{\text {R }}\) becomes LOW. Thus, the arbitrator gave priority to the left port by indicating a busy signal to the right port. Thus in this example, the left port is the winner and the right port is the loser in the contention for the memory. Sooner or later the left port will finish its transaction at the contended location and change the address or its chip enable will go HIGH. Thus when the contention is over the Q output of the latch will become HIGH and \(\overline{B U S Y}_{\mathrm{R}}\) will go HIGH. A similar reasoning can be used to understand the operation of the left side. It should be clear then, in cases of contention, the arbiter will decide one port as the winner and the losing port must wait for the winner to complete the use of the memory. The winning port must indicate to the arbiter that it has completed its operation either by changing the address or making its chip enable input HIGH. Without such an indication, the arbiter will not remove the busy indication to the losing port.


BD007422
Figure 1. Conceptual Arbitration Logic

\section*{Read/Write Operations}

Performing read/write operations when there is no contention is relatively straightforward. The sequence of events for a read is listed below. The timing relationships between various signals can be found in later sections of this data sheet.
1. Establish HIGH on the R/W and LOW on the CE input of the desired port.
2. Establish the desired address on the desired port address lines.
3. Make the \(\overline{O E}\) input of the desired port LOW.
4. The I/O lines of the selected port will contain the data after the access time has elapsed.
5. Make the output enable and chip enable inputs HIGH to complete the read operation.
Performing write operations when there is no contention is equally straightforward. The sequence of events for a write is listed below. The timing relationships between various signals can be found in later sections of this data sheet.
1. Establish LOW on the CE input of the desired port.
2. Establish the desired address on the desired port address lines.
3. Establish the desired data on the I/O lines of the port.
4. Make the R/W input of the port LOW and bring it HIGH after the specified amount of time.
5. Make the \(\overline{\mathrm{CE}}\) input HIGH to complete the operation.

When a read or write operation is initiated by a port and contention from the other port occurs, the implications are very simple. The losing port will see its \(\overline{B U S Y}\) line go LOW. The port must wait until a HIGH is indicated on the BUSY line. Thus in this case of contention, the operation did not really start when the port initiated it. Instead, the operation actually started when the \(\overline{B U S Y}\) line went HIGH. See the timing diagram for details.

\section*{Interrupts}

Each port has an associated output called interrupt. The interrupt outputs are activated and deactivated by the on-chip logic when read and write operations occur with a particular address location. For example, if a write operation is performed by the left port with address (3FF) H, an on-chip latch is \(^{\text {a }}\) set. This latch drives the \(\mathbb{N T}_{\mathrm{R}}\) output LOW. The latch is cleared only when a read operation from the right port using the address \((3 F F)_{H}\) takes place. Similarly, if a write operation from the right port using the address (3FE) H occurs, a latch is set to drive the \(\overline{N T}_{L}\) output LOW. The \(\overline{\mathrm{INT}}_{\mathrm{L}}\) will go HIGH (latch is cleared) only after a read operation from the left port using the address \((3 F E)_{H}\) occurs. As mentioned before, powering down a port to standby mode does not affect these outputs.

\section*{Depth Expansion Using Multiple Am2130s}

The Am2130 has an intrinsic storage capacity of 1 K bytes. However, it is simple to expand the storage capacity by using multiple devices. Figure 2 is a conceptual diagram of a 2 K byte dual port memory system using two Am2130 devices. The principle behind such expansion is obvious: all that needs to be done is to decode the most significant system address to generate the individual \(\overline{\mathrm{CE}}\) inputs for the Am2130s. For
example in Figure 2, \(\mathrm{A}_{10}\) is the most significant address bit. When this signal is LOW and CE input is LOW, the chip enable input of the upper Am2130 goes LOW. Thus, the first 1 K locations are selected for transactions. On the other hand, if \(\mathrm{A}_{10}\) is HIGH and \(\overline{\text { CE }}\) is LOW, the chip enable input of the lower Am2130 goes LOW selecting the second 1 K locations. As depicted in the figure, the address inputs of both Am2130 devices are bussed together. Similarly, the I/O signals are also bussed to create the overall data bus. Also note that the other control signals are connected between the two devices.

In this example, we have not used the interrupt outputs. However, it should be noted that depth expansion using multiple devices does not change the operation of the interrupt outputs. The interrupt output of each device behaves as described before. Hence, the user must decide which interrupt output from which device will be used in his system.

\section*{Width Expansion}

The intrinsic width of the data word of the Am2130 is eight bits. However, it is possible to realize wider data words (multiples of 8) by using multiple devices. The instinctive solution of taking the required number of the devices and assigning the data bits to individual devices is potentially unreliable. As we know, the Am2130 has arbitration logic on the chip, and hence is called the master. When several of these masters are present, device-to-device variations and other factors may cause one device to give priority to one port, while another device gives priority to the other port. In essence both ports are busy! This is an undesirable situation and should not be allowed in operation. The most elegant way to avoid the situation is to allow only one device to arbitrate the contention. It is recommended that when expanding the width of the data words, the Am2130 be used as the master and a number of Am2140s be used as slave devices. The Am2140 does not have the arbitration capability; instead it accepts the BUSY outputs generated by the Am2130 as inputs.
Figure 3 is a conceptual diagram of a 16 -bit system using one Am2130 and one Am2140. As can be seen, using master/ slave devices avoids external logic for expansion. For the sake of completeness of this discussion, it may be noted that it is indeed possible to expand the width using Am2130s only. However, external logic must be provided to prevent every device of the system from arbitrating. We want only one device to be the arbitrator. As explained in Figure 1, arbitration can be defeated by suitable control of the \(\overline{C E}\) input of the Am2130.
Figure 4 shows a conceptual diagram of a 16 -bit system using two Am2130s. Device 1 in this figure behaves as the master. The external logic shown in the figure ensures that the \(\overline{C E}\) input of Device 2 is HIGH if the corresponding BUSY output of Device 1 is LOW. Thus the arbitration logic of Device 2 is prevented from taking part in resolving contention.

\section*{Simultaneous Width and Depth Expansion}

By combining the depth and width expansion schemes discussed, it is possible to build systems with greater depth (multiples of 1 K ) and wider words (multiples of 8 ). Figure 5 shows a conceptual diagram of a \(2 \mathrm{~K} \times 16\) system. The operation of this scheme is understood by suitably combining the explanation of Figure 2 and Figure 3 and hence is not repeated here.


Figure 2. Conceptual Depth Expansion


BD007400
Figure 3. Width Expansion with Master/Slave


BD007410
Figure 4. Width Expansion with Master


Figure 5. Conceptual Diagram of a \(2 \mathrm{~K} \times 16\) System Using Master/Slave

TABLE 1. NON-CONTENTION READ/WRITE CONTROL
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{Left Port Inputs} & \multicolumn{4}{|c|}{Right Port Inputs} & \multicolumn{2}{|l|}{Left Flags} & \multicolumn{2}{|l|}{Right Flags} & \multirow[b]{2}{*}{Function} \\
\hline R/ \(\bar{W}_{L}\) & \(\overline{C E}_{L}\) & \(\overline{\mathbf{O E}}_{\mathrm{L}}\) & \(A_{0 L}-A_{9 L}\) & \(\mathrm{R} / \bar{W}_{\mathbf{R}}\) & \(\overline{C E}_{\mathbf{R}}\) & \(\overline{O E}_{\mathbf{R}}\) & A0R - Agr & \(\overline{\text { BUSY }}_{\text {L }}\) & \(\mathrm{INT}_{L}\) & \(\overline{\text { BUSY }}_{\text {R }}\) & \(\overline{\text { INT }}_{\text {R }}\) & \\
\hline X & H & X & X & X & X & X & \(X\) & H & X & H & X & Left port in powerdown mode \\
\hline X & X & X & X & X & H & X & X & H & X & H & X & Right port in powerdown mode \\
\hline L & \(L\) & X & X & X & X & X & X & H & X & X & X & Data on left port written to memory location \(A_{0 L}-A_{g L}\). \\
\hline H & L & \(L\) & X & X & X & X & X & H & X & X & X & Data in memory location AOL - AgL output on left port \\
\hline X & X & X & X & L & L & X & X & X & X & H & X & Data on right port written to memory location \(A_{0 R}\) - Agr \\
\hline X & X & X & X & H & L & L & X & X & X & H & X & Data in memory location A0R - AgR output on right port \\
\hline L & L & X & 3FF & X & X & X & X & H & X & H & L & Left port flags right port to read memory location 3FF \\
\hline X & X & X & X & L. & L & X & 3FE & H & L & H & X & Right port flags left port to read memory location 3FE \\
\hline
\end{tabular}

TABLE 2. BUSY ARBITRATION OF ADDRESS CONTENTION
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Left Port} & \multicolumn{4}{|c|}{Right Port} & \multicolumn{2}{|c|}{Flags (Note 1)} & \multirow[b]{2}{*}{Function} \\
\hline \(\mathrm{R} / \bar{W}_{L}\) & \(\overline{C E}_{\text {L }}\) & \(\overline{\mathbf{O E}}_{\mathrm{L}}\) & \(\mathrm{A}_{0 \mathrm{~L}}\) - \(\mathrm{AgL}^{\text {L }}\) & \(R / \bar{W}_{R}\) & \(\overline{C E}_{R}\) & \(\overline{O E}_{R}\) & \(\mathbf{A}_{0 R}-A_{9 R}\) & \(\overline{B U S Y}_{L}\) & \(\overline{\text { BUSY }}_{\text {R }}\) & \\
\hline X & L (LIV) & X & Match & \(x\) & L & X & Match & L & H & \multirow[t]{2}{*}{Right-Port operation only is permitted. (Note 3)} \\
\hline X & L & X & Match (LIV) & X & L & X & Match & L & H & \\
\hline X & L & X & Match & X & L (LIV) & X & Match & H & L & \multirow[t]{2}{*}{Left-port operation only is permitted. (Note 4)} \\
\hline X & L & X & Match & X & L & X & Match (LIV) & H & L. & \\
\hline
\end{tabular}

TABLE 3. INTERRUPT FLAG
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Left Port} & \multicolumn{5}{|c|}{Right Port} & \multirow[b]{2}{*}{Function} \\
\hline R/ \(\bar{W}_{L}\) & \(\overline{\mathbf{C E}}_{L}\) & \(\overline{\mathbf{O E}}_{L}\) & \(\mathrm{AOL}_{\text {- }} \mathrm{A}_{9 \mathrm{~L}}\) & \(\overline{\text { INT }}_{\text {L }}\) & \(\mathrm{R} / \bar{W}_{\mathbf{R}}\) & \(\overline{\mathrm{CE}}_{\mathrm{R}}\) & \(\overline{O E}_{R}\) & \(\mathrm{A}_{0 \mathrm{R}} \mathrm{Al}^{\text {ar }}\) & \(\overline{\text { INT }}_{\text {R }}\) & \\
\hline L & L & X & 3FF & X & X & X & X & \(\mathrm{X}_{1}\) & L & Set \(\overline{\mathrm{NNT}}_{\text {R }}\) \\
\hline X & X & X & \(\mathrm{X}_{1}\) & X & H & L & L & 3FF & H & Reset \(\overline{I N T}_{\text {R }}\) \\
\hline X & X & X & \(\mathrm{X}_{1}\) & L & L & L & X & 3FE & X & Set \(\overline{\mathrm{NT}}_{\mathrm{L}}\) \\
\hline H & L & L & 3FE & H & X & X & X & \(\mathrm{X}_{1}\) & X & Reset \(\overline{N T} L_{L}\) \\
\hline
\end{tabular}

Key: \(\quad H=H I G H\)
\(L=\) LOW
LIV \(=\) Last Input Valid; meets taps \(_{\text {APS }}\) spec (Note 2)
X = Don't Care
\(X_{1}=\) No Match, or
Same port deselected, or
Opposite port has priority
Notes: 1. INT Flags \(=X\)
2. If LIV violates \(t_{A P S}\) spec then one of the two ports receives priority, and the remaining port's \(\overline{B U S Y}\) Flag goes LOW. However, there is an extremely rare metastable event which can occur when the arbitration circuitry cannot determine which port was "first" at the matching address. On this rare occurrence, both ports may momentarily receive \(\overline{B U S Y}=L O W\) signals until the metastable state is resolved (usually within a few nanoseconds). Thereafter, one port's BUSY remains LOW while the other completes its operation and resumes normal operation.
3. A Left-Port Read operation is also permitted if the Right-Port is also reading.
4. A Right-Port Read operation is also permitted if the Left-Port is also reading.

ABSOLUTE MAXIMUM RATINGS (Note 15)
\begin{tabular}{|c|}
\hline \multirow{5}{*}{Ambient Temperatur with Power Applie Supply Voltage with Respect to} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES (Note 8)}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Commercial (C) Devices} \\
\hline \multicolumn{2}{|l|}{Temperature ( \(\mathrm{T}_{\mathrm{A}}\) )............................... 0 to \(+70^{\circ} \mathrm{C}\)} \\
\hline Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) & . +4.5 to +5.5 V \\
\hline \multicolumn{2}{|l|}{Military (M) Devices} \\
\hline Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ). & -55 to \(+125^{\circ} \mathrm{C}\) \\
\hline Supply Voltage (VCC) & + 4.5 to +5.5 V \\
\hline
\end{tabular}

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test Conditions}} & Am213 & m2140 & \multirow[b]{2}{*}{Units} \\
\hline & & & & Min. & Max. & \\
\hline اıI & Input Load Current (All Input Pins) & \multicolumn{2}{|l|}{\(V_{C C}=M_{\text {Max., }} \mathrm{V}_{\text {IN }}=G N D\) to \(\mathrm{V}_{\text {CC }}\)} & & 10 & \(\mu \mathrm{A}\) \\
\hline lo & Output Leakage Current & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{CE}=\mathrm{V}_{\mathrm{H},}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}^{2}, \\
& \mathrm{~V}_{\text {OUT }}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}}
\end{aligned}
\]} & & 10 & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{Icc} & \multirow[b]{2}{*}{Power Supply Current (Both Ports Active)} & \multirow[b]{2}{*}{\begin{tabular}{l}
\[
V_{C C}=\operatorname{Max}, \overline{C E}=V_{I L}
\] \\
Outputs Open
\end{tabular}} & \[
\begin{array}{|l}
\hline \mathrm{C} \\
\text { Devices } \\
\hline
\end{array}
\] & & 170 & \multirow[b]{2}{*}{mA} \\
\hline & & & \[
\begin{aligned}
& \hline M \\
& \text { Devices }
\end{aligned}
\] & & 185 & \\
\hline \multirow[b]{2}{*}{ISB1} & \multirow[b]{2}{*}{\begin{tabular}{l}
Standby Current \\
(Both Ports Standby)
\end{tabular}} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}=\) Min. to Max., \(\mathrm{CE}_{\mathrm{L}}\) and \(\mathrm{CE}_{\mathrm{F}}=\mathrm{V}_{\mathrm{IH}}\)} & \[
\begin{array}{|l|}
\hline \mathrm{C} \\
\text { Devices }
\end{array}
\] & & 30 & \multirow[b]{2}{*}{mA} \\
\hline & & & \[
\begin{array}{|l|}
\hline M \\
\text { Devices }
\end{array}
\] & & 40 & \\
\hline \multirow[b]{2}{*}{ISB2} & \multirow[b]{2}{*}{Standby Current (One Port Standby)} & \multirow[t]{2}{*}{\begin{tabular}{l}
\(V_{C C}=\) Max., \\
\(\overline{C_{E}}=V_{\mathrm{IL}}\) and \(\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{V}_{\mathrm{IH}}\) or \\
\(\overline{C E}=V_{I H}\) and \(\overline{C E} E_{\mathrm{R}}=V_{I L}\)
\end{tabular}} & \[
\begin{array}{|l|}
\hline \mathrm{C} \\
\text { Devices }
\end{array}
\] & & 110 & \multirow[b]{2}{*}{mA} \\
\hline & & & M Devices & & 125 & \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & & & -0.5 & 0.8 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & & & 2.2 & 6.0 & V \\
\hline VOL1 & Output LOW Voltage
\[
\left(1 / 0_{0}-1 / 0_{7}\right)
\] & \multicolumn{2}{|l|}{\(\mathrm{IOL}=3.2 \mathrm{~mA}\)} & & 0.4 & V \\
\hline VOL2 & Open-Drain Output LOW Voltage (BUSY (Note 14), INT) & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{IOL}=4 \mathrm{~mA} \\
& (\text { Note 7) } \\
& \hline
\end{aligned}
\]} & & 0.5. & V \\
\hline VOH & Output HIGH Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \\
& \text { (Note 7) }
\end{aligned}
\]} & 2.4 & & V \\
\hline
\end{tabular}

CAPACITANCE (Note 9)
\begin{tabular}{|l|l|l|l|c|c|}
\hline \begin{tabular}{c} 
Parameter \\
Symbol
\end{tabular} & \begin{tabular}{c} 
Parameter \\
Description
\end{tabular} & Test Conditions & Min. & Max. & Units \\
\hline \(\mathrm{C}_{\text {OUT }}\) & Output Capacitance & & & 10 & \multirow{2}{c|}{PF} \\
\hline \(\mathrm{C}_{\mathbb{N}}\) & Input Capacitance & & & 10 & \\
\hline
\end{tabular}

Notes: See notes following Switching Waveforms.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 7, 8, 9, 10, 11 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multirow[b]{3}{*}{Test Conditions} & & & \multicolumn{6}{|c|}{Am2130/Am2140} & \multirow[b]{3}{*}{Units} \\
\hline & & & & \multicolumn{2}{|r|}{-55} & \multicolumn{2}{|c|}{-70} & \multicolumn{2}{|c|}{-10} & \multicolumn{2}{|c|}{-12} & \\
\hline & & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multicolumn{13}{|l|}{READ CYCLE (Note 10)} \\
\hline 1 & \({ }_{\text {t }}\) & Read Cycle Time & & 55 & & 70 & & 100 & & 120 & & ns \\
\hline 2 & \({ }^{\prime}{ }_{\text {A }}\) & Address Access Time & & & 55 & & 70 & & 100 & & 120 & ns \\
\hline 3 & \(t_{\text {ACE }}\) & Chip Enable Access Time & & & 55 & & 70 & & 100 & & 120 & ns \\
\hline 4 & \(t_{\text {AOE }}\) & Output Enable Access Time & & & 30 & & 35 & & 40 & & 60 & ns \\
\hline 5 & \({ }^{\text {toh }}\) & Output Hold from Address Change & & 5 & & 5. & & 5 & & 5 & & ns \\
\hline 6 & tLZ & Output Low Z Time & (Notes 5 \& 9) & 5 & & 5 & & 5 & & 5 & & ns \\
\hline 7 & \({ }_{\mathrm{Hz}}\) & Output High Z Time & (Notes 5 \& 9) & 0 & 25 & 0 & 30 & 0 & 40 & 0 & 40 & ns \\
\hline 8 & tpu & Chip Enable to Power Up Time & (Note 9) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 9 & tpD & Chip Disable to Power Down Time & (Note 9) & & & 35 & 35 & & 50 & & 60 & ns \\
\hline
\end{tabular}

\section*{WRITE CYCLE (Note 10)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 10 & twe & Write Cycle Time & & 55 & & 70 & & 100 & & 120 & & ns \\
\hline 11 & tew & Chip Enable to End of Write & & 55 & & 65 & & 90 & & 100 & & ns \\
\hline 12 & taw & Address Valid to End of Write & & 50 & & 65 & & 90 & & 100 & & ns \\
\hline 13 & \(t_{\text {AS }}\) & Address Setup Time & & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 14 & twp & Write Pulse Width & & 45 & & 50 & & 60 & & 70 & & ns \\
\hline 15 & tWR & Write Recovery Time & & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 16 & tow & Data Valid to End of Write & & 30 & & 35 & & 40 & & 40 & & ns \\
\hline 17 & \({ }_{\text {t }}\) & Data Hold Time & & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 18 & twz & Write Enabled to Output in High Z & (Notes 5 \& 9) & 0 & 25 & 0 & 30 & 0 & 40 & 0 & 50 & ns \\
\hline 19 & tow & Output Active from End of Write & (Notes 5 \& 9) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}

BUSY FLAG TIMING (Notes 7 \& 14)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 20 & \({ }_{\text {t }}\) & Read Cycle Time & & 55 & & 70 & & 100 & & 120 & & ns \\
\hline 21 & twc & Write Cycle Time & & 55 & & 70 & & 100 & & 120 & & ns \\
\hline 22 & \({ }_{\text {t }}\) BW & BUSY to Write & (Note 13) & -5 & & -5 & & -5 & & -5 & & ns \\
\hline 23 & tWH & Write Hold After BUSY & (Note 13) & 20 & & 20 & & 20 & & 20 & & ns \\
\hline 24 & tBAA & BUSY Access Time to Address & (Note 9) & & 45 & & 45 & & 50 & & 60 & ns \\
\hline 25 & tbDA & BUSY Disable Time to Address & (Note 9) & & 40 & & 45 & & 50 & & 60 & ns \\
\hline 26 & \(t_{\text {taC }}\) & उ̄USY Access Time to Chip Enable or Chip Select & (Note 9) & & 40 & & 45 & & 50 & & 60 & ns \\
\hline 27 & \({ }^{\text {t }}\) BDC & \(\overline{\text { BUSY Disable Time to Chip E nable or Chip }}\) Select & (Note 9) & & 40 & & 45 & & 50 & & 60 & ns \\
\hline 28 & \(t_{\text {APS }}\) & Arbitration Priority Setup Time & & 10 & & 10 & & 10 & & 10 & & ns \\
\hline
\end{tabular}

\section*{INTERRUPT TIMING (Note 7)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 29 & twins & \(\overline{\text { WE }}\) to Interrupt Set Time & & & 30 & & 30 & & 35 & & 45 & ns \\
\hline 30 & teins & \(\overline{\mathrm{CE}}\) to Interrupt Set Time & & & 50 & & 55 & & 60 & & 70 & ns \\
\hline 31 & \({ }_{\text {I }}\) NS & Address to Interrupt Set Time & & & 50 & & 55 & & 60 & & 70 & ns \\
\hline 32 & toinn & Output Enable to Interrupt Reset Time & & & 30 & & 30 & & 35 & & 45 & ns \\
\hline 33 & tinR & Address to Interrupt Reset Time & & & 50 & & 55 & & 60 & & 70 & ns \\
\hline 34 & teINR & Chip Enable to Interrupt Reset Time & & & 50 & & 55 & & 60 & & 70 & ns \\
\hline
\end{tabular}

Notes: See notes following Switching Waveforms.

\section*{SWITCHING TEST CIRCUITS}


TC002201

Test Loads A and B


TC002222
Test Loads C and D
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ TEST OUTPUT LOADS } \\
\hline Test Load & CAP \\
\hline A & 5 pF (Note 1) \\
\hline B & 100 pF \\
\hline C & 50 pF \\
\hline D & 5 pF (Note 1) \\
\hline
\end{tabular}

Notes: 1. Includes Scope and Jig Capacitance.

\section*{SWITCHING TEST WAVEFORM}
\begin{tabular}{|l|c|}
\hline \multicolumn{2}{|c|}{ AC Test Conditions } \\
\hline Input Levels & GND to 3.0 V \\
\hline Input Rise and Fall Times & 5 ns \\
\hline \begin{tabular}{l} 
Input Timing Reference \\
Levels
\end{tabular} & 1.5 V \\
\hline Output Reference Levels & 1.5 V \\
\hline Test Output Load & See Test Output Loads Table \\
\hline
\end{tabular}

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & INPUTS & OUTPUTS \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline 0101 & may Change FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline 17770 & MAY CHANGE
FROML TOH & WILL BE CHANGING FROML TOH \\
\hline Nown & DON'T CARE: ANY CHANGE PERMITTED & Changing: STATE UNKNOWN \\
\hline  & \[
\begin{aligned}
& \text { DOES NOT } \\
& \text { APPLY }
\end{aligned}
\] & \begin{tabular}{l}
CENTER \\
LINE IS HIGH IMPEDANCE "OFF" STAJE
\end{tabular} \\
\hline
\end{tabular}

SWITCHING WAVEFORMS (Cont'd.)
READ CYCLE
(Either Side)


WF009391
Address Access
(Notes 1 \& 2)


SWITCHING WAVEFORMS (Cont'd.)
WRITE CYCLE
(Either Side - Note 4)


WF009411
OE-Controlled Data Out


WF009421
WE-Controlled Data Out ( \(\overline{O E}=V_{I L}\) )

SWITCHING WAVEFORMS (Cont'd.)
हUSY FLAG TIMING (1 of 2) (Note 12)
(Chip Enable Arbitration)


WF009433
\(\overline{\mathbf{C E}}_{\mathbf{R}}\) Valid Last


WF009434
\(\overline{C E}\) L Valid Last

\title{
SWITCHING WAVEFORMS (Cont'd.)
}
\(\overline{\text { BUSY FLAG TIMING (2 of } 2 \text { ) }}\) (Address Arbitration)
\(\bar{x}_{n}\) ITII


WF009443
ADDR \(_{\text {R }}\) Valid Last


WF009444
ADDRL Valid Last


WF024680
For Am2140 Only


SWITCHING WAVEFORMS (Cont'd.)
INTERRUPT TIMING (2 of 2)
(Clear INT Flag)


WF009489
Left Side Clears \(\overline{\mathrm{NT}}_{\mathrm{L}}\)


Right Side Clears \(\overline{\operatorname{NT}}_{\mathbf{R}}\)

\section*{Notes*}
1. R/W is HIGH for Read Cycles.
2. Device is continuously enabled, \(\overline{C E}=V_{I L}, \overline{O E}=V_{I L}\).
3. Addresses valid prior to or coincident with \(\overline{C E}\) transition LOW.
4. If \(\overline{C E}\) and R/ \(\bar{W}\) go HIGH simultaneously, the outputs remain in the high-impedance state.
5. Transition is measured at 1.5 V on the input to \(\mathrm{VOH}-500 \mathrm{mV}\) and \(\mathrm{VOL}+500 \mathrm{mV}\) on the outputs using the Load shown in Load A .
6. \(C E_{L}=C E_{R}=V_{I L}\).
7. The \(\overline{B U S Y}\) and INT outputs are open drain. A pull-up resistor is required for system operation. For measurement purposes, Load C is used for HIGH-to-LOW transitions; output reference level is 1.5 V . Load D is used for LOW-to-HIGH transitions; output reference level is +500 mV from the output LOW voltage level.
8. For test and correlation purposes, ambient temperature is defined as the instant-on case temperature.
9. This parameter is guaranteed by design but is not \(100 \%\) tested.
10. Except where indicated, I/O pins use Load B.
11. For a given port to Set or Clear an Interrupt Flag, 1) that port must have priority if addresses match and both \(\overline{\mathrm{CE}} \mathrm{L}=\mathrm{CE}_{\mathrm{R}}=\mathrm{LOW}\); or 2) Addresses do not match.
12. If the last input valid transition, which would ordinarily cause a match, occurs at the same time that the opposite port address or \(\overline{C E}\) changes to a no-match condition, then BUSY will remain HIGH (i.e., if there is never a match, then BUSY remains HIGH).
13. For Slave Am2140 only.
14. For Master Am2130 only.
15. Absolute Maximum Ratings are intended for user guidelines and are not tested.
* Notes listed correspond to reference made in the following sections: - Operating Ranges
- DC Characteristics table
- Switching Characteristics table
- Switching Waveforms

\section*{Am99C134}

4K x 8 Dual-Port Static Random

\section*{DISTINCTIVE CHARACTERISTICS}
- True dual port operation
- Access time as fast as \(\mathbf{3 5 n s}\)
- Low power dissipation
- 900 mW max. operating power
- 2.5 mW max. standby power for CMOS interface levels
- Automatic power-down feature
- All inputs and outputs are TTL-compatible
- 48-pin DIP or 52-pin LCC/PLCC
- Single +5 V power supply
- Advanced CMOS technology
- 2V Data retention capability

\section*{BLOCK DIAGRAM}


\section*{GENERAL DESCRIPTION}

The AM99C134 is an extremely high-speed \(4 \mathrm{~K} \times 8\) Dual-Port static RAM designed to be used in systems where on-chip hardware arbitration is not needed. This part is suitable for those systems which are to be able to externally arbitrate when both ports simultaneously access the same dual-port RAM location.
The AM99C134 has two independent ports called Left and Right port. Each port consists of an 8-bit bidirectional data bus and a 12-bit address input and necessary control signals.

The AM99C134 also has two chip enable signals corresponding to the left and right ports. Before any transaction on a port takes place, the corresponding chip enable input must be activated. If a chip enable signal is not active, the circuitry corresponding to its side automatically powers down and enters standby mode.
The AM99C134 is packaged in 48-pin DIPs or 52-pin chip carriers. All inputs and outputs are TTL-compatible and the device requires a single +5 -volt power supply while operating, but will hold the data when the power supply level is maintained as low as 2 V .

LOGIC SYMBOL


11690-002A


11690-003A

\section*{PLCC PIN CONNECTION}

\(11690-004 \mathrm{~A}\)

\section*{PIN DESRCRIPTION}


Left Port Address (Inputs)
These twelve (12) inputs constitute the memory address for the left port. \(A_{0}\) is the least significant bit position and \(A_{11}\) is the most significant position. A HIGH level on any of these inputs represents a logic 1 at that position and low represents a logic 0 . The sequence of events and related timing for the address inputs during read and write operations will be discussed in later sections of this data sheet.

\section*{\(A_{O R}=A_{11 R}\)}

\section*{Right Port Address (Inputs)}

These twelve (12) inputs constitute the memory address for the right port. \(A_{0}\) is the least significant bit position and \(A_{11}\) is the most significant position. A HIGH level on any of these inputs represents a logic 1 at that position and low represents a logic 0 . The sequence of events and related timing for the address inputs during read and write operations will be discussed in later sections of this data sheet.

\section*{\(\overline{\mathbf{C E}}_{\mathrm{L}}\)}

\section*{Left Port Chip Enable (Input)}

This input must be LOW before any transaction from the left port and remain LOW for the duration of the transaction. When this input goes HIGH, left port logic circuits enter standby power mode and remain in this mode as long as this input remains HIGH.

\section*{\(\overline{\mathrm{CE}}_{\mathrm{R}}\)}

\section*{Right Port Chip Enable (Input)}

Operation of this input is identical to \(C E_{\mathrm{L}}\) except that the \(\mathrm{CE}_{\mathrm{R}}\) input controls the right port.
GND
\(\mathbf{V}_{\text {ss }}\) Ground.
\(1 / O_{o L}-I / O_{7}\)
Left Port Input/Output Bus (Input/Output; Three State)
These eight lines constitute the data bus for the left port. If a read operation is performed using the left port, data from the location addressed by the left port address will be available on these lines. Similarly, to perform a write operation using the left port, data to be written into the memory must be presented on these lines. The drivers on the chip to drive these lines are enabled only when the \(\overline{\mathrm{CE}}_{\mathrm{L}}\) is LOW, \(\overline{O E}_{L}\) is LOW and \(\mathrm{R} / \bar{W}_{L}\) is HIGH.
\[
1 / O_{O R}-1 / O_{7 R}
\]

Right Port Input/Output Bus (Input/Output; Three State)
These eight lines constitute the data bus for the right port. If a read operation is performed using the right port, data from the location addressed by the right port address will be available on these lines. Similarly, to perform a write operation using the left port, data to be written into the memory must be presented on these lines. The drivers on the chip to drive these lines are enabled only when the \(\overline{\mathrm{CE}}_{\mathrm{R}}\) is LOW, \(\overline{O E}_{R}\) is LOW and \(R / \bar{W}_{R}\) is HIGH.
\(\overline{O E}_{\mathrm{L}}\)

\section*{Output Enable Left I/O Port (Input)}

When this input is HIGH, the left port 1/O bus lines are in high impedance state. If this input is LOW and \(\overline{C E}_{L}\) is LOW and R \(\bar{W}_{L}\) is HIGH, the left port drivers are enabled and data from the location addressed by the \(A_{\mathrm{OL}}-A_{11 L}\) inputs will be available on the I/O bus lines of the left port.

\section*{\(\overline{\mathrm{OE}}_{\mathrm{R}}\) \\ Output Enable Right I/O Port (Input)}

When this input is HIGH, the right port I/O bus lines are in high impedance state. If this input is LOW and \(\overline{C E}_{R}\) is LOW and \(R \bar{W}_{\mathrm{A}}\) is HIGH, the right port drivers are enabled and data from the location addressed by the \(A_{O R}-A_{11 R}\) inputs will be available on the I/O bus lines of the right port.
\(R / \bar{W}_{L}\)

\section*{Left Port Read/Write Enable (Input)}

This input is used to specify the left port function to be performed. HIGH indicates a read and LOW indicates a write function.

When the \(\overline{\mathrm{CE}}_{\mathrm{L}}\) is LOW and the \(\overline{\mathrm{OE}}_{\mathrm{L}}\) is LOW and the \(R / \bar{W}_{L}\) is HIGH , data from the location addressed by the \(A_{O L}-A_{11 L}\) will be available on the \(I / O_{O L}-I / O_{7 L}\) lines.
When the \(\overline{C E}_{L}\) is LOW and the \(R / \bar{W}_{L}\) goes LOW, data present on the \(1 / O_{0 L}-I / O_{7 L}\) lines will be written into the location addressed by the \(A_{\mathrm{OL}}-A_{112}\) inputs. It should be noted that the write operation is not effected by the \(\overline{O E}_{L}\) input. However, it is recommended that the \(\overline{O E}_{L}\) input be held HIGH during a write operation.

\section*{\(R / \bar{W}_{R}\)}

Right Port Read/Write Enable (Input)
This input is used to specify the right port function to be performed. HIGH indicates a read and LOW indicates a write function.
When the \(\overline{C E}_{\mathrm{F}}\) is LOW and the \(\overline{O E}_{\mathrm{F}}\) is LOW and the \(\mathrm{R} / \bar{W}_{\mathrm{R}}\) is HIGH, data from the location addressed by the \(A_{O R}-A_{11 R}\) will be available on the \(I / O_{O R}-I / O_{7 R}\) lines.
When the \(\overline{C E}_{R}\) is LOW and the \(R \bar{W}_{\mathrm{F}}\) goes LOW, data present on the \(I / O_{O R}-I / O_{7 R}\) lines will be written into the location addressed by the \(A_{O R}-A_{11 R}\) inputs. It should be noted that the write operation is not effected by the \(\overline{O E}\) input. However, it is recommended that the \(\overline{O E}_{\mathrm{R}}\) input be held HIGH during a write operation.
\[
\begin{aligned}
& V_{c c} \\
& +5 \text {-Volt Power Supply. }
\end{aligned}
\]

\section*{OPERATING RANGES}
```

Commerclal (C) Devices
Temperature (TA) 0 to 70
Supply Voltage (V cc)
+4.5 to +5.5 V

```

Operating ranges define those limits between which the functionality of the device is guaranteed.

\section*{DISTINCTIVE CHARACTERISTICS}
- True dual port operation
- Access time as fast as 35 ns
- Master device (Am99C1341) has on-chip arbitration
- Expandable data bus width in multiples of 8 bits using one master (Am99C1341) and required number of slave devices (Am99C1441)
- Automatic power-down feature
- All inputs and outputs are TTL-compatible
- 52-pin PLCC
- Single +5 -volt power supply
- Advanced C-MOS technology
- 2 V Data retention capability

\section*{GENERAL DESCRIPTION}

The Am99C1341 and the Am99C1441 are members of the \(4 \mathrm{~K} \times 8\) dual-port static RAM family. The Am99C1341 is designated as the master and the Am99C1441 as the slave device. The master provides the necessary control signal to the slave devices to facilitate implementing a wider data bus in a system. The master/slave concept allows expansion with minimal external logic.
Both devices have two independent ports called Left and Right port. Each port consists of an 8-bit bidirectional data bus and a 12-bit address input bus and necessary control signals.
The Am99C1341 has an on-board arbiter to resolve contention between the left and right ports. When contention between ports occurs, one port is given priority while the other port receives a busy indication.
The Am99C1341 also contains on-chip facilities for supporting semaphores. Addresses (FFE)H and (FFF) \({ }_{H}\) serve
as interrupt generators. If any data is written at the address (FFF) \({ }_{H}\) from the left port, an interrupt signal becomes active for the right port. The interrupt signal is deactivated by reading from the right port at the same address. The address \((\mathrm{FFE})_{H}\) is used in a similar fashion by the right port to activate the interrupt signal for the left port.

The Am99C1341/Am99C1441 also have two chip enable signals corresponding to the left and right ports. Before any transaction on a port takes place, the corresponding chip enable input must be activated. If a chip enable signal is not active, the circuitry corresponding to its side automatically powers down and enters standby mode.

The Am99C1341/Am99C1441 are packaged in 52-pin plastic leaded chip carrier. All inputs and outputs are TTLcompatible and the devices require a single +5 -volt power supply while operating, but will hold the data when the power supply level is maintained as low as 2 V .

\section*{BLOCK DIAGRAM}


BD008420
Notes: 1. Am99C1341 (Master): BUSY is open-drain output and requires pull-up resistor. Am99C1441 (Slave): BUSY is an input.

\section*{CONNECTION DIAGRAMS \\ Top View}

PLCC


CD011910

Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS002232
\(V_{C C}=+5-V\) Power Supply
\(V_{S S}=\) Ground

\section*{Am99C10}

\section*{DISTINCTIVE CHARACTERISTICS}
- 256 word \(\times 48\)-bit Content Addressable Memory (CAM)
- Optimized for Address Decoding in Local Area Networks (LAN) and bridging applications
- Each CAM word has a 48-bit register and 48-bit maskable comparator - Maskable-bits and maskable-words
- 48-bit input word compared against all 256 words in the CAM in a single (100ns) cycle
. . Single and multiple match detection with fast on-chip priority address encoder
- Single cycle reset on all 256 words of the CAM Array
- User programmable word width of 16 bit or 48 blt
- Flexible operation and diagnostics capability through user programmable control logic
- TTL-compatible inputs and outputs
- Available in a 28-pin 400 mil CERDIP, ( 300 mil plastic DIP and 32-pin PLCC under development).
- Low power CMOS technology -715 mW max. operating power -55 mW max. standby

\section*{BLOCK DIAGRAM}


\section*{GENERAL DESCRIPTION}

The Am99C10 is a high performance Content Addressable Memory (CAM) with a capacity of 256 words and a user-programmable word width of 16 bits or 48 bits. The Am99C10 is ideal for use in high speed Ethernet and FDDI local area network applications where it can function as an address filter and perform the network address look-up function. It can also find use in Database Machines, File Servers, Image Processing, Neural Networks and many other applications.

The Am99C10 CAM is composed of 256 words, each consisting of a 48-bit comparator and a 48-bit register. A block diagram of the Am99C10 is shown below. When data (the comparand) is presented to the CAM array, a simultaneous compare operation is performed between the comparand and all data ( 256 words) in the CAM in a single cycle. When the comparand and a word in the CAM are matched, the on-chip priority encoder generates a match word address identifying the location of the
data in the CAM. If multiple matches occur, the encoder generates the lowest matched address. Any or all bits of the comparand value can be selectively masked. The masked bits do not participate in the compare decisions, allowing comparison on a portion of the data word.

The Am99C10 is user programmable. The user can read and write to any location in the CAM Array and to all of the Am99C10 internal registers. Each word in the CAM array can be loaded with data or set to the empty state so that it does not participate in match operations. All words in the CAM Array can be set to empty in a single cycle.

The Am99C10 is manufactured with state-of-the-art CMOS processing technology. It is assembled in a 28 pin, 400 mil CERDIP; a 300 mil plastic DIP and a 32 pin PLCC are under development, and require a single 5-V power supply.

\section*{CONNECTION DIAGRAM}

\(V_{C C}=\) Power Supply
\(V_{S S}=\) Ground

\section*{LOGIC SYMBOL}


\section*{ORDERING INFORMATION Standard Products}

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:
a. Device Number
b. Speed Option (If applicable)
c. Package Type
d. Temperature Range
e. Optional Processing


\section*{PIN DESCRIPTION}

\section*{D/C}

Data/Command mode selection, Input, TTL
A LOW on this input selects the command mode. A HIGH on this input selects the data mode.

\section*{\(\bar{W}\)}

\section*{Write enable, Input, TTL}

This pin controls the writing of the internal registers and the CAM Array. New data may be written into a register or memory by forcing the appropriate state of \(D / \bar{C}\) and \(\bar{E}\), and by switching \(\bar{W}\) LOW and back HIGH.

\section*{\(\overline{\mathbf{G}}\)}

\section*{Output Enable, Input, TTL}

This pin controls reading of the internal registers. A LOW on both the \(\bar{E}\) and \(\bar{G}\) inputs gates the selected register onto the data bus and turns on the output drivers.

\section*{\(\bar{E}\)}

Chip Enable, Input, TTL
A LOW on this input enables the chip operations as specified by the state of \(D / \bar{C}, \bar{W}, \bar{G}\) inputs and the Command Register. A high on this pin powers down the chip. This signal must be low during all operations including match.

\section*{\(D_{15-0}\)}

Data Bus, 16-bit, Bidirectional, Three-state
D0 is the least significant bit position and \(D_{15}\) is the most significant bit position. A HIGH on the Data Bus specifies
logic 1 and a LOW specifies logic 0 . The Data Bus is not driven by the device when \(\bar{W}\) is LOW, when \(\bar{G}\) is HIGH or when chip enable \(\bar{E}\) is HIGH.

\section*{FULL}

\section*{Address Full, Output, TTL}

A LOW on this output indicates that all the words in the 256 address locations in CAM Array are full. A HIGH on this output indicates that one or more words in the CAM Array are still available or that the FULL output is disabled. The FULL output is in the HIGH state when \(\bar{E}\) is HIGH and is valid otherwise.

\section*{\(\overline{M T C H}\)}

Match, Output, TTL
A LOW on this output indicates that the masked data of the Comparand Register and one or more words in the CAM Array are matched. A HIGH on this output indicates that a mismatch has taken place or that the match output is disabled. The match output is in the HIGH state when \(\bar{E}\) is HIGH and is valid otherwise.

\author{
Vcc \\ Power Supply Pin, Input, +5 Volts \\ Vss \\ Ground Supply Pin, Input, 0 Volts
}

\section*{FUNCTIONAL DESCRIPTION}

The CAM ARRAY is a bank of 256 CAM words, each a combination of a 48 bit wide logic comparator and a 48 bit register, as shown in Figure 1. The CAM Array compares a 48 bit input data word against all of its 256 words simultaneously for logic equality in one cycle. If any of the CAM Array 256 words find an exact match with the incoming bit pattern, the CAM Array raises a Match flag and outputs the 8 bit address of the matching word.

When a Match cycle is initiated, every CAM word compares each bit in its register against the appropriate bit of the incoming 48 bit pattern. Additionally, a logic "1" (HIGH level) set in any Mask Register bit will disable that bit position in the CAM Array. A match is declared if all enabled CAM cells find an exact comparison with the input data. The CAM Array word that finds a match activates an internal signal called the Match Line (ML). There are 256 match lines: MLO-ML255.


08125-013A
Figure 1. CAM Word Block Diagram


Figure 2. CAM Bit Block Diagram

Each CAM word consists of 48 CAM data bits. Each CAM data bit consists of a register bit latch, an exclu-sive-NOR comparator, an OR gate for masking, and a transistor for performing a 48 -bit wire-AND across the 48 data bits, as shown in Figure 2. The logic comparator exclusive-Nors the contents of the register bit with the corresponding bit of the Comparand Register. A match between the two bits result in a HIGH level at the output of the exclusive-Nor gate (XNOR1). The output of XNOR1 is further gated (Nor function) with a bit of the Mask Register. A HIGH level on either one of the inputs to NOR1 forces its output LOW, indicating a match. The ML signal will stay HIGH (indicating a match for that CAM word) if all 48 CAM cells of this word have their T1 transistors shut off by their NOR1 gates. If any one of the 48 NOR1outputs is HIGH, the ML line will be forced LOW, indicating a mismatch.

The Priority Encoder identifies the address of the CAM word that found a match. All 256 comparators of the CÁin Árray receive the same bit pattern for matching at the same time, and more than one of them can find a match with the masked data. All 256 ML lines are presented to the Priority Encoder block that decides which comparator of the ones that activate their MLs has the lowest address. If at least one ML is active the Priority Encoder will activate the MTCH line and at the same time will set the MTC bit in the Status Register. The Priority Encoder will transfer the 8 bit address of the lowest matching CAM Array word to the Status Register.

Each of the 256 words of the CAM Array has two additional bits of memory associated with it - A Skip bit and an Empty bit. These are shown in the CAM Word Block Diagram. The actual size of the CAM is therefore 256 X \(50(48+2)\). Both the Skip and the Empty bits can disable a match for their word. The Skip bit can be used in situations where there are multiple matches - it gives the user the ability to detect additional words that were matched other than the one with the lowest address. The Empty bit indicates available or empty addresses in the CAM into which data can be written.
The Empty bit is also used by the Priority Encoder. The Priority Encoder identifies the lowest address of an Empty CAM Array word if no match occurred in any of the 256 words. If a match operation did not result in a positive match (the MTCH signal is HIGH) and if the CAM Array is not full (the FULL signal is HIGH) the Priority Encoder will generate the lowest empty address. The 8 bit empty address is accessed by reading the Statue Progiater.

\section*{CAM Registers - Reading and Writing}

The Am99C10 has 5 programmable registers involved in data transfers. The Command and Status registers are 16 bits wide, and the Comparand, Mask and CAM registers are 48 bits wide. Figure 3 . is a model of the Am99C10 registers and their interaction with each other and the CAM Array. Table 1 lists the registers and their respective data sources and destinations.


08125-015A
Figure 3. CAM Register Transfer Model

Table 1. Am99C10 Registers
\begin{tabular}{|c|c|c|c|c|c|}
\hline Register & Type & Size & Direction & Data Source & Destination \\
\hline Command & Cmd & 16 & Input & D-Bus & - \\
\hline Status & Cmd & 16 & Output & - & D-Bus \\
\hline Comparand & Data & 48 & In / Out & \begin{tabular}{c} 
D-Bus, CAM Array \\
Mask Register
\end{tabular} & \begin{tabular}{c} 
D-Bus, CAM Array \\
Mask Register
\end{tabular} \\
\hline Mask & Data & 48 & Output & Comparand Register & \begin{tabular}{c} 
D-Bus, \\
Comparand Register
\end{tabular} \\
\hline CAM & Data & 48 & Output & CAM Array & D-Bus \\
\hline
\end{tabular}

08125-016A

\section*{Data Bus Transfers}

All data is transferred to and from the CAM over the 16-bit bidirectional Data Bus. Data transfer is controlled by a combination of 4 control signals ( \(\bar{E}, D / \bar{C}, \bar{W}\), and \(\bar{G})\), as described in the Pin Description section.

Data is written into the Am99C10 by placing the data on the Data Bus and activating \(\bar{W}\) and \(\bar{E}\). When \(D / \bar{C}\) is low (Command Write cycle), the input data is loaded into the

Command Register. When \(D / \bar{C}\) is high (Data Write cycle), the input data is loaded into the Comparand Register.

Data is read from the Am99C10 (output drivers enabled) when \(\bar{G}\) and \(\bar{E}\) are low and \(W\) is high. When \(D / \bar{C}\) is low (Status Read cycle) the Status register is gated onto the Data Bus. When D/C is high (Data Read cycle) one of the data registers is gated onto the Data Bus. This register is selected by the contents of the Command register.

Prior to reading, a command is loaded into the Command Register to select which of the internal registers is to be read.

Data can be read from any register by loading the appropriate command into the Command register; however, data can be written only to the Comparand register. Data to be written to the Mask register or to the CAM array must first be written into the Comparand register and transferred to the Mask register or CAM array word by writing the appropriate transfer command to the Command register.

\section*{48-bit Data Transfers}

Data is transferred to and from the Am99C10 in 16-bit words. Data for the 16-bit Command and Status registers are transferred in one read or write cycle. Data for the 48-bit Comparand, Mask and CAM registers are transferred to and from the chip in three cycles. Data transfer to and from each 48-bit register is done by dividing each register into three 16-bit segments. A two-bit counter, the Segment Counter is used to select which segment of a 48 -bit register is to be loaded or read.

The Segment Counter is a two-bit binary counter that counts from 0 to 2 (modulo-three). It can be preset by writing a command code of " B ", " C " or " D " to the Command register. In all three commands bits 10 and 11 (S0, S1) define the binary value ( 0,1 or 2 ) to be preset into the counter. Note that a value of \(3(S 1, S 0=11)\) in these bits will result in a value of 0 in the counter. The counter is also reset to 0 by the Initialize command, command code " 0 ".

The Segment Counter is incremented after each data read or write cycle if the CAM is in the 48-bit mode. This allows a 48-bit register to be loaded or read in three successive cycles. The counter is clocked by the LOW-toHIGH transition of \(W\) in case of a Data Write cycle and by the LOW-to-HIGH transition of \(\overline{\mathrm{G}}\) in case of a Data Read cycle.

Y!hen the Amoncto is ect to 40 - bit mode, the uscr with normally execute 3 Data Write cycles or 3 Data Read cycles in sequence to transfer a 48 bit data word. At the end of such sequence the state of the Segment Counter is equal to its initial state before the data transfer began. This allows continuous 48 -bit transfers without having to preset the Segment Counter between words. This is useful in the CAM's normal operating mode of checking a stream of 48-bit words for a match.

Note that reading a 16-bit State word requires only one cycle. If the CAM is in the 48-bit mode, this data read operation will increment the Segment Counter. Any subsequent cycles that use the Segment Counter have to take this into account.

\section*{16-bit Mode Data Transfers}

In 16 bit mode the Segment Counter is not incremented and it points to one of the three segments of the Com-
parand, Mask and CAM Registers. Writing and reading the selected segment of those registers is achieved in one cycle. However, internal transfers between the registers and the CAM Array as well as the Match operation are done on all 48 bits.

\section*{CAM Array-Reading and Writing}

To write a word into the CAM Array, the data is first loaded into the Comparand register and then transferred from the Comparand register to the register in the selected CAM word by executing a transfer command. The transfer command is executed by writing a command word (command code \(=6\) or E) into the Command register. The transfer command contains the address of the CAM word to be written.

To read a word from the CAM Array, data is transferred from the CAM array to either the Comparand or CAM registers by writing the appropriate command (command code \(=7\) or D, respectively) into the Command register. The transfer command contains the address of the CAM word to be read. The CAM Array word is then read from the register selected by the command.

Writing into the Skip or Empty bit in a CAM word is done directly by writing the appropriate command code (command code \(=9\) or A, respectively) into the Command register. The command word contains the value of the Skip or Empty bit to be written and the address of the CAM word containing the bit.

The same command codes (9 or A) which are used to set a specific Skip or Empty bit can also be used to set all Skip or Empty bits in the CAM array. If bit 11 of these command words is a one, the address portion of the command is ignored and the value of the Skip or Empty bit is written into all words of the CAM array. This is useful in clearing all Skip and Empty bits.

The Skip and Empty bits of a CAM word are also cleared
 mand code E. This allows writing a new word of data into an empty CAM word without requiring an extra cycle to clear the Skip and Empty bits.

The Skip and Empty bits of all CAM words can be preset to the empty state by writing an Initialize command (command code \(=0\) ) to the Command register. Initialize clears all Skip bits to zero and sets all Empty bits to one, corresponding to an empty CAM condition.

To read the Skip and Empty bits of a word from the CAM Array, the State Memory is selected as the source of data driving the Data Bus by writing the appropriate command (command code \(=5\) ) into the Command register. That command contains the address of the CAM word whose state is to be read. The State word (i.e., the Skip and Empty bits of the CAM Array word) are then read directly. Reading the State word requires only one Data Read cycle.

\section*{Match Operations}

Comparison of data in the Comparand against the 256 words of data in the CAM array is called a match operation. The result of a match operation is a match address which appears in the Status register and the activation of the \(\overline{\text { MTCH }}\) and FULL flags. Match operations require one cycle ( 100 ns ) for valid flags and two cycles ( \(200 \mathrm{~ns} \mathrm{)}\) before status read operations can be started.

A match operation can be initiated by writing a command into the Command register or by writing data into the Comparand register. A match operation begins after a single data write to the Comparand Register in 16-bit mode or after three data write cycles to the Comparand Register in 48 -bit mode. Note that the \(\overline{\mathrm{E}}\) line must be kept low for the match time, tmPE ( 200 ns ) after the write to allow the match to occur.

If a match occurs, the MTC bit is set in the Status register and the \(\overline{\text { MTCH }}\) pin is activated if it has been enabled. The address of the word that matched appears in the lower 8 bits of the Status register. If more than one match occurs, the \(\overline{M U L}\) flag is set in the status register, indicating a multiple match. In this case, the match address is that of the match word with the lowest numerical address. If no match occurs, the MTC bit and MTCH flag are not set, and the address is that of the first empty word, i.e. the empty word with the lowest address.
\(\overline{\text { MTC }}\) is the same flag as \(\overline{\text { MTCH }}\). The match flag \(\overline{\text { MTC }}\) and multiple match flag MUL cannot be disabled by the Command Write. These flags respond each time new data is written into the Comparand Register.
In 48-bit mode, the match output \(\overline{\text { MTCH }}\) is disabled and held HIGH until the Segment Counter reaches zero, (S1 \(=\mathrm{L}\) and \(\mathrm{S} 0=\mathrm{L}\) ) even if the match output has been enabled by the Command Write operation. In the 16 -bit mode, the Segment Counter state does not affect the match output MTCH.

The match flag access time is measured from a low-tohigh transition of \(\bar{W}\) to high-to-low transition of MTCH flag.

\section*{Match and Full Flags}

The Am99C10 has two output signals that indicate its status - Full, FULL and Match, MTCH.

The Full signal, FULL, indicates whether the CAM Array is full or not. A low level on FULL indicates that all 256 words of the CAM Array are full. A high on this output indicates that one or more words in the CAM Array are still available or that the FULL output is disabled. The FULL output can be disabled ( \(=\) HIGH) under program control or when the chip is disabled (Chip Enable \(\bar{E}\) is high).

The Match signal, \(\overline{\text { MTCH }}\), indicates whether a match has been detected, i.e. that the masked data of the Comparand Register and one or more words in the CAM Array are matched. A high on this output indicates that a mismatch has taken place or that the match output is disabled. The \(\overline{\text { MTCH }}\) output can be disabled ( \(=\) HIGH) under program control or when the chip is disabled (Chip Enable \(\bar{E}\) is high).

\section*{Status Register Format}

The Status register shows the results of match operations and the contents of the Segment Counter. The State Register is read onto the Data Bus by executing a Status Read cycle. Since it takes time to encode a match address (tMPE), the Status Read cannot immediately follow a Command Write cycle or a Data Write cycle if a valid match address is sought. A time delay of ( \((\mathrm{MPE}\) ) after the last command or data write before reading the Status register will guarantee proper address encoding. A Status Read operation does not affect the state of the flags or other register contents.

The Status Register has 3 fields - the Address field ( \(\mathrm{A}_{0}\) \(\mathrm{A}_{7}\) ), the Segment Counter State ( \(\mathrm{SO}-\mathrm{S} 1\) ) and the Flags field ( \(\overline{M T C}, \overline{M U L}\) and \(\overline{F U L}\) ), as shown in Figure 4.

\section*{\(\overline{\text { MTC }}\)}

A LOW on \(\overline{M T C}\left(D_{15}\right)\) indicates that at least one word in the CAM Array and the masked data of the Comparand Register are matched. A HIGH indicates that no word in the CAM Array found a match. The MTC flag is the same as the match output signal \(\overline{\text { MTCH }}\) except the MTC flag cannot be disabled.

\section*{MUL}

ALOW on MUL ( \(\mathrm{D}_{14}\) ) indicates that two or more words in the CAM Array match the masked data of the Comparand Register. It is activated during a Match operation and latched by an internal clock at the end of the Match cycle.

\section*{FUL}

ALOW on FUL \(\left(\mathrm{D}_{13}\right)\) indicates that the CAM Array is full. The FUL flag is the same as the full output signal FULL except the FUL flag cannot be disabled. It is activated during a Match operation and latched by an internal clock at the end of the Match cycle.

\section*{S1, S0}

The Segment Counter bits ( \(\mathrm{S} 0-\mathrm{S} 1\) ) are driven by the two flip-flops that comprise the Segment Counter. These two bits ( \(\mathrm{D}_{10}\) and \(\mathrm{D}_{11}\) ) reflect the current state of the Segment Counter.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 0 \\
\hline MTC & MUL & FUL & 0 & S 1 & SO & 0 & 0 & & Address \\
\hline
\end{tabular}

08125-017A
Figure 4: Status Word Bit Assignment

\section*{\(A_{T} A_{0}\)}

Lowest address of the matched word in the CAM when data in the Comparand Register and the data in the CAM are matched \((\overline{\text { MTCH }}=\mathrm{L}, \overline{\mathrm{MTC}}=\mathrm{L}\) and \(\overline{\mathrm{FULL}}=\) don't care). Lowest address of empty 48 -bit word in the CAM when data is mismatched and the CAM is not full (FULL \(=\mathrm{H}\) ). Address is undefined when data is mismatched and CAM is full.

\section*{Command Register Format}

The Am99C10 can execute a variety of commands. Each command is executed by writing the appropriate command word to the Command register. All commands are executed during the write pulse applied to the the write clock, \(\bar{W}\). The format of the Command Register is shown in Figure 5 , and a summary of the commands is shown in Table 2.
\begin{tabular}{|c|c|c|c|c|c|}
\hline 15 & 12 & 11 & 10 & 9 & 8 \\
\hline F3-F0 & S1 & S0 & 0 & 0 & 0 \\
\hline
\end{tabular}

08125-018A
F3-F0: A 4 bit Instruction Code which defines one of sixteen commands.
S0-S1: Modifier bits for the various commands.
\(A_{0}-A_{7} \quad\) An Address field which selects one of the 256 CAM Array data or State words.

Figure 5: Command Register Blt Assignment

Table 2. 99C10 Command Summary
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Op Code & \multicolumn{2}{|c|}{Operation} & S1 & So & \(\mathrm{A}_{0}-\mathrm{A}_{7}\) & Start Match \\
\hline 0 & \multicolumn{2}{|l|}{Initialize} & X & X & X & X \\
\hline 1 & \multicolumn{2}{|l|}{Flag Output control enable/disable} & MTCH & FULL & X & X \\
\hline 2 & \multicolumn{2}{|l|}{16/48 bit Mode Select} & 48-bit & X & X & x \\
\hline 3 & \multicolumn{2}{|l|}{Comparand Reg. --> Mask Reg} & X & X & X & Start \\
\hline 4 & \multicolumn{2}{|l|}{Mask Reg. --> Comparand Reg.} & X & X & X & Start \\
\hline 5 & \multicolumn{2}{|l|}{SIM - - Data Bus} & X & X & CAM State & X \\
\hline 6 & \multicolumn{2}{|l|}{Comparand Reg. --> CAM Array} & X & X & CAM Data & Start \\
\hline 7 & \multicolumn{2}{|l|}{CAM Array --> Comparand Reg.} & X & X & CAM Data & Start \\
\hline 8 & \multicolumn{2}{|l|}{Reserved} & X & X & X & X \\
\hline 9 & Skip Control & Per Word Âii vưưứs & \[
\begin{aligned}
& 0 \\
& i
\end{aligned}
\] & Skip & CAM State & Start \\
\hline A & Empty control & Per Word All Words & \[
\begin{aligned}
& 0 \\
& 1 \\
& \hline
\end{aligned}
\] & Empty Empty & \[
\begin{gathered}
\text { CAM State } \\
X
\end{gathered}
\] & Start \\
\hline B & \multicolumn{2}{|l|}{Comparand Reg. \(\rightarrow->\) Data Bus} & \multicolumn{2}{|l|}{Segment Counter} & X & X \\
\hline C & \multicolumn{2}{|l|}{Mask Reg. --> Data Bus} & \multicolumn{2}{|l|}{Segment Counter} & X & X \\
\hline D & \multicolumn{2}{|l|}{CAM Array --> CAM Reg. --> Data Bus} & \multicolumn{2}{|l|}{Segment Counter} & CAM Data & X \\
\hline E & \multicolumn{2}{|l|}{Comparand Reg. \(->\) CAM Array, clear S + E} & \(x\) & X & CAM Data & Start \\
\hline F & \multicolumn{2}{|l|}{Reserved} & X & X & X & X \\
\hline
\end{tabular}

\section*{Am99C10 COMMAND DESCRIPTIONS}

Op Code 0
Initialization
\begin{tabular}{|c|c|c|c|cccccccccc|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2
\end{tabular} 1

All Skip-bits are set to "0" (LOW level) meaning-don't skip, and all Empty-bits are set to " 1 " (HIGH level) mean-ing-empty. This is equivalent to resetting the CAM Array. The \(\overline{M T C H}\) and \(\overline{F U L L}\) outputs are enabled. The mode is
set to 48 -bit mode. The Mask Register and Segment Counter are reset to zero. Subsequent data writes and reads are to and from the Comparand Register.

\section*{Op Code 1}

Flag Output Control
\begin{tabular}{|c|c|c|c|c|c|ccccccccc|}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline 0 & 0 & 0 & 1 & \(S 1\) & \(S 0\) & & & & & Not Used & & \\
\hline
\end{tabular}

08125-020A

This command controls the enable and disable of the \(\overline{\text { FULL }}\) and \(\overline{M T C H}\) status output pins. The S0 and S1 fields of this command are latched into the control logic. Once loaded, they control the status output pins FULL and \(\overline{\text { MTCH }}\) as foliows: When SO is 0 , the FULL output is disabled and remains unconditionally HIGH. When S0
is 1 , the FULL output is enabled and may be asserted when \(\bar{E}\) is low. When \(S 1\) is 0 , the \(\overline{M T C H}\) output is disabled and remains unconditionally high. When S1is 1, the \(\overline{\text { MTCH }}\) output is enabled and may be asserted if \(\bar{E}\) is low.

\section*{Op Code 2}

Mode Select
\begin{tabular}{|c|c|c|c|c|cccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline 0 & 0 & 1 & 0 & \(S 1\) & & & & & Not Used & & \\
\hline
\end{tabular}

This command sets the 99C10 into the 16 -bit or 48 -bit mode. The S1 bit in the command is loaded into the \(16 / 48\)-bit mode control register. The 16 -bit mode is enabled when S1 is 0 , and the 48 -bit mode is enabled
when S 1 is 1 . The Am99C10 will remain in the mode selected until another Command Write is executed with Op Code "0" or "2".

\section*{Op Code 3}

\section*{Move Comparand Register to Mask Register}
\begin{tabular}{|c|c|c|c|cccccccccl}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 \\
\hline 0 & 0 & 1 & 1 & & & & & & Not Used & & & & \\
\hline
\end{tabular}

The 48 -bit contents of the Comparand Register is loaded into the Mask Register. The Segment Counter is
not affected. A Match cycle will begin automatically following this command.

\section*{Op Code 4}

Move Mask Register to Comparand Register
\begin{tabular}{|c|c|c|c|ccccccccc|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 \\
\hline 0 & 1 & 0 & 0 & & & & & Not Used & & & \\
\hline
\end{tabular}

08125-023A

The 48-bit contents of the Mask Register is loaded into the Comparand Register. The Segment Counter is not
changed. A Match cycle will begin automatically following this command.

\section*{Op Code 5}

Enable Output from State Memory to Data Bus
\begin{tabular}{|c|c|c|c|ccc|cccccc}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 \\
\hline 0 & 1 & 0 & 1 & & Not Used & & & & 1 & \(A_{7}-A_{0}\) & & \\
\hline
\end{tabular}

08125-024A

This command selects a State word in the CAM Array as the source of data to be read. The Skip-bit and Empty-bit appear on bits \(D_{14}\) and \(D_{15}\) of the Data Bus, all other bits
of the bus are driven LOW. The Segment Counter is not changed.

\section*{Op Code 6}

Move Comparand Register to CAM Array
\begin{tabular}{|c|c|c|c|ccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline 0 & 1 & & 1 & & Not Used & & & & & \(A_{7}-A_{0}\) & & \\
\hline
\end{tabular}

The 48-bit contents of the Comparand Register are written into the CAM Array data word. The \(16 / 48\) bit mode select setting does not affect this instruction. The Empty-bit and Skip-bit in the State Memory are not
changed. The CAM Array address is specified by the Command Register address field. The Segment Counter is not changed. A Match cycle will begin automatically following this command.

\section*{Op Code 7}

Move CAM Array to Comparand Register


08125-026A

Tine 40 -íii conienis oi iue Ćaivi Anray diaia word specified by the address field are loaded into the Comparand Register. The Segment Counter is not changed. The
 setting does not affect this instruction. A Match cycle will begin automatically following this command.

\section*{Op Code 8}

\section*{Reserved}
\begin{tabular}{|c|c|c|c|ccccccccc|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 \\
\hline 1 & 0 & 0 & 0 & & & & & Not Used & & & \\
\hline
\end{tabular}

\section*{Op Code 9}

\section*{Skip-bit Control}


08125-028A

When bit 11 in the Command Register is LOW, S0 is loaded into the Skip-bit within the State word location specified by the Command Register address field.

A Match cycle will begin automatically following this command.
\begin{tabular}{|c|c|c|c|c|c|ccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1
\end{tabular} 0

08125-029A

When bit 11 in the Command Register is HIGH, S0 is loaded into all skip-bit memory locations. The Segment

Counter is not changed. A Match cycle will begin automatically following this command.

\section*{Op Code A Empty-bit Control}
\begin{tabular}{|c|c|c|c|c|c|c|c|cccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 \\
\hline 1 & 0 & 1 & 0 & 0 & \(S 0\) & Not Used & & & 0 & \(A_{7}-A_{0}\) & \\
\hline
\end{tabular}

When bit 11 in the Command Register is LOW, S0 is loaded into the Empty-bit within the State word location specified by the Command Register address field. A

Match cycle will begin automatically following this command.
\begin{tabular}{|c|c|c|c|c|c|cccccccc|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2
\end{tabular} 1

When bit 11 in the Command Register is HIGH, S0 is loaded into all Empty-bit memory locations. The Seg-
ment Counter is not changed. A Match cycle will begin automatically following this command

\section*{Op Code B}

Enable Output from Comparand Register to Data Bus
\begin{tabular}{|c|c|c|c|c|c|cccccccc|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 \\
\hline 1 & 0 & 1 & 1 & S 1 & So & & & & & Not Used & & \\
\hline
\end{tabular}

This command selects the Comparand Register as the source of data to be read. The S0 and S1 data in the Command Register are clocked into the Segment Counter at the end of this Command Write cycle. When S 0 and S 1 are 11, the Segment Counter is reset to zero.

Subsequent Data Read operations result in data flowing from the Comparand Register segment specified by the Segment Counter to the Data Bus. In 48 bit mode each Data Read cycle will automatically increment the modulo-three Segment Counter.

\section*{Op Code C}

Enable Output from Mask Register to Data Bus
\begin{tabular}{|c|c|c|c|c|c|ccccccc|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 \\
\hline 1 & 1 & 0 & 0 & S 1 & S 0 & & & & & Not Used & & \\
\hline
\end{tabular}

08125-033A

This command selects the Mask Register as the source of data to be read. The S0 and S1 data in the Command Register are clocked into the Segment Counter at the end of this Command Write cycle. When S0 and S1 are 11, the Segment Counter is reset to zero. Subsequent

Data Read operations result in data flowing from the Mask Register segment specified by the Segment Counter to the Data Bus. In 48 bitmode each Data Read cycle will automatically increment the modulo-three Segment Counter.

\section*{Op Code D}

Move CAM to CAM Reglster, Enable Output from CAM Register to Data Bus
\begin{tabular}{|c|c|c|c|c|c|cccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 1 & 1 & 0 & 1 & \(S 1\) & \(S 0\) & Not Used & & & & \(A_{7}-A_{0}\) & & \\
\hline
\end{tabular}

This command selects the CAM Register as the source of data to be read. The S0 and S. 1 data in the Command Register are moved to the Segment Counter. When S0 and S1 are 11, the Segment Counter is reset to zero. The CAM Array word specified by the address field is transferred to the CAM Register. Subsequent Data

Read operations result in data flowing from the CAM Register segment specified by the Segment Counter to the Data Bus. In 48 bit mode each Data Read cycle automatically increments the modulo-three Segment Counter.

\section*{Op Code E}

Move Comparand Register to CAM (Set Empty-bit and Skip-bit LOW)
\begin{tabular}{|c|c|c|c|ccc|ccccccc|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 \\
\hline 1 & 1 & 1 & 0 & & Not Used & & & & & \(A_{7}-A_{0}\) & & \\
\hline
\end{tabular}

The 48-bit contents of the Comparand Register is written into the CAM Array data word specified by the address field. The 16/48 bit mode select setting does not affect this instruction. Both the Empty-bit and the Skipbit in the State Memory address specified by the Com-
mand Register address field are set cleared to zero (Not Empty and Don't Skip). The Segment Counter is not changed. A Match cycle will begin automatically following this command.

\section*{Op Code F} Reserved
\begin{tabular}{|c|c|c|c|cccccccccl}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 \\
\hline 1 & 1 & 1 & 1 & & & & & & 0 & \\
\hline
\end{tabular}

\section*{Typical Command Sequences}

The following are examples of some common sequences of commands.

\section*{Power-up Initialization}

After power-up, the CAM must be initialized. This is done by executing the Initialize command. All the CAM words are reset to the empty state, and the device is set
up in the 48-bit mode. Another command is needed if the16-bit mode is desired.

\section*{For 48-blt mode:}

Command Write \(0000=\) Initialize (16/48 mode is set automatically to 48 bit mode)

\section*{For 16-bit mode:}

Command Write \(0000=\) Initialize ( \(16 / 48\) mode is set automatically to 48 bit mode)
Command Write \(2000=\) Mode Select
\[
(S 1=0, \text { Set mode to } 16 \mathrm{bit})
\]

\section*{Loading CAM Array with Data}

After initialization, the CAM must be loaded with data in order to be used. Since all locations are initialized to the empty state, the CAM can be loaded starting from address zero. This is done by loading the Comparand reg-
ister and writing a command with an op code of E, which will transfer the data to a specified CAM word and clear the Skip and Empty bits of that word.

Filling the CAM in the 48-bit mode is normally done using the following command sequence:
Data Write ( \(\mathrm{D}_{15}-\mathrm{D}_{0}->\) Comparand Register (15-0))
Data Write ( \(\mathrm{D}_{15}\)-- \(\mathrm{D}_{0}-->\) Comparand Register (31-16))
Data Write ( \(\mathrm{D}_{15}\)-- \(\mathrm{D}_{0}-->\) Comparand Register (47-32))
Command Write E0XX = Comparand Register -->CAM Array + Clear S+E
(Repeat for every CAM Array word to be loaded.)
Filling the CAM in the 16 -bit mode is done using the following command sequence:
Command Write BX00 = Comparand Register \(\rightarrow\) Data Bus (Load Segment Counter)
Data Write ( \(\mathrm{D}_{15}-\mathrm{D}_{0}->\) Comparand Register) (segment selected by counter)
Command Write EOXX = Comparand Register -->CAM Array + Clear S+E (all 48 bits are written).
Repeat the last two steps for every CAM Array word to be loaded.
Repeat all three steps when a different 16 bit segment is to be loaded.

\section*{Load Mask Register}

The mask register is loaded by writing the data into the Comparand Register and then writing a command to
transfer the data from the Comparand register to the Mask register.

Data Write ( \(D_{15}-D_{0}->\) Comparand Register (15-0))
Data Write ( \(\mathrm{D}_{15}-\mathrm{D}_{0}->\) Comparand Register (31-16))
Data Write ( \(\mathrm{D}_{15}-\mathrm{D}_{0}-->\) Comparand Register (47-32))
Command Write 3000 = Comparand Register -->Mask Register

\section*{48 bit Compare for Match (48-bit Mode)}

To perform a match operation on new data, the data to be tested is written into the Comparand register, time is allowed for the match operation to be penformed, and then the match flag and match address are read from the

Status register. Note that no special command is required to start the match: it begins after the last word is loaded into the Comparand register.

Data Write ( \(\mathrm{D}_{15}-\mathrm{D}_{0}-->\) Comparand Register (15-0))
Data Write ( \(\mathrm{D}_{15}-\mathrm{D}_{0}->\) Comparand Register (31-16))
Data Write ( \(\mathrm{D}_{15}-\mathrm{D}_{0}\)-->Comparand Register (47-32))
Wait one cycle (allow time for Match operation - 2 cycles if Status read)
Check \(\overline{\text { MTCH }}\) output pin, or Status Read, check bits 15,14 and 13 (MTC, \(\overline{\text { MUL, }} \overline{\text { FUL }}\) )

\section*{Check for Multiple Matches}

Typical match operations yield a single match. Some applications, however may yield multiple matches. In this case, the addresses of each match may be read by
successively reading the current lowest address, setting its Skip bit, and reading the next lowest address, etc., until no matches are left.

Status Read, bit \(15(\overline{\mathrm{MTC}})=0\), bit \(14(\overline{\mathrm{MUL}})=0\)
Status bits 7-0 contain the address of the lowest word in the CAM that found a match.
Read and save the match address, use it to form the next command
Command Write 94XX = Skip Control - F(9), set bit \(11(\mathrm{~S} 1)=0\), set bit \(10(\mathrm{SO})=1\) (Skip),
Set the Skip bit: Command bits 7-0 to the lowest matching word address.
Wait two cycles for the next Match operation to complete and the Status register to settle
Status Read
Check \(\overline{\text { MTC }}\) for match, save the address if \(\overline{M T C}=0\)
Status bits 7-0 contain the address of the lowest word in the CAM that found a match.
Read and save the match address, use it to form the next command
Repeat the last three steps until there are no more matches

\section*{Finding and Loading an Empty Location}

A CAM word may be empty since initialization or it can be declared empty by setting its Empty bit. Data is added to the CAM by finding an empty location and writing into it. This is done by loading the data to be written into the Comparand register and checking for a match. If the
data is not already stored in the CAM, the match operation will respond with the address of the lowest empty word. (If a match was found, a copy of the data already exists in the CAM.) The address of the empty word is used to write the new data into the empty word.

Data Write ( \(\mathrm{D}_{15}\)-- \(\mathrm{D}_{0}->\) Comparand Reqister (15-0))
Data Write ( \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow->\) Comparand Register (31-16))
Data Write ( \(\mathrm{D}_{15}-\mathrm{D}_{0}-->\) Comparand Register (47-32))
Wait two cycles (allow time for Match operation and priority encode)
Status Read, check bits 15 ( \(\overline{M T C}\) ) should be 1, and 13 ( \(\overline{\mathrm{FUL}})\) should be 1 ,
Bits 0-7 contain the address of the lowest empty word in the CAM.
Command Write EOXX = Comparand Register -->CAM Array + Flags,
Bits 0-7 should have the address of the empty word from the Status Read.

\section*{Reading Data}

To read the contents of a word in the CAM Array
Command Write DOXX = CAM Array \(->\) CAM Register \(-->\) Data Bus,
Bits \(0-7\) indicate the address of the word to be read.
Data Read - (CAM Register (15-0) \(\rightarrow \mathrm{D}_{15}-\mathrm{D}_{0}\) )
Data Read - (CAM Register (31-16) \(\left.->D_{15}-D_{0}\right)\)
Data Read - (CAM Register (47-32) \(\left.->D_{15}-D_{0}\right)\)

\section*{Example of a Command Sequence}

Table 3 shows the control signals, data bus contents and Segment Counter contents for a typical command sequence. The sequence consists of initialization, filling the CAM Array, and loading the Mask Register. A data
pattern is then loaded into the Comparand Register, a match is executed and the sequence terminates with the reading of the Status Register.

Table 3. Command Sequence Example
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Cycle Type & Instruction & \(E\) & D/C & & \(\mathbf{G}\) & Data Bus (Hex) & \[
\begin{gathered}
\begin{array}{c}
\text { Segm } \\
\text { Coun }
\end{array} \\
\hline \text { Before }
\end{gathered}
\] & \[
\begin{aligned}
& \text { 1ent } \\
& \text { nter } \\
& \text { After }
\end{aligned}
\] & Operation \\
\hline Command Write & Initialize & L & L & C & H & \(0 \times \times \times\) & XX & 00 & Set default conditions \\
\hline Data Write & - & \(L\) & H & C & H & 3210 & 00 & 01 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \longrightarrow\) Comparand Reg ( \(15-0\) ) \\
\hline Data Write & - & \(L\) & H & C & H & 7654 & 01 & 10 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (31-16) \\
\hline Data Write & - & L & H & C & H & BA9 8 & 10 & 00 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (47-32) \\
\hline Command Write & Comparand Reg. \(\rightarrow\) CAM & \(L\) & L & C & H & E000 & 00 & 00 & "BA9876543210" into CAM word 0 \\
\hline , & , & & & & & , & & - & - \\
\hline 1 & 1 & & & & & 1 & & ! & 1 \\
\hline ' & 1 & & & & & - & & ' & - \\
\hline Data Write & - & \(L\) & H & C & H & 1111 & 00 & 01 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (15-0) \\
\hline Data Write & - & L & H & C & H & 2222 & 01 & 10 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (31-16) \\
\hline Data Write & - & L & H & C & H & 4444 & 10 & 00 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (47-32) \\
\hline Command Write & Comparand Reg. \(\rightarrow\) CAM & L & L & C & H & EOFF & 00 & 00 & "444422221111" into CAM word 255 \\
\hline Data Write & - & L & H & C & H & OOFF & 00 & 01 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (15-0) \\
\hline Data Write & - & \(L\) & H & C & H & 0000 & 01 & 10 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (31-16) \\
\hline Data Write & - & L & H & C & H & FFOO & 10 & 00 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (47-32) \\
\hline Command Write & Comparand Reg. \(\rightarrow\) Mask Reg. & L & L & C & H & 3000 & 00 & 00 & "FF00000000FF" into Mask Register \\
\hline Data Write & - & L & H & C & H & 7654 & 00 & 01 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (15-0) \\
\hline Data Write & - & L & H & C & H & BA98 & 01 & 10 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (31-16) \\
\hline Data Write & - & L & H & C & H & FEDC & 10 & 00 & \(\mathrm{D}_{15}-\mathrm{D}_{0} \rightarrow\) Comparand Reg (47-32) \\
\hline Wait (Match) & - & \(L\) & X & H & H & \(\times \times \times \times\) & 00 & 00 & Compare "XXDCBA9876XX" against CAM \\
\hline Wait (Encode) & - & L & X & H & H & XXXX & & 00 & Encode match address \(\rightarrow\) Status reg \\
\hline Status Read & - & L & L & H & C & Status & 00 & 00 & Check Flags \\
\hline
\end{tabular}

L = LOW
\(\mathrm{H}=\mathrm{HIGH}\)
\(\mathrm{C}=\) LOW going pulse

\section*{CAM Applications}

Content Addressable Memory (CAM) devices have many potential applications. The availability of high density CAM devices such as the Am99C010 will allow
many applications to be developed which were not practical in the past because of lack of CAM devices. Some of these application areas are:

Local Area Network (LAN) bridge address filtering Local Area Network (LAN) ring message insertion and removal

Data base machine support - Search and sort accelerators
Pattern recognition - String search engines, etc.
Image processing and machine vision - Pattern recognition, Image registration, etc.
Neural net simulation
Al language support - (LISP, etc.) garbage collection support, PROLOG accelerators, etc.

\section*{Local Area Network Bridge Address}

\section*{Filtering}

Bridges between high speed Local Area Networks (LAN) provide a good example of CAM use. A LAN bridge provides transparent communication between two networks. An example is a bridge between a

100MBit/second FDDI network and an Ethernet network. A block diagram of such a network system is shown in Figure 6, and a block diagram of the bridge is shown in Figure 7.


Figure 6: FDDI-Ethernet Network System

The function of the FDDI-Ethernet bridge is to pass messages between the two networks in order to allow the various workstations to communicate. Messages are sent according to unique 48-bit addresses assigned to each workstation. Each message contains the source address and the destination address. The notations shown in the workstation boxes in Figure 6 are assumed to be examples of these addresses: e.g. 157E, 231A, etc.. \(F\)

Let us assume that workstation 562C sends a message to workstation 231A. In order for this to occur, the first FDDI-Ethernet bridge must pass along the address to the FDDI loop. The second bridge must recognize that the message is for one of the workstations on its Ethernet LAN and pass it along to workstation 231A.

The problem for the FDDI-Ethernet bridge is to recog-nize-in time-that the message is for a station on its Ethernet LAN and no other. There could be 4000 workstations on the Ethernet LAN. This means that the bridge must check the message destination address against 4000 addresses in order to determine whether to accept the message and pass it on to the Ethernet.
Address identification must be done quickly. The message acceptance decision must be made before the arrival of the next message, i.e. within the minimum message time. If the minimum message length is 9 bytes on a \(100 \mathrm{mbit} / \mathrm{sec}\) FDDI network, the decision must be made in 720 ns , including 480 ns to acquire the address. The Am99C10 can do the job in \(480+100=580 \mathrm{~ns}\). At these speeds, the Am99C10 is not only effective, it is the only practical, cost effective approach.


08125-039A
Figure 7: FDDI-Ethernet Bridge Block Diagram

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature
-65 to \(+150^{\circ} \mathrm{C}\)
Voltage on Any Pin with Respect to GND
-0.5 to +7.0 V
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

\section*{Commercial (C) Devices}

Case Temperature (Tc) \(\quad 0\) to \(+85^{\circ} \mathrm{C}\)
Supply Voltage (Vcc)
\[
+4.75 \text { to }+5.25 \mathrm{~V}
\]

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS are valid over the operating range unless otherwise specified.
All values are guaranteed maximum type limits.
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min. & Max. & Unit \\
\hline lOH & Output High current & \(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{VCC}=4.5 \mathrm{~V}\) & -1.6 & & mA \\
\hline la & Output Low Current & \(\mathrm{V}_{\text {OL }}=0.4 \mathrm{~V}\) & +2.4 & & mA \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input High Voltage & & 2.2 & \(V_{c c}+.5\) & V \\
\hline \(V_{\text {IL }}\) & Input LOW Voltage & (Note 3) & -0.5 & 0.8 & V \\
\hline IIX & Input Leakage Current & \(V_{S S} \leq V_{\text {IN }} \leq V_{\text {cc }}\) & & 2.0 & \(\mu \mathrm{A}\) \\
\hline 102 & Output Leakage Current & \(V_{\text {SS }} \leq V_{\text {OUT }} \leq V_{C C}\) \(\bar{E} \geq V_{\mathbb{H}}\) or \(\bar{G}_{\geq} \geq V_{\mathbb{H}}\) & & 2.0 & \(\mu \mathrm{A}\) \\
\hline Iccı & Static Operating Supply Current & \(\overline{\mathrm{E}} \geq \mathrm{V}_{\mathrm{IL}}\) & & 70 & mA \\
\hline Icc2 & \begin{tabular}{l}
Dynamic Operating \\
Supply Current, 48-bit mode
\end{tabular} & Cycle \(=48\)-bit Data Write \(\bar{E}_{\geq} V_{\text {LI }}, f=1 / t \mathrm{wc}\) & & 110 & mA \\
\hline Icc3 & Dynamic Operating Current, 16 -bit mode & \[
\begin{aligned}
& \text { Cycle }=16 \text {-bit Data Write } \\
& \bar{E} \geq \text { ViL, } f=1 / \text { wc }
\end{aligned}
\] & & 130 & mA \\
\hline ISB 1 & Standby Current TTL Input Levels & \[
\begin{aligned}
& \bar{E} \geq V_{\mathbb{H}} \\
& V_{C C}=\operatorname{Max}
\end{aligned}
\] & & 10 & mA \\
\hline ISB2 & Standby Current CMOS Input Levels & \[
\begin{aligned}
& \bar{E} \geq\left(V_{c c}-0.2 \mathrm{~V}\right) ; \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\
& V_{\mathbb{N}} \geq\left(V_{c c}-0.2\right)
\end{aligned}
\] & & 10 & mA \\
\hline
\end{tabular}

AC CHARACTERISTICS
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Min. & Max. & Unit & Note \\
\hline \multicolumn{6}{|l|}{Common Parameters} \\
\hline tocs & D/C, E setup before read or write & 0 & & ns & \\
\hline toch & D/C, E hold time after read or write & 5 & & ns & \\
\hline \multicolumn{6}{|l|}{Read Cycle Parameters} \\
\hline \(t_{\text {RC }}\) & Read cycle time & 100 & & ns & \\
\hline \(t_{\text {RP }}\) & Read cycle pulse width & 75 & & & 8 \\
\hline \(t_{\text {RR }}\) & Read recovery time & 25 & & ns & \\
\hline taz & Output enable time to low \(\mathbf{Z}\) & 10 & & ns & 4,8 \\
\hline torz & Output disable time to high \(\mathbf{Z}\) & 5 & 30 & ns & 4,6 \\
\hline \(t_{\text {RA }}\) & Read access time & & 65 & ns & \\
\hline \(t_{\text {FA }}\) & Flag enable time & & 30 & ns & 4 \\
\hline \(\mathrm{t}_{\mathrm{FH}}\) & Flag disable time & & 30 & ns & 4 \\
\hline
\end{tabular}

\section*{Write Cycle Parameters}
\begin{tabular}{|c|c|c|c|c|c|}
\hline twc & Write cycle time & 100 & & ns & \\
\hline twp & Write pulse width & 75 & & & 8 \\
\hline twr & Write recovery time & 25 & & ns & 7 \\
\hline tos & Data setup time before write & 0 & & ns & \\
\hline IDH & Data hold time after write & 5 & & ns & \\
\hline \(\mathrm{I}_{\text {maF }}\) & Match time to flags after write & & 100 & ns & 7 \\
\hline tmpe & Match priority encode time after write & & 200 & ns & 7 \\
\hline tMA & Match access time to Status after write & & \(t_{\text {MPE }}+t_{\text {RA }}\) & & \\
\hline
\end{tabular}

\section*{Notes:}
1. Absolute maximum ratings are intended for user guidelines and are not tested.
2. Ambient temperature is defined as the instant-on case temperature.
3. Undershoot to \(\mathbf{- 3 . 0} \mathrm{V}\) fior 10 ns maximum between the \(\mathbf{5 0}\) amplitude points is permissible.
4. Parameter guaranteed by design and characterization data but not 100 tested.
5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified louloн and 30 pF load capacitance (see test load A in switching test circuits) unless otherwise noted. Output timing reference is 1.5 V .
6. Test load B. Disable time is measured as the time to \(\mathrm{a}+500 \mathrm{mV}\) change from prior output level.
7. \(\bar{E}\) must be low and \(\bar{W}\) must be high for tmaf during the match cycle following command or data write for the internal circuitry to generate the match.
8. \(\bar{W}\) and \(\bar{G}\) may not overlap: i.e., may not both be low at the same time (while \(\bar{E}\) is low).

\section*{CAPACITANCE*}
\begin{tabular}{llllll}
\hline \begin{tabular}{l} 
Parameter \\
Symbol
\end{tabular} & \begin{tabular}{c} 
Parameter \\
Description
\end{tabular} & \begin{tabular}{c} 
Test \\
Conditions
\end{tabular} & Min. & Max. & Unit \\
\hline Cl & Input Capacitance & \(\mathrm{F}=1 \mathrm{MHz}, \mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}\) & 10 & pF \\
\(\mathrm{Cl} / \mathrm{O}\) & Input/Output Capacitance & \(\mathrm{F}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{VO}}=0 \mathrm{~V}\) & & 10 & pF \\
\hline
\end{tabular}

\section*{Notes:}
1. These parameters are guaranteed by characterization but not tested. Measurements performed at \(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\).

Data Transfer Control Signals
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{OPERATION MODE} & \multicolumn{4}{|c|}{CONTROL SIGNALS} & \multirow[t]{2}{*}{DATA BUS} & \multirow[b]{2}{*}{SUPPLY CURRENT} \\
\hline & E & D/ \(\bar{C}\) & \(\bar{W}\) & \(\overline{\mathbf{G}}\) & & \\
\hline Command Write & L & L & L & H & Data In & \(I_{\text {cc1 }}, \mathrm{l}_{\text {cc2 }}\) \\
\hline Data Write & L & H & L & H & Data In & \(\mathrm{l}_{\mathrm{Cl} 1}, \mathrm{I}_{\mathrm{CC} 2}, \mathrm{I}_{\mathrm{CC} 3}\) \\
\hline Status Read & L & L & H & L & Data Out & \(I_{c c 1}, I_{c c 2}\) \\
\hline Data Read & L & H & H & L & Data Out & \(\mathrm{I}_{C 1}, \mathrm{I}_{\mathrm{cc} 2}\) \\
\hline Output Disabled & L & X & H & H & \(\mathrm{Hi}-\mathrm{Z}\) & \(\mathrm{Iccc}_{1}\) \\
\hline Standby & H & \(x\) & X & X & \(\mathrm{Hi}-\mathrm{Z}\) & \(\mathrm{I}_{\text {SB1 }}, \mathrm{I}_{\text {SB2 }}\) \\
\hline Invalid & L & X & L & L & \(\mathrm{Hi}-\mathrm{Z}\) & - \\
\hline
\end{tabular}

\section*{SWITCHING WAVEFORMS}

\section*{Key To Switching Waveforms}
\(\left.\left.\begin{array}{cc}\text { WAVEFORM } & \begin{array}{c}\text { INPUTS } \\ \text { Must be } \\ \text { steady }\end{array}\end{array} \begin{array}{c}\text { Will be } \\ \text { steady }\end{array}\right] \begin{array}{c}\text { Will be } \\ \text { May change } \\ \text { from H TOL } \\ \text { changing } \\ \text { from H to L }\end{array}\right\}\)

\section*{Read Timing Diagram}


08125-008A

\section*{Write Timing Diagram}


08125-009A

Match Timing Diagram (Reference)


\section*{SWITCHING TEST CIRCUITS}


08125-011A
Test Load A


08125-012A
Test Load B

\section*{7 \\ Advanced Micro Devices}


\section*{Table of Contents}
Programmable Read Only Memories (PROMs)
Table of Contents for Section 5 ..... 5-2
CMOS PROMs

\section*{Am27C43}

Am27C45
Am27C49
Am27C51
Am27C191
Am27C291

\section*{Bipolar PROMs}

Am27S13
Am27S13A
Am27S19
Am27S19A
Am27S19SA
Am27LS19
Am27S21
Am27S21A
Am27S25
Am27S25A
Am27S25SA
Am27S27
Am27S27A
Am27S29
Am27S29A
Am27S29SA
Am27S31
Am27S31A
Am27S33
Am27S33A
Am27S35
Am27S35A
Am27S37
Am27S37A
Am27S41
Am27S41A
Am27PS41
Am27S43
Am27S43A
Am27S45
Am27S45A
Am27S45SA
Am27S47
Am27S47A
Am27S47SA
Am27S49
32,768-Bit (4096x8) High-Performance CMOS PROM ...................................5-3
16,384-Bit (2048×8) High-Performance CMOS Registered PROM .................5-5
65,536-Bit (8192x8) High-Performance CMOS PROM .................................5-20
131,072-Bit (16,384x8) High-Performance CMOS PROM ............................ 5-31
16,384-Bit (2048x8) High-Performance CMOS PROM ................................. 5-45
16,384-Bit (2048x8) High-Performance CMOS PROM .................................5-45
2,048-Bit (512x4) Bipolar PROM ..................................................................5-58
2,048-Bit (512x4) Bipolar PROM ...................................................................5-58
256-Bit (32x8) Bipolar PROM .........................................................................5-65
256-Bit (32x8) Bipolar PROM ........................................................................5-65
256-Bit (32x8) Bipolar PROM ........................................................................5-65
256-Bit (32x8) Bipolar PROM ........................................................................5-65
1,024-Bit (256x4) Bipolar PROM ..................................................................5-73
1,024-Bit (256x4) Bipolar PROM ...................................................................5-73
4,096-Bit (512x8) Bipolar Registered PROM with Preset and Clear Inputs ..5-81
4,096-Bit (512x8) Bipolar Registered PROM with Preset and Clear Inputs ..5-81
4,096-Bit (512×8) Bipolar Registered PROM with Preset and Clear Inputs .. 5-81
4,096-Bit (512x8) Bipolar Registered PROM .................................................5-90
4,096-Bit (512x8) Bipolar Registered PROM .................................................5-90
4,096-Bit (512x8) Bipolar PROM ...................................................................5-98
4,096-Bit (512x8) Bipolar PROM ...................................................................5-98
4,096-Bit (512x8) Bipolar PROM ...................................................................5-98
4,096-Bit (512x8) Bipolar PROM ................................................................5-104
4,096-Bit (512x8) Bipolar PROM .................................................................5-104
4,096-Bit (1024x4) Bipolar PROM ...............................................................5-111
4,096-Bit (1024x4) Bipolar PROM ..............................................................5-111
8,192-Bit (1024x8) Bipolar Registered PROM
with Programmable INITIALIZE Input ......................................................5-117
8,192-Bit (1024x8) Bipolar Registered PROM
with Programmable INITIALIZE Input ......................................................5-117
8,192-Bit (1024×8) Bipolar Registered PROM with Programmable INITIALIZE Input ......................................................5-117
8,192-Bit (1024×8) Bipolar Registered PROM with Programmable INITIALIZE Input ......................................................5-117
16,384-Bit (4096x4) Bipolar PROM .............................................................5-127
16,384-Bit (4096x4) Bipolar PROM .............................................................5-127
16,384-Bit (4096x4) Bipolar PROM, Power Switched .................................5-127
32,768-Bit (4096x8) Bipolar PROM .............................................................5-134
32,768-Bit (4096x8) Bipolar PROM .............................................................5-134
16,384-Bit (2048×8) Bipolar Registered PROM with Programmable INITIALIZE Input ......................................................5-140
16,384-Bit (2048x8) Bipolar Registered PROM with Programmable INITIALIZE Input 5-140
16,384-Bit (2048x8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 5-140
16,384-Bit (2048x8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 5-140
16,384-Bit (2048×8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 5-140
16,384-Bit (2048x8) Bipolar Registered PROM with Programmable INITIALIZE Input ..... 5-140
65,536-Bit (8192x8) Bipolar PROM ..... 5-151
Am27S49A 65,536-Bit ( \(8192 \times 8\) ) Bipolar PROM ..... 5-151
Am27S49SAAm27S85
Am27S85A 16,384-Bit (4096x4) Registered PROM with SSR \({ }^{\text {TM }}\) Diagnostics Capability ..... 5-15765,536-Bit ( \(8192 \times 8\) ) Bipolar PROM5-151
16,384-Bit (4096x4) Registered PROM with SSR \({ }^{\text {TM }}\) Diagnostics Capability ..... 5-157
Am27S181 8,192-Bit (1024x8) Bipolar PROM ..... 5-170Am27S181AAm27S281Am27S281AAm27S185Am27S185A
8,192-Bit (1024x8) Bipolar PROM ..... 5-170
8,192-Bit (1024x8) Bipolar PROM ..... 5-170
8,192-Bit (1024×8) Bipolar PROM ..... 5-170
8,192-Bit (2048×8) Bipolar PROM ..... 5-178
8,192-Bit (2048x8) Bipolar PROM ..... 5-178
Am27S191 16,384-Bit (2048×8) Bipolar PROM ..... 5-186
Am27S191AAm27S191SAAm27PS191Am27PS191AAm27S291Am27S291AAm27S291SA
16,384-Bit (2048×8) Bipolar PROM ..... 5-186
16,384-Bit (2048x8) Bipolar PROM ..... 5-186
16,384-Bit (2048x8) Bipolar PROM, Power Switched ..... 5-186
16,384-Bit (2048×8) Bipolar PROM, Power Switched ..... 5-186
16,384-Bit (2048x8) Bipolar PROM ..... 5-186
16,384-Bit (2048x8) Bipolar PROM ..... 5-186
16,384-Bit (2048×8) Bipolar PROM ..... 5-186
Am27PS291 16,384-Bit (2048x8) Bipolar PROM, Power Switched ..... 5-186
Am27PS291A 16,384-Bit (2048x8) Bipolar PROM, Power Switched ..... 5-186
53/63RA1681
16,384-Bit (2048×8) Bipolar Registered PROMwith Asynchronous Enable5-196
53/63RA1681A with Asynchronous Enable ..... 5-196
53/63RS881 8,192-Bit (1024x8) Bipolar Registered PROM ..... 5-201
53/63RS881A 8,192-Bit (1024×8) Bipolar Registered PROM ..... 5-201
53/63RS1681 16,384-Bit (2048×8) Bipolar Registered PROM with Synchronous Enable ..... 5-206
53/63RS1681A 16,384-Bit (2048x8) Bipolar Registered PROM with Synchronous Enable ..... 5-20653/63S28153/63S281A
5-2112,048-Bit ( \(256 \times 8\) ) Bipolar PROM
2,048-Bit (256x8) Bipolar PROM ..... 5-211
53/63S881
53/63S881A
8,192-Bit ( \(1024 \times 8\) ) Bipolar PROM ..... 5-216
8,192-Bit (1024×8) Bipolar PROM ..... 5-216
53/63S3281 32,768-Bit (4096x8) Bipolar PROM ..... 5-221
53/63S3281A 32,768-Bit (4096x8) Bipolar PROM ..... 5-221
53S3281B 32,768-Bit (4096x8) Bipolar PROM ..... 5-221
Testing High-Performance Bipolar Memory ..... 5-227
Bipolar Generic PROM Series ..... 5-235
Guide to the Analysis of Programming Problems ..... 5-254

\section*{DISTINCTIVE CHARACTERISTICS}
- High-speed ( 35 ns )/ Low-power ( 90 mA ) CMOS EPROM Technology
- Direct plug-In replacement for Blpolar PROMs - JEDEC approved pin-out
- SIIm 300-mII DIP
- \(\mathbf{5}\)-Volt \(\pm 10 \%\) power supplies for both Commerclal and Military
- UV-erasable and reprogrammable provides exceptionally high programming yields (Typ.>99.9\%)
- ESD Immunity > \(\mathbf{2 0 0 0 V}\)

\section*{GENERAL DESCRIPTION}

The Am27C43 (4,096 words by 8 bits) is a high-speed CMOS programmable Read-only memory (PROM).
This device has three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the
requirements of a variety of microprogrammable controls, mapping functions or code conversion. This device utilizes proven floating gate EPROM technology to ensure high reliability, ease of programming and exceptionally high programming yields.

\section*{BLOCK DIAGRAM}

Publication " \(11967 \quad\) Rev. A Amendment/
Issue Date: February, 1989

\section*{PRODUCT SELECTOR GUIDE}
\begin{tabular}{|l|c|c|}
\hline Part Number & Am27C43-35 & Am27C43-45 \\
\hline Address Access Time & 35 ns & 45 ns \\
\hline Operating Range & COM'L/MIL & COM'LMIL \\
\hline
\end{tabular}

\section*{OPERATING RANGES}

Commercial (C) Devices Ambient Temperature ( \(T_{A}\) ) \(\quad 0\) to \(+75^{\circ} \mathrm{C}\) Supply Voltage (Vcc) +4.5 to +5.5 V

Military (M) Devices* Case Temperature (Tc) \(\quad-55\) to \(+125^{\circ} \mathrm{C}\) Supply Voltage (Vcc) +4.5 to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product \(100 \%\) tested at \(T_{C}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\) and \(-55^{\circ} \mathrm{C}\).

\section*{DISTINCTIVE CHARACTERISTICS}
- High-speed ( 20 ns ) setup time ( 10 ns ) clock-to-output/Low-Power ( 90 mA ) CMOS EPROM TEchnology
- Direct plug-in replacement for Bipolar PROMs
- Silm 300-mil DIP \& 28 pin square LCC
packaging available
- 5-Volt \(\pm 10 \%\) power supplies for both Commercial and Military
- UV-erasable and reprogrammable provides exceptionally high programming yields (Typ. >99.9)
- ESD immunity > 2000 V

\section*{GENERAL DESCRIPTION}

The Am27C45 (2048 words by 8 bits) is a high performance CMOS Programmable Read-Only Memory (PROM), incorporating D-type master-slave data registers on chip. This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.
This device contains an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.

This device contains a single pin initialize function capable of loading any arbitrary microinstruction for system interrupt or initialization.

To offer the system designer maximum flexibility, this device contains user-programmable architecture for output Enable \& Initialize. The unprogrammed state of these pins operates as Asynchronous inputs ( \(\overline{\mathrm{G}}\) ) and ( \(\overline{\mathrm{I}}\) ) respectively. An architecture word permits the programming of the functionality of these pins to Synchronous Enable \(\left(\overline{G_{s}}\right)\) and Synchronous Initialize ( \(\overline{\mathrm{I}}\) ).
If the architecture has been programmed to Synchronous Enable ( \(\overline{\mathrm{G}}_{\mathrm{s}}\) ), upon power-up the outputs \(\left(D Q_{0}-D Q_{7}\right.\) ) will be in a floating or high impedance state.

\(11945-001 \mathrm{~A}\)

PRODUCT SELECTOR GUIDE
\begin{tabular}{lccc}
\hline Part Number & Am27C45-20 & Am27C45-25 & Am27C45-35 \\
\hline Address Set-up Time & 20 ns & 25 ns & 35 ns \\
Clock-to-Output Delay & 10 ns & 12 ns & 15 ns \\
Operating Range & COM'L \(^{\prime}\) & COM'L/MIL & COM'L/MIL \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

Top View


LOGIC SYMBOL


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:
a. Device Number
b. Speed Option (If applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

a. DEVICE NUMBER/DESCRIPTION

Am95C75
\(2048 \times 8\) High-Performance CMOS Registered PROM

*Preliminary; Package in Development

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{ORDERING INFORMATION}

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliance with MIL-STD-883C requirements. The ordering number (Valid Combination) is formed by a combination of:
a. Device Number
b. Speed Optlon (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27C45-25 & /BLA, /BKA, \\
AM27C45-35 & /B3A, /BUA \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{Group A Tests}

Group A tests consist of Subgroups
\[
\text { 1, 2, 3, 7, 8, 9. 10, } 11 .
\]

\section*{PIN DESCRIPTION}

\section*{\(\mathrm{A}_{0}-\mathrm{A}_{10}\) \\ Address Lines (Inputs)}

The 11-bit field presented at the address inputs selects one of 2048 memory locations to be read from.

\section*{K \\ Clock (Input)}

The clock is used to load data into the parallel data registers from the memory array. Data transfer occurs on the LOW-to-HIGH transition of K.

\section*{\(D Q_{0}-D Q_{7}\) \\ Data Port (Input/Outputs; Three State)}

The outputs whose state represents the data read from the selected memory locations. These outputs are three-state buffers which, when disabled, are in a floating or high-impedance state. These pins provide the data input for programming the memory array.

\section*{T}

\section*{Asynchronous Initialize (Input)}

Control pin used to initialize the output data registers from a programmable word independent of \(K\). This can be used to generate any arbitrary microinstruction for system interrupt or initialization.

\section*{\(\bar{I}_{s}\)}

\section*{Synchronous Initialize (Input)}

Control pin used to initialize the output data registers from a programmable word in conjunction with K . This can be used to generate any arbitrary microinstruction for system internupt or initialization.

\section*{\(\overline{\mathbf{G}} / V_{\mathrm{Pp}}\) \\ Asynchronous Output Enable/(Vpp) Programming Power (Input)}

Provides direct control of the DQ output three-state buffers. When raised to a voltage \(>12.0 \mathrm{~V}\), the \(\overline{\mathrm{G}} / \mathrm{V}_{\mathrm{PP}}\) pin provides the programming power to program the memory array.

\section*{\(\overline{G_{s}}\) \\ Synchronous Output Enable (Input)}

Control the state of the DQ output three-state buffers in conjunction with K. This is useful where more than on registered PROM is bussed together for word-depth expansion. In this case, the enable becomes the most significant address bit and as such, must be synchronized with the data.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature
Ambient Temperature with
Power Applied
Supply Voltage
DC Voltage Applied to Outputs in High-Impedance State
DC Programming Voltage (VPP)
DC Input Voltage
Electrostatic Discharge Protection
(per MIL-STD-883 Method 3015.2) > 2000 V
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES
Commercial (C) Devices
Ambient Temperature ( \(T_{A}\) ) 0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage (Vcc) +4.5 V to +5.5 V
Military (M) Devices*
Case Temperature (Tc) -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage (Vcc) +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
* Military product \(100 \%\) tested at \(T_{c}=+125^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\)

DC CHARACTERISTICS over operating range unless otherwise specified
(for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{llllll}
\hline \(\begin{array}{l}\text { Parameter } \\
\text { Symbol }\end{array}\) & \(\begin{array}{c}\text { Parameter } \\
\text { Descriptions }\end{array}\) & \multicolumn{1}{c}{ Test Conditions }
\end{tabular}\(]\)

\section*{Notes:}
1. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{I H}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do Not attempt to test these values without suitable equipment and fixturing.
2. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.
3. Operating \(I_{c c}\) is measured with all inputs except \(G / G\) s switching between \(V_{I L}\) and \(V_{I H}\) at a timing interval equal to TAVKH. The outputs are disabled via \(\overline{\mathrm{G}} / \overline{\mathrm{G}}\) s held at 3.0 V .
Capacitance*
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Descriptions & Test Conditions & Typ. & Unit \\
\hline CIN & \begin{tabular}{l}
Input Capacitance ( \(\mathrm{G} / \mathrm{V}_{\mathrm{PP}}\) ) \\
Input Capacitance \\
(All Others)
\end{tabular} & \(\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 9 \\
& 5
\end{aligned}
\] & pF \\
\hline Cout & Output Capacitance & \(\mathrm{VIN}_{\text {I }} / \mathrm{Vout}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}\) & 8 & pF \\
\hline
\end{tabular}

\footnotetext{
*These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
}

SWITCHING CHARACTERISTICS over operating range unless otherwise specified
(for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Parameter Number} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multicolumn{4}{|r|}{\[
\begin{array}{cc} 
& \text { Am27C45 } \\
-20 & -25 \\
\hline
\end{array}
\]} & \multicolumn{2}{|c|}{-35} & \multirow[b]{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|l|}{COM'L Only} & \multicolumn{2}{|l|}{COM'L Only} & \multicolumn{2}{|l|}{COM'L Only} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & TAVKH & Address Valid to K HIGH Setup Time & 20 & & 25 & & 35 & & ns \\
\hline 2 & TKHAX & Address Valid to K HIGH Hold Time & 0 & & 0 & & 0 & & ns \\
\hline 3 & TKHDQV1 & Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW) & & 10 & & 12 & & 15 & ns \\
\hline 4 & \[
\begin{aligned}
& \text { TKHKL } \\
& \text { TKLKH }
\end{aligned}
\] & Clock Pulse Width (HIGH or LOW) & 15 & & 15 & & 20 & & ns \\
\hline 5 & TGLDQV & \begin{tabular}{l}
Asynchronous Output Enable LOW to Output Valid \\
(HIGH or LOW) (Notes 3 \& 4)
\end{tabular} & & 15 & & 15 & & 20 & ns \\
\hline 6 & TGHDQZ & \begin{tabular}{l}
Asynchronous Output Enable HIGH to Output Hi-Z \\
(Notes 2 \& 4)
\end{tabular} & & 15 & & 15 & & 20 & ns \\
\hline 7 & TGSVKH & \(\overline{\mathrm{G}}_{\mathrm{s}}\) Valid to K HIGH Setup Time (Note 5) & 12 & & 12 & & 15 & & ns \\
\hline 8 & TKHGSX & \(\overline{\mathrm{G}}_{s}\) to K HIGH Hold Time (Note 5) & 5 & & 5 & & 5 & & ns \\
\hline 9 & TKHDQV2 & Delay from K HIGH to Output Valid, for initially \(\mathrm{Hi}-\mathrm{Z}\) outputs (Notes 3 \& 5 ) & & 15 & & 15 & & 20 & ns \\
\hline 10 & TKHDQZ & Delay from K HIGH to Output Hi-Z (Notes 2 \& 5) & & 15 & & 15 & & 20 & ns \\
\hline 11 & TILDQV & Delay from I LOW to Output (HIGH or LOW) (Note 6) & & 20 & & 20 & & 20 & ns \\
\hline 12 & TIHKH & Asynchronous I Recovery Time (Note 6) & 15 & & 15 & & 20 & & ns \\
\hline 13 & TILIH & Asynchronous I Pulse Width (Note 6) & 15 & & 15 & & 20 & & ns \\
\hline 14 & TISVKH & \(\bar{T}_{s}\) Valid to K HIGH Setup Time (Note 7) & 15 & & 20 & & 30 & & ns \\
\hline 15 & TKHISX & \(\overline{\mathrm{T}}_{\text {s }}\) to K HIGH Hold Time (Note 7) & 5 & & 5 & & 5 & & ns \\
\hline
\end{tabular}

See also SWITCHING WAVEFORMS \& SWITCHING TEST LOADS

\section*{Notes:}
1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in diagram A .
2. TGHDQZ and TKHDQZ are measured at steady-state HIGH output voltage minus 0.5 V and steady-state LOW output voltage plus 0.5 V output levels using the test load in diagram B .
3. TGLDQV \& TKHDQV2 are measured at steady-state output voltage minus 0.5 V for \(\mathrm{Hi}-\mathrm{Z}\) to LOW and steady-state output voltage plus 0.5 V for \(\mathrm{Hi}-\mathrm{Z}\) to HIGH output levels using the test load in diagram A .
4. Applies only when Asynchronous Enable \((\bar{G})\) function is used.
5. Applies only when Synchronous Enable \(\overline{\mathrm{G}}_{\mathrm{f}}\) function has been programmed.
6. Applies only when Asynchronous Initialize \(\left(I_{s}\right)\) function is used.
7. Applies only when Synchronous Initialize \(\bar{I}_{\mathrm{s}}\) function has been programmed.

ingtialize
Iorl \(\bar{S}\)
11945-005A

Timing Set 1. Operation using Asynchronous Enable


Timing Set 2. Operation using Synchronous Enable

SWITCHING WAVEFORMS (Continued)


Timing Set 4. Operation using Synchronous Initialize

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{WAVEFORM} & INPUTS & OUTPUTS \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline  & MAY CHANGE FROMHTOL & WILL BE CHANGING FROM HTOL \\
\hline  & MAY CHANGE FROMLTOH & WILL BE CHANGING FROMLTOH \\
\hline  & DON'T CARE, ANY CHANGE PERMITTED & CHANGING, STATE UNKNOWN \\
\hline
\end{tabular}

KS000010

\section*{SWITCHING TEST CIRCUITS}

A. Output Load for all AC tests except TGHDQZ/TKHDQZ
B. Output Load for TGHDQZ/TKHDQZ

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. Load capacitance includes all stray and fixture capacitance.

\section*{PROGRAMMING the Am27C45}

The Am27C45 registered PROM is programmed according to the same programming algorithm used for the Am27C49 \& Am27C191/291. This algorithm is modified to provide a clock at the beginning of the programming cycle to establish output data states \& enable register state. A second clock occurs prior to verification to bring programmed data to the outputs. The Vpp input is the enable ( \(\overline{\mathrm{G}} / \overline{\mathrm{Gs}}\) ) input.

The Am27C45 has an additional 8-bit word which may be programmed to provide any arbitrary microinstruction for system initialization. The unprogrammed state of this word will initialize the data registers with all outputs HIGH.

This part uses the initialize ( \(\overline{\mathrm{I}} / \overline{\mathrm{s}}\) ) pin as a select control between the array and the initialize/architecture word during programming.

Initialize ( \(\overline{1 / / 5}\) ) HIGH enables the array for programming and disables the initialize/architecture word. Initialize ( \(\overline{1 / 5 s}\) ) LOW enables the initialize/architecture word for programming and disables the array.

An easy implementation for programming the initialize word would be to invert the next higher address input \(\left(A_{n}+1\right)\) from the PROM programmer and apply this signal to the initialize ( \(\overline{1 / / s)}\) ) input.

The array and initialize/architecture word could then be programmed over a continuous address field according to Table 1.

The Am27C45 has a multifunctional output enable pin ( \(\overline{\mathrm{G}} / \overline{\mathrm{Gs}}\) ) and initialize pin ( \(\overline{\mathrm{I} / \mathrm{Is}) \text {. When these parts are }}\) shipped from the factory these pins function in an Asynchronous mode of operation ( \(\bar{G}\) ) and ( \(\overline{\mathrm{I}})\). These pins may be programmed to a Synchronous mode of operation \(\left(\overline{G_{s}}\right)\) and/or \(\left(\bar{I}_{s}\right)\) by using the following procedure:
To program the \(\overline{\mathrm{G}} / \overline{\mathrm{G}}\) input for Synchronous Enable operation \(\left(\overline{G_{s}}\right)\) the \(\overline{\mathrm{I}} / \bar{I}_{s}\) input must be set to a logic LOW, with address input Ao in a logic HIGH state. The remaining address inputs must be held at a logic LOW. A standard programming cycle is performed with a data bit of " 0 " applied to output \(Q_{0}\).

This is easily implemented on a PROM programmer by inverting the \(A_{11}\) address, applying this signal to the \(\overline{/} / \bar{l}\)
input, and programming a \(\mathrm{FE}_{16}\) data pattern at address \(801_{16 .}\)

The initialize input \(\overline{1 / l s}\) may be programmed to a Synchronous Initialize ( \(\bar{I}_{s}\) ) operation in precisely the same manner using a data bit of " 0 " applied to the Qt output. Using the programmer implementation described above this would require programming a \(\mathrm{FD}_{16}\) data pattern at address 80116.

Unprogrammed cell on \(\mathrm{Q}_{0}=\) Asynchronous Enable ( \(\overline{\mathrm{G}}\) ) \(=\) FF \(_{16}\) Output Data

Programmed cell on \(Q_{0}=\) Synchronous Enable \(\left(\overline{G_{s}}\right)=\) FE16 Output Data
Unprogrammed cell on \(Q_{1}=\) Asynchronous Initialize ( \(\overline{1}\) ) \(=\mathrm{FF}_{16}\) Output Data
Programmed cell on \(\mathrm{Q}_{1}=\) Synchronous Initialize \(\left(\bar{I}_{s}\right)=\) FD \({ }_{16}\) Output Data

This two-bit architecture word will then program the functionality of the respective inputs according to Table 2.

It should be noted that when programming the \(\overline{\mathrm{G}} / \overline{\mathrm{G}}\) s and/or \(\bar{l} / I_{s}\) functionality, The operation of these pins is changing from an Asynchronous mode ( \(\bar{G}\) ) and/or ( \(\overline{1})\) input to a Synchronous mode \(\left(\bar{G}_{s}\right)\) and/or \(\left(\bar{I}_{s}\right)\) input. This is a functional change rather than a data change to the part. Therefore, verification that the programming event has taken place must be performed in a different manner. The Am27C45 contains on-chip circuitry which when enabled will cause the state the \(\overline{\mathrm{G}} / \overline{\mathrm{G}}\) s and \(\overline{\mathrm{I}} / / \overline{\mathrm{Is}}\) cells to appear as data on \(Q_{0} \& Q_{1}\) outputs:

This verification circuitry is enabled by taking the Ao input to a \(\mathrm{V}_{\text {Iнн }}\) (13.0V to 14.0V) level. The \(\mathrm{V}_{\text {ннн }}\) input level should be used for read, programming, and verification cycles for the explicit address used for and data only (address \(801_{16}\) in the above example).

An alternative to using the on-chip verification circuitry would be for the programming equipment to use decision making capability in conjunction with clock, enable and initialize to determine in which functional mode the enable or initialize is operating.

Table 1.
\begin{tabular}{lllcc}
\hline Device & \begin{tabular}{l}
\(\overline{\mathrm{l}} / \overline{\mathrm{s}}\) \\
Pin
\end{tabular} & \begin{tabular}{l} 
Array Programming \\
Address Field (Hex)
\end{tabular} & \begin{tabular}{c} 
Initialize Word \\
Address (Hex)
\end{tabular} & \begin{tabular}{c} 
Architecture Word \\
Address (Hex)
\end{tabular} \\
\hline Am27C45 & \(\overline{\mathrm{A}_{11}}\) & 000 thru 7FF & 800 & 801 \\
\hline
\end{tabular}

Table 2.
\begin{tabular}{ccc}
\hline \begin{tabular}{c} 
Architecture Data Word \\
(Hex)
\end{tabular} & \(\overline{\mathrm{l} / \overline{\mathrm{s}} \text { input }}\) & \(\overline{\mathrm{G}} / \overline{\mathrm{G}}\) / Input \\
\hline FF & Asynchronous & Asynchronous \\
FE & Asynchronous & Synchronous \\
FD & Synchronous & Asynchronous \\
FC & Synchronous & Synchronous \\
\hline
\end{tabular}

\section*{Programming Technique}

Advanced Micro Devices' Am27C45 high-performance CMOS registered PROM has been designed to use a programming algorithm which minimizes the requirements on the programmer, yet allows the circuit to be programmed quickly and reliably. Specifically, the following sequence of events must take place:
1) Vcc power is applied to the device;
2) The \(\bar{G} / \bar{G}_{S} / V P P\) pin is raised to VIHP and the clock is cycled LOW-HIGH-LOW to disable the outputs;
3) The appropriate address is selected;
4) The appropriate byte-wide pattern is applied to all outputs;
5) The \(\overline{\mathrm{G}} / \overline{\mathrm{G}}_{s} / V_{\text {PP }}\) pin is pulsed to 13.5 V for 1 ms ;
6) The \(\bar{G} / \overline{G_{s}} / V_{P P}\) pin is lowered to VILP and the clock is cycled LOW-HIGH-LOW to enable the outputs and the byte sensed to verify that correct programming has occurred.
7) In the event that the data does not verify, the sequence of 4 through 6 could be repeated up to 25 times;
8) At the conclusion of initial programming, the sequence of 4 and 5 should be repeated for overprogramming using a \(V c c=5.0 \mathrm{~V}\), and \(\overline{\mathrm{G}} / \overline{\mathrm{G}}_{s} / \mathrm{V}_{\mathrm{PP}}\) pulse width equal to twice the sum of initial programming pulse times;
9) The sequence of 2 through 6 must be repeated for each address to be programmed;
10) At the conclusion of programming, the device should be verified for correct data at all addresses
with two Vcc supply voltages \((\mathrm{Vcc}=6.0\) and \(\mathrm{Vcc}=\) 4.2 V).

\section*{Notes on Programming}
1) The unprogrammed or erased state of all enabled outputs is HIGH.
2) All delays between edges are specified from the completion of the first edge to the beginning of the second edge; i.e., not the midpoints (10 or 90 of specified waveform).
3) During tv, the output may be switched to appropriate loads for proper verification of specified Vol and \(V_{o H}\) levels.
4) Due to the potential for fast voltage transitions of the outputs, it is advisable to provide low-impedance connections to the device's Vcc and ground pins and to ensure adequate decoupling at the device pins.

\section*{Erasure Characteristics}

In order to fully erase all memory locations, it is necessary to expose the memory array to an ultraviolet light source having a wavelength of \(2537 \AA\). The minimum recommended dose (UV intensity times exposure time) is \(15 \mathrm{Wsec} / \mathrm{cm}^{2}\). For a UV lamp with a \(12 \mathrm{~mW} / \mathrm{cm}^{2}\) power rating, the exposure time would be approximately 30 minutes. The device should be located within 1 inch

PROGRAMMING PARAMETERS
( \(\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Min. & Max. & Unit \\
\hline Vccp & \(\begin{array}{ll}\text { Power Supply during Programming } & \begin{array}{l}\text { Initial Programming } \\ \text { Over-Programming }\end{array}\end{array}\) & 5.75 & \[
\begin{aligned}
& 6.25 \\
& 4.75
\end{aligned}
\] & \[
\begin{gathered}
V \\
5.25
\end{gathered}
\] \\
\hline Iccp & Vcc Supply Current during Programming & & 90 & mA \\
\hline Vpp & Programming Voltage & 13.0 & 14.0 & V \\
\hline Ipp & Vpp Supply Current during Programming & & 30 & mA \\
\hline Vihp & Input HIGH Level During Programming and Verify & 2.4 & 5.5 & V \\
\hline Vilp & Input LOW Level During Programming and Verify & 0 & 0.45 & V \\
\hline Vou & Output LOW Voltage during Verify & & 0.45 & V \\
\hline Voh & Output HIGH Voltage during Verify & 2.40 & & V \\
\hline dVpp/dt & Rate of \(\overline{\mathrm{G}} / \mathrm{VPp}^{\text {V }}\) Voltage Change (Rise and Fall Times) & 5 & 10 & \(\mathrm{V} / \mathrm{\mu s}\) \\
\hline tppw & Vpp Programming Pulse Width, Initial Programming Pulse & 0.95 & 1.05 & ms \\
\hline tas & Address Valid to Vpp (HIGH) Setup Time & 1.0 & & \(\mu s\) \\
\hline tah & Vpp (LOW) to Address Change Hold Time & 1.0 & & \(\mu \mathrm{s}\) \\
\hline tos & Data Valid to Vpp (HIGH) Setup Time & 1.0 & & \(\mu \mathrm{S}\) \\
\hline tor & Vpp (LOW) to Data Change Hold Time & 1.0 & & \(\mu \mathrm{s}\) \\
\hline tov & Delay from Data to Output Enable (LOW) for Verification & 1.0 & & \(\mu s\) \\
\hline tacs & Address Valid to Clock (HIGH) Setup Time & 100 & & \(\mu \mathrm{s}\) \\
\hline tce & Clock Pulse Width & 50 & 1000 & ns \\
\hline tv & Delay from Output Enable (LOW) to Verification Strobe & 100 & & ns \\
\hline
\end{tabular}

\section*{PROGRAMMING WAVEFORMS}


\section*{PROGRAMMING FLOW}


\section*{DISTINCTIVE CHARACTERISTICS}
- High-speed (35 ns)/Low-Power ( 90 mA ) CMOS EPROM Technology
- Direct plug-In replacement for Bipolar PROMs -JEDEC-approved pinout
- 5-Volt \(\pm 10 \%\) power supplies for both Commerclal and Military
- UV-erasable and reprogrammable provides exceptionally high programming yields (Typ. > 99.9\%)
- ESD immunity > 2000 V

\section*{GENERAL DESCRIPTION}

The Am27C49 (8192 words by 8 bits) is a high-speed CMOS programmable read-only memory (PROM).

This device has three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the
requirements of a variety of microprogrammable controls. This device utilizes proven floating-gate EPROM technology to ensure high reliability, ease of programming, and exceptionally high programming yields.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|}
\hline Part Number & Am27C49-35 & Am27C49-45 & Am27C49-55 \\
\hline Address Access Time & 35 ns & 45 ns & 55 ns \\
\hline Operating Range & COM'L & COM'LMIL* \(^{*}\) & COM'L/MIL* \\
\hline
\end{tabular}
* Advance Information-Military Products Only.

\section*{CONNECTION DIAGRAMS}


Flatpack


\section*{LCC ***}

*NC = No Connectlon
Note: Pin 1 is marked for orientation.
** Also available in a 24 -Pin ceramic windowed DIP. Pinout identical to DIPs.
*** Also available in a 28 -Pin ceramic windowed LCC. Pinout identical to LCC.

\section*{LOGIC SYMBOL}


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Package Width Option
c. Speed Option
d. Package Type
o. Temperature Range
f. Optional Processing

* Product version in Development, contact HPP Product Marketing.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Valid Combinations} \\
\hline AM27C49-35 & \multirow[t]{3}{*}{PC, PCB, DC, DCB, LC, LCB JC, JCB} \\
\hline AM27C49-45 & \\
\hline AM27C49-55 & \\
\hline AM27C49T-35 & \multirow{3}{*}{\[
\begin{aligned}
& \text { PC, PCB, DC, } \\
& \text { DCB }
\end{aligned}
\]} \\
\hline AM27C49T-45 & \\
\hline AM27C49T-55 & \\
\hline
\end{tabular}

\section*{Valld Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:
a. Device Number
b. Speed Option
c. Device Class
d. Package Type
e. Lead Finish
AM27C49
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27C49-45 & /BJA, /BLA, \\
\hline AM27C49-55 & /BKA, /B3A \\
\hline
\end{tabular}
-Preliminary; Package in Development.

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups \(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military bum-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}
\(A_{0}-A_{12}\) Address Lines (Inputs)
The 13 -bit field presented at the address inputs selects one of 8192 memory locations to be read from.

DQ o-DQ, Data Port (Input/Outputs; Three State)
The outputs whose state represents the data read from the selected memory locations. These outputs are threestate buffers which, when disabled, are in a floating or high-impedance state. These pins provide the data input for programming the memory array.
\(\overline{\mathbf{G}} / \mathrm{V}_{\mathrm{pp}} \overline{\text { Output Enable }} /\) Programming Power
Provides direct control of the DQ output three-state buffers. When raised to a voltage \(>12.0 \mathrm{~V}\), this pin provides the programming power to program the memory array.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|}
\hline \multirow[t]{8}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}
```

Commercial (C) Devices
Ambient Temperature ( $T_{A}$ ) .0 to $+75^{\circ} \mathrm{C}$
Supply Voltage $\left(\mathrm{V}_{\mathrm{cc}}\right)$................................ +4.5 V to +5.5 V
Military (M) Devices*
Case Temperature ( $T_{c}$ )
$T_{c}$ ). 55 to $+125^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) +4.5 to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

```
* Military Product \(100 \%\) tested at \(T_{c}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|r|}{Test Conditions} & Min. & Max. & Unit \\
\hline \(\mathrm{V}_{\text {th }}\) & Input HIGH Voltage & \multicolumn{2}{|l|}{Guaranteed Input HIGH Voitage (Note 1)} & 2.0 & & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Voltage & \multicolumn{2}{|l|}{Guaranteed Input LOW Voltage (Note 1)} & & 0.8 & V \\
\hline \(\mathrm{V}_{\text {OH }}\) & Output HIGH Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{c \mathrm{c}}=\mathrm{Min}_{\mathrm{I}}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}
\end{aligned}
\]} & 2.4 & & V \\
\hline \(V_{\text {oL }}\) & Output LOW Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{cc}}=\mathrm{Min}, \mathrm{I}_{\mathrm{oL}}=16 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}
\end{aligned}
\]} & & 0.4 & V \\
\hline \(V_{c L}\) & Input Clamp Diode Voltage & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{cc}}=\) Min., \(\mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}\)} & -1.2 & & V \\
\hline \(I_{H}\) & Input HIGH Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}^{\text {, }}\), \(\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}\)} & & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{1}\) & Input LOW Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {iN }}=0.0 \mathrm{~V}\)} & & -10 & \(\mu \mathrm{A}\) \\
\hline \(I_{s c}\) & Output Short-Circuit Current & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{c c}=\text { Max. } \\
& V_{\text {out }}=0.0 \mathrm{~V}(\text { Note 2) }
\end{aligned}
\]} & -20 & -90 & mA \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\text {cex }}\)} & \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{c c}=M a x ., \\
& V_{\bar{G}}=2.4 \mathrm{~V}
\end{aligned}
\]} & \(V_{\text {out }}=5.5 \mathrm{~V}\) & & 40 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {out }}=0.4 \mathrm{~V}\) & & -40 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\text {cc }}\) & Operating Supply Current & \[
\begin{aligned}
& V_{c c}=\text { Max. } \\
& (\text { Note 3) }
\end{aligned}
\] & \[
\begin{aligned}
& \text { All Inputs }=V_{I H} \\
& \text { All Inputs }=V_{\mathrm{IL}}
\end{aligned}
\] & & 90 & mA \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Not more than one output should be shorted at atime. Duration of the short-circuit test should not exceed one second.
3. Operating \(\mathrm{I}_{\mathrm{cc}}\) is measured with all inputs except G switching between \(\mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{IH}}\) at a timing interval equal to TAVDQV. The outputs are disabled via \(\bar{G}\) held at 3.0 V .

\section*{Capacitance*}
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Typ. & Unit \\
\hline \multirow{2}{*}{\(\mathrm{C}_{\text {IN }}\)} & Input Capacitance ( \(\bar{G} / \mathrm{V}_{\text {Pp }}\) ) & \multirow{2}{*}{\(V_{c c}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & 15 & \multirow{2}{*}{pF} \\
\hline & Input Capacitance (All Others) & & 5 & \\
\hline \(\mathrm{C}_{\text {out }}\) & Output Capacitance & \(\mathrm{V}_{\text {IN }} \mathrm{N}_{\text {out }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}\) & 8 & pF \\
\hline
\end{tabular}
*These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{4}{*}{No.} & \multirow[b]{4}{*}{Parameter Symbol} & \multirow[b]{4}{*}{Parameter Description} & \multicolumn{6}{|c|}{Am27C49} & \multirow[b]{4}{*}{Unit} \\
\hline & & & \multicolumn{2}{|c|}{-35} & \multicolumn{2}{|c|}{-45} & \multicolumn{2}{|c|}{-55} & \\
\hline & & & \multicolumn{2}{|l|}{COM'L Only} & \multicolumn{2}{|l|}{COM'L/MIL} & \multicolumn{2}{|l|}{COM'L/MIL} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & TAVDQV & Address Valid to Output Valid Access Time & & 35 & & 45 & & 55 & ns \\
\hline 2 & TGHDQZ & Delay from Output Enable HIGH to Output High Impedance & & 20 & & 25 & & 30 & ns \\
\hline 3 & TGLDQV & Delay from Output Enable LOW to Output Valid & & 20 & & 25 & & 30 & ns \\
\hline
\end{tabular}

See Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in diagram A .
2. TGHDQZ is measured at steady-state HIGH output voltage -0.5 V and steady-state LOW output voltage +0.5 V output levels using the test load in diagram \(\mathbf{B}\).
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}

A. Output Load for all AC tests except TGVDQZ

B. Output Load for TGVDQZ

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. Load capacitance includes all stray and fixture capacitance.

\section*{SWITCHING WAVEFORMS} KEY TO SWITCHING WAVEFORMS

KS000010
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{Waveform} & NPUTS & OUTPUTS \\
\hline & \begin{tabular}{l}
Must BE \\
STEADY
\end{tabular} & \begin{tabular}{l}
Wribe \\
STEADY
\end{tabular} \\
\hline \[
\square
\] & may change FROMH TOL & WIL BE CHANGNG FROM HTOL \\
\hline  & may change FAOMLTOH & WIL BE CHANGING FPOMLTOH \\
\hline  & DON'T CARE, ANY CHANGE PEPMITTED & CHANGNG, STATE UNKNOWN \\
\hline
\end{tabular}


09890A-5

\section*{Am27C49 CMOS PROM PROGRAMMING PROCEDURE}

\section*{Programming Technique}

Advanced Micro Devices' high-performance CMOS PROM circuits have been designed to use a programmng algorithm which minimizes the requirements on the programmer, yet allows the circuit to be programmed quickly and reliably. Specifically, the following sequence of events must take place:
1) \(V_{c c}\) power is applied to the device;
2) The device outputs are disabled;
3) The appropriate address is selected;
4) The appropriate byte-wide pattern is applied to all outputs;
5) The \(\bar{G} / N_{p p}\) pin is pulsed to 13.5 V for 1 ms ;
6) The device is enabled and the byte sensed to verify that correct programming has occurred.
7) In the event that the data does not verify, the sequence of 4 through 6 could be repeated up to 25 times;
8) At the conclusion of initial programming, the sequence of 4 and 5 should be repeated for overprogramming using a \(V_{c c}=5.0 \mathrm{~V}\), and \(\overline{\mathrm{G}} / \mathrm{V}_{\mathrm{pp}}\) pulse width equal to twice the sum of initial programming pulse times;
9) The sequence of 2 through 6 must be repeated for each address to be programmed;
10) At the conclusion of programming, the device should be verified for correct data at all addresses with two \(\mathrm{V}_{c c}\) supply voltages \(\left(\mathrm{V}_{\mathrm{cc}}=6.0\right.\) and \(\left.\mathrm{V}_{\mathrm{cc}}=4.2 \mathrm{~V}\right)\).

\section*{Notes on Programming}
1) The unprogrammed or erased state of all enabled outputs is HIGH.
2) All delays between edges are specified from the completion of the first edge to the beginning of the second edge; i.e., not the midpoints ( \(10 \%\) or \(90 \%\) of specified waveform).
3) During \(t_{v}\), the output may be switched to appropriate loads for proper verification of specified \(\mathrm{V}_{\mathrm{OL}}\) and \(\mathrm{V}_{\mathrm{OH}}\) levels.
4) Due to the potential for fast voltage transitions of the outputs, it is advisable to provide low-impedance connections to the device's \(V_{c c}\) and ground pins and to ensure adequate decoupling at the device pins.

\section*{Erasure Characteristics}

In order to fully erase all memory locations, it is necessary to expose the memory array to an ultraviolet light source having a wavelength of 2537 Angstroms. The minimum recommended dose (UV intensity times exposure time) is \(15 \mathrm{Wsec} / \mathrm{cm}^{2}\). For a UV lamp with a \(12 \mathrm{~mW} / \mathrm{cm}^{2}\) power rating, the exposure time would be approximately 30 minutes. The device should be located within 1 inch of the source in direct line.

It should be noted that erasure may begin with exposure to light having wavelengths less than 4000 Angstroms. To prevent exposure to sunlight or flourescent lighting from resulting in partial erasure, an opaque label should be afixed over the window after programming.

PROGRAMMING PARAMETERS \(\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\)




Figure 1. Programming Flow

\section*{Am27C51}

131,072-Bit (16384 x 8) High-Performance CMOS PROM

\section*{DISTINCTIVE CHARACTERISTICS}
- High-speed (45 ns)/Low-Power ( 90 mA ) CMOS EPROM Technology
- Direct plug-in replacement for Bipolar PROMs
- JEDEC-approved pinout
- 5 -Volt \(\pm 10 \%\) power supplies for both Commercial and Military
- UV-erasable and reprogrammable provides exceptionally high programming yields (Typ. > 99.9\%)
- ESD immunity > 2000 V

\section*{BLOCK DIAGRAM}


\section*{GENERAL DESCRIPTION}

The Am27C51 (16,384 words by 8 bits) is a highperformance CMOS programmable read-only memory (PROM).
This device has three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable con-
trols. Word-depth expansion is facilitated by both active LOW \(\left(\mathrm{CS}_{1}, \overline{\mathrm{G}}\right.\), and \(\left.\mathrm{G}_{4}\right)\) and active \(\mathrm{HIGH}\left(\mathrm{CS}_{3}\right)\) output enables. This device utilizes proven floating-gate EPROM technology to ensure high reliability, ease of programming, and exceptionally high programming yields.

\section*{PRODUCT SELECTOR GUIDE}
\begin{tabular}{|l|c|c|c|}
\hline Part Number & Am27C51-45 & Am27C51-55 & Am27C51-65 \\
\hline Address Access Tlme & 45 ns & 55 ns & 65 ns \\
\hline Operating Range & COM'L \(^{\text {COM }}\) & COM'LMIL & COM'LMIL \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAM}


11344-002A

Note: The ceramic DIP (CDV028) is offered in a window package.

\section*{LOGIC SYMBOL}


11344-003A

\section*{ORDERING INFORMATION}

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:
a. Device Number
b. Speed Optlon (If applicable)
c. Package Type
d. Temperature Range
e. Optional Processing


Valid Combinations list configuratrions planned to
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27C51-45 & \multicolumn{2}{|c|}{ PC, PCB, DC, } \\
\cline { 1 - 1 } AM27C51-55 & DCB \\
\hline AM27C51-65 & \\
\hline
\end{tabular} be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.
*Preliminary; Package in Development

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The ordering number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish


Valid Combinations list configuratrions planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}
\(A_{0}-A_{13}\)
Address Lines (Inputs)
The 14 -bit field presented at the address inputs selects one of 16384 memory locations to be read from.
\(D Q_{0}-D Q_{7}\)
Data Port (Input/Outputs; Three State)
The outputs whose state represents the data read from the selected memory locations. These outputs are three-state buffers which, when disabled, are in a floating or high-impedance state. These pins provide the data input for programming the memory array.
\(\overline{\mathbf{C S}_{1}} \bullet \overline{\mathbf{G}}_{2} \cdot \mathbf{C S}_{3} \bullet \overline{\mathrm{G}}_{4}\)
Output Enables/(Vpp) Programming Power
Provides direct control of the DQoutput three-state buffers. When raised to a voltage \(>12.0 \mathrm{~V}\), the \(\bar{G}_{2} / \mathrm{V}_{\mathrm{pp}}\) pin provides the programming power to program the memory array.
\[
\begin{aligned}
\text { Enable } & =\overline{\mathrm{CS}} \cdot \overline{\mathrm{G}}_{2} \cdot \mathrm{CS}_{3} \cdot \overline{\mathrm{G}}_{4} \\
\text { Disable } & =\overline{\overline{\mathrm{CS}} \cdot \overline{\mathrm{G}}_{2} \cdot \mathrm{CS}_{3} \cdot \overline{\mathrm{G}}_{4}} \\
& =\mathrm{CS}_{1} \cdot \mathrm{G}_{2}+\overline{\mathrm{CS}}_{3} \cdot \mathrm{G}_{4}
\end{aligned}
\]

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature
Ambient Temperature with Power Applied Supply Voltage DC Voltage Applied to Outputs in High-Impedance State
DC Programming Voltage ( \(\mathrm{V}_{\mathrm{PP}}\) )
DC Input Voltage
Electrostatic Discharge Protection
(per MIL-STD-883
Method 3015.2) \(>2000 \mathrm{~V}\)
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
\begin{tabular}{ll} 
Ambient Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right)\) & 0 to \(+75^{\circ} \mathrm{C}\) \\
Supply Voltage \(\left(\mathrm{V}_{\mathrm{cc}}\right)\). & +4.5 to +5.5 V
\end{tabular}

Military (M) Devices*
Case Temperature ( \(T_{c}\) ) \(\quad-55\) to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{cc}}\) ). +4.5 to +5.5 V

Operating ranges define those limits between which the func. tionality of the device is guaranteed.
* Military Products \(100 \%\) tested at \(T_{c}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified
(for APL Products, Group A Subgroups 1, 2, 3, are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Descriptions & Test Conditions & Min. & Max. & Unit \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input HIGH Voltage & Guaranteed Input HIGH Voltage (Note 1) & 2.0 & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & Guaranteed Input LOW Voltage (Note 1) & & 0.8 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{cC}}=\mathrm{Min} ., \\
& \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \\
& \mathrm{~V}_{\mathbb{I N}}=\mathrm{V}_{\mathbb{H}} \mathrm{mor} \mathrm{~V}_{\mathrm{IL}}
\end{aligned}
\] & 2.4 & & V \\
\hline \(\mathrm{V}_{\text {oL }}\) & Output LOW Voltage & \[
\begin{aligned}
& V_{\mathrm{cC}}=\mathrm{Min} ., \\
& \mathrm{I}_{\mathrm{LC}}=16 \mathrm{~mA} \\
& \mathrm{~V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{L}}
\end{aligned}
\] & & 0.4 & V \\
\hline \(\mathrm{V}_{\text {cL }}\) & Input Clamp Diode Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{cc}}=\mathrm{Min} . \\
& \mathrm{I}_{\mathrm{CL}}=-18 \mathrm{~mA}
\end{aligned}
\] & -1.2 & & V \\
\hline \(\mathrm{I}_{\mathrm{H}}\) & Input HIGH Current & \[
\begin{aligned}
& V_{c \mathrm{cc}}=\mathrm{Max}_{.1}, \\
& \mathrm{~V}_{\mathbb{I N}}=5.5 \mathrm{~V}
\end{aligned}
\] & & 10 & \(\mu \mathrm{A}\) \\
\hline \(I_{\text {IL }}\) & Input LOW Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{cc}}=\operatorname{Max} ., \\
& \mathrm{V}_{\mathbb{N}}=0.0 \mathrm{~V}
\end{aligned}
\] & & -10 & \(\mu \mathrm{A}\) \\
\hline Isc & Output Short-Circuit Current & \[
\begin{aligned}
& \mathrm{V}_{\text {cc }}=\text { Max. } \\
& \mathrm{V}_{\text {our }}=0.0 \mathrm{~V} \\
& \text { (Note 2) }
\end{aligned}
\] & -20 & -90 & mA \\
\hline \(I_{\text {cex }}\) & Output Leakage Current & \[
\begin{aligned}
& V_{\mathrm{Cc}}=\mathrm{Max} ., \\
& \mathrm{V}_{\mathrm{our}}=5.5 \mathrm{~V} \\
& \mathrm{~V} \overline{\mathrm{CS}}=2.4 \mathrm{~V}, \\
& \mathrm{~V}_{\text {out }}=0.4 \mathrm{~V}
\end{aligned}
\] & & 40
-40 & \(\mu \mathrm{A}\)
\(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{cc}}\) & Operating Supply Current & \begin{tabular}{l}
\[
V_{c c}=M a x .
\] \\
All Inputs \(=\mathrm{V}_{\mathrm{H}}\) \\
(Note 3.) \\
All Inputs \(=\mathrm{V}_{\mathrm{IL}}\)
\end{tabular} & & 90 & mA \\
\hline
\end{tabular}

\section*{Notes:}
1) \(\mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{H}}\) are input conditions of output tests and not themselves directly tested. \(\mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{H}}\) are absolute voltages with respect to device ground and include all overshoots due to system and /or tester noise. Do Not attempt to test these values without suitable equipment.
2) Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.
3) Operating \(\mathrm{I}_{\mathrm{Cc}}\) is measured with all inputs except \(\overline{\mathrm{CS}}_{1}\) switching between \(\mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{IH}}\) at a timing interval equal to TAVDQV. The outputs are disabled via \(\mathrm{CS}^{\text {, }}\) held at 3.0 V .

CAPACITANCE*
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Descriptlons & Test Conditions & Typ. & Unit \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Capacitance ( \(\overline{\mathrm{G}}_{2} / \mathrm{V}_{\mathrm{PP}}\) \& \(\left.\overline{\mathrm{CS}}_{1}\right)\) & \[
\begin{aligned}
& V_{C c}=5.0 \mathrm{~V}, \\
& T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\] & 9 & \multirow[t]{2}{*}{pF} \\
\hline \multirow[b]{2}{*}{Cout} & Input Capacitance (All Others) & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {out }}=2.0 \mathrm{~V}
\] \\
\(@ f=1 \mathrm{MHz}\)
\end{tabular}} & 6 & \\
\hline & Output Capacitance & & 8 & pF \\
\hline
\end{tabular}
*These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified
(for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted *).
\begin{tabular}{llcccc}
\hline Parameter \\
\begin{tabular}{l} 
Number \& \\
Symbol
\end{tabular} & Description & \begin{tabular}{c} 
Am27C51 \\
-45
\end{tabular} & \begin{tabular}{c} 
Am27C51 \\
COM'L Only \\
Max
\end{tabular} & \begin{tabular}{c} 
(55 \\
COM'L /MIL \\
Max.
\end{tabular} & \begin{tabular}{c} 
Am27C51 \\
COM'L/MIL \\
Max.
\end{tabular} \\
\hline 1 TAVDQV & \begin{tabular}{l} 
Address Valid to Output \\
Valid Access Time
\end{tabular} & UnIt
\end{tabular}

\section*{Notes:}

See Switching Test Circuits.
1) Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in diagram \(A\).
2) TCSVDQZ/TGHDQZ is measured at steady-state HIGH output voltage minus 0.5 V and steady-state LOW output voltage plus 0.5 V output levels using the test load in diagram B.
3) TCSVDQV/TGLDQV is measured at steady-state output voltage minus 0.5 V for Hi-Z to LOW and steady-state output voltage plus 0.5 V for \(\mathrm{Hi}-\mathrm{Z}\) to HIGH output levels using the test load in diagram A .
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}

A. Output Load for all AC tests except TCSVDQZ/TGHDQZ

B. Output Load for TCSVDQZ/TGHDQZ

\section*{Notes:}
1. All device test loads should be located within 2 " of device output pin.
2. Load capacitance includes all stray and fixture capacitance.

SWITCHING WAVEFORMS


\section*{Am27C51 CMOS PROM PROGRAMMING PROCEDURE}

\section*{Programming Technique}

Advanced Micro Devices' high-performance CMOS PROM circuits have been designed to use a programming algorithm which minimizes the requirements on the programmer, yet allows the circuit to be programmed quickly and reliably. Specifically, the following sequence of events must take place:
1) \(V_{c c}\) power is applied to the device;
2) The \(\overline{\mathrm{CS}}_{1} / \overline{\mathrm{PGM}}, \overline{\mathrm{G}}_{2} / \mathrm{V}_{\mathrm{PP}}\), and \(\mathrm{CS}_{3} / \overline{\mathrm{VFY}}\) inputs are raised to \(\mathrm{V}_{\mathrm{IHP}}\);
3) The \(\vec{G}_{2} / V_{P P}\) pin is raised to \(V_{P P}\) (13.5V.);
4) The appropriate address is selected;
5) The appropriate byte-wide pattern is applied to all outputs;
6) The \(\overline{\mathrm{CS}}_{1} / \overline{\mathrm{PGM}}\) pin is pulsed to \(V_{\text {ILP }}\) for 1 ms ;
7) The \(\mathrm{CS}_{3} / \overline{\mathrm{VFY}}\) pin is pulsed to \(\mathrm{V}_{\mathrm{IL}}\) and the byte sensed to verify that correct programming has occurred.
8) In the event that the data does not verify, the sequence of 5 through 7 could be repeated up to 25 times;
9) At the conclusion of initial programming, the sequence of 5 and 6 should be repeated for overprogramming using a \(V_{c c}=5.0 \mathrm{~V}\), and \(\overline{\mathrm{CS}}, / \overline{\mathrm{PGM}}\) pulse width equal to twice the sum of initial programming pulse times;
10) The sequence of 4 through 9 must be repeated for each address to be programmed;
11) At the conclusion of programming, the device should be verified for correct data at all addresses with two \(\mathrm{V}_{\mathrm{cc}}\) supply voltages \(\left(\mathrm{V}_{\mathrm{cc}}=6.0\right.\) and \(\mathrm{V}_{\mathrm{cc}}=\) 4.2 V).
12) The \(\bar{G}_{2} / V_{P P}\) pin is lowered back to \(V_{I H P}\);

\section*{Notes on Programming}
1) The unprogrammed or erased state of all enabled outputs is HIGH.
2) All delays between edges are specified from the completion of the first edge to the beginning of the second edge; i.e., not the midpoints ( \(10 \%\) or \(90 \%\) of specified waveform).
3) Delays between any two timing events unless otherwise specified should be a minimum of \(1 \mu \mathrm{~s}\).
4) While \(V_{P p}\) voltage is present \(\overline{\mathrm{PGM}}\) and \(\overline{\mathrm{VFY}}\) inputs should never be LOW at the same time.
5) During \(t_{v}\), the output may be switched to appropriate loads for proper verification of specified \(V_{O L}\) and \(V_{O H}\) levels.
6) Due to the potential for fast voltage transitions of the outputs, it is advisable to provide low-impedance connections to the device's \(V_{c c}\) and ground pins and to ensure adequate decoupling at the device pins.
7) \(\bar{G}_{4}\) should be held at \(V_{\text {ILP }}\) throughout programming and verification.

\section*{Erasure Characteristics}

In order to fully erase all memory locations, it is necessary to expose the memory array to an ultraviolet light source having a wavelength of \(2537 \AA\). The minimum recommended dose (UV intensity times exposure time) is \(15 \mathrm{Wsec} / \mathrm{cm}^{2}\). For a UV lamp with a \(12 \mathrm{~mW} / \mathrm{cm}^{2}\) power rating, the exposure time would be approximately 30 minutes. The device should be located within 1 inch of the source in direct line.

It should be noted that erasure may begin with exposure to light having wavelengths less than \(4000 \AA\). To prevent exposure to sunlight or fluorescent lighting from resulting in partial erasure, an opaque label should be affixed over the window after programming.

\section*{PROGRAMMING PARAMETERS}
( \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter Symbol & Description & Min. & Max. & Unit \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\text {CPP }}\)} & Power Supply during Programming Initial Programming & 5.75 & 6.25 & V \\
\hline & Over-Programming & 4.75 & 5.25 & V \\
\hline \(\mathrm{l}_{\text {cFP }}\) & \(\mathrm{V}_{\mathrm{cc}}\) Supply Current during Programming & & 90 & mA \\
\hline \(\mathrm{V}_{\text {PP }}\) & Programming Voltage & 13 & 14 & V \\
\hline \(\mathrm{I}_{\text {PP }}\) & \(\mathrm{V}_{\mathrm{pP}}\) Supply Current during Programming & & 30 & mA \\
\hline \(V_{\text {IHP }}\) & Input HIGH Level During Programming and Verify & 3.0 & 5.5 & V \\
\hline \(\mathrm{V}_{\text {ILP }}\) & Input LOW Level During Programming and Verify & 0.0 & 0.4 & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage during Verity & & 0.4 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage during Verify & 2.4 & & V \\
\hline \(\mathrm{dV}_{\mathrm{pp}} / \mathrm{dt}\) & Rate of \(\bar{G}_{2} / V_{\text {PP }}\) Voltage Change (Rise and Fall Times) & 5 & 10 & \(\mathrm{V} / \mathrm{\mu s}\) \\
\hline \(t_{\text {ppw }}\) & \(\overline{\mathrm{CS}}_{1} / \overline{\mathrm{PGM}}\) Programming Pulse Width Initial Programming Pulse & 0.95 & 1.05 & ms \\
\hline \(\mathrm{t}_{\text {AS }}\) & Address Valid to \(\overline{\mathrm{CS}}_{1} / \overline{\mathrm{PGM}}\) or \(\mathrm{CS}_{3} / \overline{\mathrm{VFY}}\) (LOW) Setup Time & 1.0 & & \(\mu \mathrm{s}\) \\
\hline \(t_{\text {AH }}\) & CS \({ }_{1}\) / \(\overline{\text { PGM }}\) or \(\mathrm{CS}_{3} / \overline{\mathrm{VFY}}\) (HIGH) to Address Change Hold Time & 1.0 & & \(\mu \mathrm{S}\) \\
\hline \(t_{\text {DS }}\) & Data Valid to \(\overline{\mathrm{CS}}_{1} / \overline{\mathrm{PGM}}\) / (LOW) Setup Time & 1.0 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{DH}}\) & \(\overline{\mathrm{CS}}\), / PGM (HIGH) to Data Change Hold Time & 1.0 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{Dv}}\) & Delay from Data to \(\mathrm{CS}_{3} / \overline{\mathrm{VFY}}\) (LOW) for Verification & 1.0 & & \(\mu \mathrm{s}\) \\
\hline \(t_{v}\) & Delay from \(\mathrm{CS}_{3} / \overline{\mathrm{VFY}}\) (LOW) to Verification Strobe & 100 & & ns \\
\hline
\end{tabular}

\section*{PROGRAMMING WAVEFORMS}



Figure 1. Programming Flow

\section*{DISTINCTIVE CHARACTERISTICS}
- High-speed ( 25 ns )/Low-Power ( 60 mA ) CMOS EPROM Technology
- Direct plug-In replacement for Blpolar PROMs -JEDEC-approved pinout
- SIIm 300-mil DIP (Am27C291) or standard 600-mil DIP (Am27C191) packaging available
- 5-Volt \(\pm 10 \%\) power supplies for both Commercial and Military
- UV-erasabie and reprogrammable provides exceptionally high programming ylelds (Typ. > 99.9\%)
- ESD immunity > 2000 V

\section*{GENERAL DESCRIPTION}

The Am27C191 (2048 words by 8 bits) is a high-performance CMOS programmable read-only memory (PROM).

This device has three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replace-
ment. Word-depth expansion is facilitated by both active LOW \(\left(\bar{G}_{1}\right)\) and active HIGH ( \(\mathrm{G}_{2}\) and \(\mathrm{G}_{3}\) ) output enables. This device utilizes proven floating-gate EPROM technology to ensure high reliability, ease of programming, and exceptionally high programming yields. This device is also available in 300-mil lateral center DIP (Am27C291).

BLOCK DIAGRAM

10176A-1


\section*{PRODUCT SELECTOR GUIDE}
\begin{tabular}{|l|c|c|c|}
\hline Part Number & \begin{tabular}{c} 
Am27C191-25 \\
Am27C291-25
\end{tabular} & \begin{tabular}{c} 
Am27C191-35 \\
Am27C291-35
\end{tabular} & \begin{tabular}{c} 
Am27C191-45 \\
Am27C291-45
\end{tabular} \\
\hline Address Access Time & 25 ns & 35 ns & 45 ns \\
\hline Operating Range & COM'L & COM'LMIL* & COM'LMIL* \\
\hline
\end{tabular}
* Advance Information-Military Products Only.

\section*{CONNECTION DIAGRAMS}


\section*{LOGIC SYMBOL}


\section*{ORDERING INFORMATION}

\section*{Am27C191 Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:
a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optlonal Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valld Combinatlons } \\
\hline AM27C191-25 & \\
\cline { 1 - 1 } AM27C191-35 & PC, PCB, DC, \\
\cline { 1 - 1 } AM27C191-45 & \\
\hline
\end{tabular}

\section*{Valld Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\footnotetext{
* Product version in Development, contact HPP Product Marketing.
}

\section*{ORDERING INFORMATION (Cont'd.)}

\section*{Am27C291 Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:
a. Device Number
a. Speed Option (if applicable)
c. Package type
d. Temperature Range
e. Optlonal Processing
```

AM27C291

```

```

$C=$ Commercial ( 0 to $+75^{\circ} \mathrm{C}$ )
c. PACKAGE TYPE
P=24-Pin (300-Mil) Plastic DIP (PD3024*)
$\mathrm{D}=24-\mathrm{Pin}(300-\mathrm{Mil})$ Ceramic DIP (CDV324*)
SPEED OPTION
$-25=25 \mathrm{~ns}$
$-35=35 \mathrm{~ns}$
$-45=45 \mathrm{~ns}$

```
a. DEVICE NUMBER/DESCRIPTION

Am27C291
\(2048 \times 8\) High-Performance CMOS PROM
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valld Combinations } \\
\hline AM27C291-25 & \multirow{2}{*}{ PC, PCB, DC, } \\
\cline { 1 - 1 } AM27C291-35 & DCB \\
\cline { 1 - 1 } AM27C291-45 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\footnotetext{
*Product version in Development contact HPP Product Marketing.
}

\section*{MILITARY ORDERING INFORMATION}

Am27C191 APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Optlon (if applicable)
c. Device Class
d. Package Type
e. Lead Finish


\section*{Valld Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\[
1,2,3,7,8,9,10,11 \text {. }
\]

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{MILITARY ORDERING INFORMATION (Cont'd.)}

\section*{Am27C291 APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Optlon (if applicable)
c. Device Class
d. Package Type
e. Lead Finlsh


\section*{Valid Combinations}
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27C291-35 & \multirow{2}{*}{ IBLA } \\
\cline { 1 - 1 } AM27C291-45 & \\
\hline
\end{tabular}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests
Group \(A\) tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}
\(A_{0}-A_{10}\) Address Lines (Inputs)
The 11-bit field presented at the address inputs selects one of 2048 memory locations to be read from.
\(D Q_{0}-D Q_{7}\) Data Port (Input/Outputs; Three State)
The outputs whose state represents the data read from the selected memory locations. These outputs are threestate buffers which, when disabled, are in a floating or high-impedance state. These pins provide the data input for programming the memory array.

\section*{\(\bar{G}_{1} N_{p p}, \mathbf{G}_{\mathbf{2}}, \mathbf{G}_{\mathbf{3}}\) Output Enable/( \(\mathbf{V}_{\mathrm{pp}}\) ) Programming Power}

Provides direct control of the DQ output three-state buffers. When raised to a voltage \(>12.0 \mathrm{~V}\), the \(\overline{\mathrm{G}}, N_{\mathrm{pp}}\) pin provides the programming power to program the memory array.

Enable \(=\bar{G}_{1} \cdot G_{2} \cdot G_{3}\)
Disable \(=\overline{\bar{G}_{1}} \cdot G_{2} \cdot G_{3}\)
\(=G_{1}+\frac{\bar{G}_{2}}{G_{2}}+\frac{G_{3}}{3}\)

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature
.-65 to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature
- with Power Applied .................................. -55 to \(+125^{\circ} \mathrm{C}\)

Supply Voltage ...........................................-0.5 V to +7.0 V
DC Voltage Applied to Outputs in High-Impedance State -0.5 V to +7.0 V
DC Programming Voltage ( \(\mathrm{V}_{\mathrm{pp}}\) ) ................. 14 V
DC Input Voltage -0.5 V to +7.0 V
Electrostatic Discharge Protection (per MIL-STD-883 Method 3015.2) \(\qquad\) \(>2000\) V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature \(\left(T_{A}\right)\) .0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{cc}}\) ) ............................. +4.5 V to +5.5 V
Military (M) Devices*
Case Temperature ( \(\mathrm{T}_{\mathrm{c}}\) ) ............................ -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{cc}}\), .................................. +4.5 to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
* Military product \(100 \%\) tested at \(T_{c}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1,
2,3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Max. & Unit \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & \multicolumn{2}{|l|}{Guaranteed Input HIGH Voltage (Note 1)} & 2.0 & & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Voltage & \multicolumn{2}{|l|}{Guaranteed Input LOW Voltage (Note 1)} & & 0.8 & V \\
\hline \(V_{\text {OH }}\) & Output HIGH Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{\mathrm{cC}}=\operatorname{Min} ., I_{\mathrm{IH}}=-4.0 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}
\end{aligned}
\]} & 2.4 & & V \\
\hline \(V_{O L}\) & Output LOW Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{C C}=M i n ., I_{O L}=16 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & & 0.4 & V \\
\hline \(\mathrm{V}_{\mathrm{cL}}\) & Input Clamp Diode Voltage & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{cc}}=\mathrm{Min} . \mathrm{I}_{\mathrm{I}_{\mathbb{N}}}=-18 \mathrm{~mA}\)} & -1.2 & & V \\
\hline \(I_{H}\) & Input HIGH Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {cC }}=\mathrm{Max}^{\text {, }}\), \(\mathrm{V}_{\mathrm{EN}}=5.5 \mathrm{~V}\)} & & 10 & \(\mu \mathrm{A}\) \\
\hline IL & Input LOW Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\) Max., \(\mathrm{V}_{\mathrm{EN}}=0.0 \mathrm{~V}\)} & & -10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{sc}}\) & Output Short-Circuit Current & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{\mathrm{cc}}=\operatorname{Max} . \\
& \mathrm{V}_{\text {out }}=0.0 \mathrm{~V}(\text { Note } 2)
\end{aligned}
\]} & -20 & -90 & mA \\
\hline \multirow{2}{*}{\(I_{\text {cex }}\)} & \multirow{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{c c}=M a x ., \\
& V_{G 1}=2.4 \mathrm{~V}
\end{aligned}
\]} & \(\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}\) & & 40 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}\) & & -40 & \(\mu \mathrm{A}\) \\
\hline \multirow{2}{*}{\(I_{c c}\)} & \multirow{2}{*}{Operating Supply Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{c c}=\text { Max. } \\
& \text { (Note 3) }
\end{aligned}
\]} & All Inputs \(=\mathrm{V}_{\mathrm{IH}}\) & & 60 & mA \\
\hline & & & All Inputs \(=\mathrm{V}_{\mathrm{u}}\) & & & \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{H}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{LL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Not more than one output should be shorted at atime. Duration of the short-circuit test should not exceed one second.
3. Operating \(I_{c c}\) is measured with all inputs execpt \(\bar{G}_{1}\) switching between \(V_{I L}\) and \(V_{I H}\) at a timing interval equal to TAVDQV. The outputs are disabled via \(\bar{G}_{1}\) held at 3.0 V .

\section*{CapacItance*}
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditlons & Typ. & Unit \\
\hline \multirow{2}{*}{\(\mathrm{C}_{\text {w }}\)} & Input Capacitance ( \(\overline{\mathrm{G}}_{1}, N_{\text {pp }}\) ) & \multirow{3}{*}{\[
\begin{aligned}
& V_{c C}=5.0 \mathrm{~V}, \mathrm{~T}_{\hat{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\text {IN }} N_{\text {out }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}
\end{aligned}
\]} & 9 & \multirow{2}{*}{pF} \\
\hline & Input Capacitance (All Others) & & 5 & \\
\hline \(\mathrm{C}_{\text {out }}\) & Output Capacitance & & 8 & pF \\
\hline
\end{tabular}
*These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{4}{*}{No.} & \multirow[b]{4}{*}{Parameter Symbol} & \multirow[b]{4}{*}{\begin{tabular}{l}
Parameter \\
Descrlption
\end{tabular}} & \multicolumn{6}{|c|}{Am27C191/Am27C291} & \multirow[b]{4}{*}{Unit} \\
\hline & & & \multicolumn{2}{|c|}{-25} & \multicolumn{2}{|c|}{-35} & \multicolumn{2}{|c|}{-45} & \\
\hline & & & \multicolumn{2}{|l|}{COM'L Only} & \multicolumn{2}{|l|}{COM'L/MIL} & \multicolumn{2}{|l|}{COM'LMIL} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & TAVDQV & Address Valid to Output Valid Access Time & & 25 & & 35 & & 45 & ns \\
\hline 2 & TGVDQZ & Delay from Output Enable Valid to Output High Impedance (Note 2) & & 20 & & 20 & & 25 & ns \\
\hline 3 & TGVDQV & Delay from Output Enable Valid to Output Valid (Note 3) & & 20 & & 20 & & 25 & ns \\
\hline
\end{tabular}

See Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in diagram A .
2. TGVDQZ is measured at steady-state HIGH output voltage -0.5 V and steady-state LOW output voltage +0.5 V output levels using the test load in diagram B.
3. TGVDQV is measured at steady-state output voltage minus 0.5 V for \(\mathrm{Hi}-\mathrm{Z}\) to LOW and steady-state output voltage plus 0.5 V for \(\mathrm{Hi}-\mathrm{Z}\) to HIGH output levels using the test load in diagram A .
* Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}

A. Output Load for all AC tests except TGVDQZ

B. Output Load for TGVDQZ

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. Load capacitance includes all stray and fixture capacitance.

SWITCHING WAVEFORMS
KEY TO SWITCHING WAVEFORMS
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{waveform} & NPUTS & Outpurs \\
\hline & MUST BE STEADY & WIL BE \\
\hline \[
\square \square
\] & MAYCHANGE
FROMHTOL & WILL BE CHANGING Ffom hiol \\
\hline \[
177
\] & MAYCHANGE
FAOMLTOH & WILL BE changing FROMLTOH \\
\hline  & DONT CARE, ANY CHANGE PERMITTED & changina, state UNKNOWN \\
\hline
\end{tabular}


10176A-5

\section*{Am27C191/Am27C291 CMOS PROM PROGRAMMING PROCEDURE}

\section*{Programming Technique}

Advanced Micro Devices' high-performance CMOS PROM circuits have been designed to use a programming algorithm which minimizes the requirements on the programmer, yet allows the circuit to be programmed quickly and reliably. Specifically, the following sequence of events must take place:
1) \(V_{c c}\) power is applied to the device;
2) The device outputs are disabled;
3) The appropriate address is selected;
4) The appropriate byte-wide pattern is applied to all outputs;
5) The \(\overline{\mathrm{G}}_{1} N_{\mathrm{pp}}\) pin is pulsed to 13.5 V for 1 ms ;
6) The device is enabled and the byte sensed to verify that correct programming has occurred.
7) In the event that the data does not verify, the sequence of 4 through 6 could be repeated up to 25 times;
8) At the conclusion of initial programming, the sequence of 4 and 5 should be repeated for over-programming using a \(V_{c c}=5.0 \mathrm{~V}\), and \(\overline{\mathrm{G}}_{1} N_{\mathrm{pp}}\) pulse width equal to twice the sum of initial programming pulse times;
9) The sequence of 2 through 6 must be repeated for each address to be programmed;
10) At the conclusion of programming, the device should be verified for correct data at all addresses with two \(\mathrm{V}_{\mathrm{cc}}\) supply voltages \(\left(\mathrm{V}_{\mathrm{cc}}=6.0\right.\) and \(\left.\mathrm{V}_{\mathrm{cc}}=4.2 \mathrm{~V}\right)\).

\section*{Notes on Programming}
1) The unprogrammed or erased state of all enabled outputs is HIGH.
2) All delays between edges are specified from the completion of the first edge to the beginning of the second edge; i.e., not the midpoints ( \(10 \%\) or \(90 \%\) of specified waveform).
3) During \(t_{v}\), the output may be switched to appropriate loads for proper verification of specified \(\mathrm{V}_{\mathrm{OL}}\) and \(\mathrm{V}_{\mathrm{OH}}\) levels.
4) Due to the potential for fast voltage transitions of the outputs, it is advisable to provide low-impedance connections to the device's \(\mathrm{V}_{\mathrm{cc}}\) and ground pins and to ensure adequate decoupling at the device pins.

\section*{Erasure Characteristics}

In order to fully erase all memory locations, it is necessary to expose the memory array to an ultraviolet light source having a wavelength of 2537A. The minimum recommended dose (UV intensity times exposure time) is \(15 \mathrm{Wsec} / \mathrm{cm}^{2}\). For a UV lamp with a \(12 \mathrm{~mW} / \mathrm{cm}^{2}\) power rating, the exposure time would be approximately 30 minutes. The device should be located within 1 inch of the source in direct line.

It should be noted that erasure may begin with exposure to light having wavelengths less than 4000 A . To prevent exposure to sunlight or fluorescent lighting from resulting in partial erasure, an opaque label should be affixed over the window after programming.

PROGRAMMING PARAMETERS \(\left(T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & \multicolumn{2}{|l|}{Parameter Description} & Min. & Max. & Unit \\
\hline \multirow{2}{*}{\(\mathrm{V}_{\mathrm{cCP}}\)} & \multirow{2}{*}{Power Supply during Programming} & Initial Programming & 5.75 & 6.25 & \multirow{2}{*}{V} \\
\hline & & Over-Programming & 4.75 & 5.25 & \\
\hline \(\mathrm{I}_{\text {ccp }}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{cc}}\) Supply Current during Programming} & & 90 & mA \\
\hline \(\mathrm{V}_{\mathrm{PP}}\) & \multicolumn{2}{|l|}{Programming Voltage} & 13.0 & 14.0 & V \\
\hline \(I_{p p}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{pp}}\) Supply Current during Programming} & & 30 & mA \\
\hline \(V_{\text {IHP }}\) & \multicolumn{2}{|l|}{Input HIGH Level during Programming and Verify} & 2.4 & 5.5 & V \\
\hline \(V_{\text {ILP }}\) & \multicolumn{2}{|l|}{Input LOW Level during Programming and Verify} & 0 & 0.45 & V \\
\hline \(V_{o L}\) & \multicolumn{2}{|l|}{Output LOW Voltage during Verify} & & 0.45 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{2}{|l|}{Output HIGH Voltage during Verify} & 2.40 & & V \\
\hline \(\mathrm{dV} \mathrm{Pp} / \mathrm{dt}\) & \multicolumn{2}{|l|}{Rate of \(\overline{\mathrm{G}}_{1} N_{\mathrm{pp}}\) Voltage Change (Rise and Fall Times)} & 5 & 10 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {Pew }}\) & \(V_{\text {PP }}\) Programming Pulse Width & Initial Programming Pulse & 0.95 & 1.05 & ms \\
\hline \(\mathrm{t}_{\text {ses }}\) & \multicolumn{2}{|l|}{Address Valid to \(\mathrm{V}_{\mathrm{po}}\) (HIGH) Setup Time} & 1.0 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{AH}}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{PP}}\) (LOW) to Address Change Hold Time} & 1.0 & & \(\mu s\) \\
\hline \(\mathrm{t}_{\text {DS }}\) & \multicolumn{2}{|l|}{Data Valid to \(\mathrm{V}_{\mathrm{pp}}\) (HIGH) Setup Time} & 1.0 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{DH}}\) & \multicolumn{2}{|l|}{\(V_{p p}\) (LOW) to Data Change Hold Time} & 1.0 & & \(\mu \mathrm{s}\) \\
\hline \(t_{\text {dv }}\) & \multicolumn{2}{|l|}{Delay from Data to Output Enable (LOW) for Verification} & 1.0 & & \(\mu \mathrm{s}\) \\
\hline \(t\) & \multicolumn{2}{|l|}{Delay from Output Enable (LOW) to Verification Strobe} & 100 & & ns \\
\hline
\end{tabular}

PROGRAMMING WAVEFORMS



Figure 1. Programming Flow

\section*{DISTINCTIVE CHARACTERISTICS}
- High speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select

\section*{GENERAL DESCRIPTION}

The Am27S13 ( 512 words by 4 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device has three-state (Am27S13) outputs which are compatible with low-power Schottky bus standards capable
of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by an active LOW output enable ( \(\overline{\mathrm{G}}\) ).

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline \begin{tabular}{l} 
Three-State \\
Part Number
\end{tabular} & \multicolumn{2}{|c|}{ Am27S13A } & \multicolumn{2}{c|}{ Am27S13 } \\
\hline \begin{tabular}{l} 
Address \\
Access Time
\end{tabular} & 30 ns & 40 ns & 50 ns & 60 ns \\
\hline \begin{tabular}{l} 
Operating \\
Range
\end{tabular} & C & M & C & M \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

*Also available in 16-Pin Flatpacks; Pinout identical to DIPs.
**Also available in 20-Pin PLCC; Pinout identical to LCC.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing


Valid Combinations
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S13 & DC, \(\mathrm{DCB}, \mathrm{PC}, \mathrm{PCB}\), \\
\hline AM27S13A & LC, LCB, FC, FCB, \\
\hline
\end{tabular}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish


\section*{FUNCTIONAL DESCRIPTION}

\section*{Applying the Am27S13}

The Am27S13 can be used with a high-speed counter to form a pico-controller for microprogrammed systems. A typical application is illustrated below wherein a multiplexer, under control of one of the PROMs, is continuously sensing the

CONDITIONAL TEST INPUTS. When the selected condition occurs, a HIGH signal will result at the multiplexer output, causing a predetermined branch address to be loaded into the parallel inputs of the counters on the next clock pulse. The counter then accesses the preprogrammed data or control information sequence from the Am27S12 or Am27S13 PROMs.


Figure 1. Typical Application for Am27S13

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature \(\qquad\) -65 to \(+150^{\circ} \mathrm{C}\) Ambient Temperature with

Power Applied .. -55 to \(+125^{\circ} \mathrm{C}\) Supply Voltage................................ -0.5 V to +7.0 V DC Voltage Applied to Outputs
(Except During Programming)......-0.5 V to \(+\mathrm{V}_{\mathrm{CC}}\) Max. DC Voltage Applied to Outputs

During Programming \(\qquad\) 21 V
Output Current into Outputs During
Programming (Max. Duration of 1 sec ) ............ 250 mA DC Input Voltage.............................. -0.5 V to +5.5 V DC Input Current ........................... - 30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) .................... 0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................ +4.75 V to +5.25 V
Military (M) Devices*
Case Temperature (TC) .................... -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military Product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{3}{|c|}{Test Conditions} & Min. & Typ. & Max. & Unit \\
\hline VOH (Note 1) & Output HIGH Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C}=M i n ., I_{O H}=-2.0 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{\mathrm{IL}}
\end{aligned}
\]} & 2.4 & & & V \\
\hline VOL & Output LOW Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C}=M i n ., \mathrm{IOL}_{2}=16 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & & & 0.45 & V \\
\hline \(V_{1 H}\) & Input HIGH Level & \multicolumn{3}{|l|}{Guaranteed input logical HIGH voltage for all inputs (Note 2)} & 2.0 & & & V \\
\hline VIL & Input LOW Level & \multicolumn{3}{|l|}{Guaranteed input logical LOW voltage for all inputs (Note 2)} & & & 0.8 & V \\
\hline IL & Input LOW Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\)} & & & -0.250 & mA \\
\hline 1 IH & Input HIGH Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }} \mathrm{V}\) IN \(=2.7 \mathrm{~V}\)} & & & 25 & \(\mu \mathrm{A}\) \\
\hline \[
\begin{aligned}
& \text { IsC } \\
& \text { (Note 1) }
\end{aligned}
\] & Output Short-Circuit Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}\) (Note 3)} & -20 & & -90 & mA \\
\hline ICC & Power Supply Current & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { All inputs }=\text { GND } \\
& V_{C C}=\text { Max. }
\end{aligned}
\]} & & & 130 & mA \\
\hline \(V_{1}\) & Input Clamp Voltage & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\) Min., \(\mathrm{I}_{1} \mathrm{~N}=-18 \mathrm{~mA}\)} & & & -1.2 & Volts \\
\hline \multirow[t]{2}{*}{ICEX} & \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=M a x . \\
& V G=2.4 V
\end{aligned}
\]} & \multirow[t]{2}{*}{(Note 1)} & \(V_{O}=V_{C C}\) & & & 40 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) & & & -40 & \\
\hline \(\mathrm{CIN}_{\text {I }}\) & Input Capacitance & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=5.00 \mathrm{~V}_{.,} \mathrm{T}_{A}=25^{\circ} \mathrm{C} \\
& V_{\text {IN }} / V_{O U T}=2.0 \mathrm{~V} . @ \mathrm{f}=1 \mathrm{MHz} \text { (Note 4) }
\end{aligned}
\]}} & & 4 & & \multirow[t]{2}{*}{pF} \\
\hline COUT & Output Capacitance & & & & & 8 & & \\
\hline
\end{tabular}

Notes: 1. This applies to three-state devices only.
2. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products,
Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multicolumn{4}{|c|}{" \(\mathrm{A}^{\prime \prime}\) Version} & \multicolumn{4}{|c|}{Standard Version} & \multirow[b]{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|l|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \multicolumn{2}{|r|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & TAVQV & Address Valid to Output Valid Access Time & & 30 & & 40 & & 50 & & 60 & ns \\
\hline 2 & TGVQZ & Delay from Output Enable Valid to Output Hi-Z & & 20 & & 25 & & 25 & & 30 & ns \\
\hline 3 & TGVQV & Delay from Output Enable Valid to Output Valid & & 20 & & 25 & & 25 & & 30 & ns \\
\hline
\end{tabular}

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V ouput levels using the test load in B under Switching Test Circuits.
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}

A. Output Load for all tests except TGVQZ

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. \(S_{1}\) is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.


TC003451
B. Output Load for TGVQZ

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORM}
\begin{tabular}{|c|c|c|}
\hline WAVE Form & InPuTS & OUTPUTS \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline  & may change FROMHTOL & WILL BE CHANGING FROM HTOL \\
\hline  & \begin{tabular}{l}
MAY CHANGE \\
FROML TOH
\end{tabular} & WiLl be CHANGING FROMLTOH \\
\hline xuxx & \begin{tabular}{l}
DON'T CARE: \\
ANY CHANGE \\
PERMITTED
\end{tabular} & CHANGING. STATE UNKNOWN \\
\hline  & DOES NOT APPLY & \begin{tabular}{l}
CENTER \\
LINE IS HIGH Impedance OFF" STATE
\end{tabular} \\
\hline
\end{tabular}


\section*{DISTINCTIVE CHARACTERISTICS}
- Ultra high speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High-programming yield
- Low-current PNP inputs
- High-current open collector and three-state outputs
- Fast chip select

\section*{GENERAL DESCRIPTION}

The Am27S19 ( 32 words by 8 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in three-state (Am27S19) output versions. These outputs are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping
functions, code conversions, or logic replacements. Easy word depth expansion is facilitated by an active LOW output enable ( \(\bar{G}\) ).

This device is also available in a low-power version Am27LS19.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l} 
Three-State \\
Part Number
\end{tabular} & \multicolumn{2}{|c|}{ Am27S19SA } & \multicolumn{2}{|c|}{ Am27S19A } & \multicolumn{2}{c|}{ Am27S19 } & \multicolumn{2}{c|}{ Am27LS19 } \\
\hline \begin{tabular}{l} 
Address \\
Access Time
\end{tabular} & 15 ns & 20 ns & 25 ns & 35 ns & 40 ns & 50 ns & 55 ns & 70 ns \\
\hline \begin{tabular}{l} 
Operating \\
Range
\end{tabular} & C & M & C & M & C & M & C & M \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

\section*{Top View}


Note: Pin 1 is marked for orientation
*Also available in a 16 -pin Flatpack. Pinout identical to DIPs.
**Also available in a 16 -pin Plastic Leaded Chip Carrier. Pinout identical to LCC.

\section*{LOGIC SYMBOL}


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
AM27S19
e. OPTIONAL PROCESSING
Blank = Standard processing
B = Burn-in
a. DEVICE NUMBER/DESCRIPTION

Am27S19/Am27S19A/Am27S19SA/Am27LS19
256-Bit ( \(32 \times 8\) ) Bipolar PROM

\section*{Valid Combinations}
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S19 & PC, PCB, \\
\hline AM27S19A & DC, DCB, \\
\hline AM27S19SA & FC, FCB, \\
\hline AM27LS19 & LC, LCB, \\
\hline
\end{tabular}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\author{
AM27S19 \\  \\  \\ e. LEAD FINISH \\ \(A=\) Hot Solder Dip \\ d. PACKAGE TYPE \\ \(E=16\)-Pin Ceramic DIP (CD 016) \\ \(\mathrm{F}=16\)-Pin Flatpack (CF 016) \\ \(2=20-\) Pin Ceramic Leadless Chip Carrier (CL 020) \\ c. DEVICE CLASS \\ /B=Class B \\ b. SPEED OPTION \\ See Product Selector Guide
}
. DEVICE NUMBER/DESCRIPTION
Am27S19/Am27S19A/Am27S19SA/Am27LS19
256 -Bit ( \(32 \times 8\) ) Bipolar PROM

\section*{Valid Combinations}
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S19 & \multirow{3}{*}{} \\
\hline AM27S19A & /BEA, \\
\hline AM27S19SA & /BFA, \\
\cline { 1 - 1 } AM27LS19 & B2A \\
\hline
\end{tabular}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}
\(\mathrm{A}_{0}-\mathrm{A}_{4}\) Address Inputs
The 5 -bit field presented at the address inputs selects one of 32 memory locations to be read from.
\(\mathbf{Q}_{0}-\mathbf{Q}_{7}\) Data Output Port
The outputs whose state represents the data read from the selected memory locations

G Output Enable
Provides direct control of the Q output three-state buffers. Outputs disabled forces all open-collector outputs to an

OFF state and all three-state outputs to a floating or highimpedance state.
\[
\begin{aligned}
& \text { Enable }=\bar{G} \\
& \text { Disable }=\mathbf{G}
\end{aligned}
\]

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

\section*{FUNCTIONAL DESCRIPTION}

The Am27S19 PROM may be used as a code converter. Examples include conversion of hexadecimal, octal of BCD to seven segment display drive format. In many code conversion applications an extra PROM address input is available and may be used as a polarity control, blanking control or code
selector input. The use of a single Am27S19 to convert the outputs of a binary counter to either excess three or gray code format is illustrated below. In this case both codes are generated in true and complemented form simultaneously.

TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{ADDRESS} & \multicolumn{4}{|l|}{\[
\begin{aligned}
& \text { COMPLEMENT } \\
& a_{7} a_{6} a_{5} a_{4}
\end{aligned}
\]} & \(0_{3}\) & TRU
\(\mathrm{a}_{2}\) & & \(0_{0}\) & \\
\hline 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & \\
\hline 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & \\
\hline 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 4 \\
\hline 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & \(\boldsymbol{3}\) \\
\hline 0 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 0 \\
\hline 0 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 7 \\
\hline 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & \% \\
\hline 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 年 \\
\hline 0 & 1 & 0 & 1 & 0 & X & X & X & \(x\) & X & \(x\) & X & \(x\) & 8 \\
\hline 0 & 1 & 0 & 1 & 1 & X & X & X & \(x\) & X & \(x\) & \(x\) & \(x\) & 8 \\
\hline 0 & 1 & 1 & 0 & 0 & \(x\) & X & X & \(x\) & X & \(x\) & X & \(x\) & m \\
\hline 0 & 1 & 1 & 0 & 1 & \(x\) & X & X & \(x\) & X & \(x\) & \(x\) & \(x\) & \\
\hline 0 & 1 & 1 & 1 & 0 & X & X & X & \(x\) & X & \(x\) & X & \(x\) & \\
\hline 0 & 1 & 1 & 1 & 1 & X & X & X & X & X & \(x\) & X & X & \\
\hline 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & \\
\hline 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & \\
\hline 1 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & \\
\hline 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & \\
\hline 1 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & \\
\hline 1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & \\
\hline 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 2 \\
\hline 1 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 2 \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 8 \\
\hline 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 8 \\
\hline 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & \% \\
\hline 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & \\
\hline 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & \\
\hline 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & \\
\hline 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & \\
\hline 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & \\
\hline
\end{tabular}

AF000170


Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) .................... 0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage (VCC) ................. +4.75 V to +5.25 V
Military (M) Devices*
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) .................... -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military products \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & & Conditl & & Min. & Typ. & Max. & Unit \\
\hline \begin{tabular}{l}
VOH \\
(Note 1)
\end{tabular} & Output HIGH Voltage & \[
\begin{aligned}
& V_{C C}=\operatorname{Min} . \\
& V_{I N}=V_{I H} \text { or }
\end{aligned}
\] & \[
=-2.0 \mathrm{~mA}
\] & & 2.4 & & & V \\
\hline Vol & Output LOW Voltage & \[
\begin{aligned}
& V_{C C}=M i n . ; \\
& V_{I N}=V_{1 H} \text { or }
\end{aligned}
\] & \[
16 \mathrm{~mA}
\] & & & & 0.45 & V \\
\hline \(\mathrm{V}_{1 H}\) & Input HIGH Level & Guaranteed voltage for & logical HI uts (Note & & 2.0 & & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Level & Guaranteed voltage for & logical LO uts (Note & & & & 0.8 & \(V\) \\
\hline IIL & Input LOW Current & \(V_{C C}=\) Max., & -0.45 V & & & & -0.250 & mA \\
\hline \(\mathrm{I}_{\mathrm{I}}\) & Input HIGH Current & \(V_{C C}=\) Max., & 2.7 V & & & & 25 & \(\mu \mathrm{A}\) \\
\hline ISC (Note 1) & Output Short-Circuit Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}\) (Note 3)} & -20 & & -90 & mA \\
\hline Icc & Power Supply Current & \multicolumn{2}{|l|}{All inputs \(=\) GND, \(V_{C C}=\) Max.} & \begin{tabular}{c} 
27S \\
Devices \\
\hline 27 LS \\
Devices
\end{tabular} & & & 115
80 & mA \\
\hline \(V_{1}\) & Input Clamp Voltage & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\) Min., \(\mathrm{I}_{1}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline Icex & Output Leakage Current & \[
\begin{aligned}
& V_{C C}=M a x . \\
& V_{G}=2.4 \mathrm{~V}
\end{aligned}
\] & (Note 1) & \(V_{O}=V_{C C}\)
\(V_{O}=0.4 \mathrm{~V}\) & & & -40 & \(\mu \mathrm{A}\) \\
\hline \(\frac{\mathrm{CIN}_{\text {IN }}}{\text { COUT }}\) & Input Capacitance & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C}=5.00 \mathrm{~V} ., T_{A}=25^{\circ} \mathrm{C} \\
& V_{I N} / V_{O U T}=2.0 \mathrm{~V} . @ f=1 \mathrm{MHz} \text { (Note 4) }
\end{aligned}
\]} & & 8 & & pF \\
\hline
\end{tabular}

Notes: 1. This applies to three-state devices only.
2. \(V_{I L}\) and \(V_{I H}\) are input conditions of output tests and are not themselves directly tested. \(V_{I L}\) and \(V_{I H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multirow[b]{2}{*}{Version} & \multicolumn{2}{|c|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \multirow[b]{2}{*}{Unit} \\
\hline No. & & & & Min. & Max. & Min. & Max. & \\
\hline \multirow{4}{*}{1} & \multirow{4}{*}{TAVQV} & \multirow{4}{*}{Address Valid to Output Valid Access Time} & SA & & 15 & & 20 & \multirow{4}{*}{ns} \\
\hline & & & A & & 25 & & 35 & \\
\hline & & & STD & & 40 & & 50 & \\
\hline & & & LS & & 55 & & 70 & \\
\hline \multirow{4}{*}{2} & \multirow{4}{*}{TGVQZ} & \multirow{4}{*}{Delay from Output Enable Valid to Output Hi-Z} & SA & & 13 & & 20 & \multirow{4}{*}{ns} \\
\hline & & & A & & 20 & & 25 & \\
\hline & & & STD & & 25 & & 30 & \\
\hline & & & LS & & 40 & & 50 & \\
\hline \multirow{4}{*}{3} & \multirow{4}{*}{TGVQV} & \multirow{4}{*}{Delay from Output Enable Valid to Output Valid} & SA & & 13 & & 20 & \multirow{4}{*}{ns} \\
\hline & & & A & & 20 & & 25 & \\
\hline & & & STD & & 25 & & 30 & \\
\hline & & & LS & & 40 & & 50 & \\
\hline
\end{tabular}

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}


\section*{A. Output Load for all tests except TGVQZ \\ B. Output Load for TGVQZ}

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to \(\mathrm{Hi}-\mathrm{Z}\) and \(\mathrm{Hi}-\mathrm{Z}\) to Output Data HIGH tests. \(S_{1}\) is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & inPuTs & OUTPUTS \\
\hline & MUST BE STEADY & WILL \(8 E\) STEADY \\
\hline \[
0111
\] & may Change FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline  & may Change FROML TOH & will be CHANGING FROMLTOH \\
\hline W0xN & DON'T CARE: ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & DOESNOT APPLY & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


\section*{DISTINCTIVE CHARACTERISTICS}
- High speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select

\section*{GENERAL DESCRIPTION}

The Am27S21 (256 words by 4-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is only available in a three-state (Am27S21) output version. These outputs are compatible with low-
power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code version, or logic replacement. Easy word-depth expansion is facilitated by active LOW ( \(\overline{\mathrm{G}_{1}}\) and \(\overline{\mathrm{G}}_{2}\) ) output enables.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline \begin{tabular}{l} 
Three-State \\
Part Number
\end{tabular} & \multicolumn{2}{|c|}{ Am27S21A } & \multicolumn{2}{c|}{ Am27S21 } \\
\hline \begin{tabular}{l} 
Address Access \\
Time
\end{tabular} & 30 ns & 40 ns & 45 ns & 60 ns \\
\hline \begin{tabular}{l} 
Operating \\
Range
\end{tabular} & C & M & C & M \\
\hline
\end{tabular}

*Also available in a 16 -Pin Flatpack. Pinout identical to DIPs.
**Also available in a 20 -Pin Square PLCC. Pinout identical to LCC.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

a. DEVICE NUMBER/DESCRIPTION

Am27S21/Am27S21A
1,024-Bit \((256 \times 4)\) Bipolar PROM
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S21 & DC, DCB, PC, PCB, \\
\hline AM27S21A & LC, LCB, JC, JCB \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|c|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S21 & \multirow{2}{|c|}{ /BEA, /BFA, /B2A } \\
\hline AM27S21A & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}
\(\mathrm{A}_{0}-\mathrm{A}_{7}\) Address Inputs (Inputs)
The 8-bit field presented at the address inputs selects one of 256 memory locations to be read from.
\(\mathbf{Q}_{0}-\mathbf{Q}_{3}\) Data Output Port (Outputs)
The output whose state represents the data read from the selected memory locations.

\section*{\(\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{\mathbf{2}}}\) Output Enable}

Provides direct control of the Q output buffers. Outputs disabled force all open-collector outputs to an OFF state
and all three-state outputs to a floating or high-impedance state.
\[
\begin{aligned}
\text { Enable } & =\overline{G_{1}} \cdot \overline{G_{2}} \\
\text { Disable } & =\overline{G_{1}} \cdot \bar{G}_{2} \\
& =G_{1}+G_{2}
\end{aligned}
\]

VCC Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

\section*{FUNCTIONAL DESCRIPTION}

\section*{Applying The Am27S21}

Typical application of the Am27S21 is shown below. The Am27S21 is employed as mapping ROMs in a microprogram computer control unit. The eight-bit macroinstruction from main memory is brought into the \(A_{0}-A_{7}\) inputs of the mapping ROM array. The instruction is mapped into a 12 -bit address
space with each PROM output supplying 4 bits. The 12 bits of address are then supplied to the " \(D\) " inputs of the Am2910 as a possible next address source for microprogram memory. The MAP output of the Am2910 is connected to the \(\bar{G}_{1}\) input of the Am27S21 such that when the \(\bar{G}_{1}\) input is HIGH, the outputs of the PROMs are in the three-state mode in the case of the Am27S21. The \(\overline{G_{2}}\) input is grounded; thus data from other sources are free to drive the D inputs of the Am2910 when \(\overline{\mathrm{MAP}}\) is HIGH.


Figure 1. Microprogramming Instruction Mapping

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature ............................. -65 to \(+150^{\circ} \mathrm{C}\) Ambient Temperature with

Power Applied.................................. -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage .................................. 0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming).......-0.5 V to \(+\mathrm{V}_{\mathrm{CC}}\) Max.
DC Voltage Applied to Outputs During Programming

21 V
Output Current into Outputs During
Programming (Max. Duration of 1 sec ) ............ 250 mA
DC Input Voltage.............................. -0.5 V to +5.5 V
DC Input Current ............................ -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}


DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{3}{|c|}{Test Conditions} & Min. & Typ. & Max. & Unit \\
\hline \(\mathrm{VOH}_{\text {( }}\) (Note 1) & Output HIGH Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C}=M i n ., ~ \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\
& V_{I N}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}
\end{aligned}
\]} & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C}=M i n ., I_{O L}=16 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & & & 0.45 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Level & \multicolumn{3}{|l|}{Guaranteed input logical HIGH voltage for all inputs (Note 2)} & 2.0 & & & V \\
\hline \(V_{\text {IL }}\) & Input LOW Level & \multicolumn{3}{|l|}{Guaranteed input logical LOW voltage for all inputs (Note 2)} & & & 0.8 & V \\
\hline IIL & Input LOW Current & \multicolumn{3}{|l|}{\[
V_{C C}=M a x ., V_{I N}=0.45 \mathrm{~V}
\]} & & & -0.250 & mA \\
\hline \(\mathrm{IIH}^{\text {H}}\) & Input HIGH Current & \multicolumn{3}{|l|}{\[
V_{C C}=M_{a x .}, V_{I N}=2.7 \mathrm{~V}
\]} & & & 25 & \(\mu \mathrm{A}\) \\
\hline IsC (Note 1) & Output Short Circuit Current & \multicolumn{3}{|l|}{\[
V_{C C}=\text { Max., } V_{\text {OUT }}=0.0 \mathrm{~V}(\text { Note } 3)
\]} & -20 & & -90 & mA \\
\hline ICC & Power Supply Current & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { All inputs }=\text { GND }, \\
& V_{C C}=\text { Max. }
\end{aligned}
\]} & & & 130 & mA \\
\hline \(\mathrm{V}_{1}\) & Input Clamp Voltage & \multicolumn{3}{|l|}{\(V_{\text {CC }}=\) Min., \(I_{1 N}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline ICEX & Output Leakage Current & \[
\begin{aligned}
& V C C=M a x ., \\
& V G_{1}=2.4 \mathrm{~V}
\end{aligned}
\] & (Note 1) & \(V_{O}=V_{C C}\)
\(V_{O}=0.4 \mathrm{~V}\) & & & -40 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{Cin}^{1}\) & Input Capacitance & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=5.00 \mathrm{~V}_{.,}, T_{A}=25^{\circ} \mathrm{C} \\
& V_{I N} / V_{O U T}=2.0 \mathrm{~V} . \cdot @ \mathrm{f}=1 \mathrm{MHz} \text { (Note 4) }
\end{aligned}
\]}} & & 4 & & \multirow[b]{2}{*}{pF} \\
\hline COUT & Output Capacitance & & & & & 8 & & \\
\hline
\end{tabular}

Notes: 1. This applies to three-state devices only.
2. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment. 3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second
4. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multicolumn{4}{|c|}{Am27S21A} & \multicolumn{4}{|c|}{Am27S21} & \multirow[b]{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|l|}{COM'L} & \multicolumn{2}{|c|}{MIL.} & \multicolumn{2}{|l|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & TAVQV & Address Valid to Output Valid Access Time & & 30 & & 40 & & 45 & & 60 & ns \\
\hline 2 & TGVQZ & Delay from Output Enable Valid to Output Hi-Z & & 20 & & 25 & & 20 & & 30 & ns \\
\hline 3 & TGVQV & Delay from Output Enable Valid to Output Valid & & 20 & & 25 & & 20 & & 30 & ns \\
\hline
\end{tabular}

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in \(B\) under Switching Test Circuits.
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}


\section*{A. Output Load for all tests except TGVQZ}
B. Output Load for TGVQZ

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. \(\mathrm{S}_{1}\) is closed for all other \(A C\) tests.
3. Load capacitance includes all stray and fixture capacitance.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & INPUTS & OUTPUTS \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline  & MAY CHANGE FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline  & may Change FROML TOH & \begin{tabular}{l}
WILL BE \\
CHANGING \\
FROML TOH
\end{tabular} \\
\hline xuxu & DON'T CARE: any change PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & DOES NOT APPLY & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


\section*{DISTINCTIVE CHARACTERISTICS}
- 'SA' version offers ultrafast AC performance ( 25 ns setup and 12 ns clock-to-output)
- On-chip edge-triggered registers - ideal for pipelined microprogrammed systems
- Versatile synchronous and asynchronous enables for simplified word expansion
- Buffered common Preset ( \(\overline{\mathrm{PS}}\) ) and Clear ( \(\overline{\mathrm{CR}}\) ) inputs
- Slim, 24-pin, 300-mil lateral center package occupies approximately \(1 / 3\) the board space required by standard discrete PROM and register
- Consumes approximately \(1 / 2\) the power of separate PROM/register combination for improved system reliability
- Platinum-Silicide fuses guarantee high reliability, fast programming, and exceptionally high programming yields (typ > 98\%)

\section*{GENERAL DESCRIPTION}

The Am27S25 ( 512 words by 8 bits) is a fully decoded, Schottky array, TTL Programmable Read-Only Memory (PROM), incorporating D-type master-slave data registers on chip. This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

This device contains an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the
requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.

To offer the system designer maximum flexibility, this device contains both asynchronous and synchronous output enables as well as common asynchronous preset and clear register controls.

Upon power-up the outputs ( \(Q_{0}-Q_{7}\) ) will be in a floating or high-impedance state.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline Part Number & \multicolumn{2}{|c|}{ Am27S25SA } & \multicolumn{2}{c|}{ Am27S25A } & \multicolumn{2}{c|}{ Am27S25 } \\
\hline Address Set-up Time (ns) & 25 & 30 & 30 & 35 & 50 & 55 \\
\hline Clock-to-Ouput Delay (ns) & 12 & 15 & 20 & 25 & 27 & 30 \\
\hline Operating Range & C & M & C & M & C & M \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

Top View


LCC


LCC**


Note: Pin 1 is marked for orientation.
*Also available in a 24 -pin Flatpack. Pinout identical to DIPs.
**Also available in a 28 -pin square PLCC. Pinout identical to LCC.

\section*{LOGIC SYMBOL}


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
f. Alternate Packaging Option

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S25 & DC, DCB, PC, \\
\hline AM27S25A & PCB, LC, LCB, \\
\hline Am27S25SA & LC-S, LCB-S \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline Am27S25 & \multirow{2}{*}{ /BKA, /BLA, } \\
\hline Am27S25A & /BUA, /B3A \\
\hline Am27S25SA & \\
\hline
\end{tabular}

Valid Combinations
Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}

\section*{\(\mathbf{A}_{0}-\mathbf{A}_{8}\) Address (Inputs)}

The 9 -bit field presented at the address inputs selects one of 512 memory locations to be read from.
\(K\) Clock
CP is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-to-HIGH transition of CP.
\(\mathbf{Q}_{\mathbf{0}}-\mathbf{Q}_{7}\) Data Port (Outputs, Three-State)
Parallel data output from the pipeline register. The disabled state of these outputs is floating or high-impedance.
\(\overline{\mathbf{G}}\) Asynchronous Output Enable
Provides direct control of the \(\mathrm{Q}_{\mathrm{n}}\) output three-state drivers, independent of CP.

\section*{\(\overline{G_{S}}\) Synchronous Output Enable}

Controls the state of the \(Q_{n}\) output three-state drivers, in conjunction with CP. This is useful where more than one
registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

\section*{\(\overline{\mathbf{P S}} \quad\) Asynchronous \(\overline{\text { Preset }}\)}

Control pin used to force the state of the output data registers HIGH, independent of CP. This can be used to generate a condition for system interrupt or initialization.

\section*{\(\overline{\mathbf{C R}}\) Asynchronous \(\overline{\text { Clear }}\)}

Control pin used to force the state of the output data registers LOW, independent of CP. This can be used to generate a condition for system interrupt or initialization.
VCC Power Supply Pin
The most positive of the logic power supply pins.
GND Power Supply Pin
The most negative of the logic power supply pins.

\section*{FUNCTIONAL DESCRIPTION}

When \(V_{C C}\) power is first applied, the synchronous enable ( \(\overline{G_{S}}\) ) flip-flop will be in the set condition causing the outputs \(\left(Q_{0}-Q_{7}\right)\) to be in the OFF or high-impedance state. This occurs regardless of the state of the asynchronous enable input. A LOW-to-HIGH transition of the clock input (K) while \(\overline{\mathrm{G}_{\mathrm{S}}}\) input is LOW is required after power-up in order to enable the ouputs to an active state. Reading data is accomplished by first applying the binary word address to the address inputs ( \(A_{0}-A_{8}\) ) and a logic LOW to the synchronous enable ( \(\overline{G_{S}}\) ). During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock (K), data is transferred to the slave flip-flops which drive the output buffers. Provided that the asynchronous enable \((\bar{G})\) is also LOW, stored data will appear on the outputs \(\left(Q_{0}-Q_{7}\right)\). If \(\overline{G_{S}}\) is \(H I G H\) when the positive clock edge occurs, outputs go to the OFF or high-impedance state regardless of the state of \(\bar{G}\). The outputs may be disabled at any time by switching \(\bar{G}\) to a HIGH
level. Following the positive clock edge the address and synchronous enable inputs are free to change; changes will not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

The Am27S25 has buffered Asynchronous Preset ( \(\overline{\mathrm{PS}}\) ) and Clear ( \(\overline{\mathrm{CR}}\) ) inputs. These functions are common to all registers and are useful during power-up timeout sequences. With outputs enabled, the \(\overline{P S}\) input asserted LOW will cause all outputs to be set to a logic \(1(\mathrm{HIGH})\) state. When the \(\overline{\mathrm{CR}}\) input is LOW, the internal flip-flops of the data register are reset and a logic 0 (LOW) will appear on all outputs. These functions will control the state of the data register, independent of all other inputs but exclusive of each other.

\section*{ABSOLUTE MAXIMUM RATINGS}


Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(T_{A}\) ) ...................... 0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.75 to +5.25 V
Military (M) Devices*
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) \(\ldots \ldots \ldots \ldots \ldots . . . . . . . .5^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ......................... 4.5 to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military products \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)


Notes: 1. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not \(100 \%\) tested, but are periodically sampled at initial characterization and at any time the design is modified where capacitance may be affected.
4. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*) (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[t]{2}{*}{JEDEC Parameter Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|l|}{Am27S25SA} & \multicolumn{2}{|l|}{Am27S25A} & \multicolumn{2}{|l|}{Am27S25} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{TAVKH} & \multirow[b]{2}{*}{Address to K HIGH Setup Time} & COM'L & 25 & & 30 & & 50 & & \multirow[b]{2}{*}{ns} \\
\hline & & & MIL & 30 & & 35 & & 55 & & \\
\hline \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{TKHAX} & \multirow[t]{2}{*}{Address to K HIGH Hold Time} & COM'L & 0 & & 0 & & 0 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 0 & & 0 & & 0 & & \\
\hline \multirow[t]{2}{*}{3} & \multirow[t]{2}{*}{TKHQV1} & \multirow[t]{2}{*}{Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW) (Note 3)} & COM'L & 4 & 12 & & 20 & & 27 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 4 & 15 & & 25 & & 30 & \\
\hline \multirow[t]{2}{*}{4} & \multirow[t]{2}{*}{TKHKL TKLKH} & \multirow[b]{2}{*}{K Pulse Width (HIGH or LOW)} & COM'L & 15 & & 20 & & 20 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 20 & & 20 & & 20 & & \\
\hline \multirow[t]{2}{*}{5} & \multirow[t]{2}{*}{TGLQV} & \multirow[t]{2}{*}{Asynchronous Output Enable LOW to Output Valid (HIGH or LOW)} & COM'L & & 20 & & 25 & & 35 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 25 & & 30 & & 45 & \\
\hline \multirow[t]{2}{*}{6} & \multirow[t]{2}{*}{TGHQZ} & \multirow[t]{2}{*}{Asynchronous Output Enable HIGH to Output Hi-Z (See Note 2)} & COM'L & & 20 & & 25 & & 35 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 25 & & 30 & & 45 & \\
\hline \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{TGSVKH} & \multirow[t]{2}{*}{\(\overline{\mathrm{Gs}}\) to K HIGH Setup Time} & COM'L & 10 & & 10 & & 15 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 10 & & 10 & & 15 & & \\
\hline \multirow[t]{2}{*}{8} & \multirow[t]{2}{*}{TKHGSX} & \multirow[t]{2}{*}{\(\overline{\mathrm{G}_{S}}\) to K HIGH Hold Time} & COM'L & 0 & & 5 & & 5 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 0 & & 5 & & 5 & & \\
\hline \multirow[t]{2}{*}{9} & \multirow[t]{2}{*}{TKHQV2} & \multirow[t]{2}{*}{Delay from K HIGH to Output Valid, for initially \(\mathrm{Hi}-\mathrm{Z}\) outputs} & COM'L & & 20 & & 25 & & 35 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 25 & & 30 & & 45 & \\
\hline \multirow[t]{2}{*}{10} & \multirow[t]{2}{*}{TKHQZ} & \multirow[t]{2}{*}{Delay from K HIGH to Output Hi-Z (See Note 2)} & COM'L & & 20 & & 25 & & 35 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 25 & & 30 & & 45 & \\
\hline \multirow[t]{2}{*}{11} & \multirow[t]{2}{*}{TPSLQV TCRLQV} & \multirow[t]{2}{*}{Delay from \(\overline{P S}\) or \(\overline{C A}\) LOW to Output Valid (HIGH or LOW)} & COM'L & & 20 & & 20 & & 25 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 25 & & 25 & & 30 & \\
\hline \multirow[t]{2}{*}{12} & \multirow[t]{2}{*}{TPSHKH TCRHKH} & \multirow[t]{2}{*}{Asynchronous \(\overline{\text { PS }}\) or \(\overline{C R}\) Recovery Time} & COM'L & 15 & & 20 & & 20 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 20 & & 25 & & 25 & & \\
\hline \multirow[t]{2}{*}{13} & \multirow[t]{2}{*}{TPSLPSH TCRLCRH} & \multirow[t]{2}{*}{Asynchronous \(\overline{\text { PS }}\) or \(\overline{C R}\) Pulse Width (LOW)} & COM'L & 15 & & 20 & & 20 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 20 & & 25 & & 25 & & \\
\hline
\end{tabular}

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A. under Switching Test Circuits.
2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B. under Switching Test Circuits.
3. Minimum delay is guaranteed by design and supported by characterization data.
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}


\section*{A. Output Load for all tests except TGVQZ and TKHQZ}

B. Output Load for TGVQZ and TKHQZ

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to \(\mathrm{Hi}-\mathrm{Z}\) and \(\mathrm{Hi}-\mathrm{Z}\) to Output Data HIGH tests. \(\mathrm{S}_{1}\) is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\(\left.\begin{array}{ccc}\text { WAVEFORM } & \text { INPUTS } & \begin{array}{c}\text { OUTPUTS } \\ \text { MUST BE }\end{array} \\ \hline & \begin{array}{c}\text { WILL BE } \\ \text { STEADY }\end{array} \\ \text { STEADY }\end{array}\right\}\)


Diagram A. Using Asynchronous Enable

\section*{SWITCHING WAVEFORMS (Cont'd.)}


Diagram B. Using Synchronous Enable


Diagram C. Using Asynchronous PRESET or CLEAR

\section*{DISTINCTIVE CHARACTERISTICS}
- On-chip, edge-triggered registers - ideal for pipelined microprogrammed systems
- Versatile synchronous and asynchronous enables for simplified word expansion
- Predetermined OFF outputs on power-up
- Fast 30 ns address setup and 17 ns clock to output times
- Excellent performance over the military range
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)

\section*{GENERAL DESCRIPTION}

The Am27S27 ( 512 words by 8 bits) is a fully decoded, Schottky array, TTL-Programmable Read-Only Memory (PROM), incorporating D-type master-slave data registers on chip. This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

This device contains an 8 -bit parallel data register in the array-to-output path which allows PROM data to be stored
while other data is being addressed. This meets the requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.
To offer the system designer maximum flexibility, this device contains both asynchronous and synchronous output enables.
Upon power-up the outputs \(\left(Q_{0}-Q_{7}\right)\) will be in a floating or high-impedance state.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline Part Number & \multicolumn{2}{|c|}{ Am27S27A } & \multicolumn{2}{c|}{ Am27S27 } \\
\hline Address Setup Time & 30 ns & 35 ns & 50 ns & 55 ns \\
\hline \begin{tabular}{l} 
Clock-to-Output \\
Delay
\end{tabular} & 17 ns & 20 ns & 27 ns & 30 ns \\
\hline Operating Range & C & M & C & M \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline\(\frac{\text { Publication\# }}{03185}\) & \(\frac{\text { Rev. }}{\mathrm{E}}\) \\
Issue Date: January & \(\frac{\text { Amendment }}{1089}\) \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS Top View}


Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing


\section*{Valid Combinations}
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S27 & \multirow{2}{|c|}{ DC, DCB } \\
\cline { 1 - 1 } AM27S27A & \\
\hline
\end{tabular}

Valid Combinations list configurations planned to supported in volume for this device. Consult the local AMD sales office to confirm availability of specific combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL and CPL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:

APL Products: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

CPL Products: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. CPL Status

\begin{tabular}{|l|l|l|}
\cline { 2 - 2 } \multicolumn{1}{c|}{} & \multicolumn{2}{c|}{ Valid Combinations } \\
\hline A & AM27S27 & \multirow{2}{*}{ /BKA, /BWA } \\
\cline { 2 - 2 } L & AM27S27A & \\
\hline C & AM27S27 & \multirow{2}{*}{ IDMC } \\
\cline { 2 - 2 } & AM27S27A & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}

\section*{\(\mathrm{A}_{0}-\mathrm{A}_{\mathrm{B}}\) Address Inputs (Input)}

The 9-bit field presented at the address inputs selects one of the 512 memory locations to be read from.

\section*{\(K\) Clock (Input)}

The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-toHIGH transition of K.
\(\mathbf{Q}_{0}-\mathbf{Q}_{7}\) Data Output Port (Output)
Parallel data output from the pipeline register. The disabled state of these outputs is floating or high impedance.
\(\overline{\mathbf{G}}\) Asynchronous Output Enable (Input)
Provides direct control of the \(Q_{n}\) output three-state drivers independent of K .
\(\bar{G}_{\mathbf{S}}\) Synchronous Output Enable (Input)
Controls the state of the \(Q_{\mathrm{n}}\) output three-state drivers in conjunction with K. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

Vcc Device Power Supply Pin The most positive of the logic power supply pins.

\section*{GND Device Power Supply Pin}

The most negative of the logic power supply pins.

\section*{FUNCTIONAL DESCRIPTION}

When \(V_{C C}\) power is first applied, the synchronous enable ( \(\bar{G}_{S}\) ) flip-flop will be in the set condition causing the outputs, \(Q_{0}-Q_{7}\), to be in the OFF or high-impedance state, eliminating the need for a register clear input. This occurs regardless of the state of the asynchronous enable input. A LOW-to-HIGH transition of the clock input (K) while \(\overline{\mathrm{G}}_{S}\) input is LOW is required after power-up in order to enable the outputs to an active state. Reading data is accomplished by first applying the binary word address to the address inputs, \(A_{0}-A_{8}\), and a logic LOW to the synchronous output enable, \(\overline{\mathrm{G}}_{\mathrm{s}}\). During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock, \(K\), data is trans-
ferred to the slave flip-flops which drive the output buffers. Provided that the asynchronous enable, \(\bar{G}\), is also LOW, stored data will appear on the outputs, \(Q_{0}-Q_{7}\). If \(\mathcal{G}_{S}\) is \(H I G H\) when the positive clock edge occurs, outputs go to the OFF or high-impedance state. The outputs may be disabled at any time by switching \(\bar{G}\) to a HIGH level. Following the positive clock edge, the address and synchronous enable inputs are free to change; changes will not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature ............................ -65 to \(+150^{\circ} \mathrm{C}\) Ambient Temperature with

Power Applied -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage \(\qquad\) -0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)..........-0.5 to \(+\mathrm{V}_{\mathrm{CC}}\) Max.
DC Voltage Applied to Outputs During Programming 21 V
Output Current into Outputs During
Programming (Max Duration of 1 sec ) ............. 250 mA
DC Input Voltage............................... 0.5 V to +5.5 V
DC Input Current ............................ -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices

Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................. +4.75 V to +5.25 V
Military (M) Devices*

Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A,
Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Typ. & Max. & Unit \\
\hline VOH & Output HIGH Voitage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{C C}=\mathrm{Min.}_{1}, \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\
& \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}
\end{aligned}
\]} & 2.4 & & & \(\checkmark\) \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{C C}=\text { Min., } \mathrm{IOL}_{2}=16 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\
& \hline
\end{aligned}
\]} & & & 0.50 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Level & \multicolumn{2}{|l|}{Guaranteed input logical HIGH voltage for all inputs (Note 4)} & 2.0 & & & V \\
\hline VIL & Input LOW Level & \multicolumn{2}{|l|}{Guaranteed input logical LOW voltage for all inputs (Note 4)} & & & . 8 & V \\
\hline IL & Input LOW Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\)} & & & -0.250 & mA \\
\hline \(\mathrm{IH}_{\mathrm{H}}\) & Input HIGH Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}\)} & & & 25 & \(\mu \mathrm{A}\) \\
\hline 1 & Input HIGH Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}\)} & & & 40 & \(\mu \mathrm{A}\) \\
\hline Isc & Output Short-Circuit Current & \multicolumn{2}{|l|}{\[
\begin{array}{|l}
\hline V_{C C}=\text { Max., } V_{\text {OuT }}=0.0 \mathrm{~V} \\
\text { (Note 2) } \\
\hline
\end{array}
\]} & -20 & & -90 & mA \\
\hline Icc & Power Supply Current & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { All inputs }=G N D \\
& \mathrm{~V}_{C C}=\text { Max. } \\
& \hline
\end{aligned}
\]} & & & 185 & mA \\
\hline \(\mathrm{V}_{1}\) & Input Clamp Voltage & \multicolumn{2}{|l|}{\(\mathrm{V}_{C C}=\) Min., \(\mathrm{I}_{1}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline \multirow[t]{2}{*}{ICEX} & \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=\operatorname{Max} . \\
& V \bar{E}=2.4 \mathrm{~V}
\end{aligned}
\]} & \(\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}\) & & & 40 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) & & & -40 & \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Capacitance & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=5.00 \mathrm{~V} ., T_{A}=25^{\circ} \mathrm{C}(\text { Note } 3) \\
& V_{\text {IN }} / V_{\text {OUT }}=2.0 \mathrm{~V} . @ \mathrm{f}=1 \mathrm{MHz}(\text { Note 3) }
\end{aligned}
\]}} & & 5 & & \multirow[t]{2}{*}{pF} \\
\hline COUT & Output Capacitance & & & & 12 & & \\
\hline
\end{tabular}

Notes: 1. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one sacond.
3. Inese parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
4. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{I H}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*) (see Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Parameter Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|l|}{Am27S27A} & \multicolumn{2}{|l|}{Am27S27} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & \\
\hline \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{TAVKH} & \multirow[b]{2}{*}{Address to K HIGH Setup Time} & COM'L & 30 & & 50 & & ns \\
\hline & & & MIL & 35 & & 55 & & ns \\
\hline \multirow{2}{*}{2} & \multirow[t]{2}{*}{TKHAX} & \multirow{2}{*}{Address to K HIGH Hold Time} & COM'L & 0 & & 0 & & ns \\
\hline & & & MIL & 0 & & 0 & & ns \\
\hline \multirow[t]{2}{*}{3} & \multirow[t]{2}{*}{TKHQV1} & \multirow[t]{2}{*}{Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW)} & COM'L & & 17 & & 27 & ns \\
\hline & & & MIL & & 20 & & 30 & ns \\
\hline \multirow[t]{2}{*}{4} & \multirow[t]{2}{*}{TKHKL TKLKH} & \multirow[b]{2}{*}{K Pulse Width (HIGH or LOW)} & COM'L & 20 & & 20 & & ns \\
\hline & & & MIL & 20 & & 20 & & ns \\
\hline \multirow[t]{2}{*}{5} & \multirow[t]{2}{*}{TGLQV} & \multirow[t]{2}{*}{Asynchronous Output Enable LOW to Output Valid (HIGH or LOW)} & COM'L & & 25 & & 35 & ns \\
\hline & & & MIL & & 30 & & 45 & ns \\
\hline 6 & \multirow[t]{2}{*}{TGHQZ} & \multirow[t]{2}{*}{Asynchronous Output Enable HIGH to Output High Z (see Note 2)} & COM'L & & 25 & & 30 & ns \\
\hline 6 & & & MIL & & 30 & & 40 & ns \\
\hline \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{TGSVKH} & \multirow[t]{2}{*}{GS to K HIGH Setup Time} & COM'L & 10 & & 12 & & ns \\
\hline & & & MIL & 10 & & 15 & & ns \\
\hline \multirow[t]{2}{*}{8} & \multirow{2}{*}{TKHGSX} & \multirow[t]{2}{*}{GS to K HIGH Hold Time} & COM'L & 0 & & 0 & & ns \\
\hline & & & MIL & 0 & & 0 & & ns \\
\hline \multirow[t]{2}{*}{9} & \multirow[t]{2}{*}{TKHQV2} & \multirow[t]{2}{*}{Delay from K HIGH to Output Valid, for initially \(\mathrm{Hi}-\mathrm{Z}\) outputs} & COM'L & & 25 & & 35 & ns \\
\hline & & & MIL & & 30 & & 45 & ns \\
\hline \multirow[t]{2}{*}{10} & \multirow[t]{2}{*}{TKHQZ} & \multirow[t]{2}{*}{Delay from K HIGH to Output Hi-Z (see Note 2)} & COM'L & & 25 & & 35 & ns \\
\hline & & & MIL & & 30 & & 45 & ns \\
\hline
\end{tabular}

See also Switching Test Circuit Diagrams.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A,
2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 \(V\) output levels using the test load in B.
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}


\section*{A. Output Load for all tests except TGVQZand TKHQZ}

B. Output Load for TGVQZ and TKHQZ

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests.
\(S_{1}\) is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline waveform & inputs & OUTPUTS \\
\hline & must 8 e StEADY & WILL BE
STEADY \\
\hline \[
\pi 10
\] & MAY CHANGE FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline NT7TI & may change FROML TOH & WILL BE CHANGING FROML TOH \\
\hline xwox & DON'T CARE: ANY CHANGE permitted & Changing: state UNKNOWN \\
\hline  & \[
\begin{aligned}
& \text { Dots not } \\
& \text { APPLY }
\end{aligned}
\] & CENTER LINE IS HIGH IMPEDANCE "OFF" STAIE \\
\hline
\end{tabular}


Diagram A. Using Asynchronous Enable


Diagram B. Using Synchronous Enable

\section*{Am27S29/Am27S29A/Am27S29SA}

\section*{DISTINCTIVE CHARACTERISTICS}
- High Speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select

\section*{GENERAL DESCRIPTION}

The Am27S29 (512-words by 8 -bits) is a Schottky TTL Programmable Read-Only Memory (PROM).
This device has three-state outputs, compatible with lowpower Schottky bus standards capable of satisfying the
requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word depth expansion is facilitated by an active LOW ( \(\bar{G}\) ) output enable.

FUNCTIONAL BLOCK DIAGRAM


BD006182

PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline \begin{tabular}{l} 
Three-State \\
Part Number
\end{tabular} & \multicolumn{2}{|c|}{ Am27S29SA } & \multicolumn{2}{c|}{ Am27S29A } & \multicolumn{2}{c|}{ Am27S29 } \\
\hline \begin{tabular}{l} 
Address Access \\
Time
\end{tabular} & 30 ns & 40 ns & 35 ns & 45 ns & 55 ns & 70 ns \\
\hline \begin{tabular}{l} 
Operating \\
Range
\end{tabular} & C & M & C & M & C & M \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

Top View


LCC**


CD000691
*Also available in a 20 -pin Flatpack. Pinout identical to DIPs.
**Also available in a 20 -pin PLCC. Pinout identical to LCC.
Note: Pin 1 is marked for orientation.

\section*{LOGIC SYMBOL}


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S29 & \multirow{2}{*}{ PC, PCB, DC, DCB, } \\
\cline { 1 - 1 } AM27S29A & LC, LCB, JC, JCB \\
\hline AM27S29SA & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{ORDERING INFORMATION \\ APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:
a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

a. DEVICE NUMBER/DESCRIPTION
\(512 \times 8\) Bipolar PROMs
Am27S29 \(=\) Three State
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S29 & \\
\hline AM27S29A & \multirow{2}{*}{ /BRA, /BSA, /B2A } \\
\hline AM27S29SA & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A Tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selocted at AMM's cption.

\section*{PIN DESCRIPTION}

\section*{\(\mathbf{A}_{0}-\mathbf{A}_{\mathbf{8}} \quad\) Address (Inputs)}

The 9 -bit field presented at the address inputs selects one of 512 memory locations to be read from.
\(\mathbf{Q}_{0}-\mathbf{Q}_{7}\) Data Output Port
The outputs whose state represents the data read from the selected memory locations.
\(\overline{\mathbf{G}}\) Output Enable (Input)
Provides direct control of the Q-output buffers. Outputs disabled forces all three-state outputs to a floating or highimpedance state.

Enable \(=\bar{G}\)
Disable \(=\mathbf{G}\)

VCc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature \(\qquad\) -65 to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature with
Power Applied -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage 0.5 V to +7.0 V

DC Voltage Applied to Outputs
(Except During Programming) \(\ldots \ldots-0.5 \mathrm{~V}\) to \(+\mathrm{V}_{\mathrm{CC}}\) Max.
DC Voltage Applied to Outputs
During Programming \(\qquad\) 21 V Output Current into Outputs During Programming (Max. Duration of 1 sec ) \(\qquad\) 250 mA DC Input Voltage............................. -0.5 V to +5.5 V DC Input Current........................... - 30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) ...................... 0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{C}}\) ) ................ +4.75 V to +5.25 V
Military (M) Devices*
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage (VCC) +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{3}{|c|}{Test Conditions} & Min. & Typ. & Max. & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) (Note 1) & Output HIGH Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C}=M_{i n}, I_{O H}=-2.0 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & 2.4 & & & V \\
\hline VOL & Output LOW Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C}=M_{i n}, I_{O L}=16 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & & & 0.50 & V \\
\hline \(V_{\text {IH }}\) & Input HIGH Level & \multicolumn{3}{|l|}{Guaranteed input logical HIGH voltage for all inputs (Note 2)} & 2.0 & & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Level & \multicolumn{3}{|l|}{Guaranteed input logical LOW voltage for all inputs (Note 2)} & & & 0.8 & \(V\) \\
\hline ILL & Input LOW Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\)} & & & -0.250 & mA \\
\hline \(\mathrm{IIH}^{\text {H }}\) & Input HIGH Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\)} & & & 25 & \(\mu \mathrm{A}\) \\
\hline IsC (Note 1) & Output Short-Circuit Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}\) (Note 3)} & -20 & & -90 & mA \\
\hline ICC & Power Supply Current & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { All inputs = GND } \\
& V_{C C}=\text { Max. }
\end{aligned}
\]} & & & 160 & mA \\
\hline \(V_{1}\) & Input Clamp Voltage & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Min., \(\mathrm{I}_{\text {I }}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline \multirow[b]{2}{*}{ICEX} & \multirow[b]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=M a x . \\
& V_{G}=2.4 \mathrm{~V}
\end{aligned}
\]} & \multirow[b]{2}{*}{(Note 1)} & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) & & & 40 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & & \(\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}\) & & & -40 & \\
\hline Cin & Input Capacitance & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}\left(\text { Note 4) } \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ;\right. \\
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 4 & & pF \\
\hline COUT & Output Capacitance & \multicolumn{3}{|l|}{\(V_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}\) (Note 4) \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\); \(T_{A}=25^{\circ} \mathrm{C}\)} & & 8 & & \\
\hline
\end{tabular}

Notes: 1. This applies to three-state devices only.
2. \(V_{I L}\) and \(V_{I H}\) are input conditions of output tests and are not themselves directly tested. \(V_{I L}\) and \(V_{I H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. These parameters are not \(100 \%\) tested, but are periodically evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multicolumn{4}{|c|}{"SA" Version} & \multicolumn{4}{|c|}{"'A' Version} & \multicolumn{4}{|c|}{Standard Version} & \multirow[b]{3}{*}{Units} \\
\hline & & & \multicolumn{2}{|r|}{COM'L} & \multicolumn{2}{|c|}{MLL} & \multicolumn{2}{|l|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \multicolumn{2}{|l|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & TAVQV & Address Valid to Output Valid Access Time & & 30 & & 40 & & 35 & & 45 & & 55 & & 70 & ns \\
\hline 2 & TGVQZ & Delay from Output Enable Valid to Output \(\mathrm{Hi}-\mathrm{Z}\) & & 20 & & 25 & & 20 & & 25 & & 25 & & 30 & ns \\
\hline 3 & TGVQV & Delay from Output Enable Valid to Output Valid & & 20 & & 25 & & 20 & & 25 & & 25 & & 30 & ns \\
\hline
\end{tabular}

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in Figure A.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V ouput levels using the test load in Figure B.
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}


\section*{A. Output Load for all A-C tests except TGVQZ}

B. Output Load for TGVQZ

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to \(\mathrm{Hi}-\mathrm{Z}\) and \(\mathrm{Hi}-\mathrm{Z}\) to Output Data HIGH tests. \(S_{1}\) is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}



\section*{DISTINCTIVE CHARACTERISTICS}
- High speed - 35 ns max commercial range access time
- Excellent performance over full military and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current and three-state outputs
- Fast chip select

\section*{GENERAL DESCRIPTION}

The Am27S31 ( 512 words by 8 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in three-state output version compatible with low-power Schottky bus standards capable
of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by both active LOW ( \(\overline{\mathrm{G}_{1}}\) and \(\overline{\mathrm{G}_{2}}\) ) and active HIGH ( \(\mathrm{G}_{3}\) and \(G_{4}\) ) output enables.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline Part Number & \multicolumn{2}{|c|}{ Am27S31A } & \multicolumn{2}{c|}{ Am27S31 } \\
\hline \begin{tabular}{l} 
Address \\
Access Time
\end{tabular} & 35 ns & 45 ns & 55 ns & 70 ns \\
\hline \begin{tabular}{l} 
Operating \\
Range
\end{tabular} & C & M & C & M \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS} Top View

LCCs**
DIPs*
*Also available in a 24 -Pin Flatpack. Pinout identical to DIPs.
**Also available in a 28 -Pin Square PLCC. Pinout identical to LCC.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL

\(\begin{aligned} V_{C C} / & =\text { Power Supply } \\ G N D / & =\text { Ground }\end{aligned}\) GND/ = Ground

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
f. Alternate Packaging Option

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S31 & PC, PCB, DC, DCB, \\
\hline AM27S31A & CC, LC.S. LCB, LCB-S, \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish


\section*{Valid Combinations}
\begin{tabular}{|l|c|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S31 & /BJA, /BKA, \\
\hline AM27S31A & /BUA, /B3A \\
\hline
\end{tabular}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}

\section*{\(\mathrm{A}_{\mathbf{0}}-\mathrm{A}_{\mathbf{8}} \quad\) Address Inputs}

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.

\section*{\(\mathbf{Q}_{0}-\mathbf{Q}_{7}\) Data Output Port}

The Outputs whose state represents the data read from the selected memory locations.
\(\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{2}}, \mathrm{G}_{3}, \mathrm{G}_{4} \quad\) Output Enable
Provides direct control of the Q-output buffers. Outputs disabled forces all three-state outputs to a floating or highimpedance state.

Enable \(=\overline{G_{1}} \cdot \overline{G_{2}} \cdot G_{3} \cdot G_{4}\)
Disable \(=\overline{\overline{\mathrm{G}_{1}} \cdot \overline{\mathrm{G}_{2}} \cdot \mathrm{G}_{3} \cdot \mathrm{G}_{4}}\)
\[
=\mathrm{G}_{1}+\mathrm{G}_{2}+\overline{\mathrm{G}_{3}}+\overline{G_{4}}
\]

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

\section*{ABSOLUTE MAXIMUM RATINGS}

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}
```

Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) ....................... 0 to $+75^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{C}}$ ) ................ +4.75 V to +5.25 V
Military (M) Devices*

```

```

    Supply Voltage ( \(\mathrm{VCC}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V
    Operating ranges define those limits between which the
    functionality of the device is guaranteed.
    *Military Product \(100 \%\) tested at \(\mathrm{C}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and
    \(-55^{\circ} \mathrm{C}\).
    ```

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A,
Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{3}{|c|}{Test Conditlons} & Min. & Typ. & Max. & Unit \\
\hline V \({ }_{\text {OH }}\) (Note 1) & Output HIGH Voltage & \multicolumn{3}{|l|}{\begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA}
\] \\
\(V_{I N}=V_{I H}\) or \(V_{I L}\)
\end{tabular}} & 2.4 & & & V \\
\hline VOL & Output LOW Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C}=M i n ., I_{O L}=16 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & & & 0.50 & V \\
\hline \(\mathrm{V}_{1 \mathrm{H}}\) & Input HIGH Level & \multicolumn{3}{|l|}{Guaranteed input logical HIGH voltage for all inputs (Note 2)} & 2.0 & & & V \\
\hline \(V_{\text {IL }}\) & Input LOW Level & \multicolumn{3}{|l|}{Guaranteed input logical LOW voltage for all inputs (Note 2)} & - & & 0.8 & V \\
\hline ILL & Input LOW Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\) Max., \(\mathrm{V}_{\mathbb{N}}=0.45 \mathrm{~V}\)} & & & -0.250 & mA \\
\hline \(\mathrm{liH}^{\text {H }}\) & Input HIGH Current & \multicolumn{3}{|l|}{\(V_{C C}=\) Max., \(V_{I N}=2.7 \mathrm{~V}\)} & & & 25 & \(\mu \mathrm{A}\) \\
\hline ISC (Note 1) & Output Short-Circuit Current & \multicolumn{3}{|l|}{\(V_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}\) (Note 3)} & -20 & & -90 & mA \\
\hline Icc & Power Supply Current & \multicolumn{3}{|l|}{All inputs \(=\) GND \(V_{C C}=\) Max.} & & & 175 & mA \\
\hline \(\mathrm{V}_{1}\) & Input Clamp Voltage & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\) Min., \(\mathrm{I}^{\mathrm{N}}=10-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline \multirow{3}{*}{ICEX} & \multirow{3}{*}{Output Leakage Current} & \multirow{3}{*}{\[
\begin{aligned}
& V_{C C}=\operatorname{Max} . \\
& V_{G}=2.4 \mathrm{~V}
\end{aligned}
\]} & & \(V_{O}=V_{C C}\) & & & 40 & \multirow{3}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \multirow[t]{2}{*}{(Note 1)} & \(\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}\) & & & 40 & \\
\hline & & & & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) & & & -40 & \\
\hline \(\mathrm{Cl}_{\text {IN }}\) & Input Capacitance & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{I N}=2.0 \vee @ f=1 \mathrm{MHz} \text { (Note 4) } \\
& V_{C C}=5 V_{1} T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 4 & & \multirow[t]{2}{*}{pF} \\
\hline Cout & Output Capacitance & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{\text {OUT }}=2.0 \mathrm{~V} @ f=1 \mathrm{MHz} \text { (Note 4) } \\
& V_{C C}=5 \mathrm{~V}_{\mathrm{A}} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 8 & & \\
\hline
\end{tabular}

Notes: 1. This applies to three-state devices only.
2. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multicolumn{4}{|c|}{Am27S31A} & \multicolumn{4}{|c|}{Am27S31} & \multirow[b]{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|r|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \multicolumn{2}{|r|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & TAVQV & Address Valid to Output Valid Access Time & & 35 & & 45 & & 55 & & 70 & ns \\
\hline 2 & TGVQZ & Delay from Output Enable Valid to Output Hi-Z & & 20 & & 25 & & 25 & & 30 & ns \\
\hline 3 & TGVQV & Delay from Output Enable Valid to Output Valid & & 20 & & 25 & & 25 & & 30 & ns \\
\hline
\end{tabular}

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V ouput levels using the test load in B under Switching Test Circuits.
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}

A. Output Load for all A-C tests
except TGVQZ except TGVQZ
Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests.
\(S_{1}\) is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & inputs & OUTPUTS \\
\hline & MUST BE STEAOY & will be STEADY \\
\hline  & MAY CHANGE FROMHTOL & WILL 8 E CHANGING FROMHTOL \\
\hline \[
\sqrt{77 \pi}
\] & MAY CHANGE FROMLTOH & WILL BE CHANGING FROMLTOH \\
\hline Nown & DON'T CARE; ANY CHANGE PERMITTED & Changing: STATE UNKNOWN \\
\hline  & does not APPLY & \begin{tabular}{l}
CENTER \\
LINE IS HIGH impedance "OFF" STATE
\end{tabular} \\
\hline
\end{tabular}


Am27S33/27S33A

\section*{DISTINCTIVE CHARACTERISTICS}
- High speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select

\section*{GENERAL DESCRIPTION}

The Am27S33 (1024 words by 4 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in three-state (Am27S33) output versions. These outputs are compatible with low-power Schotkky bus standards capable of satisfying the require-
ments of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by active LOW ( \(\overline{G_{1}} \&\) \(\overline{G_{2}}\) ) output enables.

BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline \begin{tabular}{l} 
Three-State \\
Part Number
\end{tabular} & \multicolumn{2}{|c|}{ Am27S33A } & \multicolumn{2}{c|}{ Am27S33 } \\
\hline \begin{tabular}{l} 
Address \\
Access Time
\end{tabular} & 35 ns & 45 ns & 55 ns & 70 ns \\
\hline \begin{tabular}{l} 
Operating \\
Range
\end{tabular} & C & M & C & M \\
\hline
\end{tabular}

*Also available in 18 -pin Flatpack. Pinout identical to DIPs.
**Also available in a 20 -pin square PLCC. Pinout identical to LCC.
Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS002500

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing


\section*{Valid Combinations}
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S33 & PC, PCB, DC, DCB, \\
\hline AM27S33A & FC, FCB, LC, LCB, JC, \\
\hline
\end{tabular}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S33 & /BVA \\
\hline AM27S33A & /BYA \\
\hline & /B2A \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}

\section*{\(\mathrm{A}_{0}-\mathrm{Ag}_{9}\) Address Inputs}

The 10 -bit field presented at the address inputs selects one of 1024 memory locations to be read from.
\(Q_{0}-Q_{3}\) Data Output Port
The outputs whose state represents the data read from the selected memory locations.

\section*{\(\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{2}}\) Output Enable}

Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an OFF state
and all three-state outputs to a floating or high-impedance state.
\[
\begin{aligned}
\text { Enable } & =\overline{\mathrm{G}_{1}} \cdot \overline{\mathrm{G}_{2}} \\
\text { Disable } & =\overline{\overline{\mathrm{G}_{1}} \cdot \overline{\mathrm{G}_{2}}} \\
& =\mathrm{G}_{1}+\mathrm{G}_{2}
\end{aligned}
\]

VCC Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature \(\qquad\)
Ambient Temperature with
Power Applied
.-55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage..................................-0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming) ....... -0.5 V to \(+\mathrm{V}_{\mathrm{Cc}}\) Max.
DC Voltage Applied to Outputs During Programming \(\qquad\)
Output Current into Outputs During
Programming (Max Duration of 1 sec ) \(\qquad\)
DC Input Voltage.............................. 0.5 V to +5.5 V
DC Input Current............................ -30 mA to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) ..................... 0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage (VCC) .................. +475 V to +5.25 V
Military (M) Devices*
Case Temperature ( \(T_{\mathrm{C}}\) ) \(\ldots . . . . . . . . . . . . . . . .-55\) to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( VCC ) ................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military Product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{3}{|c|}{Test Conditions} & Min. & Typ. & Max. & Unit \\
\hline VOH & Output HIGH Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{IOH}=-2.0 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{\mathrm{IL}}
\end{aligned}
\]} & 2.4 & & . & V \\
\hline VOL & Output LOW Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C}=M i n, I_{O L}=16 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & & & 0.45 & V \\
\hline \(\mathrm{V}_{1} \mathrm{H}\) & Input HIGH Level & \multicolumn{3}{|l|}{Guaranteed input logical HIGH voltage for all inputs (Note 1)} & 2.0 & & & V \\
\hline \(V_{\text {IL }}\) & Input LOW Level & \multicolumn{3}{|l|}{Guaranteed input logical LOW voltage for all inputs (Note 1)} & & & 0.8 & \(V\) \\
\hline ILL & Input LOW Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\)} & & & -0.250 & mA \\
\hline IIH & Input HIGH Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {, }, ~} \mathrm{~V}_{\text {IN }}=2.7 \mathrm{~V}\)} & & & 25 & \(\mu \mathrm{A}\) \\
\hline \[
\begin{aligned}
& \text { ISC } \\
& \text { (Note 1) }
\end{aligned}
\] & Output Short-Circuit Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{C C}=\) Max., \(\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}\) (Note 2)} & -20 & & -90 & mA \\
\hline \multirow[b]{2}{*}{ICC} & \multirow[b]{2}{*}{Power Supply Current} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{All inputs = GND, \(V_{C C}=\) Max.}} & COM'L & & & 140 & \multirow[t]{2}{*}{mA} \\
\hline & & & & MIL & & & 145 & \\
\hline \(V_{1}\) & Input Clamp Voltage & \(\mathrm{V}_{\text {CC }}=\) Min., II & \(-18 \mathrm{~mA}\) & & & & -1.2 & V \\
\hline \multirow{3}{*}{ICEX} & \multirow{3}{*}{Output Leakage Current} & \multirow{3}{*}{\[
\begin{aligned}
& V_{C C}=\operatorname{Max} . \\
& V_{G_{1}}=2.4 V
\end{aligned}
\]} & & \(V_{O}=V_{C C}\) & & & 40 & \multirow{3}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \multirow[t]{2}{*}{(Note 1)} & \(\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}\) & & & 40 & \\
\hline & & & & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) & & & -40 & \\
\hline \(\mathrm{CiN}_{\text {I }}\) & Input Capacitance & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ f=1 \mathrm{MHz} \text { (Note 3) } \\
& \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 5 & & \multirow[b]{2}{*}{pF} \\
\hline Cout & Output Capacitance & \multicolumn{3}{|l|}{\(V_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}\) (Note 3)
\[
V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\]} & & 8 & & \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device Gicuisd aird inciucue ail overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than orie second.
3. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products,
Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multicolumn{4}{|c|}{Am27S33A} & \multicolumn{4}{|c|}{Am27S33} & \multirow[b]{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|r|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \multicolumn{2}{|l|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & TAVQV & Address Valid to Output Valid Access Time & & 35 & & 45 & & 55 & & 70 & ns \\
\hline 2 & TGVQZ & Delay from Output Enable Valid to Output Hi-Z & & 20 & & 25 & & 25 & & 30 & ns \\
\hline 3 & TGVQV & Delay from Output Enable Valid to Output Valid & & 20 & & 25 & & 25 & & 30 & ns \\
\hline
\end{tabular}

See also Switching Test Circuit.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V .
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUIT}


Notes: 1. TAVQV is tested with switch \(S_{1}\) closed and \(C_{L}=50 \mathrm{pF}\).
2. For three-state outputs, TGVQV is tested with \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) to the 1.5 V level; \(\mathrm{S}_{1}\) is open for high impedance to HIGH tests and closed for high impedance to LOW tests. TGVQZ is tested with \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\). HIGH to high-impedance tests are made with \(\mathrm{S}_{1}\) open to an output voltage of steady state HIGH -0.5 V ; LOW to high-impedance tests are made with \(\mathrm{S}_{1}\) closed to the steady state LOW + 0.5 V level.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORM}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & inputs & outputs \\
\hline & must be STEADY & will be Steady \\
\hline \[
1010
\] & may Change FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline \(\sqrt{17 T}\) & may chance froml tom & WILLBE Changing FROMLTOH \\
\hline xuxy & DONT CARE, ANY CHANGE PERMITTED & CHANGING. STATE UNKNOWN \\
\hline  & \[
\begin{aligned}
& \text { DOESNOT } \\
& \text { APPLY }
\end{aligned}
\] & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


\title{
Am27S35/S35A/Am27S37/S37A
}

\section*{8,192-Bit (1024x8) Bipolar Registered PROM with Programmable INITIALIZE Input}

\section*{DISTINCTIVE CHARACTERISTICS}
- Slim, 24-pin, 300-mil lateral center package occupies approximately \(1 / 3\) the board space required by standard discrete PROM and register
- Consumes approximately \(1 / 2\) the power of separate PROM/register combination for improved system reliability
- Versatile programmable asynchronous or synchronous enable for simplified word expansion
- Buffered common INITIALIZE input either asynchronous (Am27S35) or synchronous (Am27S37)
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98\%)

\section*{GENERAL DESCRIPTION}

The Am27S35 and the Am27S37 ( 1024 words by 8 bits) are fully decoded, Schottky array, TTL Programmable ReadOnly Memories (PROMs), incorporating D-type masterslave data registers on chip. These devices have threestate outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

These devices contain an 8 -bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control
stores where instruction execute and instruction fetch are performed in parallel.

To offer the system designer maximum flexibility, these devices contain both asynchronous ( \(\overline{\mathrm{G}}\) ) and synchronous ( \(\overline{\mathrm{G}}\) ) output enables.
These devices contain a single pin initialize function capable of loading any arbitrary microinstruction for system interrupt or initialization. On the Am27S35 this function operates asynchronously, independent of clock. The Am27S37 provides synchronous operation of this function.

Upon power-up the outputs ( \(\mathrm{Q}_{0}-\mathrm{Q}_{7}\) ) will be in a floating or high-impedance state.

BLOCK DIAGRAM


BD006352

PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline Part Number Asynchronous Initialize & \multicolumn{2}{|c|}{ Am27S35A } & \multicolumn{2}{c|}{ Am27S35 } \\
\hline Part Number Synchronous Initialize & \multicolumn{2}{|c|}{ Am27S37A } & \multicolumn{2}{c|}{ Am27S37 } \\
\hline Address Setup Time & 35 ns & 40 ns & 40 ns & 45 ns \\
\hline Clock-to-Output Delay & 20 ns & 25 ns & 25 ns & 30 ns \\
\hline Operating Range & C & M & C & M \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline\(\frac{\text { Publication \# }}{03187}\) & \(\frac{\text { Rev. }}{\mathrm{D}}\) \\
Issue Date: January 1989 \\
\hline
\end{tabular}

*Also available in a 24 -pin Flatpack. Pinout identical to DIPs.
**Also available in a 28 -pin Square PLCC. Pinout identical to LCC.

\section*{Note: Pin 1 is marked for orientation.}

\section*{LOGIC SYMBOL}


LS000172

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
f. Alternate Packaging Option

a. DEVICE NUMBER/DESCRIPTION

Am27S35/Am27S37
8,192-Bit ( \(1024 \times 8\) ) Bipolar Registered PROM with Programmable
INITIALIZE Input
Am27S35 \(=\) Asynchronous Initialize
Am27S37 = Synchronous Initialize
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S35 & \\
\hline AM27S35A & DC, DCB, PC, PCB, \\
\hline AM27S37 & LC, LCB, LC-S, LCB-S, \\
\cline { 1 - 1 } AM27S37A & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S35 & \\
\hline AM27S35A & \multirow{3}{*}{ IBLA, /BKA } \\
\hline AM27S37 & /BUA, /B3A \\
\hline AM27S37A & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}
\(\mathrm{A}_{0}-\mathrm{A}_{9}\) Address inputs
The 10 -bit field presented at the address inputs selects one of 1024 memory locations to be read from.

\section*{K Clock}

The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-toHIGH transition of K.
\(\mathbf{Q}_{0}-\mathbf{Q}_{7}\) Data Output Port
Parallel data output from the pipeline register. The disabled state of these outputs is floating or high impedance.
\(\overline{\mathbf{G}}\) Asynchronous Output Enable
Provides direct control of the Q-output, three-state drivers independent of K .
\(\overline{G_{S}}\) Synchronous Output Enable
Controls the state of the Q-output, three-state drivers in conjunction with K. This is useful where more than one registered PROM is bussed together for word-depth
expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

\section*{ī Asynchronous Initialize (Am27S35)} Control pin used to initialize the output data registers from a programmable word independent of \(K\). This can be used to generate any arbitrary microinstruction for system interrupt or initialization.

\section*{Is Synchronous Initialize (Am27S37)}

Control pin used to initialize the output data registers from a programmable word in conjunction with \(K\). This can be used to generate any arbitrary microinstruction for system interrupt or initialization.
Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

\section*{FUNCTIONAL DESCRIPTION}

The Am27S35A/35 and Am27S37A/37 are Schottky TTL programmable read only memories (PROMs) incorporating true D-type, master-slave data registers on chip. These devices feature the versatile 1024 -word by 8 -bit organization and are available with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register. The Am27S35A/35 and Am27S37A/37 also offer maximum flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables.

When \(\mathrm{V}_{\mathrm{CC}}\) power is first applied, the synchronous enable ( \(\overline{\mathrm{G}_{\mathrm{S}}}\) ) flip-flop will be in the set condition causing the outputs ( \(\mathrm{Q}_{0}-\mathrm{Q}_{7}\) ) to be in the OFF or high-impedance state. This occurs regardless of the state of the asynchronous enable input. A LOW-to-HIGH transition of the clock input (K) while \(\overline{\mathrm{G}}_{\mathrm{S}}\) input is low is required after power-up in order to enable the outputs to an active state. Reading data is accomplished by first applying the binary word address to the address inputs ( \(\mathrm{A}_{0}-\mathrm{A}_{9}\) ) and a logic LOW to the synchronous enable ( \(\overline{\mathrm{G}_{\mathrm{S}}}\) ). Duning the addross sotup timo, storod data is acocosed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock ( K ), data is transferred to the slave flip-flops which drive the output buffers. Provided that the asynchronous enable ( \(\overline{\mathrm{G}}\) ) is also LOW, stored data will appear on the outputs \(\left(Q_{0}-Q_{7}\right)\). If \(\left(\overline{G_{S}}\right)\) is HIGH when the positive clock edge occurs, outputs go to the OFF or high-impedance state regardless of the value of \((\overline{\mathrm{G}})\). The outputs may be disabled at any time by switching ( \(\overline{\mathrm{G}}\) ) to a HIGH level. Following the positive clock edge, the address and synchronous enable inputs are free to change; changes will not affect the outputs until another positive clock edge
occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.
These devices also contain a built-in initialize function. When activated, the initialize control input (i) causes the contents of an additional (1025th) 8 -bit word to be loaded into the on-chip register. This extra word is user programmable. Since each bit is individually programmable, the initialize function can be used to load any desired combination of HIGHs and LOWs into the register. In the unprogrammed state, activating II will perform a register CLEAR (all outputs LOW). If all bits of the initialize word are programmed, activating İ performs a register PRESET (all outputs HIGH).

This ability to tailor the initialize outputs to the system requirements simplifies system design and enhances performance. The initialize function is useful during power-up and timeout sequences. This flexible feature can also facilitate implementation of other sophisticated functions such as a built-in 'jump-start' address.
The Am27S35A/35 has an asynchronous initialize input (i). Applying a LOW to the I input causes an immediate load of the programmed initialize word into the slave flip-flops of the register independent of all other inputs (including K). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( \(\overline{\mathrm{G}}\) ) LOW.
The Am27S37A/37 has a synchronous \(\overline{\text { I }}\) input. Applying a LOW to the \(\bar{s}\) input causes an immediate load of the programmed initialize word into the master flip-flops of the register only independent of all other inputs (including K). To bring this data to the device outputs, the synchronous enable ( \(\overline{\mathrm{G}_{\mathrm{S}}}\) ) should be held LOW until the next LOW-to-HIGH transition of the clock (K). Following this, the data will appear on the outputs after the asynchronous enable \((\overline{\mathrm{G}})\) is brought LOW.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature \(\qquad\) Ambient Temperature with
Power Applied................................... -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage .................................. 0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming).......-0.5 V to \(+\mathrm{V}_{\mathrm{CC}}\) Max.
DC Voltage Applied to Outputs
During Programming Out

Output Current into Outputs During
Programming (Max. Duration of 1 sec ) ............. 250 mA
DC Input Voltage...............................-0.5 V to +5.5 V
DC Input Current ............................. -30 mA to +5 mA

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(T_{A}\) ) \(\ldots \ldots \ldots \ldots \ldots \ldots \ldots . .0\) to \(+75^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................. +4.75 V to +5.25 V
Military (M) Devices*
Case Temperature (TC) \(\qquad\)
Supply Voltage (VCC) .................... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A,
Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|l|}{Test Conditions} & Min. & Tур. & Max. & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \[
\begin{aligned}
& V_{C C}=\text { Min., } I_{O H}=-2.0 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\] & & 2.4 & & & V \\
\hline \(\mathrm{VOL}_{\text {O }}\) & Output LOW Voltage & \[
\begin{aligned}
& V_{\mathrm{CC}}=\text { Min., } \mathrm{OL}=16 \mathrm{~mA} \\
& V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}
\end{aligned}
\] & & & & 0.50 & V \\
\hline \(\mathrm{V}_{\mathrm{H}}\) & Input HIGH Level & Guaranteed input logical HIGH voltage for all inputs (Note 1) & & 2.0 & & & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Level & Guaranteed input logical LOW voltage for all inputs (Note 1) & & & & 0.8 & V \\
\hline ILL & Input LOW Current & \(\mathrm{V}_{\mathrm{CC}}=\) Max., \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\) & & & & -0.250 & mA \\
\hline IIH & Input HIGH Current & \(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}\) & & & & 40 & \(\mu \mathrm{A}\) \\
\hline ISC & Output Short-Circuit Current & \(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}\) (Note 2) & & -20 & & -90 & mA \\
\hline ICC & Power Supply Current & All inputs \(=\) GND, \(\mathrm{V}_{\text {CC }}=\) Max. & & & & 185 & mA \\
\hline \(\mathrm{V}_{1}\) & Input Clamp Voltage & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{l}_{\mathbb{N}}=-18 \mathrm{~mA}\) & & & & -1.2 & V \\
\hline ICex & Output Leakage Current & \[
\begin{aligned}
& V_{C C}=M a x . \\
& V_{G}=2.4 \mathrm{~V}
\end{aligned}
\] & \(V_{O}=V_{C C}\)
\(V_{O}=0.4 \mathrm{~V}\) & & & -40 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{Cin}_{\text {I }}\) & Input Capacitance & \[
\begin{aligned}
& V_{I N}=2.0 \vee @ f=1 \mathrm{MHz} \text { (Note 3) } \\
& V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & & 5 & & \\
\hline Cout & Output Capacitance & VOUT \(=2.0 \mathrm{~V} @ f=1 \mathrm{MHz}\) (Note 3) \(V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\) & & & 12 & & pr \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Only one output should be shorted at a time. Duration of the short-circuit test should not be more than one second.
3. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (For APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*) (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Parameter Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Am27S35A/ } \\
& \text { Am27S37A }
\end{aligned}
\]} & \multicolumn{2}{|r|}{\[
\begin{aligned}
& \text { Am27S35/ } \\
& \text { Am27S37 }
\end{aligned}
\]} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & \\
\hline \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{TAVKH} & \multirow[t]{2}{*}{Address to K HIGH Setup Time} & COM'L & 35 & & 40 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 40 & & 45 & & \\
\hline \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{TKHAX} & \multirow[t]{2}{*}{Address to K HIGH Hold Time} & COM'L & 0 & & 0 & & \multirow[b]{2}{*}{ns} \\
\hline & & & MIL & 0 & & 0 & & \\
\hline \multirow[t]{2}{*}{3} & \multirow[t]{2}{*}{\(\mathrm{TKHQV}_{1}\)} & \multirow[t]{2}{*}{Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW)} & COM'L. & & 20 & & 25 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 25 & & 30 & \\
\hline \multirow[t]{2}{*}{4} & \multirow[t]{2}{*}{TKHKL TKLKH} & \multirow[t]{2}{*}{K Pulse Width (HIGH or LOW)} & COM'L & 20 & & 20 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 20 & & 20 & & \\
\hline \multirow[t]{2}{*}{5} & \multirow[t]{2}{*}{TGLQV} & \multirow[t]{2}{*}{Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3)} & COM'L & & 25 & & 30 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 30 & & 35 & \\
\hline \multirow[t]{2}{*}{6} & \multirow[t]{2}{*}{TGHQZ} & \multirow[t]{2}{*}{\begin{tabular}{l}
Asynchronous Output Enable HIGH to Output Hi-Z \\
(See Notes 2 \& 3)
\end{tabular}} & COM'L & & 25 & & 30 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 30 & & 35 & \\
\hline \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{TGSVKH} & \multirow[t]{2}{*}{\(\overline{G_{S}}\) to K HIGH Setup Time (See Note 4)} & COM'L & 15 & & 15 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL. & 15 & & 15 & & \\
\hline \multirow[t]{2}{*}{8} & \multirow[t]{2}{*}{TKHGSX} & \multirow[t]{2}{*}{\(\overline{G_{S}}\) to K HIGH Hold Time (See Note 4)} & COM'L & 5 & & 5 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 5 & & 5 & & \\
\hline \multirow[t]{2}{*}{9} & \multirow[t]{2}{*}{TKHQV2} & \multirow[t]{2}{*}{Delay from K HIGH to Output Valid, for initially Hi Z outputs (See Note 4)} & COM'L & & 25 & & 30 & \multirow{2}{*}{ns} \\
\hline & & & MIL & & 30 & & 35 & \\
\hline \multirow[t]{2}{*}{10} & \multirow[t]{2}{*}{TKHQZ} & \multirow[t]{2}{*}{Delay from K HiGH to Output Hi-Z (See Notes 2 \& 4)} & COM'L & & 25 & & 30 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 30 & & 35 & \\
\hline \multirow[t]{2}{*}{11} & \multirow[t]{2}{*}{TILQV} & \multirow[t]{2}{*}{Delay from II LOW to Output Valid (HIGH or LOW) (See Note 5)} & COM'L & & 30 & & 35 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 35 & & 40 & \\
\hline \multirow[t]{2}{*}{12} & \multirow[t]{2}{*}{TIHKH} & \multirow[t]{2}{*}{Asynchronous i Recovery Time (See Note 5)} & COM'L & 20 & & 20 & & \multirow[b]{2}{*}{ns} \\
\hline & & & MIL & 20 & & 25 & & \\
\hline \multirow[t]{2}{*}{13} & \multirow[t]{2}{*}{TILIH} & \multirow[t]{2}{*}{Asynchronous ī Pulse Width (See Note 5)} & COM'L & 25 & & 25 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 30 & & 30 & & \\
\hline \multirow[t]{2}{*}{14} & \multirow[t]{2}{*}{TISVKH} & \multirow[t]{2}{*}{IS to K HIGH Setup Time (See Note 6)} & COM'L & 25 & & 30 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 30 & & 35 & & \\
\hline \multirow[t]{2}{*}{15} & \multirow[t]{2}{*}{TKHISX} & \multirow[t]{2}{*}{Is to K HIGH Hold Time (See Note 6)} & COM'L & 0 & & 0 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 0 & & 0 & & \\
\hline
\end{tabular}

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.
2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.
3. Applies only when Asynchronous Enable ( \(\overline{\mathrm{G}})\) function is used.
4. Applies only when Synchronous Enable ( \(\overline{G_{S}}\) ) function is used.
5. Applies only to the Am27S35 (Asynchronous Initialize (I)) version.
6. Applies only to the Am27S37 (Synchronous Initialize (is)) version.
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}

A. Output Load for All AC Tests Except TGHQZ and TKHQZ
Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. \(\mathrm{S}_{1}\) is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline Wave form & inputs & OUTPUTS \\
\hline & MUSTBE STEADY & WILL BE STEADY \\
\hline \[
0101
\] & may change FROMHTOL & WILLBE CHANGING FROMHTOL \\
\hline  & MAY CHANGE FROMLTOH & WILL BE CHANGING FROMLTOH \\
\hline xwn & DONT CARE: any change PERMITTED & Changing: state UNKNOWN \\
\hline  & \[
\begin{aligned}
& \text { DOES NOT } \\
& \text { APPLY }
\end{aligned}
\] & CENTER LINE IS HIGH IMPEDANCE OFF" STATE \\
\hline
\end{tabular}

\section*{SWITCHING WAVEFORMS (Cont'd.)}


Timing Set 1. Using Asynchronous Enable


Timing Set 2. Using Synchronous Enable

\section*{SWITCHING WAVEFORMS (Cont'd.)}


WF021601
Timing Set 4. Using Synchronous Initialize Am27S37 Only

\section*{DISTINCTIVE CHARACTERISTICS}
- Ultra-fast access time "A" version (35 ns Max.)
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat \(A C\) performance over military range
- Member of generic PROM series utilizing standard programming algorithm

\section*{GENERAL DESCRIPTION}

The Am27S41 ( 4,096 words by 4 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device has three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls,
mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by active LOW ( \(\overline{G_{1}} \& \overline{G_{2}}\) ) output enables.
As an APL product, this device is also offered in a powerswitched version, the Am27PS41.

BLOCK DIAGRAM

*E nomenclature applies only to Am27PS power-switched version.
PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|}
\hline Part Number & \multicolumn{2}{|c|}{ Am27S41A } & \multicolumn{2}{c|}{ Am27S41 } & Am27PS41 \\
\hline \begin{tabular}{l} 
Address Access \\
Time
\end{tabular} & 35 ns & 50 ns & 50 ns & 65 ns & 65 ns \\
\hline Operating Range & C & M & C & M & M \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS Top View}


PLCC


02122-001A
CD011750

Note: Pin 1 is marked for orientation.
LOGIC SYMBOL


LS000043
*E nomenclature applies only to Am27PS power-switched version.

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing


\section*{Valid Combinations}
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S41 & PC, PCB, \\
\cline { 1 - 1 } AM27S41A & DC, DCB, \\
\hline
\end{tabular}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S41 & \\
\hline AM27S41A & /BRA \\
\hline AM27PS41 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}

\section*{\(\mathbf{A}_{\mathbf{0}}\) - \(\mathrm{A}_{11}\) Address Inputs}

The 12-bit field presented at the address inputs selects one of 4,096 memory locations to be read from.
\(\mathbf{Q}_{0}-\mathbf{Q}_{3} \quad\) Data Output Port
The outputs whose state represents the data read from the selected memory locations.

\section*{\(\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{2}}\) Output Enable}

Provides direct control of the Q-output, three-state buffers. Outputs disabled forces all outputs to a floating or high-
impedance state. On power-switched version, the disabled state reduces the ICC to ICCD.

Enable \(=\overline{G_{1}} \cdot \overline{G_{2}}\)
Disable \(=\overline{\overline{G_{1}} \cdot \overline{G_{2}}}\)
\[
=\mathrm{G}_{1} \cdot \mathrm{G}_{2}
\]

Vcc Device Power Supply Pin The most positive of the logic power supply pins.
GND Device Power Supply Pin The most negative of the logic power supply pins.

\section*{FUNCTIONAL DESCRIPTION}

\section*{Power Switching}

The Am27PS41 is a power-switched device, When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, ICC is reduced to half its full operating amount . Due to this unique feature, there are special considerations which should be followed in order to optimize performance:
1. When the Am27PS41 is selected by a low level on \(\bar{E}_{1}\), a current surge is placed on the \(V_{C C}\) supply due to the powerup feature in order to minimize the effects of this current transient, it is recommended that a \(0.1 \mu\) feramic capacitor be connected from pin 20 to pin 10 at each device. (See Figure 1.)
2. Address access time (TAVQ1) can be optimized if a chip enable set-up time (TEVAV) of greater than 25 ns is ovserved. Negative set-up times on chip enable ( \(\mathrm{TEVAV}<0\) ) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B.)

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature \(\qquad\) .-65 to \(+150^{\circ} \mathrm{C}\) Ambient Temperature with Power Applied ..-55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage.................................. 0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming) ....... 0.5 V to \(+\mathrm{V}_{\mathrm{CC}}\) Max. DC Voltage Applied to Outputs During Programming \(\qquad\) Output Current into Outputs During Programming (Max. Duration of 1 sec ) sec) ............ 250 mA
DC Input Voltage -0.5 V to +5.5 V
DC Input Current ........................... -30 mA to +5 mA

\section*{OPERATING RANGES}

\author{
Commercial (C) Devices \\ Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) to \(+75^{\circ} \mathrm{C}\) \\ Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................ +4.75 V to +5.25 V
}

Military (M) Devices
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) ...................... -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Military Products \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A,
Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|l|}{Test Conditions} & Min. & Typ. & Max. & Unit \\
\hline VOH & Output HIGH Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{C C}=\text { Min., } \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\
& V_{\text {IN }}=V_{I H} \text { or } V_{\mathrm{IL}}
\end{aligned}
\]} & 2.4 & & & V \\
\hline \multirow[t]{2}{*}{VOL} & \multirow[t]{2}{*}{Output LOW Voltage} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=\text { Min., } I_{\text {OL }}=16 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & COM'L & & & 0.45 & \multirow[t]{2}{*}{V} \\
\hline & & & MIL & & & 0.50 & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input High Level & \multicolumn{2}{|l|}{Guaranteed input logical HIGH voltage for all inputs (Note 3)} & 2.0 & & & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input LOW Level & \multicolumn{2}{|l|}{Guaranteed input logical LOW voltage for all inputs (Note 3)} & & & 0.8 & \(\checkmark\) \\
\hline \({ }_{\text {IL }}\) & Input LOW Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\)} & & & -0.250 & mA \\
\hline 1 IH & Input HIGH Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{C C}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}\)} & & & 40 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Isc} & \multirow[t]{2}{*}{Output Short-Circuit Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V} \\
& \text { (Note 1) }
\end{aligned}
\]} & COM'L & -20 & & -90 & \multirow[t]{2}{*}{mA} \\
\hline & & & MIL & -15 & & -90 & \\
\hline \multirow[b]{2}{*}{Icc} & \multirow[b]{2}{*}{Power Supply Current} & \multirow[b]{2}{*}{\(V_{C C}=\) Max. All inputs \(=0.0 \mathrm{~V}\)} & COM'L & & & 165 & \multirow[b]{2}{*}{mA} \\
\hline & & & MIL & & & 170 & \\
\hline \({ }^{\prime} \mathrm{CCO}{ }^{*}\) & Am27PS Version Power Down Supply Current & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\
& \mathrm{~V}_{\mathrm{E}_{1}}=2.4 \mathrm{~V} \text {, All other inputs }=0.0 \mathrm{~V}
\end{aligned}
\]} & & & 85 & mA \\
\hline \(\mathrm{V}_{1}\) & Input Clamp Voltage & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Min., \(\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline \multirow[t]{2}{*}{Icex} & \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{\mathrm{CC}}=\operatorname{Max} \\
& \mathrm{V}_{\mathrm{G}_{1}}=2.4 \mathrm{~V}
\end{aligned}
\]} & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) & & & 40 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) & & & -40 & \\
\hline \(\mathrm{Cin}_{1}\) & Input Capacitance & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz} \text { (Note 2) } \\
& \mathrm{C}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 5.0 & & \multirow[t]{2}{*}{pF} \\
\hline Cout & Output Capacitance & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{\text {OUT }}=2.0 \mathrm{~V} @ f=1 \mathrm{MHz} \text { (Note 2) } \\
& \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 8.0 & & \\
\hline
\end{tabular}

Notes: 1. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.
2. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
3. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
* For Am27PS41, APL only.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multirow[b]{3}{*}{Version} & \multicolumn{4}{|c|}{275 Version} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{27PS Version MIL}} & \multirow[b]{3}{*}{Unit} \\
\hline & & & & \multicolumn{2}{|c|}{COM'L} & \multicolumn{2}{|c|}{MIL} & & & \\
\hline & & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multirow[b]{2}{*}{1} & \multirow[t]{2}{*}{TAVQV} & \multirow[b]{2}{*}{Address Valid to Output Valid Access Time} & A & & 35 & & 50 & & & \\
\hline & & & STD & & 50 & & 65 & & 65 & ns \\
\hline \multirow[b]{2}{*}{2} & \multirow[b]{2}{*}{TGVQZ} & \multirow[b]{2}{*}{Delay from Output Enable Valid to Output Hi-Z} & A & & 25 & & 30 & & & \\
\hline & & & STD & & 25 & & 30 & & 30 & ns \\
\hline \multirow[b]{2}{*}{3} & \multirow[b]{2}{*}{TGVQV} & \multirow[b]{2}{*}{Delay from Output Enable Valid to Output Valid} & A & & 25 & & 30 & & & \\
\hline & & & STD & & 25 & & 30 & & 85 & ns \\
\hline \multirow[b]{2}{*}{4} & \multirow[b]{2}{*}{TAVQV1} & \multirow[t]{2}{*}{\begin{tabular}{l}
Power Switched Address Valid to Output Valid \\
Access Time (Am27PS Versions only)
\end{tabular}} & A & & & & & & & \\
\hline & & & STD & & & & & & 85 & ns \\
\hline
\end{tabular}

See also Switching Test Circuit.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V .
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUIT}


TC000171
Notes: 1. TAVQV is tested with switch \(S_{1}\) closed and \(C_{L}=50 \mathrm{pF}\). TEVAV is defined as chip enable setup time.
2. For the three-state output, TGVQV is tested with \(C_{L}=50 \mathrm{pF}\) to the 1.5 V level; \(\mathrm{S}_{1}\) is open for high-impedance to HIGH tests and closed for high-impedance to LOW tests. TGVQZ is tested with \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\). HIGH to high-impedance tests are made with \(\mathrm{S}_{1}\) open to an output voltage of steady state HIGH -0.5 V ; LOW to high-impedance tests are made with \(\mathrm{S}_{1}\) closed to the steady state LOW +0.5 V level.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & infuts & outputs \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline \[
11111
\] & may Change FROMHTOL & WILL \(8 E\) CHANGING fROM HTOL \\
\hline I77] & may change FROMLTOH & WILL BE CHANGING FROMLTOH \\
\hline WNW & DONT CARE: ANY CHANGE PERMITTED & CHANGING: State UNKNOWN \\
\hline  & \[
\begin{aligned}
& \text { DOES NOT } \\
& \text { APPLY }
\end{aligned}
\] & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


\section*{DISTINCTIVE CHARACTERISTICS}
- Ultra-fast access time
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)

\section*{GENERAL DESCRIPTION}

The Am27S43 (4096 words by 8 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device has three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline Part Number & \multicolumn{2}{|c|}{ Am27S43A } & \multicolumn{2}{c|}{ Am27S43 } \\
\hline \begin{tabular}{l} 
Address \\
Access Time
\end{tabular} & 40 ns & 55 ns & 55 ns & 65 ns \\
\hline \begin{tabular}{l} 
Operating \\
Range
\end{tabular} & C & M & C & M \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS \\ Top View \\ LCCs}

DIPs*

\section*{}


*Also available in 24-Pin Flatpack. Pinout identical to DIPs.
Note: Pin 1 is marked for orientation.

\section*{LOGIC SYMBOL}


LS002401

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
f. Alternate Packaging Option
AM27S43
a. DEVICE NUMBER/DESCRIPTION

Am27S43/Am27S43A
32,768-Bit ( \(4,096 \times 8\) ) Bipolar PROM
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S43 & DC, DCB, PC, PCB, \\
\cline { 1 - 1 } AM27S43A & LC, LCB, \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

\section*{b. Speed Option (if applicable) \\ c. Device Class \\ d. Package Type \\ e. Lead Finish}

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S43 & /BJA, /BKA \\
\hline AM27S43A & /BUA, /B3A \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}

\section*{\(A_{0}-A_{11}\) Address (Inputs)}

The 12-bit field presented at the address inputs selects one of 4,096 memory locations to be read from.

\section*{\(\mathrm{Q}_{0}-\mathrm{O}_{7}\) Data Output Port}

The outputs whose state represents the data read from the selected memory locations. These outputs are three-state buffers which when disabled are in a floating or highimpedance state.

\section*{\(\overline{\mathbf{G}_{1}}, \overline{\mathbf{G}_{\mathbf{2}}}\) Output Enable (Input)}

Provides direct control of the Q-output, three-state buffers. Outputs disabled forces all outputs to to a floating or highimpedance state.
\[
\begin{aligned}
\text { Enable } & =\overline{G_{1}} \cdot G_{2} \\
\text { Disable } & =\overline{G_{1}} \cdot G_{2} \\
& =G_{1} \cdot \overline{G_{2}}
\end{aligned}
\]

VCC Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

\section*{ABSOLUTE MAXIMUM RATINGS}


Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(T_{A}\) ) \(\ldots \ldots \ldots \ldots \ldots \ldots \ldots . .0\) to \(+75^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................. +4.75 V to +5.25 V
Military (M) Devices*
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) \(\ldots \ldots \ldots . . . . . . . . . . .-55\) to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military Product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A,
Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|c|}{Test Conditions} & Min. & Typ. & Max. & Unit \\
\hline VOH & Output HIGH Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}
\end{aligned}
\]} & 2.4 & & & V \\
\hline VOL & Output LOW Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{C C}=\operatorname{Min} .,{ }_{I O L}=16 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & & & 0.50 & V \\
\hline \(\mathrm{V}_{\mathrm{i}} \mathrm{H}\) & Input HIGH Level & \multicolumn{2}{|l|}{Guaranteed input logical HIGH voltage for all inputs (Note 1)} & 2.0 & & & V \\
\hline \(V_{\text {IL }}\) & Input LOW Level & \multicolumn{2}{|l|}{Guaranteed input logical LOW voltage for all inputs (Note 1)} & & & 0.8 & V \\
\hline ILIL & Input LOW Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\) Max., \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\)} & & & -0.250 & mA \\
\hline \({ }_{1 / \mathrm{H}}\) & Input HIGH Current & \multicolumn{2}{|l|}{\(V_{C C}=\) Max., \(V_{\text {IN }}=V_{\text {CC }}\)} & & & 40 & \(\mu \mathrm{A}\) \\
\hline 1 SC & Output Short-Circuit Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}\) (Note 2)} & -15 & & -100 & mA \\
\hline \multirow[b]{2}{*}{\({ }^{1} \mathrm{CC}\)} & \multirow[b]{2}{*}{Power Supply Current} & \multirow[t]{2}{*}{All inputs = GND, \(V_{C C}=\) Max.} & COM'L & & & 185 & \multirow[b]{2}{*}{mA} \\
\hline & & & MIL & & & 185 & \\
\hline \(\mathrm{V}_{1}\) & Input Clamp Voltage & \multicolumn{2}{|l|}{\(V_{C C}=\) Min., \(\mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline \multirow[b]{2}{*}{ICEX} & \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=\operatorname{Max} . \\
& V_{G_{1}}=2.4 \mathrm{~V}
\end{aligned}
\]} & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) & & & 40 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \(V_{O}=0.4 \mathrm{~V}\) & & & -40 & \\
\hline CIn & Input Capacitance & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{\mathbb{N}}=2.0 \mathrm{~V} @ f=1 \mathrm{MHz} \text { (Note 3) } \\
& \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 5.0 & & \multirow[b]{2}{*}{pF} \\
\hline Cout & Output Capacitance & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{VOUT}_{\mathrm{O}}=2.0 \mathrm{~V} @ 1=1 \mathrm{MHz} \text { (Note 3) } \\
& \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 8.0 & & \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{I H}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{I H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Not more than one output should be shorted at a time. Duration of the short-circuit test should not be more than one second.
3. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multicolumn{4}{|c|}{Am27S43A} & \multicolumn{4}{|c|}{Am27S43} & \multirow[b]{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|c|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \multicolumn{2}{|c|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & TAVQV & Address Valid to Output Valid Access Time & & 40 & & 55 & & 55 & & 65 & ns \\
\hline 2 & TGVQZ & Delay from Output Enable Valid to Output Hi-Z & & 30 & & 35 & & 35 & & 40 & ns \\
\hline 3 & TGVQV & Delay from Output Enable Valid to Output Valid & & 30 & & 35 & & 35 & & 40 & ns \\
\hline
\end{tabular}

Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V .
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels.
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUIT}


Notes: 1. TAVQV is tested with Switch \(\mathrm{S}_{1}\) closed and \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\).
2. For three-state outputs, TGVQV is tested with \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) to the 1.5 V level; \(\mathrm{S}_{1}\) is open for high-impedance to HIGH tests and closed for high-impedance to LOW tests. TGVQZ is tested with \(\mathrm{C}_{L}=5 \mathrm{pF}\). HIGH to high-impedance tests are made with \(\mathrm{S}_{1}\) open to an output voltage of \(\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}\); LOW to high-impedance tests are made with \(\mathrm{S}_{1}\) closed to the \(\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}\) level.

\section*{SWITCHING WAVEFORMS}

KEY TO SWITCHING WAVEFORMS
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & inputs & outputs \\
\hline & MUST BE STEADY & WILL BE
STEADY \\
\hline  & may change FROMHTOL & WILL BE CHANGING FROM HTOL \\
\hline \(\sqrt{17 T}\) & MAY CHANGE
FROMLTOH & will be changing FROML TOH \\
\hline W0xX & DON'T CARE: ANY Change PERMITTED & Changing: STATE UNKNOWN \\
\hline  & DOES NOT APPLY & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


\section*{DISTINCTIVE CHARACTERISTICS}
- "SA" version offers superior performance with 25 ns setup time and 10 ns clock-to-output delay
- Slim, 24-pin, 300 -mil lateral center package occupies approximately \(1 / 3\) the board space required by standard discrete PROM and register
- Consumes approximately \(1 / 2\) the power of separate PROM/register combination for improved system reliability
- Versatile programmable asynchronous or synchronous enable for simplified word expansion
- Buffered common INITIALIZE input either asynchronous (Am27S45) or synchronous (Am27S47)
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98\%)

\section*{GENERAL DESCRIPTION}

The Am27S45 and the Am27S47 (2048-words by 8 -bits) are fully decoded, Schottky array, TTL Programmable Read-Only Memories (PROMs), incorporating D-type mas-ter-slave data registers on chip. These devices have threestate outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

These devices contain an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.

To Offer the system designer maximum flexibility, these devices contain a user programmable asynchronous or synchronous output enable. The unprogrammed state of the enable pin operates as an Asynchronous Enable ( \(\overline{\mathrm{G}}\) ) input. An architecture word permits the programming of the functionality of this pin to Synchronous Enable ( \(\overline{\mathrm{GS}}\) ).

These devices contain a single pin initialize function capable of loading any arbitrary microinstruction for system interrupt or initialization. On the Am27S45 this function operates asynchronously, independent of clock. The Am27S47 provides synchronous operation of this function.
If the architecture has been programmed to synchronous enable, upon power-up the outputs ( \(Q_{0}-Q_{7}\) ) will be in a floating or high-impedance state.

\section*{BLOCK DIAGRAM}

\(\frac{\text { Publication \# }}{03186} \frac{\text { Rev. }}{\mathrm{D}} \frac{\text { Amendment }}{10}\)
Issue Date: January 1989

\section*{PRODUCT SELECTOR GUIDE}
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline Part Number Asynchronous Initialize & \multicolumn{2}{|c|}{27 S 45 SA} & \multicolumn{2}{|c|}{\(27 \mathrm{S45A}\)} & \multicolumn{2}{|c|}{27 S 45} \\
\hline Part Number Synchronous Initialize & 27 S 47 SA & \multicolumn{2}{|c|}{27 S 47 A} & \multicolumn{2}{|c|}{27 S 47} \\
\hline Address Setup Time (ns) & 25 & 28 & 40 & 45 & 45 & 50 \\
\hline Clock-to-Output Delay (ns) & 10 & 12 & 20 & 25 & 25 & 30 \\
\hline Operating Range & C & M & C & M & C & M \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

Top View

DIPs*


CD000461


CD000471

LCCs**


CD009630

Note: Pin 1 is marked for orientation.
*Also available in a 24 -pin Flatpack. Pinout identical to DIPs.
**Also available in a 28 -pin Square Plastic Leaded Chip Carrier. Pinout identical to LCC.

\section*{LOGIC SYMBOL}


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
f. Alternate Packaging Option


DEVICE NUMBER/DESCRIPTION
Am27S45/27S45A/27S45SA/27S47/27S47A/27S47SA
16,384-Bit ( \(2,048 \times 8\) ) Bipolar Registered PROM with Programmable INITIALIZE Input
Am27S45 = Asynchronous Initialize
Am27S47 = Synchronous Initialize
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S45SA & \\
\cline { 1 - 1 } AM27S45A & \\
\hline AM27S45 & DC, DCB, PC, \\
\cline { 1 - 1 } AM27S47SA & PCB, LC, LCB, \\
\cline { 1 - 1 } AM27S47A & \\
\cline { 1 - 1 } AM, JCB & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

a. DEVICE NUMBER/DESCRIPTION

Am27S45/27S45A/27S45SA/27S47/27S47A/27S47SA
16,384-Bit ( \(2,048 \times 8\) ) Bipolar Registered PROM with Programmable INITIALIZE Input
Am27S45 = Asynchronous Initialize
Am27S47 \(=\) Synchronous Initialize
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S45SA & \\
\hline AM27S45A & \\
\hline AM27S45 & \multirow{3}{*}{ /BLA, /BKA, } \\
\hline AM27S47SA & /BUA, /B3A \\
\hline AM27S47A & \\
\hline AM27S47 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}
\(A_{0}-A_{10}\) Address (Input)
The 11-bit field presented at the address inputs selects one of 2048 memory locations to be read from.

\section*{\(K\) Clock (Input)}

The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-toHIGH transition of K.
\(Q_{0}-Q_{7}\) Data Output Port
Parallel data output from the pipeline register. The disabled state of these outputs is floating or high impedance.
ī Asynchronous Initlalize (Input) (Am27S45)
Control pin used to initialize the output data registers from a programmable word independent of \(K\). This can be used to generate any arbitrary microinstruction for system interrupt or initialization.

TS Synchronous Initialize (Input) (Am27S47)
Control pin used to initialize the output data registers from a programmable word in conjunction with \(K\). This can be used
to generate any arbitrary microinstruction for system interrupt or initialization.
Vcc Device Power Supply Pin The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.
This device contains a single-bit architecture word which, according to programming, will provide one of the following functions.
\(\overline{\mathbf{G}} \quad\) Asynchronous Output Enable (Input)
Provides direct control of the Q-output, three-state drivers independent of K .
\(\overline{G_{s}}\) Synchronous Output Enable (Input)
Controls the state of the Q-output, three-state drivers in conjunction with K. This is useful where more than one registered PROM is bussed together for word-depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

\section*{FUNCTIONAL DESCRIPTION}

The Am27S45A/45 and Am27S47A/47 are Schottky TTL programmable read only memories (PROMs) incorporating true D-type, master-slave data registers on chip. These devices feature the versatile 2048 -word by 8 -bit organization and are available with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register. The Am27S45A/45 and Am27S47A/47 also offer maximum flexibility for system design by providing either synchronous or asynchronous initialize, and synchronous or asynchronous output enable.
When \(V_{C C}\) power is first applied, the state of the outputs will depend on whether the enable has been programmed to be a synchronous or asynchronous enable. If the synchronous enable ( \(\overline{\mathrm{G}_{\mathrm{S}}}\) ) is being used, the register will be in the set condition causing the outputs ( \(Q_{0}\) to \(Q_{7}\) ) to be in the OFF or high-impedance state. If the asynchronous enable ( \(\overline{\mathrm{G}}\) ) is being used, the outputs will come up in the OFF or high-impedance state only if the enable ( \(\bar{G}\) ) input is at a logic HIGH level. Reading data is accomplished by first applying the binary word address to the address inputs ( \(A_{0}\) through \(A_{10}\) ) and a logic LOW to the enable input. During the address setup time, the stored data is accessed and loaded into the master flip-flops of the data register. Upon the next LOW-to-HIGH transition of the clock input (K), data is transferred to the slave flip-flops which drive the output buffers, and the accessed data will appear at the outputs ( \(Q_{0}\) through \(Q_{7}\) ). If the asynchronous enable \((\bar{G})\) is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable back to the logic LOW state. For devices using the synchronous enable ( \(\overline{\mathrm{G}_{\mathrm{S}}}\) ), the outputs will go into the OFF or highimpedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the next positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change, since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the PROM decoders and
sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from the system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

These devices also contain a built-in initialize function. When activated, the initialize control input (i) causes the contents of an additional (2049th) 8 -bit word to be loaded into the on-chip register. This extra word is user programmable. Since each bit is individually programmable, the initialize function can be used to load any desired combination of HIGHs and LOWs into the register. In the unprogrammed state, activating iI will perform a register CLEAR (all outputs LOW). If all bits of the initialize word are programmed, activating i performs a register PRESET (all outputs HIGH).

This ability to tailor the initialize outputs to the system requirements simplifies system design and enhances performance. The initialize function is useful during power up and timeout sequences. This flexible feature can also facilitate implementation of other sophisticated functions such as a built-in 'jump-start'" address.

The Am27S45A/45 has an asynchronous initialize input (i). Applying a LOW to the I input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register independent of all other inputs (including K). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( \(\overline{\mathrm{G}}\) ) LOW.
The Am27S47A/47 has a synchronous \(\bar{S}\) input. Applying. a LOW to the \(\overline{I_{S}}\) input causes an immediate load of the programmed initialize word into the master flip-flops of the register only independent of all other inputs (including K). To bring this data to the outputs of a device with a synchronous enable, the synchronous enable ( \(\overline{G_{S}}\) ) should be held LOW until the next LOW-to-HIGH transition of the clock (K). For a device with an asynchronous enable, the data will appear at the device outputs after the next LOW-to-HIGH clock transition if the enable \((\overline{\mathrm{G}})\) is held LOW.

\section*{ABSOLUTE MAXIMUM RATINGS}


\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) ....................... 0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................. +4.75 V to +5.25 V
Military (M) Devices*
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) .55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage (VCC) +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A,
Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{3}{|c|}{Test Conditions} & Min. & Tур. & Max. & Unit \\
\hline \(\mathrm{VOH}_{\mathrm{OH}}\) & Output HIGH Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\
& \mathrm{~V}_{I N}=\mathrm{V}_{I H} \text { or } \mathrm{V}_{I L}
\end{aligned}
\]} & 2.4 & & & V \\
\hline VOL & Output LOW Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C C}=\text { Min., } \mathrm{IOL}_{\mathrm{OL}}=16 \mathrm{~mA} \\
& V_{\text {IN }}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & & & 0.50 & V \\
\hline \(\mathrm{V}_{\mathrm{H}}\) & Input HIGH Level & \multicolumn{3}{|l|}{Guaranteed input logical HIGH voltage for all inputs (Note 1)} & 2.0 & & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Level & \multicolumn{3}{|l|}{Guaranteed input logical LOW voltage for all inputs (Note 1)} & & & 0.8 & V \\
\hline ILL & Input LOW Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\)} & & & -0.250 & mA. \\
\hline IIH & Input HIGH Current & \multicolumn{3}{|l|}{\(V_{\text {CC }}=\) Max., \(V_{\text {IN }}=V_{\text {CC }}\)} & & & 40 & \(\mu \mathrm{A}\) \\
\hline ISC & Output Short-Circuit Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}\) (Note 2)} & -20 & & -90 & mA \\
\hline \multirow{7}{*}{ICC} & \multirow{7}{*}{Power Supply Current} & \multicolumn{3}{|l|}{Am27S45/Am27S47 Standard \& " \(A\) " versions \(\mathrm{V}_{\mathrm{CC}}=\) Max., All inputs \(=0.0 \mathrm{~V}\)} & & & 185 & \multirow{7}{*}{mA} \\
\hline & & \multirow[t]{6}{*}{\begin{tabular}{l}
Am27S45/Am27S47 "SA" version only \\
\(V_{C C}=\) Max. All inputs \(=0.0 \mathrm{~V}\) (Note 5)
\end{tabular}} & \multirow{3}{*}{COM'L} & \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) & & & 195 & \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & & 190 & \\
\hline & & & & \(\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}\) & & & 175 & \\
\hline & & & \multirow{3}{*}{MIL} & \(\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}\) & & & 210 & \\
\hline & & & & \(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\) & & & 190 & \\
\hline & & & & \(\mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C}\) & & & 160 & \\
\hline \(V_{1}\) & Input Clamp Voltage & \multicolumn{3}{|l|}{\(\mathrm{V}_{C C}=\) Min., \(\mathrm{I}_{1 \mathrm{~N}}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline \multirow[t]{2}{*}{ICEX} & \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=M a x . \\
& V_{G}=2.4 \mathrm{~V}
\end{aligned}
\]} & \multirow[t]{2}{*}{(Note 3)} & \(V_{O}=V_{C C}\) & & & 40 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\). & & & -40 & \\
\hline \(\mathrm{Cl}_{\text {IN }}\) & Input Capacitance & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{I N}=2.0 \vee @ f=1 \mathrm{MHz} \text { (Note 4) } \\
& V_{C C}=5.00 \vee ; T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 5 & & pF \\
\hline Cout & Output Capacitance & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{\text {OUT }}=2.0 \vee \mathrm{~V}_{\mathrm{CC}} \mathrm{f}=1 \mathrm{MHz} \text { (Note 4) } \\
& \mathrm{V}_{\mathrm{CC}}=5.00 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 12 & & pF \\
\hline
\end{tabular}

Notes: 1. \(V_{I L}\) and \(V_{I H}\) are input conditions of output tests and are not themselves directly tested. \(V_{I L}\) and \(V_{I H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment. 2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
4. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
5. I CC limits at temperature extremes are guaranteed by correlation to \(+25^{\circ} \mathrm{C}\) test limits.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*) (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & Parameter & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & Am2 Am2 & \[
\begin{aligned}
& \text { 5SA/ } \\
& \text { 17SA }
\end{aligned}
\] & \begin{tabular}{l}
Am \\
Am
\end{tabular} & \[
\begin{aligned}
& \text { 45A/ } \\
& \hline 47 A
\end{aligned}
\] & & \[
\begin{aligned}
& 45 / \\
& 547
\end{aligned}
\] & \multirow[b]{2}{*}{Unit} \\
\hline No. & Symbol & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multirow[b]{2}{*}{1} & \multirow{2}{*}{TAVKH} & \multirow[t]{2}{*}{Address to K HIGH Setup Time} & COM'L & 25 & & 40 & & 45 & & \multirow[b]{2}{*}{ns} \\
\hline & & & MIL. & 28 & & 45 & & 50 & & \\
\hline \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{TKHAX} & \multirow[t]{2}{*}{Address to K HIGH Hold Time} & COM'L & 0 & & 0 & & 0 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 0 & & 0 & & 0 & & \\
\hline \multirow[t]{2}{*}{3} & \multirow[t]{2}{*}{\(\mathrm{TKHQV}_{1}\)} & \multirow[t]{2}{*}{Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW) (Note 7)} & COM'L & 4 & 10 & & 20 & & 25 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 4 & 12 & & 25 & & 30 & \\
\hline \multirow[b]{2}{*}{4} & \multirow[t]{2}{*}{TKHKL TKLKH} & \multirow[t]{2}{*}{K Pulse Width (HIGH or LOW)} & COM'L & 15 & & 20 & & 20 & & \multirow[b]{2}{*}{ns} \\
\hline & & & MIL & 20 & & 20 & & 20 & & \\
\hline \multirow[t]{2}{*}{5} & \multirow[t]{2}{*}{TGLQV} & \multirow[t]{2}{*}{Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (Note 3)} & COM'L & & 17 & & 25 & & 30 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 20 & & 30 & & 35 & \\
\hline \multirow[t]{2}{*}{6} & \multirow[t]{2}{*}{TGHQZ} & \multirow[t]{2}{*}{Asynchronous Output Enable HIGH to Output Hi-Z (Notes 2 \& 3)} & COM'L & & 17 & & 25 & & 30 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 20 & & 30 & & 35 & \\
\hline \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{TGSVKH} & \multirow[t]{2}{*}{\(\overline{G_{S}}\) to K HIGH Setup Time (Note 4)} & COM'L & 10 & & 15 & & 15 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 15 & & 15 & & 15 & & \\
\hline \multirow[t]{2}{*}{8} & \multirow[t]{2}{*}{TKHGSX} & \multirow[t]{2}{*}{\(\overline{G_{S}}\) to K HIGH Hold Time (Note 4)} & COM'L & 5 & & 5 & & 5 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 5 & & 5 & & 5 & & \\
\hline \multirow[t]{2}{*}{9} & \multirow[t]{2}{*}{TKHQV2} & \multirow[t]{2}{*}{Delay from K HIGH to Output Valid, for initially Hi-Z outputs (Note 4)} & COM'L & & 17 & & 25 & & 30 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 20 & & 30 & & 35 & \\
\hline \multirow[t]{2}{*}{10} & \multirow[t]{2}{*}{TKHQZ} & \multirow[t]{2}{*}{\begin{tabular}{l}
Delay from K HIGH to Output Hi-Z \\
(Notes 2 \& 4)
\end{tabular}} & COM'L & & 17 & & 25 & & 30 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 20 & & 30 & & 35 & \\
\hline \multirow[t]{2}{*}{11} & \multirow[t]{2}{*}{TILQV} & \multirow[t]{2}{*}{Delay from i LOW to Output Valid (HIGH or LOW) (Note 5)} & COM'L & & 17 & & 30 & & 35 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 20 & & 35 & & 40 & \\
\hline \multirow[t]{2}{*}{12} & \multirow[t]{2}{*}{TIHKH} & \multirow[t]{2}{*}{Asynchronous i Recovery Time (Note 5)} & COM'L & 17 & & 20 & & 20 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 20 & & 20 & & 20 & & \\
\hline \multirow[t]{2}{*}{13} & \multirow[t]{2}{*}{TILIH} & \multirow[t]{2}{*}{Asynchronous ì Pulse Width (Note 5)} & COM'L & 15 & & 25 & & 25 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 20 & & 30 & & 30 & & \\
\hline \multirow[t]{2}{*}{14} & \multirow[t]{2}{*}{TISVKH} & \multirow[t]{2}{*}{Is to K HIGH Setup Time (Note 6)} & COM'L & 15 & & 25 & & 30 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 20 & & 30 & & 35 & & \\
\hline \multirow[t]{2}{*}{15} & \multirow[t]{2}{*}{TKHISX} & \multirow[t]{2}{*}{Is to K HIGH Hold Time (Note 6)} & COM'L & 0 & & 0 & & 0 & & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & 0 & & 0 & & 0 & & \\
\hline
\end{tabular}

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in A. under Switching Test Circuits.
2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B. under Switching Test Circuits.
3. Applies only when Asynchronous Enable (G) function is used.
4. Applies only when Synchronous Enable ( \(\mathrm{G}_{\mathrm{S}}\) ) function has been programmed.
5. Applies only to the Am27S45 (Asynchronous Initialize (1)) version.
6. Applies only to the Am27S47 (Synchronous Initialize (IS)) version.
7. Minimum delay time is guaranteed by design and supported by characterization data.
*Subgroups 7 and 8 apply to functional tests.

\section*{SWITCHING TEST CIRCUITS}


\section*{A. Output Load for all AC tests except TGHQZ and TKHQZ}

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. \(\mathrm{S}_{1}\) is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & inputs & OUTPuts \\
\hline & MuSt BE STEADY & WILL BE STEADY \\
\hline \[
\pi 1010
\] & \begin{tabular}{l}
MAY CHANGE \\
FROMHTOL
\end{tabular} & WILL BE ChANGING FROMHTOL \\
\hline  & MAY CHANGE FROML TOH & WILL BE CHANGING FROML TOH \\
\hline XWX & DON'T CARE: ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & does not APPLY & \begin{tabular}{l}
CENTER \\
INE IS HIGH IMPEDANCE "OFF" STATE
\end{tabular} \\
\hline
\end{tabular}

\section*{SWITCHING WAVEFORMS (Cont'd.)}


Timing Set 1. Using Asynchronous Enable


Timing Set 2. Using Synchronous Enable


WF021720
Timing Set 3. Using Asynchronous Initialize Am27S45 Only


Timing Set 4. Using Synchronous Initialize Am27S47 Only

\section*{DISTINCTIVE CHARACTERISTICS}
- Fast access time
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensation provides extremely flat AC performance over military range

\section*{GENERAL DESCRIPTION}

The Am27S49 Series are high-speed, electrically programmable Schottky read-only memories, organized in \(8192 \times 8\) configuration. After programming, stored information is read on outputs \(Q_{0}-Q_{7}\) by applying unique binary ad-
dresses to \(A_{0}-A_{12}\) and holding the Output Enable ( \(\bar{G}\) ) input LOW. When \(\bar{G}\) is \(\mathrm{HIGH}, \mathrm{Q}_{0}-\mathrm{Q}_{7}\) are in the OFF, or high-impedance state.

\section*{BLOCK DIAGRAM}


PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l} 
Part \\
Number
\end{tabular} & \multicolumn{2}{|c|}{ Am27S49SA } & \multicolumn{3}{|c|}{ Am27S49A } & \multicolumn{2}{c|}{ Am27S49 } \\
\hline \begin{tabular}{l} 
Address \\
Access Time (ns)
\end{tabular} & 25 & 30 & 40 & 45 & 55 & 55 & 65 \\
\hline \begin{tabular}{l} 
Operating \\
Range
\end{tabular} & COM'L & MIL & COM'L & COM'L & MIL & COM'L & MIL \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

Top View

DIPs*


Flatpack


CD009360
*Also available in 24-pin Slim DIPs (Alternate Packaging Option Only); pinout is identical to standard DIPs.

\section*{LCCs}


Note: Pin 1 is marked for orientation.

\section*{LOGIC SYMBOL}


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
f. Alternate Packaging Option


\section*{Valid Combinations}
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S49 & DC, DCB, PC, PCB, \\
\hline AM27S49A & LC, LCB, LC-S, LCB-S, \\
\cline { 1 - 1 } AM27S49SA & DC-T, DCB-T, PC-T, \\
\hline
\end{tabular}

Valid Combinations list contigurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S49 & \multirow{2}{*}{ /BJA, /BKA, /B3A, } \\
\hline AM27S49A & /BUA, /BLA \\
\hline AM27S49SA & \\
\hline
\end{tabular}

Valid Combinations
Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests include Subgroups
\(1,2,3,7,8,9,10\), and 11.

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}
\(A_{0}-A_{12}\) Address (Inputs)
The 13-bit field presented at the address inputs selects one of 8192 memory locations to be read from.
G Output Enable (Input, Active LOW)
Provides direct control of the Q-output three-state buffers.
\(\mathrm{Q}_{0}-\mathrm{Q}_{7}\) Data Output Port (Outputs, Three-State) The outputs whose state represents the data read from the selected memory locations. These outputs are three-state buffers which when disabled, are in a floating or highimpedance state.

\section*{GENERIC PROGRAMMING INFORMATION}

Advanced Micro Devices' Bipolar PROMs are members of a generic series incorporating common programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be
selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.
See the AMD Bipolar/MOS Memories Data Book for detailed programming information.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature .-65 to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature with
Power Applied. .-55 to \(+125^{\circ} \mathrm{C}\)

\section*{Supply Voltage} \(-0.5 \vee\) to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)..........-0.5 to \(+\mathrm{V}_{\mathrm{CC}}\) Max. DC Voltage Applied to Outputs
During Programming
21 V
Output Current into Outputs During
Programming (Max Duration of 1 sec ) \(\qquad\) . 250 mA
DC Input Voltage............................... -0.5 V to +5.5 V
DC Input Current .................................. -30 to +5 mA
Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices

Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................ +4.75 V to +5.25 V
Military (M) Devices*
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) .................... -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military Product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A,
Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{array}{|c|}
\hline \text { Parameter } \\
\text { Symbol }
\end{array}
\] & Parameter Description & \multicolumn{3}{|c|}{Test Conditions} & Min. & Typ. & Max. & Unit \\
\hline VOH & Output HIGH Voltage & \multicolumn{3}{|l|}{\[
\begin{array}{|l|}
\hline \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\
\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \\
\hline
\end{array}
\]} & 2.4 & & & V \\
\hline Vol & Output LOW Voltage & \multicolumn{3}{|l|}{\[
\begin{aligned}
& V_{C C}=\text { Min., } \mathrm{IOL}_{2}=16 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\]} & & & 0.50 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Level & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { Guaranteed Input Logical HIGH Voltage for All Inputs } \\
& \text { (Note 1) }
\end{aligned}
\]} & 2.0 & & & V \\
\hline VIL & Input LOW Level & \multicolumn{3}{|l|}{Guaranteed Input Logical LoW Voltage for All Inputs
(Note 1)} & & & 0.8 & V \\
\hline ILL & Input LOW Current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\)} & & & -250 & \(\mu \mathrm{A}\) \\
\hline IIH & Input HIGH Current & \(V_{C C}=\) Max & \[
\begin{gathered}
\hline \text { COM'L } \\
\hline \text { MIL } \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \hline V_{I N}=5.0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}
\end{aligned}
\] & & & 40 & \(\mu \mathrm{A}\) \\
\hline Isc & Output Short-Circuit Current & \[
\begin{aligned}
& \hline \mathrm{V}_{\text {CC }}=\text { Max., } \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V} \\
& \text { (Note 2) } \\
& \hline
\end{aligned}
\] & -20 & -90 & mA & & & \\
\hline Icc & Power Supply Current & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { All Inputs = GND. } \\
& V_{C C}=\text { Max. }
\end{aligned}
\]} & \(\frac{\text { COM'L }}{\text { MIL }}\) & & & 190 & mA \\
\hline \(\mathrm{V}_{1}\) & Input Clamp Voltage & \multicolumn{3}{|l|}{\(V_{C C}=\) Min., \(\mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline ICEX & Output Leakage Current & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{VCC}=\mathrm{Max} . \\
& \mathrm{G}=2.4 \mathrm{~V}
\end{aligned}
\]} & COM'L & \(\mathrm{V}_{\mathrm{O}}=5.0 \mathrm{~V}\)
\(\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\)
\(\mathrm{V}_{0}=0.4 \mathrm{~V}\) & & & 40 & \(\mu \mathrm{A}\) \\
\hline & & & & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) & & & -40 & \\
\hline \(\mathrm{Cl}_{\text {IN }}\) & Input Capacitance & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \vee, T_{A}=25^{\circ} \mathrm{C} \\
& V_{I N} / V_{\text {OUT }}=2.0^{\circ} \mathrm{V} \text { at } \mathrm{f}=1 \mathrm{MHz} \text { (Note 3) }
\end{aligned}
\]}} & & 5 & & pF \\
\hline Cout & Output Capacitance & & & & & 8 & & \\
\hline
\end{tabular}

Notes: 1. \(V_{I L}\) and \(V_{I H}\) are input conditions of output tests and are not themselves directly tested. \(V_{I L}\) and \(V_{I H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or toster noise. Do net attempt to test theso valuce without cuitabia cquipincit.
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Parameter Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|l|}{Am27S49SA} & \multicolumn{2}{|l|}{Am27S49A} & \multicolumn{2}{|l|}{Am27S49} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{TAVQV} & \multirow[t]{2}{*}{Address Valid to Output Valid Access Time} & COM'L & & 25 & & 40 & & 55 & \multirow[b]{2}{*}{ns} \\
\hline & & & MIL & & 30 & & 55 & & 65 & \\
\hline \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{TGHQZ} & \multirow[t]{2}{*}{Delay from Output Enable Valid to Output High Z} & COM'L & & 15 & & 30 & & 35 & \multirow[t]{2}{*}{ns} \\
\hline & & & MIL & & 20 & & 35 & & 40 & \\
\hline \multirow[b]{2}{*}{3} & \multirow[b]{2}{*}{TGLQV} & \multirow[t]{2}{*}{Delay from Output Enable Valid to Output Valid} & COM'L & & 15 & & 30 & & 35 & \multirow[b]{2}{*}{ns} \\
\hline & & & MIL & & 20 & & 35 & & 40 & \\
\hline
\end{tabular}

\footnotetext{
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V See Switching Test Circuit diagram.
*Subgroups 7 and 8 apply to functional tests.
}

\section*{SWITCHING TEST CIRCUIT}


Notes: 1. TAVQV is tested with switch \(\mathrm{S}_{1}\) closed and \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\).
2. For three-state outputs, TGLQV is tested with \(C_{L}=50 \mathrm{pF}\) to the 1.5 V level; \(\mathrm{S}_{1}\) is open for high impedance to HIGH tests and closed for high impedance to LOW tests. TGHQZ is tested with \(C_{L}=5 \mathrm{pF}\). HIGH to high impedance tests are made with \(\mathrm{S}_{1}\) open to an output voltage of Steady State HIGH -0.5 \(\mathrm{V}_{\text {; }}\) LOW to high-impedance tests are made with \(\mathrm{S}_{1}\) closed to the Steady State LOW +0.5 V level.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}


KS000011


\section*{DISTINCTIVE CHARACTERISTICS}
- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable for Asynchronous Enable, Synchronous Enable, Asynchronous Initialize, or Synchronous Initialize
- Slim, 24-pin, 300 -mil lateral center package occupies approximately \(1 / 3\) the board space required by standard discrete PROM and registers.
- Consumes approximately \(1 / 2\) the power of separate PROM/register combination for improved system reliability.
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98\%).
- Increased drive capability, 24 mA IOL

\section*{GENERAL DESCRIPTION}

This device contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies, the shadow register is intended to operate in the background of the normal output data register. This shadow register can be used in a systematic way to control and observe the output data register to exercise desired system functions during a diagnostic test mode.

To offer the system designer maximum flexibility, this device contains a single programmable multi-functional input ( \(\overline{\mathrm{G}} / \overline{\mathrm{GS}} / \overline{\mathrm{I}} / \overline{\mathrm{S}}\) ). The unprogrammed state of this pin operates an Asynchronous Enable ( \(\overline{\mathrm{G}}\) ) input. An architecture word permits the programming of the functionality of this pin to Synchronous Enable ( \(\overline{\mathrm{GS}})\), Asynchronous Initialize (I), or Synchronous Initialize ( \(\overline{\mathrm{IS}})\).

BLOCK DIAGRAM


BD005850

PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline Part Number & \multicolumn{2}{|c|}{ Am27S85A } & \multicolumn{2}{c|}{ Am27S85 } \\
\hline Address Setup Time & 27 ns & 30 ns & 35 ns & 40 ns \\
\hline \begin{tabular}{l} 
Clock-to-Output \\
Delay
\end{tabular} & 12 ns & 17 ns & 15 ns & 20 ns \\
\hline Operatinge Range & C & M & C & M \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

\section*{Top View}


CD004902
*Also available in a 24 -pin Flatpack. Pinout identical to DIPs.
**Also available in a 28 -pin Square PLCC. Pinout identical to LCC. Note: Pin 1 is marked for orientation.

\section*{LOGIC SYMBOL}


\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S85 & PC, PCB, DC, DCB, \\
\hline AM27S85A & LC, LCB, JC, JCB \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S85 & \multirow{2}{|c|}{ /BKA, /BLA, /B3A } \\
\hline AM27S85A & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}

\section*{\(\mathbf{A}_{0}-\mathbf{A}_{11}\) Address Inputs}

The 12-bit field presented at the address inputs selects one of 4096 memory locatios to be read from.

PK Pipeline Clock (Input)
The pipeline clock is used to load data into the parallel registers. The data source may be the memory array, the shadow register, or the initialize word if programmed for synchronous initialize architecture. Transfer occurs on the LOW-to-HIGH transition of PK.
\(D Q_{0}-\mathrm{DQ}_{3}\) Data I/O Port
Parallel data output from the pipeline register or parallel data input to the shadow register.
M Mode (Input)
Control input which controls the source data for both sets of registers. MODE inputs is LOW in the normal mode of operation. The PROM array is the input source for the output data registers. The shadow register is in the shift mode ( \(\mathrm{SD} \rightarrow \mathrm{S}_{0} \rightarrow \mathrm{~S}_{1} \rightarrow \mathrm{~S}_{2} \rightarrow \mathrm{~S}_{3} / \mathrm{SQ}\) ). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output register or output data bus information may be loaded into the shadow register.

\section*{DK Diagnostic Clock (Input)}

The diagnostic clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DK.

\section*{SD Serial Data Input}

This pin performs two functions depending on the state of the MODE input. If \(M\) is LOW, the SD pin is the data transfer pin for serial data ( \(S D \rightarrow S_{0}\) ). If the \(M\) input is HIGH , the SD pin operates as a control pin where SD asserted LOW permits output data to be loaded into the shadow register on the next LOW-toHIGH transition of DK. SD asserted HIGH represents a NO-OP function on this device.

\section*{SQ Serial Data Output}

This pin operates as a transfer pin for serial data. When \(M\) input is LOW, SQ \(=\mathrm{S}_{3}\). When \(M\) is HIGH and SD operates as a control pin, the SQ pin operates as a pass through of SD control. SQ is an active totem-pole output.
VCC Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.
This device contains a two bit architecture word which, according to programming, will provide the following functions:
\(\overline{\mathbf{G}} / \overline{\mathrm{GS}} / \overline{\mathrm{I}} / \overline{\mathrm{IS}} \quad \overline{\text { Asynchronous }} / \overline{\text { Synchronous }} \overline{\text { Output }} \overline{\text { Enable/ }}\) Asynchronous/Synchronous Initialize
With the architecture word unprogrammed this pin operates as an \(\overline{\text { Asynchronous }} \overline{\text { Output }} \overline{\text { Enable }}(\bar{G})\) and provides direct control of the DQ output three-state drivers independent of PK. With proper programming of the architecture word this pin will function as a \(\overline{\text { Synchronous }} \overline{\text { Output }} \overline{\text { Enable }}\) (GS) which will control the state of the DQ output three-state drivers in conjunction with PK. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

The architecture word may also be programmed so that this pin will functions as an Asynchronous Initialize (i) which is a control pin used to initialize the output data registers from a programmable word independent of PK. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed this pin will function as a Synchronous Initialize \((\overline{\mathrm{I}})\) which will initialize the output data registers from a programmable word in conjunction with PK. This can be used for a system interrupt or reset which must be synchronized with PK.

\section*{MODE SELECT TABLE}

Data transfers into the shadow register occur on the LOW-toHIGH transition of DK. M (MODE) and SD determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PK. M (MODE) selects whether the data source is the PROM Array or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DK and loaded into the pipeline register from the data input via PK as long as no set up or hold times are violated.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Inputs} & \multicolumn{3}{|c|}{Outputs} & \multirow[b]{2}{*}{Operation} \\
\hline SD & M & DK & PK & I' \({ }^{*}\) & SQ & \begin{tabular}{l}
Shadow \\
Register
\end{tabular} & Pipeline Register & \\
\hline X & L & 1 & - & X & \(\mathrm{S}_{3}\) & \[
\begin{aligned}
& S_{n}-S_{n-1} \\
& S_{0} \ldots S D
\end{aligned}
\] & NA & Serial Shift; SD \({ }^{\text {S }}\) O \(\rightarrow S_{1 \rightarrow} \mathrm{~S}_{2} \rightarrow \mathrm{~S}_{3} / \mathrm{SQ}\) \\
\hline X & L & - & \(\dagger\) & H & \(\mathrm{S}_{3}\) & NA & \[
\begin{aligned}
& \mathrm{Q}_{\mathrm{n}}-\begin{array}{l}
\text { ARRAY } \\
\text { DATA }
\end{array}
\end{aligned}
\] & Normal Load Pipeline Register from PROM \\
\hline X & L & - & 1 & L & \(\mathrm{S}_{3}\) & NA & \[
\mathrm{Q}_{\mathrm{n}}-\frac{\text { INIT }}{\text { DATA }}
\] & Synchronous Initialize Pipeline Register* \\
\hline L & H & 1 & - & X & SD & \(S_{n}-Q_{n}\) & NA & Load Shadow Register from Outputs ( \(\mathrm{DQ}_{0}-\mathrm{DQ}_{3}\) ) \\
\hline X & H & - & \(\dagger\) & X & SD & NA & \(\mathrm{Q}_{\mathrm{n}}-\mathrm{S}_{\mathrm{n}}\) & Load Pipeline Register from Shadow Register \\
\hline H & H & 1 & - & X & SD & Hold & NA & No-Op; Hold Shadow Register \\
\hline
\end{tabular}

MODE SELECT TABLE DEFINITIONS

\section*{INPUTS}
\(\mathrm{H}=\mathrm{HIGH}\)
\(\mathrm{L}=\mathrm{LOW}\)
X = Don't Care
- = Steady State LOW or HIGH or HIGH-to-LOW transition
\(1=\) LOW-to-HIGH transition

OUTPUTS
\[
\text { SO }=\text { Serial Data Output }
\]
\(\mathrm{S}_{3}-\mathrm{S}_{0}=\) Shadow Register Outputs (internal to devices)
\(\mathrm{Q}_{3}-\mathrm{Q}_{0}=\) Pipeline Register Outputs
NA \(=\) NOT applicable: Output is not a function of the specified input combinations
*Applies only if the architecture word has been programmed for Synchronous Initialize operation.

\section*{APPLICATIONS}

Applying Serial Shadow Register (SSR) Diagnostics in Bipolar Microcomputers

\section*{Diagnostics}

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both observe intermediate test points and control intermediate signals - address, data, control, and status - to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

\section*{Testing Combinational and Sequential Networks}

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.


AF000181
Figure 1.
A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16 -bit counter if only a carry-out signal is available.

The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

\section*{Serial Shadow Register Diagnostics}

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.


AF000191
Figure 2.
Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.
Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.


\section*{OPERATING RANGES}


Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.
*Military product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)


Notes: 1. \(\mathrm{V}_{I \mathrm{~L}}\) and \(\mathrm{V}_{I H}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment
2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second
3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
4. ICC limits at temperature extremes are guaranteed by correlation to \(25^{\circ} \mathrm{C}\) test limits.
5. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products,
Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*) (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multicolumn{4}{|c|}{Am27S85A} & \multicolumn{4}{|c|}{Am27S85} & \multirow[b]{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|l|}{COM'L} & \multicolumn{2}{|r|}{MIL} & \multicolumn{2}{|l|}{COM'L} & \multicolumn{2}{|r|}{MIL} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline 1 & TAVPKH & Address to PK HIGH Setup Time & 27 & & 30 & & 35 & & 40 & & ns \\
\hline 2 & TPKHAX & Address to PK HIGH Hold Time & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 3 & TPKHDQV1 & Delay from PK HIGH to Output Valid, for initially active outputs (HIGH) or LOW) (Note 7) & 4 & 12 & 4 & 17 & 4 & 15 & 4 & 20 & ns \\
\hline 4 & \[
\begin{aligned}
& \text { TPKHPKL } \\
& \text { TPKLPKK }
\end{aligned}
\] & PK Pulse Width (HIGH or LOW) & 15 & & 20 & & 20 & & 20 & & ns \\
\hline 5 & TGLDQV & Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (Note 3) & & 22 & & 25 & & 25 & & 30 & ns \\
\hline 6 & TGHDQZ & Asynchronous Output Enable HIGH to Output High \(Z\) (Note 3) & & 17. & & 22 & & 20 & & 25 & ns \\
\hline 7 & TGSVPKH & \(\overline{\mathrm{GS}}\) to PK HIGH Setup Time (Note 4) & 12 & & 12 & & 15 & & 15 & & ns \\
\hline 8 & TPKHGSX & \(\overline{\mathrm{GS}}\) to PK HIGH Hold Time (Note 4) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 9 & TPKHDQV2 & Delay from PK HIGH to Output Valid, for initially High \(Z\) outputs (Note 4) & & 17 & & 22 & & 20 & & 25 & ns \\
\hline 10 & TPKHDQZ & Delay from PK HIGH to Output High Z (Notes 2 \& 4) & & 17 & & 22 & & 20 & & 25 & ns \\
\hline 11 & TILDQV & Delay from I LOW to Output Valid (HIGH or LOW)
(Note 5) & & 25 & & 30 & & 30 & & 35 & ns \\
\hline 12 & TIHPKH & Asynchronous i Recovery to PK (HIGH) (Note 5) & 20 & & 25 & & 25 & & 30 & & ns \\
\hline 13 & TILIH & Asynchronous İ Pulse Width (LOW) (Note 5) & 20 & & 20 & & 25 & & 25 & & ns \\
\hline 14 & TISVPKH & \(\overline{\bar{S}}\) to PK HIGH Setup Time (Note 6) & 20 & & 25 & & 20 & & 25 & & ns \\
\hline 15 & TPKHISX & \(\overline{\mathrm{I}}\) to PK HIGH Setup Time (Note 6) & 5 & & 5 & & 5 & & 5 & & ns \\
\hline
\end{tabular}

Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 \(V\), using test loads in A \& B.
2. TGHDQZ and TPKHDQZ are measured to Steady State HIGH -0.5 V and Steady State LOW +0.5 V output levels, using the test load in C.
3. Applies onty if the architecture is configured for Asynchronous Enable.
4. Applies onfy if the architecture word has been programmed for a Synchronous Enable input.
5. Applies only if the architecture word has been programmed for a Asynchronous Initialize input.
6. Applies only if the architecture word has been programmed for a Synchronous initialize input.
7. Minimum Delay times are guaranteed by design and supported by characterization data.
*Subgroups 7 and 8 apply to functional tests.

DIAGNOSTIC MODE SWITCHING CHARACTERISTICS over operating ranges unless otherwise
specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multicolumn{4}{|c|}{Am27S85/27S85A} & \multirow[b]{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|c|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \\
\hline & & & Min. & Max. & Min. & Max. & \\
\hline 16 & TSDVDKH & Serial Data in to DK HIGH Setup Time & 25 & & 30 & & ns \\
\hline 17 & TDKHSDX & Serial Data in to DK HIGH Hold Time & 0 & & 0 & & ns \\
\hline 18 & TMVPKH & Mode to PK HIGH Setup Time & 35 & & 40 & & ns \\
\hline 19 & TPKHMX & Mode to PK HIGH Hold Time & 0 & & 0 & & ns \\
\hline 20 & TMVDKH & Mode to DK HIGH Setup Time & 35 & & 40 & & ns \\
\hline 21 & TDKHMX & Mode to DK HIGH Hold Time & 0 & & 0 & & ns \\
\hline 22 & TDQVDKH & Output Data In to DK HIGH Setup Time & 25 & & 30 & & ns \\
\hline 23 & TDKHDQX & Output Data In to DK HIGH Hoid Time & 0 & & 0 & & ns \\
\hline 24 & TDKHSQV & Delay from DK HIGH to Serial Data Output (Shifting) & & 30 & & 35 & ns \\
\hline 25 & TSDVSQV & Delay from SD Valid to SQ Valid (Mode Input HIGH) & & 25 & & 30 & ns \\
\hline 26 & \[
\begin{aligned}
& \text { TDKHDKL } \\
& \text { TDKLDKH }
\end{aligned}
\] & DK Putse Width (HIGH or LOW) & 25 & & 25 & \(\because\) & ns \\
\hline 27 & \[
\begin{aligned}
& \text { TMHSQV } \\
& \text { TMLSQV }
\end{aligned}
\] & Delay from Mode (HIGH or LOW) to SQ Valid & & 25 & & 30 & ns \\
\hline
\end{tabular}

See also Switching Test Circuits.

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVE Form & INPUTS & outputs \\
\hline & must be STEADY & WILL BE STEADY \\
\hline  & may Change FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline \[
\sqrt{717}
\] & \begin{tabular}{l}
may change \\
FROMLTOH
\end{tabular} & WILL BE ChANGING FROML TOH \\
\hline Swxy & DON'T CARE: ANY CHANGE PERMITTED & changing: STATE UNKNOWN \\
\hline  & DOES NOT - APPLY & CENTER LINE IS HIGH IMPEDANCE "OFF" STATE \\
\hline
\end{tabular}


Timing Set 1. Using Asynchronous Enable


WF020780
Timing Set 2. Using Synchronous Enable

\section*{SWITCHING WAVEFORMS (Cont'd.)}


WF020790
Timing Set 3. Using Asynchronous Initialize


Timing Set 4. Using Synchronous Initialize

\section*{SWITCHING WAVEFORMS (Cont'd.)}


WF020810
Timing Set 5. Diagnostic Test Mode (System Control)


Timing Set 6. Diagnostic Test Mode (System Observation)

\section*{SWITCHING TEST CIRCUITS}


Notes: 1. All devices test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. \(\mathrm{S}_{1}\) is closed for all other \(A C\) tests.
3. Load capacitance includes all stray and fixture capacitance.

\section*{NOTES ON TESTING}

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be usefui.
1. Ensure that adequate decoupling capacitance is employed across the device \(V_{C C}\) and ground terminals. Multiple capacitors are recommended, including a \(0.1 \mu \mathrm{Farad}\) or larger capacitor and a \(0.01 \mu \mathrm{Farad}\) or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of
power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

\title{
Am27S181/27S181A \\ Am27S281/27S281A
}

\section*{DISTINCTIVE CHARACTERISTICS}
- Fast access time allows high system speed
- 50\% power savings on deselected parts - enhances reliability through total system heat reduction
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- Rapid recovery from power-down state provides minimum delay

\section*{GENERAL DESCRIPTION}

The Am27S181 (1024 words by 8 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).
This device has three-state outputs which are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic
replacement. Easy word-depth expansion is facilitated by both active LOW ( \(\overline{\mathrm{G}_{1}}\) and \(\overline{\mathrm{G}}_{2}\) ) and active \(\mathrm{HIGH}\left(\mathrm{G}_{3}\right.\) and \(\left.\mathrm{G}_{4}\right)\) output enables.

This device is also available in a 300-mil. lateral-center DIP (Am27S281).

\section*{BLOCK DIAGRAM}


\section*{PRODUCT SELECTOR GUIDE}
\begin{tabular}{|l|c|c|c|c|}
\hline \begin{tabular}{l} 
Three-State \\
Part Number
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Am27S181A, \\
Am27S281A
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Am27S181, \\
Am27S281
\end{tabular}} \\
\hline \begin{tabular}{l} 
Address Access \\
Time
\end{tabular} & 35 ns & 50 ns & 60 ns & 80 ns \\
\hline \begin{tabular}{l} 
Operating \\
Range
\end{tabular} & C & M & C & M \\
\hline
\end{tabular}

*Also available in a 300 -mil DIP and a 24-pin Flatpack. Pinout identical to those listed here for the 600 -mil DIP.
**Also available in a \(28-\)-Pin Square PLCC. Pinout identical to the \(28-\) Pin LCC.
Note: Pin 1 is marked for orientation.

LOGIC SYMBOL


LS000193

\section*{ORDERING INFORMATION}

\section*{(Am27S181/181A)}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
f. Alternate Packaging Option

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S181 & PC, PDB, DC, DCB, \\
\cline { 1 - 1 } AM27S181A & LC, LCB, LC-S, LCB-S, \\
JC, JCB
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{(Am27S181/181A)}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

a. DEVICE NUMBER/DESCRIPTION

AM27S181/Am27S181A
\(1024 \times 8\) Bipolar PROMs ( 600 Mil )
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S181 & /BJA, /BKA, /BUA, \\
\hline AM27S181A & /B3A \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{ORDERING INFORMATION}
(Am27S281/281A)
Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S281 & \multirow{2}{|c|}{\(\mathrm{PC}, \mathrm{PCB}, \mathrm{DC}, \mathrm{DCB}\)} \\
\hline AM27S281A & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}
(Am27S281/281A)

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish
AM27S281
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S281 & /BLA \\
\hline AM27S281A & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}

\section*{\(A_{0}-A_{g}\) Address Inputs}

The 10 -bit field presented at the address inputs selects one of 1,048 memory locations to be read from.
\(\mathbf{Q}_{0}-\mathbf{Q}_{7}\) Data Output Port
The outputs whose state represents the data read from the selected memory locations.
\(\overline{\mathbf{G}}, \overline{\mathbf{G}}_{\mathbf{2}}, \mathbf{G}_{3}, \mathbf{G}_{\mathbf{4}}\) Output Enable
Provides direct control of the Q output buffers. Outputs disabled force all outputs to a floating or high-impedance
state.
\[
\begin{aligned}
\text { Enable } & =\underline{G_{1} \cdot \bar{G}_{2} \cdot G_{3} \cdot G_{4}} \\
\text { Disable } & =\bar{G}_{1} \cdot \bar{G}_{2} \cdot G_{3} \cdot G_{4} \\
& =G_{1}+G_{2}+\bar{G}_{3}+\bar{G}_{4}
\end{aligned}
\]
\(V_{\text {cc }}\) Device Power Supply Pin
The most positive of the logic power supply pins
GND Device Power Supply Pin The most negative of the logic power supply pins.

\section*{ABSOLUTE MAXIMUM RATINGS}

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) ...................... 0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................. +4.75 V to +5.25 V
Military (M) Devices*
Case Temperature ( \(\mathrm{T}_{\mathrm{C}}\) ) ..................... -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) .................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A,
Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min. & Typ. & Max. & Unit \\
\hline VOH & Output HIGH Voltage & \[
\begin{aligned}
& V_{C C}=\mathrm{Min}_{1}, \mathrm{I}_{O H}=-2.0 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\] & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \[
\begin{aligned}
& V_{C C}=\mathrm{Min}_{1}, \mathrm{IOL}_{\mathrm{OL}}=16 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\] & & & 0.50 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Level & Guaranteed input logical HIGH voltage for all inputs (Note 3) & 2.0 & & & V \\
\hline \(V_{\text {IL }}\) & Input LOW Level & Guaranteed input logical LOW voltage for all inputs (Note 3) & & & 0.8 & V \\
\hline IIL & Input LOW Current & \(V_{C C}=\) Max., \(V_{\text {IN }}=0.45 \mathrm{~V}\) & & & -0.250 & mA \\
\hline \(\mathrm{IH}_{\mathrm{H}}\) & Input HIGH Current & \(V_{C C}=\) Max., \(V_{\text {IN }}=V_{C C}\) & & & 40 & \(\mu \mathrm{A}\) \\
\hline ISC & Output Short-Circuit Current & \begin{tabular}{l|l}
\begin{tabular}{l} 
VCC \\
(Note \\
(Nax.,
\end{tabular} & Vour \(=0.0 \mathrm{~V}\) \\
\cline { 2 - 2 } & MIL
\end{tabular} & -20 & & -90 & mA \\
\hline ICC & Power Supply Current & All inputs = GND & & & 185 & mA \\
\hline \(V_{1}\) & Input Clamp Voltage & \(V_{C C}=\) Min., \(\_{1}=-18 \mathrm{~mA}\) & & & -1.2 & V \\
\hline ICEX & Output Leakage Current & \begin{tabular}{l|l}
\(V_{C C}=M a x\). & \(V_{O}=V_{C C}\) \\
\(V_{G_{1}}=2.4 \mathrm{~V}\) & \(V_{O}=0.4 \mathrm{~V}\)
\end{tabular} & & & 40 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\text {I }} \mathrm{N}\) & Input Capacitance & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz} \text { (Note 2) } \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 4.0 & & \multirow[t]{2}{*}{pF} \\
\hline Cout & Output Capacitance & \(V_{\text {OUT }}=2.0 \mathrm{~V} @ f=1 \mathrm{MHz}\) (Note 2) \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\), \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 8.0 & & \\
\hline
\end{tabular}

Notes: 1. Not more than one output should be shorted at a time. Duration of the short-circuit test should not be more than one second.
2. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
3. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

SWITCHING CHARACTERISTICS (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & \multirow[b]{2}{*}{Parameter Description} & & COM'L & MIL & \multirow[b]{2}{*}{Unit} \\
\hline No. & Symbol & & Version & Max. & Max. & \\
\hline \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{TAVQV} & \multirow[b]{2}{*}{Address Valid to Output Valid Access Time} & A & 35 & 50 & \multirow[b]{2}{*}{ns} \\
\hline & & & STD & 60 & 80 & \\
\hline \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{TGVQZ TEVQZ} & \multirow[t]{2}{*}{Delay from Output Enable Valid to Output Hi-Z} & A & 25 & 30 & \multirow[t]{2}{*}{ns} \\
\hline & & & STD & 40 & 50 & \\
\hline \multirow[t]{2}{*}{3} & \multirow[t]{2}{*}{TGVQV TEVQV} & \multirow[t]{2}{*}{Delay from Output Enable Valid to Output Valid} & A & 25 & 30 & \multirow[t]{2}{*}{ns} \\
\hline & & & STD & 40 & 50 & \\
\hline
\end{tabular}

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in Figure A.
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in Figure B.

\section*{SWITCHING TEST CIRCUITS}


\section*{A. Output Load for all Switching tests except TGVQZ}

Notes: 1. All device test loads should be located within \(2^{\prime \prime}\) of device output pin.
2. \(\mathrm{S}_{1}\) is open for Output Data HIGH to \(\mathrm{Hi}-\mathrm{Z}\) and \(\mathrm{Hi}-\mathrm{Z}\) to Output Data HIGH tests.
\(S_{1}\) is closed for all other Switching tests.
3. Load capacitance includes all stray and fixture capacitance.

\section*{SWITCHING WAVEFORM}

\section*{KEY TO SWITCHING WAVEFORMS}


\section*{DISTINCTIVE CHARACTERISTICS}
- Ultra-fast access time " A " version ( 35 ns Max.) - Fast access time Standard version ( 50 ns Max.) - allow tremendous system speed improvements
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat \(A C\) performance over military range
- Member of generic PROM series utilizing standard programming algorithm

\section*{GENERAL DESCRIPTION}

The Am27S185 (2048 words by 4 bits) is a Schottky TTL Programable Read-Only Memory (PROM).
This device has three-state outputs, compatible with lowpower Schottky bus standards capable of satisfying the
requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy-word depth expansion is facilitated by an active LOW \((\overline{\mathrm{G}})\) output enable.

BLOCK DIAGRAM


BD006321

PRODUCT SELECTOR GUIDE
\begin{tabular}{|l|c|c|c|c|}
\hline \begin{tabular}{l} 
Three-State \\
Part Number
\end{tabular} & \multicolumn{2}{|c|}{ Am27S185A } & \multicolumn{2}{c|}{ Am27S185 } \\
\hline \begin{tabular}{l} 
Address Access \\
Time
\end{tabular} & 35 ns & 45 ns & 50 ns & 55 ns \\
\hline \begin{tabular}{l} 
Operating \\
Range
\end{tabular} & \(C\) & \(M\) & \(C\) & \(M\) \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAMS}

\section*{Top View}


LCC**


Note: Pin 1 is marked for orientation.
*Also available in an 18 -pin Flatpack. Pinout identical to DIPs.
**Also available in a 28 -pin square PLCC. Pinout identical to LCC.

\section*{LOGIC SYMBOL}


LS002411

\section*{ORDERING INFORMATION}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
f. Alternate Packaging Option
AM27S185
a. DEVICE NUMBER/DESCRIPTION Am27S185/Am27S185A
8,192-Bit ( \(2,048 \times 4\) ) Bipolar PROM
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline \multirow{2}{|c|}{ AM27S185 } & \begin{tabular}{l} 
PC, PCB, DC \\
\\
DCB, FC, \\
FCB, LC, LCB,
\end{tabular} \\
\hline \multirow{2}{*}{ AM27S185A } & \begin{tabular}{l} 
LC-S, LCB-S, JC, \\
JCB
\end{tabular} \\
\hline
\end{tabular}

\section*{Valld Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish
AM27S185
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S185 & /BVA, /BYC, \\
\hline AM27S185A & /BUA, /B3A, \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

\section*{MILITARY BUKiN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}

A0-A10 Address Inputs
The 11-bit field presented at the address inputs selects one of 2,048 memory locations to be read from.
\(\mathbf{Q}_{0}-\mathbf{Q}_{3}\) Data Output Port
The outputs whose state represents the data read from the selected memory locations.

\section*{\(\overline{\mathbf{G}}\) Output Enable}

Provides direct control of the Q-output buffers. Outputs disabled forces all three-state outputs to a floating or highimpedance state.
Enable \(=\boldsymbol{G}\)
Disable \(=G\)

Vcc Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature \(\qquad\) -65 to \(+150^{\circ} \mathrm{C}\) Ambient Temperature with

Power Applied .-55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage .................................. -0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming).......-0.5 V to \(+\mathrm{V}_{\mathrm{Cc}}\) Max. DC Voltage Applied to Outputs
During Programming \(\qquad\) 21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec ) ............. 250 mA DC Input Voltage...............................-0.5 V to +5.5 V DC input Current ............................ -30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(T_{A}\) ) \(\ldots \ldots \ldots \ldots \ldots \ldots \ldots . .0\) to \(+75^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) ................. +4.75 V to +5.25 V
Military (M) Devices
Case Temperature (TC) ..................... -55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage (VCC) .................... +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military products \(100 \%\) tested at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\).

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min. & Typ. & Max. & Unit \\
\hline VOH (Note 1) & Output HIGH Voltage & \[
\begin{aligned}
& V_{C C}=M_{i n}, I_{O H}=-2.0 \mathrm{~mA} \\
& V_{I N}=V_{I H} \text { or } V_{I L}
\end{aligned}
\] & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\text { Min., } \mathrm{IOL}_{\mathrm{OL}}=16 \mathrm{~mA} \\
& \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}
\end{aligned}
\] & & & 0.50 & V \\
\hline \(\mathrm{V}_{1}\) & Input HIGH Level & Guaranteed input logical HIGH. voltage for all inputs (Note 2) & 2.0 & & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Level & Guaranteed input logical LOW voltage for all inputs (Note 2) & & & 0.8 & V \\
\hline IIL & Input LOW Current & \(\mathrm{V}_{\text {CC }}=\) Max., \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\) & & & -0.250 & mA \\
\hline IIH & Input HIGH Current & \(\mathrm{V}_{\text {CC }}=\mathrm{Max}_{\text {, }}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}\) & & & 40 & \(\mu \mathrm{A}\) \\
\hline IsC (Note 1) & Output Short Circuit Current & \[
\begin{aligned}
& V_{\mathrm{CC}}=\operatorname{Max} . \\
& \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V} \text { (Note 3) }
\end{aligned}
\] & -20 & & -90 & mA \\
\hline Icc & Power Supply Current & \[
\begin{aligned}
& \text { All inputs = GND } \\
& V_{C C}=\text { Max. }
\end{aligned}
\] & & & 150 & mA \\
\hline \(\mathrm{V}_{1}\) & Input Clamp Voltage & \(\mathrm{V}_{\text {CC }}=\) Min., \(\mathrm{I}^{\text {N }}=-18 \mathrm{~mA}\) & & & -1.2 & V \\
\hline & Output Leakage Current & \begin{tabular}{l|l} 
\\
\(V_{C C}=\) & Max.
\end{tabular} & & & 40 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline CEX & Output Leakage Current & \(\mathrm{VG}_{\mathrm{G}}=2.4 \mathrm{~V}\) & & & -40 & \\
\hline \(\mathrm{Cl}_{\text {IN }}\) & Input Capacitance & \[
\begin{aligned}
& V_{I N}=2.0 \mathrm{~V} @ f=1 \mathrm{MHz} \text { (Note 4) } \\
& V_{C C}=5 \mathrm{~V} ., T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 5.0 & & \multirow[t]{2}{*}{pF} \\
\hline Cout & Output Capacitance & VOUT \(=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}\) (Note 4)
\[
V_{C C}=5 \mathrm{~V} ., T_{A}=25^{\circ} \mathrm{C}
\] & & 8.0 & & \\
\hline
\end{tabular}

Aletes: 1. This enplies to threa-state davices only.
2. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested. \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.
4. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multirow[b]{2}{*}{Version} & \multicolumn{2}{|c|}{COM'L} & \multicolumn{2}{|c|}{MIL} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min. & Max. & Min. & Max. & \\
\hline \multirow{2}{*}{1} & \multirow{2}{*}{TAVQV} & \multirow[b]{2}{*}{Address Valid to Output Valid Access Time} & A & & 35 & & 45 & \multirow[b]{2}{*}{ns} \\
\hline & & & STD & & 50 & & 55 & \\
\hline \multirow[b]{2}{*}{2} & \multirow{2}{*}{TGVQZ} & \multirow[b]{2}{*}{Delay from Output Enable Valid to Output Hi-Z} & A & & 25 & & 30 & \multirow[b]{2}{*}{ns} \\
\hline & & & STD & & 25 & & 30 & \\
\hline \multirow{2}{*}{3} & \multirow{2}{*}{TGVQV} & \multirow{2}{*}{Delay from Output Enable Valid to Output Valid} & A & & 25 & & 30 & \multirow{2}{*}{ns} \\
\hline & & & STD & & 25 & & 30 & \\
\hline
\end{tabular}

See also Switching Test Circuit.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V .

\section*{SWITCHING TEST CIRCUIT}


Notes: 1. TAVQV is tested with switch \(S_{1}\) closed and \(C_{L}=50 \mathrm{pF}\).
2. For three-state outputs, TGVQV is tested with \(C_{L}=50 \mathrm{pF}\) to the 1.5 V level: \(\mathrm{S}_{1}\) is open for high-impedance to HIGH tests and closed for high-impedance to LOW tests. TGVQZ is tested with \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\). HIGH to high-impedance tests are made to an output steady state HIGH voltage -0.5 V with \(\mathrm{S}_{1}\) open; LOW to high-impedance tests are made to the steady state LOW \(+0.5 \vee\) level with \(\mathrm{S}_{1}\) closed.

\section*{SWITCHING WAVEFORMS}

KEY TO SWITCHING WAVEFORMS
\begin{tabular}{|c|c|c|}
\hline Waverorm & inputs & OUTPUTS \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline  & MAY CHANGE FROMHTOL & WILL BE CHANGING FROMHTOL \\
\hline \[
\sqrt{\pi I}
\] & may Chance FROMLTOH & WILL BE CHANGING FROML TOH \\
\hline NXNX & DONTCARE: ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & does not APPLY & \begin{tabular}{l}
CENTER \\
LINE IS HIGH impedance "OFF" STATE
\end{tabular} \\
\hline
\end{tabular}


\title{
Am27S191/S191A/S191SA/PS191/PS191A \\ Am27S291/S291A/S291SA/PS291/PS291A
}

\section*{DISTINCTIVE CHARACTERISTICS}
- Fast access time allows high system speed
- 50\% power savings on deselected parts - enhances reliability through total system heat reduction (27PS devices)
- Plug in replacement for industry standard product - no board changes required
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98\%)
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Rapid recovery from power-down state provides minimum delay (27PS devices)

\section*{GENERAL DESCRIPTION}

The Am27S191 (2048 words by 8 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device has three-state outputs which are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic
replacement. Easy word-depth expansion is facilitated by both active LOW \(\left(\overline{G_{1}}\right)\) and active HIGH ( \(\mathrm{G}_{2}\) and \(\mathrm{G}_{3}\) ) output enables.
This device is also available in 300 -mil, lateral center DIP (Am27S291). Additionally, this device is offered in a powerswitched, three-state version (Am27PS191/Am27PS291).

BLOCK DIAGRAM

*E nomenclature applies to the power-switched versions only (Am27PSXXX).
PRODUCT SELECTOR GUIDE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Three-State Part Number & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Am27S191SA, } \\
& \text { Am27S291SA }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Am27S191A, } \\
& \text { Am27S291A }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Am27S191, } \\
& \text { Am27S291 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{Am27PS191A, Am27PS291A} & \multicolumn{2}{|l|}{Am27PS 191, Am27PS291} \\
\hline Address Access Time (ns) & 25 & 30 & 35 & 50 & 50 & 65 & 50 & 65 & 65 & 75 \\
\hline Operating Range & C & M & C & M & c & M & C & M & C & M \\
\hline
\end{tabular}

**Also available in a 28-pin Square PLCC. Pinout identical to LCC.

Note: Pin 1 is marked for orientation.
LOGIC SYMBOL

*E nomenclature applies to the power-switched versions only (Am27PSXXX).

\section*{ORDERING INFORMATION}

\section*{(Am27S191/27PS191)}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing
f. Alternate Packaging Option

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S191 & \\
\cline { 1 - 1 } AM27S191A & \multirow{3}{*}{ PC, PCB, DC, DCB, } \\
\cline { 1 - 1 } AM27S191SA & LC, LCB, LC-S, LCB-S, \\
\cline { 1 - 1 } AM27PS191 JCB & \\
\cline { 1 - 1 } AM27PS191A & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}
(Am27S191/27PS191)

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

a. DEVICE NUMBER/DESCRIPTION

Am27S191/S191A/S191SA/PS191/PS191A
\(2048 \times 8\) Bipolar PROMs
Am27S191 = Three-State PROM
Am27PS191=Power-Switched, Three-State PROM
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S191 & \\
\hline AM27S191A & \\
\hline AM27S191SA & \multirow{2}{*}{ /BJA, /BKA, /BUA, } \\
\hline /B3A \\
\hline AM27PS191 & \\
\cline { 1 - 1 } AM27PS191A & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group a tests conisist of Suígroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{ORDERING INFORMATION}

\section*{(Am27S291/27PS291)}

\section*{Standard Products}

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Package Type
d. Temperature Range
e. Optional Processing

\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Valid Combinations } \\
\hline AM27S291 & \\
\hline AM27S291A & \\
\hline AM27S291SA & \multirow{2}{*}{ PC, PCB, DC, DCB } \\
\hline AM27PS291 & \\
\hline AM27PS291A & \\
\hline
\end{tabular}

\section*{Valld Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\section*{MILITARY ORDERING INFORMATION}
(Am27S291/27PS291)

\section*{APL Products}

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline AM27S291 & \\
\cline { 1 - 1 } AM27S291A & \\
\cline { 1 - 1 } AM27S291SA & \multirow{3}{*}{ /BLA } \\
\cline { 1 - 1 } AM27PS291 & \\
\cline { 1 - 1 } AM27PS291A & \\
\hline
\end{tabular}

\section*{Valid Combinations}

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\section*{Group A Tests}

Group \(A\) tests consist of Subgroups
\(1,2,3,7,8,9,10,11\).

\section*{MILITARY BURN-IN}

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\section*{PIN DESCRIPTION}
\(A_{0}-A_{10}\) Address Inputs (Input)
The 11-bit field presented at the address inputs selects one of 2048 memory locations to be read from.
\(\mathbf{Q}_{0}-\mathbf{Q}_{7} \quad\) Data Output Port (Output)
The outputs whose state represents the data read from the selected memory locations.
\(\overline{\mathbf{G}_{1}}, \mathbf{G}_{\mathbf{2}}, \mathbf{G}_{\mathbf{3}}\) Output Enable (Input) Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an "OFF" state
and all three-state outputs to a floating or high-impedance state.
\[
\begin{aligned}
\text { Enable } & =\overline{G_{1}} \cdot G_{2} \cdot G_{3} \\
\text { Disable } & =\overline{G_{1}} \cdot G_{2} \cdot G_{3} \\
& =G_{1}+\overline{G_{2}}+\overline{G_{3}}
\end{aligned}
\]
\(V_{\text {CC }}\) Device Power Supply Pin
The most positive of the logic power supply pins.
GND Device Power Supply Pin
The most negative of the logic power supply pins.

\section*{FUNCTIONAL DESCRIPTION}

\section*{Notes on Power Switching}

The Am27PS191 and Am27PS291 are power-switched devices. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, ICC is reduced to less than half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:
1. When the Am27PS191 and Am27PS291 are selected, a current surge is placed on the VCC supply due to the powerup feature. In order to minimize the effects of this current transient, it is recommended that a \(0.1 \mu f\) ceramic capacitor be connected from pin 24 to pin 12 at each device. (See Figure 1.)
2. Address access time (TAVQV) can be optimized if a chip enable set-up time (TEVAV) of greater than 25 ns is observed. Negative set-up times on chip enable (TEVAV < 0 ) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B.)

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature \(\qquad\) -65 to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature with
Power Applied .-55 to \(+125^{\circ} \mathrm{C}\)
Supply Voltage
\(\qquad\) -0.5 V to +7.0 V
DC Voltage Applied to Outputs
（Except During Programming）．．．．．．．－0．5 V to \(+\mathrm{V}_{\mathrm{CC}}\) Max．
DC Voltage Applied to Outputs During Programming 21 V
Output Current into Outputs During Programming（Max．Duration of 1 sec ） \(\qquad\)
DC Input Voltage \(\qquad\) -0.5 V to +5.5 V
DC Input Current -30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure．Functionality at or above these limits is not implied．Exposure to absolute maximum ratings for extended periods may affect device reliability．

\section*{OPERATING RANGES}

Commercial（C）Devices
Ambient Temperature（ \(\mathrm{T}_{\mathrm{A}}\) ）．．．．．．．．．．．．．．．．．．．．．．． 0 to \(+75^{\circ} \mathrm{C}\)
Supply Voltage（ \(\mathrm{V}_{\mathrm{CC}}\) ）．．．．．．．．．．．．．．．．．+4.75 V to +5.25 V
Military（M）Devices＊
Case Temperature（ \(\mathrm{T}_{\mathrm{C}}\) ）\(\ldots \ldots . . . . . . . . . . . . .-55\) to \(+125^{\circ} \mathrm{C}\)
Supply Voltage（ \(\mathrm{V}_{\mathrm{CC}}\) ）．．．．．．．．．．．．．．．．．．．．+4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed．
＊Military product \(100 \%\) tested at \(\mathrm{T} \mathrm{C}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\) ， and \(-55^{\circ} \mathrm{C}\) ．

DC CHARACTERISTICS over operating ranges unless otherwise specified（for APL Products，Group A，
Subgroups 1，2， 3 are tested unless otherwise noted）
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|l|}{Test Conditions} & Min． & Typ． & Max． & Unit \\
\hline \(\mathrm{VOH}_{\text {（ }}\)（Note 1） & Output HIGH Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{C C}=M_{i n} ., \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\
& V_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}
\end{aligned}
\]} & 2.4 & & & \(V\) \\
\hline VOL & Output LOW Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{C C}=M i n ., \mathrm{IOL}_{2}=16 \mathrm{~mA} \\
& V_{\text {IN }}=V_{I H} \text { or } V_{\text {IL }}
\end{aligned}
\]} & & & 0.50 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Level & \multicolumn{2}{|l|}{Guaranteed input logical HIGH voltage for all inputs（Note 3）} & 2.0 & & & V \\
\hline \(V_{\text {IL }}\) & Input LOW Level & \multicolumn{2}{|l|}{Guaranteed input logical LOW voltage for all inputs（Note 3）} & & & 0.8 & \(\checkmark\) \\
\hline IIL & Input LOW Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\) Max．， \(\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}\)} & & & －0．250 & mA \\
\hline IH & Input HIGH Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\) Max．， \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}\)} & & & 40 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{ISC} & \multirow[t]{2}{*}{Output Short－Circuit Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=\text { Max., } V_{\text {OUT }}=0.0 \mathrm{~V} \\
& (\text { Note 1) }
\end{aligned}
\]} & COM＇L & －20 & & －90 & \multirow[t]{2}{*}{mA} \\
\hline & & & MIL & －15 & & －90 & \\
\hline \({ }^{\text {ICC }}\) & Power Supply Current & \multicolumn{2}{|l|}{All inputs \(=G N D, V_{C C}=\) Max．} & & & 185 & mA \\
\hline \(V_{1}\) & Input Clamp Voltage & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\) Min．， \(\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}\)} & & & －1．2 & V \\
\hline \multirow[t]{2}{*}{ICEX} & \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=\text { Max. } \\
& V_{G_{1}}=2.4 \mathrm{~V}
\end{aligned}
\]} & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) & & & 40 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) & & & －40 & \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Capacitance & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{I N}=2.0 \vee @ f=1 \mathrm{MHz} \text { (Note 2) } \\
& V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & 4.0 & & \multirow[t]{2}{*}{pF} \\
\hline Cout & Output Capacitance & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ i=1 \mathrm{MHz}\)（Note 2） \(V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & & 8.0 & & \\
\hline
\end{tabular}

Notes：1．Not more than one output should be shorted at a time．Duration of the short－circuit test should not be more than one second．
2．These parameters are not \(100 \%\) tested，but are evaluated at initial characterization and at any time the design is modified where ヘニミニジtanec may bo affected．
3． \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are input conditions of output tests and are not themselves directly tested． \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) are absolute voltages with respect to device ground and include all overshoots due to system and／or tester noise．Do not attempt to test these values without suitable equipment．

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{No.} & \multirow[b]{3}{*}{Parameter Symbol} & \multirow[b]{3}{*}{Parameter Description} & \multirow[b]{3}{*}{Version} & \multicolumn{2}{|l|}{Am27S Version} & \multicolumn{2}{|l|}{Am27PS Version} & \multirow[b]{3}{*}{Unit} \\
\hline & & & & COM'L & MIL & COM'L & MIL & \\
\hline & & & & Max. & Max. & Max. & Max. & \\
\hline \multirow{3}{*}{1} & \multirow{3}{*}{TAVQV} & \multirow{3}{*}{Address Valid to Output Valid Access Time} & SA & 25 & 30 & & & \multirow{3}{*}{ns} \\
\hline & & & A & 35 & 50 & 50 & 65 & \\
\hline & & & STD & 50 & 65 & 65 & 75 & \\
\hline \multirow{3}{*}{2} & \multirow{3}{*}{TGVQZ TEVQZ} & \multirow{3}{*}{Delay from Output Enable Valid to Output Hi-Z} & SA & 18 & 20 & & & \multirow{3}{*}{ns} \\
\hline & & & A & 25 & 30 & 25 & 30 & \\
\hline & & & STD & 25 & 30 & 35 & 45 & \\
\hline \multirow{3}{*}{3} & \multirow{3}{*}{TGVQV TEVQV} & \multirow[b]{3}{*}{Delay from Output Enable Valid to Output Valid} & SA & 18 & 20 & & & \multirow{3}{*}{ns} \\
\hline & & & A & 25 & 30 & 65 & 75 & \\
\hline & & & STD & 25 & 30 & 80 & 90 & \\
\hline \multirow[t]{2}{*}{4} & \multirow[t]{2}{*}{TAVQV1} & \multirow[t]{2}{*}{Power-Switched Address Valid to Output Valid Access Time (Am27PS Versions only)} & A & & & 65 & 75 & \multirow[b]{2}{*}{ns} \\
\hline & & & STD & & & 80 & 30 & \\
\hline
\end{tabular}

See also Switching Test Circuits.
Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V . 2. TGVGZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels.
3. TAVQV is tested with switch \(S_{1}\) closed and \(C_{L}=50 \mathrm{pF}\).
4. TGVQV is tested with \(C_{L}=50 \mathrm{pF}\) to the 1.5 V level; \(\mathrm{S}_{1}\) is open for high impedance to HIGH tests and closed for high impedance to LOW tests. TGVQZ is tested with \(C_{L}=5 \mathrm{pF}\). HIGH to high impedance tests are made with \(\mathrm{S}_{1}\) open to an output voltage of steady state HIGH -0.5 V with \(\mathrm{S}_{1}\) open; LOW-to-HIGH impedance tests are made to the steady state LOW +0.5 V level with \(\mathrm{S}_{1}\) closed.
*Subgroups 7 and 8 apply to functional tests.

SWITCHING TEST CIRCUIT


TC000171

\section*{SWITCHING WAVEFORMS}

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{|c|c|c|}
\hline WAVEFORM & INPUTS & OUTPUTS \\
\hline & MUST BE STEADY & WILL BE STEADY \\
\hline  & MAY CHANGE FROMHTOL & WILL BE changing FROMHTOL \\
\hline  & MAY CHANGE FROMLTOH & WILL BE CHANGING FROML TOH \\
\hline  & DON'T CARE; ANY CHANGE PERMITTED & CHANGING: STATE UNKNOWN \\
\hline  & DOES NOT APPLY & \begin{tabular}{l}
CENTER \\
LINE IS HEGH IMPEDANCE \\
"OFF" STATE
\end{tabular} \\
\hline
\end{tabular}

KS000010


\section*{FEATURES/BENEFITS}
- Synchronous output enable
- Edge-triggered "D" registers
- Versatile 1:16 user programmable initialization words
- 8-bit-wide in 24 -pin SKINNY DIP® for high board density
- Simplifies system timing
- Faster cycle times
- \(16 \mathrm{~mA} \mathrm{I}_{\mathrm{oL}}\) output drive capability
- Reliable titanium-tungsten fuses (TiW), with programming yields typically greater than \(98 \%\)

\section*{APPLICATIONS}
- Microprogram control store
- State sequencers
- Next address generation
- Mapping PROM
- Programmable Logic Element (PLE \({ }^{\text {TM }}\) ) 11 Inputs, 8 Registered Outputs, 2048 product terms

\section*{GENERAL DESCRIPTION}

The 53/63RA1681 and 53/63RA1681A are 2Kx8 PROMs with on-chip "D"-type registers, output enable control through an asynchronous enable input, and flexible start-up sequencing through programmable initialization words.

Data is transferred into the output registers on the rising edge of the clock. Provided that the asynchronous enable ( \(\overline{\mathrm{E}}\) ) is LOW, the data will appear at the outputs. Prior to the positive clock edge, register data are not affected by changes in addressing.
Memory expansion and data control are made flexible with asynchronous enable inputs. Outputs may be set to the high-impedance state at any time by setting \(\bar{E}\) to a HIGH.

The flexible initialization feature allows start-up and time-out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITIALIZE (IS) pin LOW, one of the sixteen column words (A3-AO) will be set in the output registers independent of the row addresses (A9-A4). With all \(\overline{\mathrm{S}}\) column words (A3-A0) programmed to the same pattern, the \(\overline{I S}\) function will be independent of both row and column addressing and may be used as a single pin control. With all IS words programmed HIGH, a PRESET function is performed. The unprogrammed state of \(\overline{\mathrm{I}}\) words is LOW, presenting a CLEAR with \(\overline{\mathrm{IS}}\) pin LOW.

SELECTION GUIDE
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Memory} & \multicolumn{2}{|c|}{Package} & \multirow{2}{*}{Performance} & \multicolumn{2}{|c|}{Part Number} \\
\hline Size & Organization & Pins & Type & & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{16K} & \multirow[t]{2}{*}{2048x8} & \multirow{2}{*}{\[
\begin{gathered}
24 \\
(28)
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { CD } 3024 \\
\text { PD } 3024 \\
\text { PL } 028 \\
\text { CL } 028 \\
\text { CFM } 024
\end{gathered}
\]} & Enhanced & 63RA1681A & 53RA1681A \\
\hline & & & & Standard & 63RA1681 & 53RA1681 \\
\hline
\end{tabular}

\section*{BLOCK DIAGRAM}


\section*{PIN CONFIGURATIONS}



Plastic Chip Carrier


Leadless Chip Carrler

\section*{ABSOLUTE MAXIMUM RATINGS}

Operating Programming
Supply voltage \(\mathrm{V}_{\mathrm{c}}\) \(\qquad\) -0.5 to 7 V 12 V
Input voltage -1.5 to 7 V .7 V
Input current -30 mA to +5 mA
Off-state output voltage ...... -0.5 V to 5.5 V 12 V
Storage temperature \(\qquad\) \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect reliability. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

\section*{OPERATING CONDITIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multicolumn{5}{|c|}{Military \({ }^{\text { }}\)} & \multicolumn{4}{|c|}{Commerclal} & \multirow{3}{*}{Unit} \\
\hline & & \multirow{2}{*}{Typ. \(\dagger\)} & \multicolumn{2}{|l|}{53RA1681A} & \multicolumn{2}{|l|}{53RA1681} & \multicolumn{2}{|l|}{63RA1681A} & \multicolumn{2}{|l|}{63RA1681} & \\
\hline & & & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \(t_{\text {w }}\) & Width of clock (high or low) & 10 & 20 & & 20 & & 20 & & 20 & & ns \\
\hline ts(A) & Setup time from address to clock & 28 & 40 & & 45 & & 35 & & 40 & & ns \\
\hline \(t_{s}\) (IS) & Setup time form IS to clock & 20 & 30 & & 35 & & 25 & & 30 & & ns \\
\hline \(t_{n}(\mathrm{~A})\) & Hold time address to clock & -5 & 0 & & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\mathrm{n}}\) (IS) & Hold time (IS) & -5 & 0 & & 0 & & 0 & & 0 & & ns \\
\hline \(V_{c c}\) & Supply voltage & 5 & 4.5 & 5.5 & 4.5 & 5.5 & 4.75 & 5.25 & 4.75 & 5.25 & V \\
\hline \(\mathrm{T}_{\text {A }}\) & Operating temperature* & 25 & -55 & 125 & -55 & 125 & 0 & 75 & 0 & 75 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
* This is defined as the instant-on case temperature.
\(t\) Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

Electrical Characteristics Over Operating Conditions. For APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted.


Switching Characteristics Over Operating Conditions (See standard test load). For APL Products, Group A, Subgroups \(9,10,11\) are tested unless otherwise noted. \({ }^{\dagger t}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multirow{3}{*}{Typ. \(\dagger\)} & \multicolumn{4}{|c|}{Military} & \multicolumn{4}{|c|}{Commerclal} & \multirow{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|l|}{53RA1681A} & \multicolumn{2}{|l|}{53RA1681} & \multicolumn{2}{|l|}{63RA1681A} & \multicolumn{2}{|l|}{63RA1681} & \\
\hline & & & Min. & Max & Min. & Max. & Min. & Max. & Min. & Max. & \\
\hline \(\mathrm{t}_{\text {cLK }}\) & Clock to output Delay & 10 & & 20 & & 25 & & 15 & & 20 & ns \\
\hline \(t_{\text {EA }}\) & Enable to output access time (E) & 15 & & 30 & & 35 & & 25 & & 30 & ns \\
\hline \(t_{\text {ER }}\) & Disable to output recovery time (E) & 15 & & 30 & & 35 & & 25 & & 30 & ns \\
\hline
\end{tabular}
* Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
** \(V_{I L}\) and \(V_{I H}\) are input conditions of output tests and are not themselves directly tested. \(V_{H}\) and \(V_{I H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
+ Typicals at 5.0 V V \(V_{C C}\) and \(25^{\circ} \mathrm{C} T_{A}\).
\({ }^{\text {tt }}\) Subgroups 7 and 8 apply to Functional tests.


Figure 1. Switching Test Load


Figure 2. Definition of Timing Diagrams


NOTES:
1. INPUT PULSE AMPLITUDE \(O V\) TO 3.0 V .
2. INPUT RISE AND FALL TIMES \(2-5 \mathrm{~ns}\) FROM 0.8 V TO 2.0 V .
3. INPUT ACCESS MEASURED AT THE 1.5 V LEVEL.
4. SWITCH \(\mathrm{S}_{1}\) CLOSED, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) AND MEASURED AT 1.5 V OUTPUT LEVEL FOR ALL TESTS EXCEPT \(\mathrm{t}_{\text {EA }}\) AND ER -
5. \(t_{E A}\) IS MEASURED AT THE 1.5 V OUTPUT LEVEL WITH \(C_{L}=30 \mathrm{pF} . \mathrm{S}_{1}\) IS OPEN FOR HIGH IMPEDANCE TO "1" TEST, AND CLOSED FOR HIGH IMPEDANCE TO " 0 " TEST.
\({ }^{\text {t }}\) ER IS TESTED WITH \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} . \mathrm{S}_{1}\) IS OPEN FOR "1" TO HIGH IMPEDANCE TEST, MEASURED AT \(\mathrm{V}_{\mathrm{OH}}-0.5\) V OUTPUT LEVEL; \(\mathrm{S}_{1}\) IS CLOSED FOR " 0 " TO HIGH IMPEDANCE TEST, MEASURED AT V \(\mathrm{OL}^{+}+0.5 \mathrm{~V}\) OUTPUT LEVEL.

Figure 3. Definition of Waveforms

\section*{FEATURES/BENEFITS}
- Edge triggered "D" registers
- Synchronous and asynchronous enables
- Versatlle 1:16 initialization words
- 8-Blt-wide in 24-pin SKINNYDIP® package for high board density
- Simplifies system timing
- Faster cycle times
- 16 mA IOL output drive capability
- Rellable titanlum-tungsten fuses (TIW), with programming yields typlcally greater than \(98 \%\)

\section*{APPLICATIONS}
- Microprogram control store
- State sequencers
- Next address generation
- Mapping PROM
- Programmable Logic Element (PLETM) 10 inputs, 8 Registered Outputs, 1024 product terms

\section*{DESCRIPTION}

The 53/63RS881 and 53/63RS881A are 1 Kx 8 PROMs with on-chip "D" type registers, versatile output enable control through synchronous and asynchronous enable inputs, and flexible start-up sequencing through programmable initialization.

Data is transferred into the output registers on the rising edge of the clock. Provided that the asynchronous ( \(\bar{E}\) ) and synchronous ( \(\overline{\mathrm{ES}}\) ) enables are LOW, the data will appear at the outputs. Prior to the positive clock edge, register data are not affected by changes in addressing or synchronous enable inputs.

Memory expansion and data control is made flexible with synchronous and asynchronous enable inputs. Outputs may be set to the high-impedance state at any time by setting \(\bar{E}\) to a HIGH or if \(\overline{E S}\) is HIGH when the rising clock edge occurs. When \(\mathrm{V}_{\mathrm{cc}}\) power is first ap-
plied, the synchronous enable flip-flop will be in the set condition, causing the outputs to be in the high-impedance state.

The flexible initialization feature allows start-up and time-out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITIALIZE (IS) pin LOW, one of the sixteen column words (A3-A0) will be set in the output registers independent of the row addresses (A9-A4). The unprogrammed state of is words are LOW, presenting a CLEAR with IS pin LOW. With all is column words (A3-A0) programmed to the same pattern, the IS function will be independent of both row and column addressing and may be used as a single pin control. With all \(\overline{\text { IS }}\) words programmed HIGH, a PRESET function is performed.

SELECTION GUIDE
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Memory} & \multicolumn{2}{|c|}{Package} & \multirow{2}{*}{Performance} & \multicolumn{2}{|c|}{Part Number} \\
\hline Size & Organization & Pins & Type & & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{8K} & \multirow[t]{2}{*}{1024×8} & \multirow[t]{2}{*}{\[
\begin{gathered}
24 \\
(28)
\end{gathered}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
CD 3024 \\
PD 3024 \\
PL 028 \\
CL 024 \\
CFM 024
\end{tabular}} & Enhanced & 63RS881A & 53RS881A \\
\hline & & & & Standard & 63RS881 & 53RS881 \\
\hline
\end{tabular}

\section*{BLOCK DIAGRAM}


\section*{PIN CONFIGURATIONS}



Plastic Chip Carrler

131603


Leadless Chip Carrier

\section*{ABSOLUTE MAXIMUM RATINGS}

\section*{Operating Programming}

Supply voltage \(\mathrm{V}_{\text {cc }}\)................. -0.5 V to 7 V .................. 12 V
Input voltage
-1.5 V to 7 V 7 V
Input current ..................... -30 mA to +5 mA
Off-state output voltage ........ -0.5 V to 5.5 V 12 V
Storage temperature \(\qquad\) \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect relaibility. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

\section*{Operating Conditions}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multirow{3}{*}{Typt} & \multicolumn{4}{|c|}{Militaryt†} & \multicolumn{4}{|c|}{Commercial} & \multirow{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|l|}{53RS881A} & \multicolumn{2}{|l|}{53RS881} & \multicolumn{2}{|l|}{63RS881A} & \multicolumn{2}{|l|}{\(63 \mathrm{RS881}\)} & \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline \({ }_{w}\) & Width of clock (High or Low) & 10 & 20 & & 20 & & 20 & & 20 & & ns \\
\hline \(t_{s(A)}\) & Setup time from address to clock & 25 & 40 & & 45 & & 30 & & 35 & & ns \\
\hline \(\mathrm{t}_{\mathbf{s} \text { (ESS) }}\) & Setup time from ES to clock & 8 & 15 & & 15 & & 15 & & 15 & & ns \\
\hline \(t_{3(1 / \bar{S}}\) & Setup time from IS to clock & 20 & 30 & & 35 & & 25 & & 30 & & ns \\
\hline \(t_{\text {h(A) }}\) & Hold time address to clock & -5 & 0 & & 0 & & 0 & & 0 & & ns \\
\hline \(t_{\text {n(ES) }}\) & Hold time (ES) & -3 & 5 & & 5 & & 5 & & 5 & & ns \\
\hline \(t_{\text {n(I) }}\) & Hold time (IS) & -5 & 0 & & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{V}_{\mathrm{cc}}\) & Supply voltage & 5 & 4.5 & 5.5 & 4.5 & 5.5 & 4.75 & 5.25 & 4.75 & 5.25 & V \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & Operating temperature* & 25 & -55 & 125 & -55 & 125 & 0 & 75 & 0 & 75 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
*This is defined as the instant-on case temperature.*
\(\dagger\) Typicals at \(5.0 \vee V_{c c}\) and \(25^{\circ} C T_{A}\).
\(\dagger \dagger\) Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

Electrical Characteristics Over Operating Conditions. For APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{3}{|c|}{Test Conditions} & Min & Typt & Max & Unit \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & \multicolumn{4}{|l|}{Low-level input voltage**} & & & 0.8 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & \multicolumn{4}{|l|}{High-level input voltage**} & 2.0 & & & \(\checkmark\) \\
\hline \(\mathrm{V}_{10}\) & Input clamp voltage & \(\mathrm{V}_{\mathrm{cC}}=\mathrm{MIN}\) & \(\mathrm{I}_{1}=\) & & & & -1.2 & V \\
\hline \(1 / 1\) & Low-level input current & \(V_{C C}=M A X\) & \(V_{1}=\) & & & & -0.25 & mA \\
\hline \(\mathrm{I}_{\mathrm{H}}\) & High-level input current & \(V_{C C}=M A X\) & \(\mathrm{VI}=\) & MAX & & . & 40 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\mathrm{oL}}\) & Low-level output voltage & \(V_{c c}=M I N\) & \(\mathrm{I}_{\mathrm{OL}}=1\) & & & & 0.5 & V \\
\hline \multirow{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow{2}{*}{High-level output voltage} & \multirow{2}{*}{\(V_{c c}=M I N\)} & Com & \(\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}\) & \multirow{2}{*}{2.4} & & & \multirow{2}{*}{V} \\
\hline & & & Mil & \(\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\) & & & & \\
\hline \(\mathrm{I}_{\text {OzL }}\) & \multirow{2}{*}{Off-state output current} & \multirow{2}{*}{\(V_{c c}=\mathrm{MAX}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{0}=0.4 \mathrm{~V}\)} & & & -40 & \multirow{2}{*}{\(\mu \mathrm{A}\)} \\
\hline \(\mathrm{I}_{\text {OzH }}\) & & & \multicolumn{2}{|l|}{\(\mathrm{V}_{0}=2.4 \mathrm{~V}\)} & & & 40 & \\
\hline l os & Output short-circuit current* & \(V_{c c}=5 \mathrm{~V}\) & \multicolumn{2}{|l|}{\(V_{0}=0 \mathrm{~V}\)} & -20 & & -90 & mA \\
\hline \(l_{\text {cc }}\) & Supply current & \multicolumn{3}{|l|}{\(V_{c c}=M A X\) All inputs TTL. All outputs open.} & & 130 & 180 & mA \\
\hline
\end{tabular}
* Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
** \(V_{I L}\) and \(V_{I H}\) are input conditions of output tests and are not themselves directly tested. \(V_{I L}\) and \(V_{I H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
\(t\) Typicals at \(5.0 \vee V_{C C}\) and \(25^{\circ} C T_{A}\).
Switching Characteristics Over Operating Conditions and using Standard Test Load. For APL Products, Group A, subgroups 9, 10, 11 are tested unless otherwise noted. \(\dagger \dagger\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multirow{3}{*}{Typ \(\dagger\)} & \multicolumn{4}{|c|}{Milltary} & \multicolumn{4}{|c|}{Commerclal} & \multirow{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|l|}{53RS881A} & \multicolumn{2}{|l|}{53RS881} & \multicolumn{2}{|l|}{63RS881A} & \multicolumn{2}{|l|}{63RS881} & \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline \(\mathrm{t}_{\text {cık }}\) & Clock to output Delay & 10 & & 20 & & 25 & & 15 & & 20 & ns \\
\hline \(t_{\text {ESA }}\) & Clock to output access time (ES) & 18 & & 30 & & 35 & & 25 & & 30 & ns \\
\hline \(\mathrm{t}_{\text {ESR }}\) & Clock to output recovery time (ES) & 17 & & 30 & & 35 & & 25 & & 30 & ns \\
\hline \(t_{\text {EA }}\) & Enable to output access time (E) & 18 & & 30 & & 35 & & 25 & & 30 & ns \\
\hline \(\mathrm{t}_{\text {ER }}\) & Disable to output recovery time (E) & 17 & & 30 & & 35 & & 25 & & 30 & ns \\
\hline
\end{tabular}
tt Subgroups 7 and 8 apply to Functional tests.


131605

Figure 1. Switching Test Load
\begin{tabular}{ll} 
WAVEFORM & \multicolumn{1}{l}{ INPUTS } \\
OONT CARE:
\end{tabular}\(\quad\)\begin{tabular}{l} 
CHANGING: \\
CHANGE PERMITTED
\end{tabular}\(\quad\)\begin{tabular}{l} 
STATE UNKNOWN \\
SOT
\end{tabular}

Flgure 2. Definition of Tlming Diagrams


NOTES: 1. INPUT PULSE AMPLITUDE O V TO 3.0 V .
2. INPUT RISE AND FALL TIMES \(2-5 \mathrm{~ns}\) FROM 0.8 V TO 20 V .
3. INPUT ACCESS MEASURED AT THE 1.5 V LEVEL.
4. \({ }^{1}{ }_{A A}\) IS TESTED WITH SWITCH \(S_{1}\) CLOSED. \(C_{L}=30 \mathrm{pF}\) AND MEASURED AT 1.5 V OUTPUT LEVEL.
5. IEA AND \(t_{\text {ESA }}\) ARE MEASURED AT THE 1.5 V OUTPUT LEVEL WITH \(C_{L}=30 \mathrm{pF} . \mathrm{S}_{1}\) IS OPEN FOR HIGH IMPEDANCE TO 1 ln TEST, AND CLOSED FOR HIGH IMPEDANCE TO "O" TEST.
\({ }^{t_{E R}}\) AND \(t_{\text {ESR }}\) ARE TESTED WITH \(C_{L}=5\) PF. \(S_{\uparrow}\) IS OPEN FOR * \(1 *\) TO HIGH IMPEDANCE TEST, MEASURED AT VOH -0.5 V OUTPUT LEVE:; \(S_{1}\) IS CLOSED FOR ' \(\sigma\) " TO HIGH IMPEDANCE TEST, MEASURED AT VOL + 0.5 V OUTPUT LEVEL.

Flgure 3. Defintion of Waveforms

\section*{FEATURES/BENEFITS}
- Synchronous output enable
- Edge-triggered "D" registers
- Versatile 1:16 user programmable initlallzation words
- 8-bit-wide in 24-pin SKINNYDIP® for high board density
- Simplifles system timing
- Faster cycle times
- \(16 \mathrm{~mA} \mathrm{I}_{\mathrm{oL}}\) output drive capability
- Reliable titanium-tungsten fuses (TIW), with programming yields typically greater than \(98 \%\)

\section*{APPLICATIONS}
- Microprogram control store
- State sequencers
- Next address generation
- Mapping PROM
- Programmable Logic Element (PLE \({ }^{T M}\) ) 11 inputs, 8 Registered Outputs, 2048 product terms

\section*{GENERAL DESCRIPTION}

The 53/63RS1681 and 53/63RS1681A are \(2 \mathrm{Kx8}\) PROMS with on-chip "D" type registers, versatile output enable control through synchronous enable inputs and flexible start up sequencing through programmable initialization words.

Data is transferred into the output registers on the rising edge of the clock. Provided that the synchronous (ES) enable is low, the data will appear at the outputs. Prior to the positive clock edge, register data are not affected by changes in addressing or synchronous enable inputs.

Memory expansion and data control is made flexible with synchronous enable inputs. Outputs may be set to the high impedance state by setting ES HIGH before the rising clock edge occurs. When \(V_{c c}\) power is first
applied the synchronous enable flip-flop will be in the set condition causing the outputs to be in the high impedance state.

The flexible initialization feature allows start up and time out sequencing with \(1: 16\) programmable words to be loaded into the output registers. With the synchronous INITIALIZE (IS) pin LOW, one of the 16 column words (A3-A0) will be set in the output registers independent of the row addresses (A10-A4). With all \(\overline{\mathrm{I}}\) column words (A3-A0) programmed to the same pattern, the \(\overline{\mathrm{I}}\) function will be independent of both row and column addressing and may be used as a single pin control. With all IS words programmed HIGH a PRESET function is performed. The unprogrammed state of IS words are LOW, presenting a CLEAR with \(\overline{\mathrm{IS}}\) pin LOW.

\section*{SELECTION GUIDE}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Memory} & \multicolumn{2}{|c|}{Package} & \multirow{2}{*}{Performance} & \multicolumn{2}{|c|}{Part Number} \\
\hline Size & Organization & Pins & Type & & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{16K} & \multirow[t]{2}{*}{2048×8} & \multirow[t]{2}{*}{\[
\begin{gathered}
24 \\
(28)
\end{gathered}
\]} & \[
\begin{aligned}
& \text { CD } 3024 \\
& \text { PD } 3024
\end{aligned}
\] & Enhanced & 63RS1681A & 53RS1681A \\
\hline & & & \[
\begin{gathered}
\text { CL } 028 \\
\text { CFM } 024
\end{gathered}
\] & Standard & 63RS1681 & 53RS1681 \\
\hline
\end{tabular}

\section*{BLOCK DIAGRAM}


\section*{PIN CONFIGURATIONS}


131701


Plastic Chip Carrier

131703


Leadless Chip Carrier

131702

\section*{ABSOLUTE MAXIMUM RATINGS}


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect reliability. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

\section*{Operating Conditions}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multirow{3}{*}{Typ \(\dagger\)} & \multicolumn{4}{|c|}{Military \(\dagger\)} & \multicolumn{4}{|c|}{Commercial} & \multirow{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|l|}{53RS1681A} & \multicolumn{2}{|l|}{53RS1681} & \multicolumn{2}{|l|}{63RS1681A} & \multicolumn{2}{|l|}{63RS1681} & \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline \(t_{w}\) & Width of clock (high or low) & 10 & 20 & & 20 & & 20 & & 20 & & ns \\
\hline \(\mathrm{t}_{s(A)}\) & Setup time from address to clock & 28 & 40 & & 45 & & 35 & & 40 & & ns \\
\hline \(\mathrm{t}_{\mathrm{s}(\overline{\mathrm{ES}})}\) & Setup time from ES to clock & 7 & 15 & & 15 & & 15 & & 15 & & ns \\
\hline \(\mathrm{t}_{8 \text { (IS) }}\) & Setup time from IS to clock & 20 & 30 & & 35 & & 25 & & 30 & & ns \\
\hline \(\mathrm{t}_{\mathrm{h}(\mathrm{A})}\) & Hold time address to clock & -5 & 0 & & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\mathrm{h}(\overline{\mathrm{E}} \text { S }}\) & Hold time (ES) & -3 & 5 & & 5 & & 5 & & 5 & & ns \\
\hline \(t_{\text {h(İS }}\) & Hold time (IS) & -5 & 0 & & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{V}_{\mathrm{cc}}\) & Supply voltage & 5 & 4.5 & 5.5 & 4.5 & 5.5 & 4.75 & 5.25 & 4.75 & 5.25 & V \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & Operating temperature* & 25 & -55 & 125 & -55 & 125 & 0 & 75 & 0 & 75 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
* This is defined as the instant-on case temperature
\(\dagger\) Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

Electrical Characteristics Over Operating Conditions. For APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{3}{|c|}{Test Conditions} & Min & Typt & Max & Unit \\
\hline \(\mathrm{V}_{\text {IL }}\) & Low-level input voltage** & & & & & & 0.8 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage** & & & & 2.0 & & & V \\
\hline \(V_{\text {IC }}\) & Input clamp voltage & \(V_{c C}=\mathrm{MIN}\) & \(1_{1}=\) & & & & -1.2 & V \\
\hline \(1{ }_{12}\) & Low-level input current & \(V_{C C}=\) MAX & \(V_{1}=0\) & & & & -0.25 & mA \\
\hline \(\mathrm{I}_{\mathrm{H}}\) & High level input current & \(V_{C C}=\) MAX & \(V_{1}=V^{\prime}\) & MAX & & & 40 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Low-level output voltage & \(V_{c C}=M I N\) & \(\mathrm{I}_{\mathrm{OL}}=\) & A & & & 0.5 & V \\
\hline & & & Com & \(\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}\) & & & & \\
\hline & & & Mil & \(\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\) & & & & \\
\hline \(\mathrm{I}_{\text {ozl }}\) & & & \(V_{0}=0\) & & & & -40 & \\
\hline \(\mathrm{I}_{\text {OZH }}\) & & & \(\mathrm{V}_{\mathrm{o}}=\) & & & & 40 & \\
\hline Ios & Output short-circuit current* & \(V_{c c}=5 \mathrm{~V}\) & \(\mathrm{V}_{0}=\) & & -20 & & -90 & mA \\
\hline \(\mathrm{I}_{\mathrm{cc}}\) & Supply current & \(V_{c c}=M A X\). & uts \(T\) & All outputs open. & & 140 & 185 & mA \\
\hline
\end{tabular}

Switching Characteristics Over Operating Conditions and Using Standard Test Load. For APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted. \(\dagger \dagger\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multirow{3}{*}{Typt} & \multicolumn{4}{|c|}{Military} & \multicolumn{4}{|c|}{Commercial} & \multirow{3}{*}{Unit} \\
\hline & & & \multicolumn{2}{|l|}{53RS1681A} & \multicolumn{2}{|l|}{53RS1681} & \multicolumn{2}{|l|}{63RS1681A} & \multicolumn{2}{|l|}{63RS1681} & \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline \(\mathrm{t}_{\text {cLK }}\) & Clock to output delay & 10 & & 20 & & 25 & & 15 & & 20 & ns \\
\hline \(t_{\text {ESA }}\) & Clock to output access time (ES) & 15 & & 30 & & 35 & & 25 & & 30 & ns \\
\hline \(\mathrm{t}_{\text {ESR }}\) & Clock to output recovery time (ES) & 15 & & 30 & & 35 & & 25 & & 30 & ns \\
\hline
\end{tabular}
* Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
** \(V_{I L}\) and \(V_{I H}\) are input conditions of output tests and are not themselves directly tested. \(V_{I L}\) and \(V_{I H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
\(t\) Typicals at \(5.0 \mathrm{~V} V_{C C}\) and \(25^{\circ} \mathrm{C} T_{A}\).
t† Subgroups 7 and 8 apply to Functional tests.


Figure 1. Switching Test Load


Figure 2. Definition of Timing Diagrams


NOTES: 1. INPUT PULSE AMPLITUDE OVTO 3.0 V .
2. INPUT RISE AND FALL TIMES \(2-5 \mathrm{~ns}\) FROM 0.8 V TO 2.0 V .
3. INPUT ACCESS MEASURED AT THE 1.5 V LEVEL.
4. SWITCH \(S_{1}\) CLOSED, \(C_{L}=30 \mathrm{pF}\) AND MEASURED AT 1.5 V OUTPUTLEVEL FOR ALL TESTS EXCEPT \(t_{\text {ESA }}\) AND \(t_{\text {ESR }}\).
5. \(\mathrm{t}_{\text {ESA }}\) IS MEASURED AT THE 1.5 V OUTPUT LEVEL WITH \(C_{L}=30 \mathrm{pF} . \mathrm{S}_{1}\) IS OPEN FOR HIGH IMPEDANCE TO " 1 " TEST, AND CLOSED FOR HIGH IMPEDANCETO " 0 " TEST.
\(t_{\text {ESR }}\) IS TESTED WITH \(C_{L}=5 \mathrm{FFF}, \mathrm{S}_{1}\) IS OPEN FOR " \(\ddagger\) " TO HIGH IMPEDANCE TEST, MEASURED AT \(V_{O H}-0.5\) V OUTPUT LEVEL; \(\mathrm{S}_{1}\) IS CLOSED FOR "O" TO HIGH IMPEDANCE TEST, MEASURED AT V \(\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}\) OUTPUT LEVEL.

Figure 3. Definition of Waveforms

\section*{FEATURES/BENEFITS}
- 28-ns maximum access time
- Reliable titanium-tungsten fuses (TiW) guarantee greater than \(98 \%\) programming yields
- Low-voltage generic programming
- PNP inputs for low input current
- Three-state outputs

\section*{APPLICATIONS}
- Microprogram control store
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable Logic Element (PLETM \({ }^{\text {TM }}\) with 8 Inputs, 8 Outputs, and 256 product terms

\section*{GENERAL DESCRIPTION}

The 53/63S281/A are 256x8 bipolar PROMs featuring low input current PNP inputs, full Schottky clamping, and three-state outputs. The titanium-tungsten fuses store a logical low and are programmed to the high state. Special on-chip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

\section*{PROGRAMMING}

The 53/63S281/A PROMs are programmed with the same programming algorithm as all other Advanced

Micro Devices generic TiW PROMs. For details contact the factory.

\section*{SELECTION GUIDE}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Memory} & \multicolumn{2}{|c|}{Package} & \multirow{2}{*}{Periormance} & \multicolumn{2}{|c|}{Part Number} \\
\hline Size & Organization & Output & Pins & Type & & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \multirow{3}{*}{32 K} & \multirow{3}{*}{4096x8} & \multirow{3}{*}{TS} & \multirow{3}{*}{\[
\begin{gathered}
24 \\
(28)
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { CD } 024 \\
\text { PD } 024 \\
\text { CFM } 024 \\
\text { PL } 028 \\
\text { CL } 028
\end{gathered}
\]} & Standard & 6353281 & 5353281 \\
\hline & & & & & Enhanced & 63S3281A & 53S3281A \\
\hline & & & & & Super Speed & - & 53S3281B \\
\hline
\end{tabular}

\section*{BLOCK DIAGRAM}

\section*{DIP Pinout}


131303

\section*{PIN CONFIGURATIONS}


131301


Plastic Chip Carrier
131302

Note: LCC pinout identical to PLCC.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline Operating & Programming \\
\hline Supply voltage \(\mathrm{V}_{\mathrm{cc}}\).............. -0.5 V to 7 V & ............... 12 V \\
\hline Input voltage .......................-1.5 V to 7 V & ............... 7 V \\
\hline Input current .................. -30 mA to +5 mA & \\
\hline Off-state output voltage ...... -0.5 V to 5.5 V & ............ 12 V \\
\hline Storage temperature ....... \(65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \\
\hline
\end{tabular}

Supply voltage \(V_{c c}\) -0.5 V to 7 V

Input current -30 mA to +5 mA

Storage temperature.......\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect reliability. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

\section*{Operating Conditions}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Military \({ }^{\text {+ }}\)} & \multicolumn{3}{|c|}{Commercial} & \multirow{2}{*}{Unit} \\
\hline & & Min. & Nom. & Max. & Min. & Nom. & Max. & \\
\hline \(V_{c c}\) & Supply voltage & 4.5 & 5 & 5.5 & 4.75 & 5 & 5.25 & V \\
\hline \(\mathrm{T}_{\text {A }}\) & Operating temperature* & -55 & & 125 & 0 & & 75 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
* This is defined as the instant-on case temperature.
\(\dagger\) Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

DC Electrical Characteristics Over Operating Conditions. For APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{4}{|c|}{Test Conditions} & Min. & Typ.t & Max & Unit \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage** & & & & & & & 0.8 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage** & & & & & 2 & & & V \\
\hline \(\mathrm{V}_{16}\) & Input clamp voltage & \(V_{c C}=\mathrm{MIN}\) & \multicolumn{3}{|l|}{\(\mathrm{I}_{1}=-18 \mathrm{~mA}\)} & & & -1.5 & V \\
\hline \(\mathrm{I}_{1 L}\) & Low-level input current & \(V_{C C}=\mathrm{MAX}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=0.4 \mathrm{~V}\)} & & & -0.25 & mA \\
\hline \({ }_{\text {IH }}\) & High-level input current & \(V_{C C}=M A X\) & \multicolumn{3}{|l|}{\(V_{1}=V_{c c}\) MAX} & & & 40 & \(\mu \mathrm{A}\) \\
\hline & \multirow[b]{2}{*}{Low-level output voltage} & \multirow[b]{2}{*}{\(V_{c C}=\mathrm{MIN}\)} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}\)}} & Com & & & 0.45 & \\
\hline OL & & & & & M: \({ }^{\text {a }}\) & & & 0.5 & \(v\) \\
\hline \multirow{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow{2}{*}{High-level output voltage} & \multirow{2}{*}{\(V_{c C}=\mathrm{MIN}\)} & Com & & 2 mA & \multirow{2}{*}{2.4} & & & \multirow{2}{*}{V} \\
\hline & & & Mil & & mA & & & & \\
\hline \(\mathrm{I}_{\text {OzL }}\) & \multirow{2}{*}{Off-state output current} & \multirow{2}{*}{\(\mathrm{V}_{\mathrm{cc}}=\mathrm{MAX}\)} & \multicolumn{3}{|l|}{\(\mathrm{V}_{0}=0.4 \mathrm{~V}\)} & & & -40 & \\
\hline \(\mathrm{I}_{\text {OZH }}\) & & & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{o}}=2.4 \mathrm{~V}\)} & & & 40 & \\
\hline \(\mathrm{l}_{\text {os }}\) & Output short-circuit current* & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\)} & -20 & & -90 & mA \\
\hline \(\mathrm{I}_{\mathrm{cc}}\) & Supply current & \multicolumn{4}{|l|}{\(\mathrm{V}_{\mathrm{cc}}=\) MAX. All inputs grounded. All outputs open.} & & 90 & 140 & mA \\
\hline
\end{tabular}
* Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
\({ }^{* *} V_{1 L}\) and \(V_{1 H}\) are input conditions of output tests and are not themselves directly tested. \(V_{1 L}\) and \(V_{1 H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

Switching Characteristics Over Operating Conditions (See standard test load). For APL. Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted. \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Operating Conditions} & \multirow[t]{2}{*}{Device Type} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{t}_{A A}(\mathrm{~ns}) \\
\text { Address Access Time }
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(t_{\text {EA }}\) AND \(t_{E R}\) ( ns ) Enable Access Time Recovery Time} & \multirow[t]{2}{*}{Unit} \\
\hline & & Typ. \(\dagger\) & Max. & Typ. \(\dagger\) & Max. & \\
\hline \multirow{2}{*}{Commercial} & 63S281A & 21 & 28 & 18 & 25 & \multirow{4}{*}{ns} \\
\hline & 635281 & 21 & 45 & 18 & 25 & \\
\hline \multirow{2}{*}{Military} & 53S281A & 21 & 40 & 18 & 30 & \\
\hline & 535281 & 21 & 50 & 18 & 30 & \\
\hline
\end{tabular}
\(\dagger\) Typicals at \(5.0 \mathrm{~V} V_{c c}\) and \(25^{\circ} \mathrm{C} T_{A}\).
\(\dagger \dagger\) Subgroups 7 and 8 apply to Functional tests.


131306
Figure 3. Switching Test Load



131307

Figure 4. Definition of Timing Diagram


NOTES: 1. INPUT PULSE AMPLITUDE O V TO 3.0 V .
2. INPUT RISE AND FALL TIMES \(2-5\) ns FROM 0.8 V TO 2.0 V .
3. INPUT ACCESS MEASURED AT THE 1.5 V LEVEL.
4. \(\mathrm{t}_{\mathrm{AA}}\) IS TESTED WITH SWITCH \(\mathrm{S}_{1}\) CLOSED. \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) AND MEASURED AT 1.5 V OUTPUT LEVEL.
\(5 \mathrm{t}^{\mathrm{t}} \mathrm{EA}^{\text {IS MEASURED AT THE }} 1.5\) V OUTPUT LEVEL WITH \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} . \mathrm{S}_{1}\) IS OPEN FOR HIGH IMPEDANCE TO " 1 " TEST, AND CLOSED FOR HIGH IMPEDANCE TO " 0 " TEST.
\({ }^{\mathrm{t}}{ }^{\text {ER }}\) IS TESTED WITH \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\). \(\mathrm{S}_{\mathrm{G}}\) IS OPEN FOR *1" TO HIGH IMPEDANCE TEST. MEASURED AT VOH -0.5 V OUTPUT LEVEL; \(S_{1}\) IS CLOSED FOR "O" TOHIGH IMPEDANCE TEST, MEASURED ATV \(\mathrm{OL}^{2}+0.5 \mathrm{~V}^{\text {OUSTPUT LEVEL. }}\)

Figure 5. Definition of Waveforms

\section*{53/63S881/A}

High Performance 1024x8 PROM TiW PROM Family

\section*{FEATURES/BENEFITS}
- 30-ns maximum access time
- Reliable titanium-tungsten fuses (TiW) guarantee greater than \(98 \%\) programming yields
- Low voltage generic programming
- PNP Inputs for low input current
- Three state outputs
- 24-pin SKINNYDIP® or 600-mil DIP package

\section*{APPLICATIONS}
- Microprogram control store
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable Logic Element (PLE \({ }^{\text {TM }}\) ) with 10 Inputs, 8 Outputs and 1024 product terms

\section*{GENERAL DESCRIPTION}

The 53/63S881 and 53/63S881A are \(1024 \times 8\) bipolar PROMs featuring low input current PNP inputs, full Schottky clamping, and three state outputs. The tita-nium-tungsten fuses store a logical low and are programmed to the high state. Special on-chip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

\section*{PROGRAMMING}

The 53/63S881 and 53/63S881A PROMs are programmed with the same programming algorithm as all
other Advanced Micro Devices generic TiW PROMs. For details contact the factory.

SELECTION GUIDE
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Memory} & \multicolumn{2}{|c|}{Package} & \multirow{2}{*}{Performance} & \multicolumn{2}{|c|}{Part Number} \\
\hline Size & Organization & Output & Pins & Type & & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{8K} & \multirow[t]{2}{*}{1024×8} & \multirow[t]{2}{*}{TS} & \multirow[t]{2}{*}{\[
\begin{gathered}
24 \\
(28)
\end{gathered}
\]} & CD 3024 PD 3024 CD 024 & Enhanced & 63S881A & 53S881A \\
\hline & & & & \begin{tabular}{l}
CFM 024 \\
CL 028 \\
PL 028
\end{tabular} & Standard & 635881 & \(53 \mathrm{S881}\) \\
\hline
\end{tabular}

\section*{BLOCK DIAGRAM}

DIP Pinout

\section*{PIN CONFIGURATIONS}


131402ABSOLUTE MAXIMUM RATINGSOperating Programming
Supply voltage \(V_{c c}\) -0.5 V to 7 V ..... 12 V
Input voltage -1.5 V to 7 V ..... 7 V
Input current -30 mA to +5 mA
Off-state output voltage -0.5 V to 5.5 V12 V
Storage temperature ..... \(.65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect reliability. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

\section*{OPERATING CONDITIONS}
\begin{tabular}{l|l|c|c|c|c|c|c|c}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{*}{ Parameter } & \multicolumn{3}{|c|}{ Military \({ }^{\dagger}\)} & \multicolumn{3}{c|}{ Commercial } & \multirow{2}{*}{ Unit } \\
\cline { 2 - 7 } & & Min. & Nom. & Max. & Min. & Nom. & Max. & \\
\hline\(V_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5 & 5.5 & 4.75 & 5 & 5.25 & V \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating temperature \({ }^{*}\) & -55 & & 125 & 0 & & 75 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
* This is defined as the instant-on case temperature.
\({ }^{+}\)Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

DC Electrical Characteristics Over Operating Conditions. For APL Products, Subgroups 1, 2, 3 are tested unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{4}{|c|}{Test Condition} & Min. & Typ. \(\dagger\) & Max. & Unit \\
\hline \(V_{\text {IL }}\) & Low-level input voltage** & & & & & & & 0.8 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage** & & & & & 2 & & & V \\
\hline \(\mathrm{V}_{16}\) & Input clamp voltage & \(V_{c c}=M I N\) & \(\mathrm{I}_{1}=-1\) & & & & & -1.5 & V \\
\hline 1 L & Low-level input current & \(V_{C c}=\) MAX & \(V_{1}=0\) & & & & & -0.25 & mA \\
\hline \(\mathrm{I}_{\mathrm{H}}\) & High-level input current & \(V_{c c}=M A X\) & \(V_{1}=V^{\prime}\) & & & & & 40 & \(\mu \mathrm{A}\) \\
\hline & & & & & Com & & & 0.45 & \\
\hline & & & & & Mil & & & 0.5 & \\
\hline & & & Com & & & & & & \\
\hline & & & Mil & & & & & & \\
\hline \(\mathrm{I}_{\text {ozl }}\) & Off-state output & & \(V_{0}=\) & & & & & -40 & 1 \\
\hline \(\mathrm{I}_{\text {OZH }}\) & & & \(\mathrm{V}_{\mathrm{o}}=\) & & & & & 40 & \\
\hline Ios & Output short-circuit current* & \(\mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V}\) & \(\mathrm{V}_{\mathrm{o}}=0\) & & & -20 & & -90 & mA \\
\hline \(I_{\text {cc }}\) & Supply current & \(V_{C c}=\) MAX . & inputs & & puts & & 92 & 160 & mA \\
\hline
\end{tabular}

\footnotetext{
* Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
\({ }^{* *} V_{1 L}\) and \(V_{I H}\) are input conditions of output tests and are not themselves directly tested. \(V_{1 L}\) and \(V_{1 H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
}

Switching Characteristics Over Operating Conditions (See standard test load). For APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted. \({ }^{\dagger \dagger}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Operating Conditions} & \multirow[t]{2}{*}{Device Type} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{t}_{\mathrm{AA}}(\mathrm{~ns}) \\
\text { AddressAccess Time }
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(t_{E A}\) and \(t_{E R}\) (ns) Enable Access Time Recovery Time} & \multirow[t]{2}{*}{Unit} \\
\hline & & Typt & Max & Typt & Max & \\
\hline \multirow{2}{*}{Commercial} & 63S881A & 26 & 30 & 18 & 25 & \multirow{4}{*}{ns} \\
\hline & 635881 & 26 & 45 & 18 & 30 & \\
\hline \multirow{2}{*}{Military} & 53S881A & 26 & 45 & 18 & 30 & \\
\hline & 535881 & 26 & 55 & 18 & 35 & \\
\hline
\end{tabular}
\(\dagger\) Typical at \(5.0 \vee V_{c c}\) and \(25^{\circ} \mathrm{C} T_{A}\).
\(\dagger \dagger\) Subgroups 7 and 8 apply to functional tests.


Figure 1 Switching Test Load
\begin{tabular}{|c|c|c|c|}
\hline WAVEFORM & INPUTS & QUTPUTS & \\
\hline SXXXN & \begin{tabular}{l}
DONT CARE: \\
CHANGE PERMITTED
\end{tabular} & \begin{tabular}{l}
CHANGING: \\
STATE UNKNOWN
\end{tabular} & \\
\hline  & \begin{tabular}{l}
NOT \\
APPLICABLE
\end{tabular} & CENTER LINE IS HIGH IMPEDANCE STATE & \\
\hline & MUST BE STEADY & WILL Be Steady & \\
\hline & & & 131408 \\
\hline
\end{tabular}

Figure 2 Definition of Timing Dlagram


NOTES: 1. INPUT PULSE AMPLTTUDE O V TO 3.0 V .
2. INPUT RISE AND FALL. TIMES \(2-5\) ns FROM 0.8 V TO 2.0 V .
3. INPUT ACCESS MEASURED AT THE 1.5 V LEVEL.
4. ' \({ }^{\text {A }}\) IS TESTED WITH SWITCH \(S_{1}\) CLOSED, \(C_{L}=30 \mathrm{pF}\) AND MEASURED AT 1.5 V OUTPUT LEVEL.
\(5{ }^{t}\) EA IS MEASURED AT THE 1.5 V OUTPUT LEVEL. WITH \(C_{L}=30 \mathrm{pF} . \mathrm{S}_{1}\) IS OPEN FOR HIGH IMPEDANCE TO " 1 "TEST, AND CLOSED FOR HIGH IMPEDANCE TO "O" TEST.
\({ }^{t}\) ER IS TESTED WITH \(C_{L}-5 \mathrm{pF} . \mathrm{S}_{1}\) IS OPEN FOR " 1 " TO HIGH IMPEDANCE TEST, MEASURED AT \(\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}\) OUTPUT LEVEL; \(S_{1}\) IS CLOSED FOR " 0 " TO HIGH IMPEDANCE TEST, MEASURED AT V \(\mathrm{OL}^{+}+0.5 \mathrm{~V}\) OUTPUT LEVEL.

Figure 3 Definition of Waveforms

\section*{53/63S3281/A 53S3281B}

High Performance \(4096 \times 8\) PROM TiW PROM Family

\section*{FEATURES/BENEFITS}
- 35-ns maximum access time
- 32768-bit memory
- Rellable titanium-tungsten fuses (TiW) with programming yields typically greater than \(98 \%\)
- PNP Inputs for low input current

\section*{APPLICATIONS}
- Microprogram control store
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable Logic Element ( PLE \(^{\text {M }}\) ) with 12 Inputs, 8 Outputs and 4096 product terms

\section*{GENERAL DESCRIPTION}

The \(53 / 63 S 3281\) is a high-speed \(4 \mathrm{~K} \times 8\) PROM which uses industry standard package and pin out.

The family features low-input current PNP inputs, full Schottky clamping, and three-state outputs. The Tita-nium-Tungsten fuses store a logical low and are programmed to the high state. Special on-chip circuitry
and extra fuses provide preprogramming tests which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

\section*{PROGRAMMING}

The \(53 / 63\) S3281 PROM is programmed with the same programming algorithm as all other Advanced Micro

Devices generic TiW PROMs. For details contact the factory.

\section*{SELECTION GUIDE}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Memory} & \multicolumn{2}{|c|}{Package} & \multirow{2}{*}{Performance} & \multicolumn{2}{|c|}{Part Number} \\
\hline Size & Organization & Output & Pins & Type & & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \multirow{2}{*}{2 K} & \multirow{2}{*}{256x8} & \multirow{2}{*}{TS} & \multirow{2}{*}{20} & \[
\begin{aligned}
& \text { CD } 020 \\
& \text { PD } 020
\end{aligned}
\] & Enhanced & 63S281A & 53S281A \\
\hline & & & & \[
\begin{array}{ll}
\text { CL } 020 \\
\text { PL } 020
\end{array}
\] & Standard & 635281 & 53 S 281 \\
\hline
\end{tabular}

\section*{BLOCK DIAGRAM}

Dip Pinout

131201


PIN CONFIGURATIONS



Plastic Chip Carrler


131204
Leadless Chip Carrler

\section*{ABSOLUTE MAXIMUM RATINGS}

Operating Programming
Supply voltage \(\mathrm{V}_{\mathrm{cc}}\)................ -0.5 V to 7 V ................... 12 V
Input voltage ..........................-1.5 V to 7 V ..................... 7 V
Input current ................... -30 mA to +5 mA
Off-state output voltage ...... -0.5 V to 5.5 V ................... 12 V
Storage temperature ....... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect reliability. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

\section*{OPERATING CONDITIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Military \({ }^{\text {+ }}\)} & \multicolumn{3}{|c|}{Commercial} & \multirow{2}{*}{Unit} \\
\hline & & Min. & Nom. & Max. & Min. & Nom. & Max. & \\
\hline \(V_{c c}\) & Supply voltage & 4.5 & 5 & 5.5 & 4.75 & 5 & 5.25 & V \\
\hline \(\mathrm{T}_{\text {A }}\) & Operating temperature* & -55 & & 125 & 0 & & 75 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
*This is defined as the instant-on case temperature.*
+ Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

Electrical Characteristics Over Operating Conditions. For APL products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{4}{|c|}{Test Condition} & Min & Typt & Max & Unit \\
\hline \(V_{\text {IL }}\) & Low-level input voltage** & & & & & & & 0.8 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage** & & & & & 2 & & & V \\
\hline \(V_{\text {Ic }}\) & Input clamp voltage & \(V_{c c}=M I N\) & \multicolumn{3}{|l|}{\(\mathrm{I}_{1}=-18 \mathrm{~mA}\)} & & & -1.5 & V \\
\hline \(\mathrm{I}_{1}\) & Low-level input current & \(V_{c c}=M A X\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=0.4 \mathrm{~V}\)} & & & -0.25 & mA \\
\hline \(\mathrm{I}_{\mathrm{H}}\) & High-level input current & \(V_{C C}=M A X\) & \multicolumn{3}{|l|}{\(V_{1}=V_{C C} M A X\)} & & & 40 & \(\mu \mathrm{A}\) \\
\hline & \multirow[b]{2}{*}{Low-level output voltage} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{cc}}=\mathrm{MIN}\)} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}\)}} & Com & & & 0.45 & \\
\hline OL & & & & & Mil & & & 0.5 & \(V\) \\
\hline \multirow{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow{2}{*}{High-level output voltage} & \multirow{2}{*}{\(\mathrm{V}_{\mathrm{cc}}=\mathrm{MIN}\)} & Com & \multicolumn{2}{|l|}{\(\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}\)} & \multirow{2}{*}{2.4} & & & V \\
\hline & & & Mil & \multicolumn{2}{|l|}{\(\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\)} & & & & \\
\hline \(\mathrm{I}_{\mathrm{ozl}}\) & \multirow{2}{*}{Off-state output current} & \multirow{2}{*}{\(V_{c c}=\) MAX} & \multicolumn{3}{|l|}{\(\mathrm{V}_{0}=0.4 \mathrm{~V}\)} & & & -40 & \\
\hline \(\mathrm{I}_{\mathrm{OZH}}\) & & & \multicolumn{3}{|l|}{\(\mathrm{V}_{0}=2.4 \mathrm{~V}\)} & & & 40 & \\
\hline los & Output short-circuit current* & \(V_{c c}=5 \mathrm{~V}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{0}=0 \mathrm{~V}\)} & -20 & & -90 & mA \\
\hline \(\mathrm{I}_{\mathrm{cc}}\) & Supply current & \multicolumn{4}{|l|}{\(V_{c C}=\) MAX. All inputs grounded. All outputs open.} & & 150 & 190 & mA \\
\hline
\end{tabular}
* Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

\footnotetext{
\({ }^{* *} V_{H L}\) and \(V_{I H}\) are input conditions of output tests and are not themselves directly tested. \(V_{1 L}\) and \(V_{I H}\) are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
}

Switching Characteristics Over Operating Conditions (See standard test load). For APL products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted. \({ }^{\text {th }}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Operating Conditlons} & \multirow[t]{2}{*}{Device Type} & \multicolumn{2}{|l|}{\[
\begin{gathered}
t_{A A}(n s) \\
\text { Address Access Time }
\end{gathered}
\]} & \multicolumn{2}{|l|}{\(t_{E A}\) and \(t_{E R}\) (ns) Enable Access time Recovery time} & \multirow[t]{2}{*}{Unit} \\
\hline & & Typt & Max & Typ \(\dagger\) & Max & \\
\hline \multirow{2}{*}{Commercial} & 63S3281A & 26 & 35 & 18 & 30 & \multirow{5}{*}{ns} \\
\hline & 6353281 & 26 & 45 & 18 & 30 & \\
\hline \multirow{3}{*}{Milltary} & 53S3281B & 26 & 40 & 18 & 35 & \\
\hline & 53S3281A & 26 & 50 & 18 & 35 & \\
\hline & 53S3281 & 26 & 60 & 18 & 35 & \\
\hline
\end{tabular}
\(\dagger\) Typicals at \(5.0 \mathrm{~V} V_{c c}\) and \(25^{\circ} \mathrm{C} T_{A}\).
t†Subgroups 7 and 8 apply to functional tests.


Figure 1. Switching Test Load
\(\left.\begin{array}{ll}\text { WAVEFORM } & \begin{array}{l}\text { INPUTS } \\ \text { OUTPUTS } \\ \text { CHANGEPRERMITTED }\end{array} \\ \text { CHANGING: } \\ \text { STATE UNKNOWN }\end{array}\right]\)

Figure 2. Definition of Timing Diagram


NOTES: i. INPUT PULSE AMPLITUDE O VTO 3.0 V .
2. INPUT RISE AND FALL TIMES \(2-5 \mathrm{~ns}\) FROM \(0.8 \vee\) TO 2.0 V .
3. INPUT ACCESS MEASURED AT THE 1.5 V LEVEL.
4. \({ }^{\mathrm{t}} \mathrm{AA}\) IS TESTED WITH SWITCH \(\mathrm{S}_{1}\) CLOSED. \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) AND MEASURED AT 1.5 V OUTPUT LEVEL.
 AND CLOSED FOR HIGH IMPEDANCE " 0 " TEST.
\(\mathrm{t}_{\text {ER }}\) IS TESTED WITH \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\). \(\mathrm{S}_{1}\) IS OPEN FOR " 1 " TO HIGH IMPEDANCE TEST, MEASURED AT \(V_{O H}-0.5 \mathrm{~V}\) OUTPUT LEVEL; \(\mathrm{S}_{1}\) IS CLOSED FOR " 0 " TO HIGH IMPEDANCE TEST, MEASURED AT \(V_{\mathrm{OL}}+0.5 \mathrm{~V}\) OUTPUT LEVEL.

Figure 3. Definition of Waveforms

\section*{INTRODUCTION}

During the last several years, the state-of-the art of TTL compatible bipolar memory integrated circuits has advanced very rapidly. Device complexity has increased dramatically not only in terms of the memory storage capacity but also by the addition of new on-chip functions such as the inclusion of output data registers. Simultaneously, advances in bipolar LSI design and manufacturing technology have generated significant improvements in the performance levels of bipolar memory. Similarly, the complexity and performance levels of systems which employ these devices have grown: The concomitant growth of system complexity has placed additional demands on both the device manufacturer and the user's incoming inspection area to assure the performance capabilities of each component before it is assembled into the system.
Several test equipment manufacturers now supply sophisticated, computer controlled testers for these inspection tasks. Most of this equipment is inherently capable of the millivolt and nanosecond accuracies which are required; most memory testers can generate the complex waveforms and test patterns needed. However, the details of applying this equipment to a specific test problem, including the problem of interfacing the tester to the device-under-test, are usually left to the user. The purpose of this application note is to discuss several problems which are frequently encountered when testing high performance bipolar memory devices, and to acquaint the user with how such problems may be identified, measured and corrected.

\section*{WHAT MAKES A MEMORY GOOD?}

Before discussing the specifics of bipolar memory testing problems, it is important to understand the basic characteristics which these devices should exhibit. Clearly each device must meet all product specification parameters but, first and foremost, a bipolar memory should be fastl Address access time (delay from address input to data output), enable access time and enable recovery time should be as small as possible. High performance is often the primary reason for using bipolar memory. Similarly, the performance of the ideal bipolar memory should remain relatively constant with changes in supply voltage, ambient temperature and output load capacitance. Fast devices, offering stable performance over a broad range of conditions, permit the user to qualify a smaller number of part types; one fast device can accommodate many standard as well as high performance applications. Such devices provide added safety margin for the system design, permit simplification of system test and debug and assure troublefree system performance in the field. Hence the "best" memory is a fast, stable device which not only meets a given user specification, but also offers the extra performance needed for a broad range of applications.
Advanced Micro Devices offers a family of bipolar Random Access Memories (RAMs) and Programmable Read Only Memories (PROMs) which are designed to meet this idealized definition as closely as possible. First, each AMD device is designed to meet a 'military design goal." This means AMD bipolar memories are designed to provide the extra margins and higher output drive capabilities needed to assure proper performance over the extended miliary supply voltage and
operating temperature ranges. This often necessitates the use of more advanced design techniques such as on-chip regulators, temperature and voltages compensation networks and feedback circuits. Second, AMD has conceived and developed an advanced, oxide separated, ion implanted manufacturing process called IMOX \({ }^{\text {™ }}\). Developed specifically for the production of high density bipolar memories, this technology provides both high density and excellent performance in a truly reliable and manufacturable process. This combination of advanced design and fabrication technologies assures the military user of receiving components which are intended for his application while providing the commercial user with the extra margins, performance advantages and procurement benefits mentioned above.

\section*{THE SYSTEM ENVIRONMENT}

To understand the problems of high-performance memory testing, it is helpful to understand the electrical environment in which the memory devices will actually operate, i.e., the typical system environment. The system designer must address and resolve several critically important questions if the system is to consistently perform to its design specifications. These questions includé:
1. What noise voltages can the system's logic and memory devices tolerate?
2. What are the sources of system noise?
3. What can be done to control and minimize this noise?

The first question is answered relatively easily. The magnitude of noise which can be tolerated relates directly to the worst case noise immunity specified for the logic family. Noise immunity is simply the difference between the worst case output levels ( \(\mathrm{V}_{\mathrm{OH}}\) and \(\mathrm{V}_{\mathrm{OL}}\) ) of the driving circuit and the worst case input voltage requirements ( \(\mathrm{V}_{\mathrm{IH}}\) and \(\mathrm{V}_{\mathrm{IL}}\), respectively) of the receiving circuit. For TTL devices the worst case noise immunity is typically 400 mV for both the high and low logic levels.
If "system noise" is defined as the sum of things which subtract from this noise immunity, several sources can be identified. A few of the most important sources found in a digital, TTL system are listed below:
- Cross-Talk: The desire to pack system components as tightly as possible inevitably causes signal wires or PC board traces to be placed in close proximity. The lead-to-lead capacitance and mutual inductance thus created (see Figure 1) causes "noise" voltages to appear when adjacent signal paths switch.
- Transmission Line Reflections: Like it or not, every signal path in the system has transmission line characteristics. TTL signal paths are usually not designed as transmission lines, with predictable and uniform characteristic impedances. This is partly because of the higher costs implied for multilayer PC boards with internal ground planes, termination resistors, etc. It is also the result of TTL logic's limited ability to drive the low impedance lines provided by current PC board technologies. Hence, TTL signal paths do exhibit the ringing and reflection problems associated with improperly terminated transmission lines. These reflections subtract from the available noise immunity as shown in Figure 2.


Figure 1. An Example of Cross-Talk


The unit length capacitance and inductance ( \(\mathrm{C}_{u}\) and \(\mathrm{L}_{u}\) ) give each system connection transmission line characteristics. Without a matched termination, switching at \(V_{1}\) causes reflection voltages to appear at \(\mathrm{V}_{2}\), reducing noise immunity.


Figure 2. Line Reflections


\(V_{i}=V_{O}-\left(n \cdot l_{c c}\right) R_{G N D}\)
a) DC Ground "Nolse"

When \(V_{i}\) goes HIGH, Vo goes LOW discharging \(C_{L}\). The discharge current \(l_{d}\) flows through the ground inductance LGND \(_{\text {GN }}\), creating a transient voltage \(V_{t}\). The input voltage seen by gate \(B\) is actually \(V_{i}-V_{t}\).
b) Translent Ground Nolse

Figure 3.
- Ground Network Noise: Most high-performance systems employ large numbers of high-performance ICs. These devices typically draw large ICC currents from the power supply. Cumulatively, these currents can reach several amperes per board. Such currents, flowing in the ground network, cause non-negligible DC voltage drops to occur; not all device ground pins are at zero volts. Since the output
levels and the input thresholds of each TTL device reference the local ground (Figure 3a), these drops also subtract from the available noise immunity. Additional noise margin losses occur each time the device outputs switch. This occurs because large currents must flow to rapidly charge and discharge the interconnect and input capacitances which load each output. These charging currents flow in a loop
(Figure 3b) through the ground network which is normally a simple interconnection of wires, each with somle value of resistance and inductance per unit length. Some additional resistive drops occur. But, the rapid changes in these currents (large di/dt), occurring as charging starts and stops, mean a transient ground noise voltage is also generated. This voltage obeys the law of \(v=L(d i / d t)\) where \(L\) is the ground circuit inductance and di/dt is the rate of change of the charging currents. Notice that adding local bypass capacitors can only reduce this voltage by paralleling the
ground inductance with the VCC network inductance. Bypassing cannot eliminate this problem because these capacitors shunt the devices and not the ground and VCC network inductances where the noise is generated.
Controlling and minimizing noise in a digital system becomes more challenging as the system performance requirements increase. These requirements demand devices capable of short propagation delays, e.g., ultra-fast memories with excellent drive characteristics to minimize fully loaded access times.


Note: Transient ground current flow in four directions from each device ground: right and left on the ground bus; up and down the \(V_{C C}\) bus after passing through the local bypass capacitor, C. Equivalent ground inductance is very low.

Figure 4. Example of an AC Ground Mesh

Since noise margin violations result in system malfunctions, the system designer must define a set of rules governing the physical construction techniques to be used within the system. These rules address a host of considerations including power distribution, AC grounding, lead placement, line termination requirements, logic loading (fan in and fan out) and interconnect delays. Specitying these rules is a complex process of making appropriate cost-performance tradeoffs.

For a medium to high performance system, these rules might specify arranging devices in an array with VCC power traces running vertically up the columns while ground metal running horizontally between the rows. Inserting bypass capacitors at each grid intersection forms an AC ground mesh (Figure 4), limiting the amount of ground inductance at each array site. If limits are also placed on the total capacitance each device may drive (cumulative interconnect and input capacitance on

\section*{Testing High-Performance Bipolar Memory}
all outputs), the total charging currents may be controlled thus limiting the noise immunity eroded by ground circuit noise. Similarly, the distance between adjacent traces and the maximum length of unterminated lines may be specified to control noise immunity losses caused by cross-talk and termination mismatches. Ulitra-high performance systems may require additional measures; e.g., multilayer boards with true

\section*{THE MEMORY TEST ENVIRONMENT}

Ideally the test system hardware and fixtures would be designed to even more stringent rules than those used for the system. This is reasonable as the tester is the standard employed for accepting or rejecting components used in the system. Because a collection of additional objectives constrain the test environment, designing test hardware to equally or more stringent rules is usually impractical.

Memory testers must test many types of components under a variety of conditions. Tests performed include DC parametric tests, functional and AC tests with complex test patterns and margin tests to assure device operation at the extremes of applied conditions and supply voltage. To accomplish this, connections to sets of programmable input drivers and output receivers (comparators), multiple device bias and power supplies, relays to permit connection of the DC parametric test unit, and special load circuits must all converge at the test site.

To provide flexibility and facilitate repair, test hardware must be modular. This requirement dictates placing the hardware (drivers, receivers, etc.) on many small PC boards which then must talk to the DUT (device under test) through additional wiring and connectors.

Frequently the quantity of parts tested necessitates mating an automatic device handler to the tester. Handlers also provide capabilities for testing at temperature extremes when needed. The DUT must be tested inside this equipment, requiring still more wiring between the test head and the actual test site.
ground planes or increased usage of line drivers and receivers. Though the preceding descriptions have been simplified, it should be clear that distances between driving and receiving devices, the quantity and distribution of load capacitance, as well as the AC ground network integrity are all essential elements of the system design.

Ideally, all test hardware would be located immediately adjacent to the test site to minimize cross-talk, reflections and ground noise. However, this objective must be compromised to address the other objectives and constraints outlined above. Techniques commonly employed in making this compromise are illustrated in Figure 5. Notice that DUT drivers are remote from the test site, driving signal to the DUT through "series terminated" transmission lines. Similarly the receivers are some distance from the test site, receiving signals from the DUT through a series of connectors and wires which can degrade the signal. Most annoying of all, the test site ground connection has been compromised. This signal path must carry heavy transient and DC currents during test and should provide a very solid, low impedance reference against which all \(A C\) and DC tests are made. Accumulating resistance and inductance in this path jeopardizes the integrity of all test results.

Hence, the electrical environment provided at the test site is generally inferior to the actual system environment where the memory component will be used.

\section*{TEST RELATED PROBLEMS AND SOLUTIONS}

Accurately measuring or verifying memory performance in the test system environment requires a recognition of its inherent limitations. Outlined below are five problem areas commonly encountered when testing high-performance bipolar memories. Methods of identifying and alleviating these problems are indicated.


DG000050
Figure 5. The Test System Environment
- Contending with Ground Noise: Ground noise is one of the most common and troublesome test problems. As defined above, ground noise is caused by switching currents flowing through the ground network impedance. Whereas the sys-
tem environment (Figure 4) may provide multiple low inductance ground paths into a ground mesh or plane, the tester provides one long, higher inductance path back to the test system ground (Figure 5). This path includes handler con-

\section*{Testing High-Performance Bipolar Memory}
tacts, connectors and the DUT load board, all of which increase ground inductance and resistance. Transient currents which result when the DUT switches can be enormous. Consider the case of a byte wide (8 output) memory functional test. At some point in the test sequence, all memory outputs will switch from high to low (VOH to \(\mathrm{VOL}^{\text {) at }}\) the same instant, discharging all eight load capacitances simultaneously. If the input capacitance of the receiver is 40 pF and the interconnect capacitance of the test fixture is 10 pF , the total load capacitance driven by all device outputs would be 400 pF . A fast memory device could discharge this load at a \(1 \mathrm{~V} / \mathrm{ns}\) rate. The relationship \(\mathrm{i}=\mathrm{C}(\mathrm{dv} / \mathrm{dt})\) implies peak charging currents of 400 mA must flow through ground. As Figure 6 illustrates, this charging current does not build to its full value instantaneously. For a fast device the time required to go from zero to full charging current would approximate 2 ns . A resultant ground current di/dt of \(200 \mathrm{~mA} / \mathrm{ns}\) is implied. If the ground inductance is 1 nanohen-
ry (approximate inductance of 1 inch of straight, small gauge wire), then \(v=L(d i / d t)\) predicts \(A C\) ground noise of 200 mV . As you have probably guessed, the typical test site ground inductance exceeds 1 nh . The path is longer and it is usually not a straight line connection. Actual tester ground noise of up to 800 mV is common when testing high-performance byte wide memories. This noise can be measured easily with a high bandwidth oscilloscope by attaching the scope ground to the actual test system ground and monitoring the DUT ground pin with one channel.
Excessive ground noise creates several problems: First, this noise is capacitively coupled to the input drive signals through the DUT input capacitances; if large enough, DC coupling through the DUT input clamp diodes can occur (Figure 7). The DUT output levels are, of course, referenced to the DUT ground potential whereas the receiver board is referenced to test system ground, introducing inaccuracy in access time measurements, etc.


DG000060
Figure 6. Byte Wide Memory Ground Transients


For small magnitudes of noise, \(\mathrm{V}_{\mathrm{t}}\), noise is AC coupled to the inputs through the input capacitance, \(\mathrm{C}_{\mathrm{i}}\). If \(\mathrm{V}_{\mathrm{i}}\) is low, large
positive values of \(V_{t}\) may momentarily forward bias the input clamp diode, creating a DC coupling.

Figure 7. Ground Noise Coupling to the Inputs

\section*{Testing High-Performance Bipolar Memory}

Worst of all, severe ground noise can make functional testing at or near the guaranteed input levels ( \(\mathrm{V}_{\mathrm{IH}}\) and \(\mathrm{V}_{\mathrm{IL}}\) ) impossible. To demonstrate, assume the device ground noise reaches a positive 0.8 V with respect to test system ground during output switching. Assume the input driver high level is programmed to 2.0 V , minimum \(\mathrm{V}_{\mathrm{IH}}\) for most TTL devices. The actual voltage between a "high" DUT input and its ground is only 1.2 V . The typical room temperature threshold voltage of a TTL device is 1.5 V , and the device interprets 1.2 V as a logic "low." This causes the memory to access a new memory location momentarily. The resultant momentary change in output data interferes with access time measurements. In severe cases, this momentary switching of output data creates additional ground noise which also feeds back to the inputs resulting in sustained oscillations. This noise interaction can also be viewed with a dual trace oscilloscope as shown in Figure 8. Channel \(A\) of the scope is connected to the address input while channel B monitors the DUT ground pin. The input voltage, as seen by the DUT, can be viewed directly by putting the scope in " \(\mathrm{A}-\mathrm{B}\)," algebraic subtract mode. Note the scope ground is connected to test system ground as before. Attaching scope ground to the DUT pin ground should be avoided as this creates a "ground loop." If connected this way, large noise currents flow in the alternate ground path provided by the scope back to earth ground; this interferes with the scope's ability to measure high-speed events and modifies the condition which is to be observed.
Several techniques can be employed to reduce ground noise problems:
-Keep the ground path as short as possible; use large diameter wire and "straight line" wiring techniques.
-Minimize the number of series connections in the DUT ground path; provide as many parallel ground connections as possible through each remaining connector.
- If the system uses a Kelvin (force - sense) ground system, terminate the system by shorting force to sense on the DUT load board. Kelvin systems provide DC accuracy, but their response times are much too slow to aid in the suppression of ground noise at the test site. Terminating Kelvin early sacrifices a little DC accuracy, but the ability to use the previous sense line as second, low impedance ground path usually improves the overall test accuracy.
- Provide multiple high frequency bypass capacitors as close as possible to the DUT, and again on the DUT load board. This allows the \(V_{C C}\) wiring to serve as an extra \(A C\) ground path for high frequency ground noise.
- Reduce the DUT load capacitance (receiver and interconnect capacitance) as much as possible; avoid using low values of load resistors. Both techniques reduce the transient currents, thus improving test accuracy. When necessary, DUT output drive capability can usually be verified with \(D C\) tests.
- If \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\text {IH }}\) tests are necessary, measure the maximum amount of ground noise that the specific device type to be tested generates in the actual test site. Set the input drive levels no tighter than " \(\mathrm{V}_{\mathrm{IH}}\) plus the maximum noise' and " \(\mathrm{V}_{\text {IL }}\) minus the maximum noise." Using tighter limits over tests the device!
- Alternatively, use DC bench tests on a sample basis to verify that input margins are acceptable. This is a sound practice as the input thresholds of bipolar devices are extremely insensitive to fabrication process variations. Virtually any process variation or defect which would result in a threshold failure would also result in the catastrophic failure of other tests.


DG000080
Figure 8. Monitoring Ground Noise
-DC verification of \(\mathrm{V}_{\mathrm{IL}}\) and \(\mathrm{V}_{\mathrm{IH}}\) can also be performed on the test system, but care must be exercised to insure that input voltages NEVER cross through the 0.8 V to 2.0 V window; voltages residing in this window can cause the DUT to switch, triggering sustained oscillations.
- The Output "Tank Circuit': A second common problem encountered is resonance in the circuitry which connects the DUT outputs to the output comparators or receivers. This resonance occurs because the wire connecting the DUT outputs to the receivers is actually an inductor connected in series with the comparator input capacitance, forming a series resonant tank circuit (Figure 9). This load circuit is quite different from the typical loading situation found in a system environment. Notice that the capacitance in the tester tends to be a single large value of capacitance, lumped at the end of the DUT output drive line. The load capacitance in the system is generally smaller and it is distributed along the drive line; this configuration looks much more like a transmission line, with per unit length values of inductance and capacitance, than it does a resonant tank. The resonant frequencies found at the test site vary with wire length and capacitive load, but tend to be in the \(100-500 \mathrm{MHz}\) range. The input voltage sensed by the receiver is actually the voltage at the center connection within the tank circuit, which can ring violently when the outputs switch; measurement errors of 5 ns or more can occur. A good evaluation technique for this problem is to compare the waveforms observed at the output of the device with a "shmoo plot" of the output. Assuming a simple pattern is used, differences in these results may indicate a resonance problem.

Corrective action for this problem includes:
- Use short, low inductance connections from the DUT output to the receiver; minimize comparator and intercon-
nect capacitance. Both techniques raise the resonant frequency of the tank circuit which limits the time measurement error and reduces the DUT's ability to stimulate ringing in the tank.
- Use twisted pair wiring techniques to connect DUT outputs to the receivers. Though this raises the capacitance slightly, it reduces the purely inductive character of the interconnect, usually tending to reduce ringing.
- Minimizing Cross-Talk: Cross-talk between the input and output lines of the DUT is also a common problem. Obviously, the greater the number of paths which must be packed into a given area, the greater the problem. The signal coupling that occurs adds noise to both the input lines, making \(\mathrm{V}_{\mathrm{IH}}\) and \(\mathrm{V}_{\mathrm{IL}}\) testing difficult, and output lines, reducing the accuracy of timing measurements. Techniques which tend to reduce cross-talk include the following:
- Keep wires as short as possible and avoid laying wires on top of each other.
- Reduce output loading to minimize the magnitude of current transients which could be coupled into adjacent lines.
- Use twisted pair or coaxial cable wherever possible; take care to tie all grounds from these transmission lines together at both ends.
- Use ground plane or ground mesh techniques in the load board and the handler interface if possible. A true ground plane permits the use "strip" transmission lines which not only minimize cross-talk, but also reduce ground noise.
Though expensive, ground plane techniques offer the test engineer a consistent reference voltage which can be used to identify and segregate the various components and sources of noise.

\(L_{L}\), the interconnect inductance and CCOMPARATOR form a series resonant tank circuit which can cause time measurement errors.
Figure 9. Resonance of the Outputs

\section*{Conclusion}

Advanced Micro Devices has invested significantly in the development of advanced, high-performance bipolar memory technologies and products. As the preceding discussion demonstrates, the memory tester presents a very different environment to the memory device than does the system. The
additional constraints placed on the tester virtually guarantee that devices which function in this "worst case" environment will perform satisfactorily in the system. However, this worst case environment may also selectively reject the best performing devices; i.e., those with the fastest access times and best drive characteristics. This occurs because high-perfor-

\section*{Testing High-Performance Bipolar Memory}
mance devices magnify the problems found in the tester environment. The information presented here should aid the component engineer in recognizing and resolving these special test environment problems. Attention to these details will
reward the bipolar memory user by assuring acceptance of the best and broadest range of bipolar memories currently available.

\title{
Bipolar Generic PROM Series
}

\begin{abstract}
RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY

ORT RELIABILITY RE RELIABILITY REPORT IABILITY REPORT RE LITY REPORT RELIAI REPORT RELIABILITY ORT RELIABILITY RE RELIABILITY REPORT IABILITY REPORT RE

\section*{SUMMARY}

The Advanced Micro Devices' bipolar memory process has been described with particular emphasis on programmable-read-only memories. An advanced form of the low-power Schottky process is used in conjunction with a highly reliable and stable platinum silicide fuse. Extensive testing and screening have been used to assure that the products will meet all specification after the user has placed his program into the device and that the circuit reliability will be outstanding.
\end{abstract}

RT RELIABILITY REP ZELIABILITY REPORT BILITY REPORT REL TY REPORT RELIABI ZEPORT RELIABILITY RT RELIABILITY REP RELIABILITY REPORT BILITY REPORT REL TY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIȦBILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LIIT REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REP ORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT REL IABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABI LITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY REPORT RELIABILITY

\section*{Bipolar Generic PROM Series}

\section*{ADVANCED MICRO DEVICES BIPOLAR PROMS}

This report describes the technology used to manufacture AMD's family of Bipolar PROMs. This includes Standard PROMs from the 256 bit through the 128 K level, Registered PROMs, and AMD's newest family - Diagnostic PROMs with Serial Shadow Register. Included is a discussion of the wafer fabrication in which an advanced, highly reliable platinum silicide fuse is utilized. A description of the major circuit elements and their testing is discussed as well as reliability testing and results.

AMD's families of Bipolar PROMs are manufactured in two highly advanced wafer fabrication areas located in San Antonio, Texas. One area manufactures PROMs on 5 inch diameter wafers which is very advanced for the industry. The other area is the world's first 6 inch bipolar wafer line. These two wafer fabrication areas will provide for the growing demand for Bipolar PROMs at very competitive costs for many years. In fact, AMD's commitment is to continue to be the leading supplier of Bipolar PROMs in both technology and service. Two distinct wafer fabrication processes are used IMOX II and IMOX III. IMOX II is an advanced junction isolated process utilizing walled emitter transistors for very high speed circuits. Most circuits currently in production use the IMOX II process and it provides extremely high performance circuits with good yields. The IMOX III or 'Slot' process utilizes a very narrow and deep silicon etch to create a slot in the silicon to isolate active component areas. This is the most advanced bipolar process available and will provide density and performance advantages unmatched by any other semiconductor technology available today or in the near future. depending on density and performance requirements, most new Bipolar PROM products will be designed using the IMOX III process. The circuit design concepts are similar on each of the PROM products with the result that the products can be programmed using the same hardware. Only the socket adaptor required for
the PROM configuration and pin count is different. The same programming algorithm is used for all devices. The programming algorithm is also chosen to minimize programming time. The PROMs utilize a platinum Schottky diode structure with barrier metal. Dual layer metal is employed to maximize speed and minimize chip area. This applies to both the IMOX II and IMOX III process. All Advanced Micro Devices' circuits are screened to MIL-STD-883, Method 5004 class B or better, with burn-in as an option. Nearly all PROM products are on AMD's APL (approved product list) which means they meet all standard military requirements including package dimensions. AMD has also announced a new quality program called INTERNATIONAL STANDARD 500. While it is the objective to build quality into all PROM products toward an objective of zero defects, INT-STD-500 guarantees that lots shipped will not exceed a defect level of 500 parts per million.

\section*{The Process Technology}

The IMOX \({ }^{\text {TM }}\) II Process
THE IMOX II process is the next evolutionary step beyond the conventional bipolar Schottky process. This process utilizes platinum silicide fuses, ion implanted bases and emitters, oxide walled emitter structures, and dual layer metal. Platinum silicide continues to be the fuse material for several reasons. First, it has been demonstrated to be an extremely reliable fuse material. It does not exhibit the growback phenomenon common to nichrome technologies; it is not moisture sensitive in freeze-out tests; it is less fragile than nichrome and it does not have mass transport problems associated with moderate current densities. Second, the manufacturing process is easily controlled with regard to reliability factors and fusing currents. Third, the fuses are quite easy to form during the manufacturing process without a substantial number of additional processing steps.


Figure 1

\section*{IMOX-II TECHNOLOGY}

Figure 1 is a cross section of an IMOX II transistor. A heavily doped buried layer diffusion is first performed to allow for the fabrication of NPN transistors with low saturation resistances. A thin epitaxial layer is grown. The isolation and base regions are effectively self-aligned using a composite masking approach. The combined use of localized oxidations and ion implanting result in a transistor structure where the vertical side of the emitter is walled by oxide and does not come in contact with the base. This feature greatly reduces the emitter base capacitance and significantly improves the switching speed of the transistor. A short series of steps results in the definition of polycrystalline silicon in the shape of the fuse.

Following the formation of the emitter, platinum is sputtered over the entire wafer. Since all contacts, Schottkies, and fuses are exposed at this point, an alloying operation allows platinum silicide to form. The residual platinum is etched off the wafer leaving the silicide contacts, Schottkies, and fuses. After this step, the semiconductor elements of the circuit have been completely formed, and all that remains is the interconnect metalization. To form the interconnects, aluminum is used as
the primary conducting element. Aluminum has a very strong affinity for silicon, including that in platinum silicide. To retain the advantages of the very stable platinum silicide Schottky devices, it is necessary to sputter an inactive metaltungsten - with a small amount of titanium as a bonding agent over the surface of the wafers to serve as a barrier to the diffusion or microalloying of the aluminum. Aluminum is now evaporated over the surface of the wafers and the aluminum interconnections are defined. Figure 3 shows the structure of the metal layer.

To complete the dual layer metalization structure, silicon dioxide is deposited on the wafer and etched with interlayer metal connect openings (vias). A second layer of aluminum is then placed on top of the dielectric. This layer has a thickness greater than the first one and is especially suited for power busses and output lines. To complete the circuit, a layer of nitride is deposited over the top of the wafers and etched at the appropriate locations to allow for bonding pads (see figure \(2)\).


RF000090
Figure 2
2-Layer Metallization Structure

\section*{The IMOX \({ }^{\text {TM }}\) III (Slot) Process}

Figure 3 shows a cross section of the IMOX III process. This process will be used on most new and advanced bipolar PROM products. It will provide performance and manufacturing advantages unmatched by any other semiconductor technology. The method of isolating active component areas is what makes this process different from the IMOX II process previously discussed. A reactive ion etch creates deep vertical slots in the silicon surface. These slots extend through the epi region into the substrate. A \(\mathrm{P}+\) channel stopping implant is placed at the bottom of the slot. An oxide is thermally grown
and the slot is filled with insulating polysilicon. The surface is then planerized to provide superior metal step coverage. The remaining processing steps are very similar to the IMOX II process. This technique of isolation reduces substantially the collector to isolation spacing compared to conventional junction isolation techniques. The result is a much smaller chip size for a given memory size and greatly improved switching speeds. The lateral platinum silicide fuse design is retained because of its proven reliability and ease of manufacturing.


Figure 3
IMOX \({ }^{\text {TM }}\) III (SLOT) TECHNOLOGY

\section*{PROGRAMMABLE READ-ONLY MEMORY CIRCUITRY}

Advanced Micro Devices' bipolar PROM designs have the , general configuration shown in Figure 4. Although the figure is
for that of the Am27S20, the circuit techniques are the same for the entire generic family of PROMs.


Figure 4. PROM Circultry Block Diagram

\section*{Input, Memory \& Output Circuitry}

Two groups of input buffers and decoders called ' \(X\) " and " \(Y\) "' are used to drive word lines and columns respectively. The \(X\) decode addresses \(\left(A_{3}-A_{7}\right)\) have Schottky clamp diode protected, PNP inputs for minimum loading. (Figure 5). The \(X\) input buffers \(\left(A_{3}-A_{7}\right)\) provide \(A\) and \(\bar{A}\) outputs to a Schottky decode matrix which selects one of 64 word drivers. The word line drivers are very fast high current, high voltage, nonsaturating buffers providing voltage pull down to the selected word line.

The Y -decode address buffers \(\left(\mathrm{A}_{0}-\mathrm{A}_{2}\right)\) are also Schottky diode clamped, PNP inputs driving a Schottky diode matrix. However, this diode matrix selects one of eight columns on each of the four output bits. The selected column line drives the sense amplifier input to a high level in the case of a blown fuse, or current is shunted through an unblown fuse through the selected word driver to ground resulting in a "low" input to the sense amplifier.

The sense amplifier is a proprietary fast level shifter-inverter with temperature and voltage threshold sensitivities compensated for the driving circuitry. Each of the four sense amplifiers in this circuit provides active drive to an output buffer.
Each output buffer also contains a disable input, which is driven from the chip-enable buffer. The chip-enable buffer input is a Schottky diode clamped PNP buffered design with an active pull up and pull down to drive the output buffer. Additionally, the chip-enable gate contains circuitry to provide fuse control as described below.

\section*{Fusing Circuitry}

Platinum silicide fuses as implemented in Advanced Micro Devices' PROMs have extremely high fuse current to sense current ratios. Sensing normally requires that only a few hundred microamps flow through the fuse, whereas absolute minimum requirements for opening the fuse are approximately 100 times that amount. This provides a significant safety margin for transient protection and long-term reliability.


Figure 5. Input Buffer Schematic

High-yield fusing of platinum silicide fuses requires that a substantial current be delivered to each fuse. This current is sourced from the output terminals through darlingtons which can drive the column lines when enabled. These darlingtons are driven directly from the output and are selected by the Y decode column select circuitry. Current during fusing flows from the output through the darlington directly to the fuse through the selected array Schottky and finally through the row-driver output transistor to ground. This path is designed for a very large fusing current safety margin.

The control circuitry works as follows: After \(V_{C C}\) is applied, the appropriate address is selected and the \(\overline{\mathrm{G}}\) input is taken to a logic high, the programmer applies 20 volts to the bit output to be programmed. The application of the 20 volts simultaneously deselects the output buffer to prevent destructive current flow, and powers down internal circuitry unneeded during fusing to minimize chip heating.
It also enables the darlington base drive circuitry, makes power available to the darlington from the output and enables the fusing control circuitry. At this point, the PROM is ready for the control line at the chip-enable pin to release the selected row driver to allow current flow through the fuse. This technique is particularly advantageous because the control signal does not supply the large fusing currents. They are supplied through the darlington from the output power supply. Some care must be taken to avoid excessive line inductance on the output line. Reasonable and normal amounts of care will reward the user with high-programming yields.

\section*{Special Test Circuitry}

All Advanced Micro Devices PROMs include high-threshold voltage gates paralleling several address lines to allow the selection of special test words and the deselection of the columns to allow for more complete testing of the devices. Additionally, special test pads accessible prior to assembly allow for testing of some key attributes of the devices. The function of these special circuits will be described in more detail in the section, "Testing", later in this report.

There are several advantages to this technique. First, the two high current power sources, \(\mathrm{V}_{\mathrm{CC}}\) and the voltage applied to the output do not have critical timing requirements. The low current chip select pin gates the fusing current into the circuit. Since it is generally desirable to gate the fusing current into the chip at relatively fast rates, the use of the chip select for this purpose avoids the speed trade-off which would exist
using the output voltage as the control. The output voltage must not be raised too quickly to avoid breakdown and latchback conditions which might occur with sub-microsecond rise times on the output.

The second major advantage of this technique is that in the event that the fuse does not open during the first attempt to blow it, a near DC condition may be safely applied to it with no danger of developing a reliability problem such as that which occurs with nichrome fuses. This will be discussed in more detail later. The algorithm can therefore be designed first to minimize the time required to program the PROM, i.e. with a fast first pulse, and second, to maximize the probability that any circuit will program. Most PROMs do, of course, fuse satisfactorily with all short pulses. However, it is impossible for any manufacturer to guarantee absolutely that all fuses in all circuits receive 100 percent of the rated fusing current during programming.

Circuit defects which may be resistant to pre-programming testing prevent such a guarantee. It is, therefore, quite important to have a fuse material insensitive to marginal conditions. Even the application of single, short pulses does not guarantee that no fuse received marginal amounts of current during fusing. The silicide fuse provides this safety margin and allows the programmer to maximize the possibility of fusing by applying near DC condition to the fuses.

\section*{Fuse Characteristics}

When a fast (less than 500 ns rise time) current pulse is applied to a fuse, the fuse voltage rises abruptly to a value approaching the level anticipated from calculations of the room temperature resistance. However, it quickly falls to a value of approximately two volts. This value is nearly independent of the applied current. During this period of time, typically, the fuse is molten. Very abruptly, the fuse current drops to zero indicating the separation of the platinum silicide into two distinct sections. Scanning Electron Microscope photographs of the resulting fuses (see Figure 6) indicate that the typical case is a sharp, clean separation in excess of a micron. This separation occurs in the center of the fuse because the bowtie structure (see Figure 7) concentrates the energy density in the center away from the aluminum lines. The energy density in the center of the fuse is capable of creating temperatures substantially greater than required to melt the silicide. The very abrupt, high power applied to the fuse melts the fuse center and results in a wicking of material on either side due to surface tension.


Figure 6.

\section*{FINAL TESTING OF ADVANCED MICRO DEVICES' MEMORIES}

\section*{Wafer Level Tests}

In addition to all the standard DC tests, Advanced Micro Devices performs a series of special tests to conform to the screening of criteria of MIL-STD-883, Method 50043.3 and the \(0.05 \%\) AQL INT-STD-500. Also, AMD performs special tests to increase the confidence level of unique address selection and to demonstrate fusing capability on all columns and word drivers. To accomplish this, diodes are connected from the column lines and the word lines to special test pads which are accessible only during water probing. (See Figure 4). Using these diodes, Advanced Micro Devices confirms that each word driver is capable of sinking sufficient current to blow fuses, has appropriate saturation characteristics for AC performance, and has sufficient voltage breakdown to withstand fusing voltages. In addition, using special software, a sequence of tests dramatically increases the confidence of unique address selection on the address decoding. All darlingtons are checked to confirm that sufficient current drive is available to blow fuses from any column. Schottky diode array leakage is also checked to affirm that it is sufficiently low so as not to overload the pull down circuitry during the high-voltage application of fusing. Finally, high voltages are applied to the inputs and outputs to remove potentially weak devices before the PROM's are assembled.

\section*{Test Fusing}

Each PROM has two additional word drivers connected to special test fuses. These test words are valuable in demonstrating beyond reasonable doubt that the device is capable of opening fuses in all columns. They also increase the confidence level in unique addressing. Furthermore, the test words
serve as correlatable measures of the access times that the user can expect from his devices after he has placed his own program in the memory. These test words are not visible to the user unless he applies special voltages to certain address pins. Figure 8 is a diagram of this input circuit. One hundred percent of the PROM devices shipped from Advanced Micro Devices have had AC testing for access and enable times at high-and low-power supply voltages to affirm their AC characteristics.

The result of this extensive testing at both the wafer and finished device level is a product with very high-programming yields and virtually guaranteed AC performance after the user places his program in the parts. Additionally, the high voltage tests provide an additional level of confidence that the oxide and junction integrity is excellent in each circuit and that the devices will be relatively insensitive to small transients common to programming equipment.


RF000020
Figure 8. Special Input Circuit Used for Array Deselection and Test Word Check.

\section*{Reliability Testing}

All new AMD products must pass strict reliability requirements prior to production release. Following qualification, the long term reliability of AMD's products is routinely assessed in AMD's Reliability Monitor Program (AMD 15-015). The monitor program in effect ensures monthly requalification of product to

AMD's reliability standards \& goals. Product is tested by generic groupings, all key elements of the qualification test matrix are repeated monthly, and performance to standards is reviewed by the Executive Quality Board For Bipolar PROMs, over fifty billion fuse hours have been completed with no fuse related failures.
reliability monitor program for devices in molded packages
\begin{tabular}{|c|c|c|c|c|c|}
\hline TEST & CONDITIONS & TEST METHOD & SAMPLE SIZE & TARGET MAX FAIL RATE & ALERT LEVEL FAIL RATE \\
\hline 1. Infant Mortality & 160 hours at \(125^{\circ} \mathrm{C}\) or \(85^{\circ} \mathrm{C}\) ambient \(\left(\mathrm{Tj}<150^{\circ} \mathrm{C}\right.\) nominal) Initial and endpoint electrical-QA tape & 06-108 & 300 & \[
\begin{aligned}
& 0.15 \% @ 85^{\circ} \mathrm{C} \\
& 0.20 \% \text { @ } \\
& 125^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \% @ 85^{\circ} \mathrm{C} \\
& 0.6 \% @ 125^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline 2. Operating Life & 1000 hrs ( 1160 total) @ \(125^{\circ} \mathrm{C}\) or \(85^{\circ} \mathrm{C}\) ambient ( Tj \(<150^{\circ} \mathrm{C}\), nominal) Initial \& end-point Electrical-QA tape & 06-108 & 120 & \(0.2 \% / 1 \mathrm{k} \mathrm{hr}\) at \(85^{\circ} \mathrm{C} 0.3 \% / 1 \mathrm{k}\) hr at \(125^{\circ} \mathrm{C}\) & \(1.0 \% / 1 \mathrm{k} \mathrm{hr}\) at \(85^{\circ} \mathrm{C} 1.0 \% / 1 \mathrm{k}\) hr at \(125^{\circ} \mathrm{C}\) \\
\hline 3. Long Term Life & 5,000 hrs cum @ \(125^{\circ} \mathrm{C}\) or \(85^{\circ} \mathrm{C}\) ( \(\mathrm{Tj}<150^{\circ} \mathrm{C}\), nominal) Selected from Test 2 above. Test Tape Interim point at 2 k hours & 06-108 & 120 & \(0.2 \% / 1 \mathrm{k} \mathrm{hr}\) at \(85^{\circ} \mathrm{C} 0.3 \% / 1 \mathrm{k}\) hr at \(125^{\circ} \mathrm{C}\) & \(1.0 \% / 1 \mathrm{k} \mathrm{hr}\) at \(85^{\circ} \mathrm{C} 1.0 \% / 1 \mathrm{k}\) hr at \(125^{\circ} \mathrm{C}\) \\
\hline 4. Temperature and Humidity & \begin{tabular}{l}
\(85^{\circ} \mathrm{C} / 85 \%\) RH/low power bias, 500 hours and
\[
1000 \mathrm{hrs}
\] \\
Initial, Intermin and endpoint electrical QA tape
\end{tabular} & 06-119 & 50 & \[
\begin{aligned}
& 0.5 \% \text { at } 500 \\
& \text { hrs } \\
& 1.0 \% \text { at } 1000 \\
& \text { hrs }
\end{aligned}
\] & \(2 \%\) at 500 hrs \(4.0 \%\) at 1000 hrs \\
\hline 5. Temperature Cycle & A. 1000 cycles: \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}, 30\) minutes/ cycle. High temperature \(\left(75^{\circ} \mathrm{C}\right.\) min) Functional End-point Electrical Test & 06-109 & 50 & 1.3\% & 4.0\% \\
\hline 6. Pressure Cooker & \(121^{\circ} \mathrm{C} 15\) psi, 160 hours, unbiased. Initial end-point electrical & 06-120 & 50 & 1.0 & 4.0\% \\
\hline
\end{tabular}

RELIABILITY MONITOR PROGRAM FOR DEVICES IN HERMETIC PACKAGES
\begin{tabular}{|c|c|c|c|c|c|}
\hline TEST & CONDITIONS & TEST METHOD & SAMPLE SIZE & TARGET MAX FAIL RATE & ALERT LEVEL FAIL RATE \\
\hline 1. Infant Mortality & 160 hours at \(125^{\circ} \mathrm{C}\) ambient Initial and end-point electrical test - QA tape & 06-108 & 300 & 0.2\% & 0.4\% \\
\hline 2. Operating Life & 1000 hrs ( 1160 total) at \(125^{\circ} \mathrm{C}\) ambient Initial and end-point electrical test QA tape & 06-108 & 120 & 0.2\%/1k hr & \(1.0 \% / 1 \mathrm{k} \mathrm{hr}\) \\
\hline 3. Long Term Life & \begin{tabular}{l}
5,000 hrs cum, \\
Selected Test 2 groups, same conditions and test tapes Interim point at 2 k hours
\end{tabular} & 06-108 & 120 & 0.2\%/1k hr & 1.0\%/1k hr \\
\hline 4. Temperature Cycle & 1000 cycles, \(\left(-65^{\circ}\right.\) to \(150^{\circ} \mathrm{C}\) ), \(30 \mathrm{~min} /\) cycle end-point-hermeticity and electrical test QA tape & 06-109 & 50 & 0.7\% & 2\% \\
\hline 5. \(150^{\circ} \mathrm{C}\) Operating Life & \begin{tabular}{l}
1000 hours at \(150^{\circ} \mathrm{C}\) ambient \\
Initial and end-point \\
electrical - QA tape
\end{tabular} & 06-108 & 50 & 0.6\%/1k hr & 3.0\%/1k hr \\
\hline
\end{tabular}

\section*{Bipolar PROMs as Programmable Logic Products}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Selection Guide} \\
\hline PART NUMBER & INPUTS & OUTPUTS & PRODUCT TERMS & REGISTERED OUTPUTS & \[
\begin{gathered}
\mathrm{t}_{\mathrm{pD}} / \mathrm{l}_{\mathrm{cc}} \\
\mathrm{t}_{\mathrm{su}} / \mathrm{t}_{\mathrm{cp}-\mathrm{o}} / \mathrm{l}_{\mathrm{cc}} \\
\text { COM'L }
\end{gathered}
\] \\
\hline Am27S19A & 5 & 8 & 32 & & 25ns/115mA \\
\hline Am27S19SA & 5 & 8 & 32 & & \(15 \mathrm{~ns} / 115 \mathrm{~mA}\) \\
\hline Am27S21A & 8 & 4 & 256 & & \(30 \mathrm{~ns} / 130 \mathrm{~mA}\) \\
\hline Am27S13A & 9 & 4 & 512 & & \(30 \mathrm{~ns} / 130 \mathrm{~mA}\) \\
\hline Am27S29A & 9 & 8 & 5.12 & & \(35 \mathrm{~ns} / 160 \mathrm{~mA}\) \\
\hline Am27S25A & 9 & 8 & 512 & 8 & \(30 \mathrm{~ns} / 20 \mathrm{~ns} / 185 \mathrm{~mA}\) \\
\hline Am27S25SA & 9 & 8 & 512 & 8 & \(25 \mathrm{~ns} / 12 \mathrm{~ns} / 185 \mathrm{~mA}\) \\
\hline Am27S33A & 10 & 4 & 1024 & & \(35 \mathrm{~ns} / 140 \mathrm{~mA}\) \\
\hline Am27S65* & 10 & 4 & 1024 & 4 & \(30 \mathrm{~ns} / 15 \mathrm{~ns} / 165 \mathrm{~mA}\) \\
\hline Am27S65A* & 10 & 4 & 1024 & 4 & \(23 \mathrm{~ns} / 10 \mathrm{~ns} / 165 \mathrm{~mA}\) \\
\hline Am27S281A & 10 & 8 & 1024 & & 35ns/185mA \\
\hline Am27S35A & 10 & 8 & 1024 & 8 & 35ns/20ns/185mA \\
\hline Am27S37A & 10 & 8 & 1024 & 8 & \(35 \mathrm{~ns} / 20 \mathrm{~ns} / 185 \mathrm{~mA}\) \\
\hline Am27S185A & 11 & 4 & 2048 & & \(35 \mathrm{~ns} / 150 \mathrm{~mA}\) \\
\hline Am27S75* & 11 & 4 & 2048 & 4 & \(30 \mathrm{~ns} / 15 \mathrm{~ns} / 175 \mathrm{~mA}\) \\
\hline Am27S75A* & 11 & 4 & 2048 & 4 & 25ns/12ns/175mA \\
\hline Am27S291A & 11 & 8 & 2048 & & \(35 \mathrm{~ns} / 185 \mathrm{~mA}\) \\
\hline Am27LS291 & 11 & 8 & 2048 & & \(30 \mathrm{~ns} / 90 \mathrm{~mA}\) \\
\hline Am27S291SA & 11 & 8 & 2048 & & \(20 \mathrm{ss} / 185 \mathrm{~mA}\) \\
\hline Am27S45A & 11 & 8 & 1024 & 8 & \(40 \mathrm{~ns} / 20 \mathrm{~ns} / 185 \mathrm{~mA}\) \\
\hline Am27S45SA & 11 & 8 & 1024 & 8 & \(25 \mathrm{~ns} / 10 \mathrm{~ns} / 185 \mathrm{~mA}\) \\
\hline Am27S47A & 11 & 8 & 1024 & 8 & \(40 \mathrm{~ns} / 20 \mathrm{~ns} / 185 \mathrm{~mA}\) \\
\hline Am27S47SA & 11 & 8 & 1024 & 8 & 25ns/10ns/185mA \\
\hline Am27S41A & 12 & 4 & 4096 & & \(35 \mathrm{~ns} / 185 \mathrm{~mA}\) \\
\hline Am27S85* & 12 & 4 & 4096 & 4 & 35ns/15ns/185mA \\
\hline Am27S85A* & 12 & 4 & 4096 & 4 & 27ns/12ns/185mA \\
\hline
\end{tabular}

\footnotetext{
*These devices contain SSR \(^{\text {TM }}\) on chip diagnotics
}

\section*{GENERIC PROGRAMMING INFORMATION}

Advanced Micro Devices Bipolar PROMs are members of a generic series incorporating common programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable platinum-silicide fuse technology. Utilizing an easily implemented programming algorithum, these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields and produce excellent parametric correlation.

Platinum-silicide was selected as the fuse link material to achieve a well-controlled melt rate resulting in large nonconductive gaps that ensure very stable long term high reliability. Extensive operating testing has proven that this lowfield, large gap technology offers the best reliability for fusible link PROMs.

High-yield fusing of the platinum-silicide fuses require that a substantial current be delivered to the decoded and selected fuse. The fusing current path has been designed to provide a large fusing current safety margin. This, however, generates large current transients at the time the fuse enable input goes to \(\mathrm{V}_{\mathrm{IHH}}\), and a proportional current decrease at the time the fuse opens. The magnitude of this current change may be between 50 and 150 mA with rise and fall times of 2-10 ns. Some care must be taken to avoid excessive line inductance in the output lines of the device ( \(V_{\mathrm{CCO}}\) for ECL devices) as well as the ground line to the device in order to maximize fusing yields.

The PROMs may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device for more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip, including \(V_{C C}\), should be removed for a period of 5 seconds after which programming may be resumed.

\section*{PROM Programming Equipment Guide*}

Advanced Micro Devices has an ongoing program of evaluation and qualification of PROM programming equipment from various hardware manufacturers. Qualification by AMD implies that the equipment has been evaluated for proper implementation of the programming algorithm presented at the device socket pins. Programming yield analysis on a limited sample size is also evaluated to meet expected, results of AMD.
Manufacturers listed below have been qualified on the particular equipment listed only. Not all manufacturers have implemented AMD's complete product line. Please contact your local AMD sales representative for up-to-date information regarding manufacturers implementation status.


Kontron Electronics
Redwood City, Ca. 94063
Model EPP-80
(415) 361-1012

Oliver Advanced Engineering
Arden, Suite 220.
(818) 240-0080

Stag Systems, Inc.
528-5 Weddell Drive
Model PPX
Model PP17
PM 2000
(408) 745-1991

Valley Data Sciences, Inc.
2426 Charleston Road Series 160
(415) 968-2900

Software support for PROMs as programmable logic products is available from the following companies, please contact the indicated company for the status of their particular product:
```

Assisted Technology, Inc. (CUPL)
Zanker Road, Suite }15
San Jose, Ca. }951
(408) 942-8787
10525 Willows Road N.E.
(206) 881-6444

```

\section*{TTL PROM Programming Procedure}

\section*{Fusing Technique}

Advanced Micro Devices' PROM circuits have been designed to use a programming algorithm which minimizes the requirements on the programmer yet allows the circuit to fuse the platinum silicide links quickly and reliably. Specifically, the following sequence of events must take place:
1. \(V_{C C}\) power is applied to the chip;
2. The appropriate address is selected;
3. The chip is deselected;
4. The programming voltage is applied to one output;
5. The fuse enable voltage is raised to enable a high-threshold voltage gate. This action gates the current flow through the proper fuse resulting in an open fuse in a few microseconds;
6. The output voltage is lowered (the programming voltage removed);
7. The device is enabled and the bit sensed to verify that the fuse has blown. In the unusual event that the fuse does not verify as blown, a sequence of much longer pulses is applied to the fuse at a high duty cycle until the fuse verifies as open;
8. The sequence of 2 through 7 must be repeated for each fuse which must be opened.
9. At the conclusion of programming, the device should be verified for correct data at all addresses with two (2) VCC supply voltages ( \(\mathrm{V}_{\mathrm{CC}}=5.7 \vee \& \mathrm{~V}_{\mathrm{CC}}=4.4 \mathrm{~V}\).).

\section*{NOTES ON PROGRAMMING}
1. All delays between edges are specified from the completion of the first edge to the beginning of the second edge, not the midpoints.
2. Delays \(\mathrm{t}_{1}\) through \(\mathrm{t}_{6}\) must be greater than 100 ns ; maximum delays of \(1.5 \mu \mathrm{~S}\) are recommended to minimize heating during programming.
3. During tv, the output being programmed is switched to the load \(R\) and read to determine if additional programming pulses are required.
4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.
5. All output enable pins, except the output enable used as the Fusing Enable Input, should be held at \(V_{\text {ILP }}\) for \(\bar{G}_{n}\) inputs and \(V_{I H P}\) for \(G_{n}\) inputs.

PROGRAMMING PARAMETERS \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Min. & Typ. & Max. & Units \\
\hline \(\mathrm{V}_{\text {IHH }}\) & Control Pin Extra High Level @ 10-40 mA & 14.5 & 15 & 15.5 & Volts \\
\hline \(V_{\text {FE }}\) & Fusing Enable Voltage @ 10-40 mA & 14.5 & 15 & 15.5 & Volts \\
\hline VOP & Program Voltage @ 15-200 mA & 19.5 & 20 & 20.5 & Volts \\
\hline VIHP & Input High Level During Programming and Verify & 2.4 & 5 & 5.5 & Volts \\
\hline \(V_{\text {ILP }}\) & Input Low Level During Programming and Verify & 0.0 & 0.3 & 0.5 & Volts \\
\hline \(V_{\text {CCP }}\) & VCC During Programming @ ICC \(=50-200 \mathrm{~mA}\) & 5 & 5.2 & 5.5 & Volts \\
\hline dV \({ }_{\text {Op }} / \mathrm{dt}\) & Rate of Output Voltage Change & 20 & & 250 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \(\mathrm{dV}_{\mathrm{FE}} / \mathrm{dt}\) & Rate of Fusing Enable Voltage Change & 20 & & 1000 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \multirow[b]{2}{*}{\(t_{p}\)} & Fusing Time First Attempt & 10 & 50 & 100 & \(\mu \mathrm{s}\) \\
\hline & Fusing Time Subsequent Attempts & 1 & 5 & 10 & ms \\
\hline \(t_{1}-t_{6}\) & Delays Between Various Level Changes & 100 & & 1500 & ns \\
\hline tv & Period During which Output is Sensed for V \({ }_{\text {Blown }}\) Level & & 500 & & ns \\
\hline Vonp & Pull-Up Voltage On Outputs Not Being Programmed & \(\mathrm{V}_{\text {CCP }}-0.3\) & VCCP & \(\mathrm{V}_{\mathrm{CCP}}+0.3\) & Volts \\
\hline R & Pull-Up Resistor On Outputs Not Being Programmed & 0.2 & 2 & 5.1 & K \(\Omega\) \\
\hline
\end{tabular}

\section*{PROGRAMMING WAVEFORMS}


PROGRAMMING 4 Bit WIDE TTL PROMs


\section*{SIMPLIFIED PROGRAMMING DIAGRAM}


\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ Part Number } & \begin{tabular}{c} 
Fuse \\
Enable Pin
\end{tabular} \\
\hline Am27S15 & \(\overline{G_{1}}\) \\
Am27S18/19 & \(\overline{\mathrm{G}}\) \\
Am27S28/29 & \(\overline{\mathrm{G}}\) \\
Am27S280/281 & \(\overline{\mathrm{G}_{1}}\) \\
Am27S290/291 & \(\overline{\mathrm{G}_{1}}\) \\
Am27S31 & \(\overline{\mathrm{G}_{1}}\) \\
Am27S180/181 & \(\overline{\mathrm{G}_{1}}\) \\
Am27S190/191 & \(\overline{\mathrm{G}_{1}}\) \\
Am27S43 & \(\overline{G_{1}}\) \\
Am27S49 & \(\overline{G_{1}}\) \\
Am27S51 & \(\mathrm{G}_{1}\) \\
\hline
\end{tabular}

\section*{PROGRAMMING 4-WIDE REGISTERED PROMs}

The 4-bit wide Registered PROMs are programmed according to the generic TTL. programming algorithm. This algorithm specifies a clock at the beginning of the programming cycle to establish output data states \& enable register state. A second clock occurs prior to verification to bring programmed data to the outputs. The fuse enable input is the MODE (M) input. The DK input and all enable inputs ( \(\overline{\mathrm{G}} \& \overline{\mathrm{G}} / \overline{\mathrm{GS}}\) ) should be held at a logic LOW throughout programming and verification. On the Am27S95 the \(\mathrm{G}_{2}\) input should be held at a logic HIGH.

In addition to the programmable fusible link array these devices contain two (2) architecture fuses to program the \(\overline{\text { Enable }}\) and the Initialize input functionality. Special verification circuitry within the device will permit the architecture word to be presented at the outputs for programming verification. This verification circuitry is enabled by holding the SD input at \(V_{1 H H}\) throughout programming and verification. The two-bit architecture word will then program the functionality of the respective inputs according to Table 1.

Table 1
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{Architecture Data Word (Hex)} & \multicolumn{2}{|l|}{Am27S65, Am27S75, and Am27S95 Input Function} & Am27S85 Input Function \\
\hline & \(\overline{\mathbf{G}} / \overline{\mathrm{GS}}\) Input & I//IS Input & \(\overline{\mathbf{G}} / \overline{\mathbf{G S}} / \mathbf{I} / \overline{\mathbf{S}}\) Input \\
\hline 0 & Asynchronous Enable ( \(\overline{\mathrm{G}}\) ) & Asynchronous Initialize (i) & Asynchronous Enable ( \(\overline{\text { G }}\) ) \\
\hline 4 & Asynchronous Enable ( \(\overline{\text { G }}\) ) & Synchronous Initialize (IS) & Asynchronous Initialize (i) \\
\hline 8 & Synchronous Enable (GS) & Asynchronous İnitialize (i) & Synchronous Enable (\%) \\
\hline C & Synchronous Enable (GS) & Synchronous \(\overline{\text { Initialize ( }}\) ( \(\overline{\mathbf{S}}\) ) & Synchronous Initialize (IS) \\
\hline
\end{tabular}

These Registered PROMs all have an additional 4-bit word which may be programmed to provide any arbitrary microinstruction for system initialization. The unprogrammed state of this word will initialize the data registers with all outputs LOW.

These parts use the initialize ( \(\overline{\mathrm{I}} / \overline{\mathrm{S}}\) ) pin as a select control between the array and the architecture \& initialize words. Initialize ( \(\overline{\mathrm{I}} / \overline{\mathrm{IS}}) \mathrm{HIGH}\) enables the array for programming and disables the architecture \& initialize words. Initialize (I/IS)

LOW enables the architecture \& initialize words for programming and disables the array.

An easy implementation for programming the architecture \& initialize words would be to invert the next higher address input \(\left(A_{n}+1\right)\) from the PROM programmer and apply this signal to the initialize ( \(\overline{\mathrm{I}} / \overline{\mathrm{IS}}\) ) input pin. The array, architecture, and initialize words could then be programmed over a continuous address field according to Table 2.

Table 2
\begin{tabular}{|c|c|c|c|c|}
\hline Device & i/f \(\overline{\mathbf{S}}\) Pin & \begin{tabular}{c} 
Array Programming Address \\
Fleld (Hex)
\end{tabular} & \begin{tabular}{c} 
Architecture Word \\
Address (Hex)
\end{tabular} & \begin{tabular}{c} 
Initialize Word \\
Address (Hex)
\end{tabular} \\
\hline Am27S65 & \(\overline{\mathrm{A}_{10}}\) & 000 thru 3FF & 400 & 401 \\
\hline Am27S75 & \(\overline{\mathrm{A}_{11}}\) & .000 thru 7FF & 800 & 801 \\
\hline Am27S85 & \(\overline{\mathrm{A}_{12}}\) & 0000 thru OFFF & 1000 & 1001 \\
\hline Am27S95 & \(\overline{\mathrm{A}_{13}}\) & 0000 thru 1FFF & 2000 & 2001 \\
\hline
\end{tabular}

\section*{PROGRAMMING 4 Bit WIDE Registered PROMs}

\begin{tabular}{|c|c|}
\hline Part Number & \begin{tabular}{c} 
Fuse \\
Enable Pin
\end{tabular} \\
\hline Am27S65 & (M) MODE \\
Am27S75 & (M) MODE \\
Am27S85 & (M) MODE \\
Am27S95 & (M) MODE \\
\hline
\end{tabular}

\section*{SIMPLIFIED PROGRAMMING DIAGRAM}

\section*{PROGRAMMING 8 - WIDE REGISTERED PROMs}

The 8 -bit wide registered PROMs, with the exception of the Am27S55, are programmed according to the generic TTL programming algorithm. This algorithm specifies a clock at the beginning of the programming cycle to establish output data states \& enable register state. A second clock occurs prior to verification to bring programmed data to the outputs. The fuse enable input is the asynchronous enable ( \(\bar{G}\) ) input. The synchronous enable input (GS) on all parts is held at a logic LOW.

The Am27S35, Am27S37, Am27S45, \& Am27S47 all have an additional 8 -bit word which may be programmed to provide any arbitrary microinstruction for system initialization. The
unprogrammed state of this word will initialize the data registers with all outputs LOW.

These parts use the initialize ( \(\overline{1} / \overline{\mathrm{S}})\) pin as a select control between the array and the initialize word. Initialize ( \(\overline{\mathrm{I}} / \overline{\mathrm{S}}) \mathrm{HIGH}\) enables the array for programming and disables the initialize word. Initialize ( \(\overline{/} / \overline{\mathrm{IS}})\) LOW enables the initialize word for programming and disables the array.
An easy implementation for programming the initialize word would be to invert the next higher address input ( \(A_{n}+1\) ) from the PROM programmer and apply this signal to the initialize ( \(\overline{\mathrm{I}} / \overline{\mathrm{S}}\) ) input. The array and initialize word could then be programmed over a continuous address field according to Table 1.

TABLE 1
\begin{tabular}{|c|c|c|c|c|}
\hline Device & \(\overline{\mathbf{1} / \overline{I S}}\) & \begin{tabular}{c} 
Array Programming Address \\
Fleld (Hex)
\end{tabular} & \begin{tabular}{c} 
Initialize Word \\
Address (Hex)
\end{tabular} & \begin{tabular}{c}
\(\overline{\mathrm{G}} / \overline{\mathrm{GS}}\) Word \\
Address (Hex)
\end{tabular} \\
\hline \begin{tabular}{c} 
Am27S35- \\
Am27S37
\end{tabular} & \(\overline{\mathrm{A}_{10}}\) & 000 thru 3FF & 400 & \(\mathrm{~N} / \mathrm{A}\) \\
\hline \begin{tabular}{l} 
Am27S45- \\
Am27S47
\end{tabular} & \(\overline{\mathrm{A}_{11}}\) & 000 thru 7FF & 800 & 801 \\
\hline
\end{tabular}

PROGRAMMING 8 Bit WIDE Registered PROMs

\begin{tabular}{|c|c|}
\hline Part Number & \begin{tabular}{c} 
Fuse \\
Enable Pin
\end{tabular} \\
\hline Am27S27 & \(\overline{\mathrm{G}}\) \\
Am27S25 & \(\overline{\mathrm{G}}\) \\
Am27S35 & \(\overline{\mathrm{G}}\) \\
Am27S45 & \(\overline{\mathrm{G}} / \mathrm{GS}\) \\
\hline
\end{tabular}

SIMPLIFIED PROGRAMMING DIAGRAM

\section*{PROGRAMMING the Am27S55 8-WIDE REGISTERED PROM}

The Am27S55 is programmed according to a modified TTL programming algorithm. This algorithm specifies a clock at the beginning of the programming cycle which transitions between a TTL LOW level and \(\mathrm{V}_{\mathrm{IHH}}\) to establish output data states \& enable register state. A second clock, at normal TTL levels, occurs prior to verification to bring programmed data to the outputs. The fuse enable input is the multifunctional ( \(\overline{\mathrm{G}} / \overline{\mathrm{GS}} / \overline{\mathrm{I}} /\) is) input.

In addition to the programmable fusible link array this device contains two (2) architecture fuses to program the Enable or the Initialize input functionality. Special verification circuitry within the device will permit the architecture word to be presented at the outputs for programming verification. This verification circuitry is enabled by holding the \(A_{1}\) input at \(V_{I H H}\) throughout programming and verification of the architecture \& initialization fuses. The two-bit architecture word will then program the functionality of the \(\bar{G} / \overline{\mathrm{GS}} / \overline{\mathrm{I}} / \overline{\mathrm{S}}\) pin to one of the input functions according to Table 1.

Table 1
\begin{tabular}{|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Architecture Data Word \\
(Hex)
\end{tabular}} & Input Function \\
\cline { 2 - 2 } & \(\overline{\mathbf{G}} / \overline{\mathrm{GS}} / \overline{\mathrm{I}} / \overline{\mathrm{S}}\) Input \\
\hline 00 & Asynchronous Enable \((\overline{\mathrm{G}})\) \\
\hline 01 & Synchronous Enable \((\overline{\mathrm{GS}})\) \\
\hline 02 & Asynchronous \(\overline{\text { nitialize }}(\overline{\mathrm{I}})\) \\
\hline 03 & Synchronous Initialize \((\overline{\mathrm{I}})\) \\
\hline
\end{tabular}

This product has an additional 8 -bit word which may be programmed to provide any arbitrary microinstruction for system initialization. The unprogrammed state of this word will initialize the data registers with all outputs LOW.

This part uses the address input ( \(A_{1}\) ) as a select control between the array and the architecture \& initialize words. \(A_{1}\) at either a TTL LOW or HIGH enables the array for programming and disables the architecture \& initialize words. \(A_{1}\) when taken
to a \(\mathrm{V}_{\mathrm{IHH}}\) level enables the architecture \& initialize words for programming and disables the array.

An easy implementation for programming the architecture \& initialize words would be to have the next higher address input ( \(A_{n}+1\) ). \(A_{12}\) in this case, from the PROM programmer used to enable a \(\mathrm{V}_{\text {IHH }}\) HIGH level for the \(A_{1}\) input pin. The array, architecture, and initialize words could then be programmed over a continuous address field according to Table 2.

Table 2
\begin{tabular}{|c|c|c|c|c|}
\hline Device & \begin{tabular}{c}
\(A_{1}\) (ViHH) Enable \\
Control Pin
\end{tabular} & \begin{tabular}{c} 
Array Programming \\
Address Field (Hex)
\end{tabular} & \begin{tabular}{c} 
Architecture Word \\
Address (Hex)
\end{tabular} & \begin{tabular}{c} 
Initialize Word \\
Address (Hex)
\end{tabular} \\
\hline Am27S55 & \(\mathrm{A}_{12}\) & 0000 thru OFFF & 1000 & 1001 \\
\hline
\end{tabular}

PROGRAMMING the Am27S55


SIMPLIFIED PROGRAMMING DIAGRAM

\section*{Am27S55 PROGRAMMING WAVEFORMS}


\section*{ECL PROM Programming Procedure}

\section*{Fusing Technique}

Advanced Micro Devices' PROM circuits have been designed to use a programming algorithm which minimizes the requirements on the programmer yet allows the circuit to fuse the platinum silicide links quickly and reliably. Specifically, the following sequence of events must take place:
1. VCC power is applied to the chip;
2. The appropriate address is selected;
3. The chip is deselected;
4. The programming voltage is applied to \(\mathrm{V}_{\mathrm{CCO}}\);
5. The output to be programmed is raised to \(V_{F E}\). This action gates the current flow through the proper fuse resulting in an open fuse in a few microseconds;
6. The programming voltage ( \(\mathrm{V}_{\mathrm{CP}}\) ) is lowered and the fuse enable voltage ( \(V_{F E}\) ) is removed from the output.
7. The device is enabled and the bit sensed to verify that the fuse has blown. In the unusual event that the fuse does not
verify as blown, a sequence of much longer pulses is applied to the fuse at a high duty cycle until the fuse verifies as open;
8. The sequence of 2 through 7 must be repeated for each fuse which must be opened.
9. At the conclusion of programming, the device should be verified for correct data at all addresses with two (2) \(V_{E E}\) supply voltages \(\left(\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}, \& \mathrm{~V}_{\mathrm{EE}}=-5.7 \mathrm{~V}\right.\).).

\section*{NOTES ON PROGRAMMING}
1. All delays between edges are specified from the completion of the first edge to the beginning of the second edge, i.e., not the midpoints.
2. Delays \(t_{1}\) through \(t_{5}\) must be greater than 100 ns ; maximum delays of \(1.5 \mu \mathrm{~s}\) are recommended to minimize heating during programming.
3. During tv, the output being programmed is switched to the load R and read to determine if additional programming pulses are required.
4. Outputs not being programmed are connected to VONP through resistor \(R\) which provides output current limiting.

PROGRAMMING PARAMETERS \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Min. & Typ. & Max. & Units \\
\hline \(V_{\text {FE }}\) & Fusing Enable Voltage (Applied to Outputs) @ 10 mA & 1.60 & 1.80 & 2.00 & Volts \\
\hline \(V_{\text {CP }}\) & Program Voltage @ 15-200 mA & 14.5 & 15 & 15.5 & Volts \\
\hline \(\mathrm{V}_{\text {IHP }}\) & Input High Level During Programming and Verify & -1.2 & -1.0 & -0.8 & Volts \\
\hline \(V_{\text {ILP }}\) & Input Low Level During Programming and Verify & -1.85 & -1.65 & -1.45 & Volts \\
\hline \(V_{\text {EEP }}\) & \(\mathrm{V}_{\mathrm{EE}}\) During Programming @ \(\mathrm{l}_{\mathrm{EE}}=50-400 \mathrm{~mA}\) & -5.4 & -5.2 & -5.0 & Volts \\
\hline \(\mathrm{dV}_{\text {OP }} / \mathrm{dt}\) & Rate of Program Voltage Change & 20 & & 250 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \(\mathrm{dV}_{\mathrm{FE}} / \mathrm{dt}\) & Rate of Fusing Enable Voltage Change & 20 & & 1000 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{p}}\)} & Fusing Time First Attempt & 40 & 50 & 100 & \(\mu \mathrm{s}\) \\
\hline & Fusing Time Subsequent Attempts & 4 & 5 & 10 & ms \\
\hline \(t_{1}-t_{5}\) & Delays Between Various Level Changes & 100 & & 1500 & ns \\
\hline tv & Period During Which Output is Sensed for V \({ }_{\text {Blown }}\) Level & & 500 & & ns \\
\hline \multirow[b]{2}{*}{Vonp} & Pull-Down Voltage for Outputs (During Programming) & 0.0 & 0.0 & 0.0 & Volts \\
\hline & Pull-Down Voltage for Outputs (During Verification) & -2.1 & -2.0 & -1.8 & Volts \\
\hline R & Pull-Down Resistor On Outputs Not Being Programmed & 1.8 & 2.0 & 2.2 & K \(\Omega\) \\
\hline
\end{tabular}

PROGRAMMING WAVEFORMS


PROGRAMMING ECL PROMs



\title{
Guide to the Analysis of Programming Problems
}

\section*{INTRODUCTION}

Advanced Micro Devices' Generic Series of Programmable Read Only Memory (PROM) circuits have been designed to provide extremely high programming yields. Available programming currents are over designed by a factor of four and special circuitry accessible only during testing is incorporated into each product to eliminate ordinarily difficult to detect shorts and opens in the array and decoders. As a result, unique decoding and very large fusing currents are virtually assured to the user. AMD PROMs have test fuses programmed prior to shipment as a further guarantee. The results of such extensive testing and design considerations are programming yields consistently in the \(98 \%\) to \(99.5 \%\) range.

Key to the achievement of such yields is a programmer properly calibrated to the AMD specification with good contactors, "clean" electrical wave forms and properly functioning subcircuits. In the event that your programming yields fall below \(98 \%\), you should investigate the characteristics of the failed devices to find a prominent failure mode, then use the attached information as a guide to resolving the problem. Simple problems can be very costly if not detected and corrected.

Should you continue to have trouble optimizing your programming yield, contact your AMD representative or local programmer manufacturer representative.

\section*{Guide to the Analysis of Programming Problems} all desired bits

\section*{Secondary Symptom}
A) Binary blocks of missing data
B) Random bits of missing data
C) All data associated with a single output missing
D) No data change.

\section*{Posslble Causes}
1) Address driver output which remains continuously low or continuously high.
2) Address driver with a 'low' voltage greater than 0.5 V or a "high" voltage less than 2.4 V .
3) Poor, intermittent or no electrical contact to one or more address input pins.

Any of the above may result in over programming half the array and not programming the other half.
1) Address driver with a "low" voltage greater than 0.5 V or a "high" voltage less than 2.4 V .
2) Poor electrical contact to address, chip enable and output pins.
3) Excessive transient noise on \(V_{C C}\), output pin ( \(>20.5 \mathrm{~V}\) ), or ground pins. Check with a high speed storage oscilloscope for peak values during programming. Use transient suppression networks where appropriate.
4) Programmer does not comply with AMD Programming Specification. (See Programming Parameters.) Examples:
- Output voltage during programming less than 19.5 V
- Vcc during programming less than 5.0V
- \(\overline{\mathrm{G}}\) voltage during programming less than 14.5 V
1) Poor or no electrical contact to that output pin.
2) Defective current switch in programmer.
1) Wrong device or programming socket.
2) Programmer does not comply with AMD's Programming Specifications. (See Programming Parameters.) Examples:
- Output voltage during programming less than 19.5V
- \(V_{C C}\) during programming less than 5.0 V
\(-\overline{\mathrm{G}}\) voltage during programming less than 14.5 V

\section*{Primary Symptom}
II) Over-Programmed Devices

\section*{Secondary Symptom}
A) One output continuously at a Logic " 1 "
B) All outputs continuously at a Logic " 1 "

\section*{Possible Causes}
1) Programmer does not comply with AMD's Programming Specifications. (See Programming Parameters.)

\section*{Examples:}
- Output voltage during programming greater than 20.5 V
: Programmer timing incorrect
2) Open outputs can appear to be programmed to Logic "1" with the presence of a pullup resistor even though the device has not actually been programmed.
3) Excessive voltage transients on output lines during programming. Be sure appropriate transient suppression networks are placed on the outputs.
1) No \(V_{C C}\) applied to device.
2) No ground applied to device.
3) Incorrect device type.
4) Incorrect programming socket.
5) Excessive voltage transients on output lines. Use transient suppression network shown in Figure 1.

\section*{DEFINITIONS}

\section*{Fuse}
- Conductive Platinum-Silicide link used as a memory element in Advanced Micro Devices' PROM circuits.

\section*{Unprogrammed Bit}
- A conductive fuse.

\section*{Programmed Bit}
- A nonconductive fuse, that is one which has been opened.

Output Low (Logic ' 0 ' )
- An output condition created by an unprogrammed bit.

Output High (Logic " 1 ")
- An output condition created by a programmed bit.

\section*{Failure to Program}
- A device failure in which a fuse selected to be opened failed to open during the fusing operation.

\section*{Over Programmed}
- A device failure in which a fuse which was not selected to open nevertheless opened during the fusing operation.

\section*{Address Driver}
- The voltage source which drives an individual address pin in the PROM. This source is part of the programmer and drives the address pin with " 0 "s ( 0 V to .45 V ) and " 1 "s ( 2.4 V to 5.5 V ) depending on instructions from the programmer control circuitry. There is a separate address driver for every PROM address pin.

\section*{Programmer}
- A system capable of providing the appropriate array of signals to a PROM circuit to cause certain user controlled bits to be programmed (i.e., fuses opened) in the device. As a minimum it consists of a memory containing the pattern to be programmed, control circuitry to sequence the addressing and fusing control pulses, power supplies, and address drivers.

\section*{TRANSIENT SUPPRESSION NETWORK}


Notes: 1. Clamp diodes should be connected to each output as close as physically possible to the device pin.
2. \(\mathrm{V}_{\mathrm{CC}}\) should be decoupled at the device pin using \(.01 \mu \mathrm{~F} / / .1 \mu \mathrm{~F}\) capacitors.
3. AMD recommends that all address pins be decoupled using \(.001 \mu \mathrm{~F}\) capacitors.

Advanced
Micro
Devices


\section*{Table of Contents}
Packaging
Table of Contents for Section 6 ..... 6-2
Thermal Characterization ..... 6-3
Physical Dimensions ..... 6-6
Sales Offices ..... 6-29

\begin{abstract}
Determination of the Thermal Resistance of Packaged Devices is of concern to the designer of new devices and to AMD customers. The Advanced Package and Material Development group has undertaken the task of characterizing current AMD products and quantifying package-related influences on Thermal Resistance. This report describes some of these effects and the technique used to measure Thermal Resis. tance.
\end{abstract}

\section*{Definition of Thermal Resistance}

The reliability of an integrated circuit is largely dependent on the maximum temperature which the device will attain during operation. Because the stability of a semiconductor junction declines with increasing temperature, knowledge of the thermal properties of the packaged device becomes an important factor during device design. In order to increase the operating lifetime of a given device, the junction temperatures must be minimized. This demands knowledge of the thermal resistance of the completed assembly and specification of the conditions in which the device will function properly. As devices become both smaller and more complex and the requirement for high speed operation becomes more important, heat dissipation will become an ever more critical parameter.
Thermal resistance is defined as the temperature rise per unit power dissipation above some referenced condition. The unit of measure is typically \({ }^{\circ} \mathrm{C} /\) watt. The relationship between junction temperature and thermal resistance is given by:
\[
\begin{equation*}
T_{J}=T_{X}+P_{D} \theta_{J X} \tag{1}
\end{equation*}
\]
where: \(T_{J}=\) junction temperature
\(\mathrm{T}_{\mathrm{x}}=\) reference temperature
\(P_{D}=\) power dissipation
\(\theta_{\mathrm{JX}}=\) thermal resistance
\(\mathrm{X}=\) some detined test condrtion
In general, one of three conditions is defined for measurement of thermal resistance:
\[
\begin{array}{ll}
\theta_{\mathrm{JC}} & \begin{array}{l}
\text { - thermal resistance measured } \\
\text { with reference to the tempera- } \\
\text { ture at some specified point on } \\
\text { the package surface. }
\end{array} \\
\theta_{\mathrm{JA}} & \begin{array}{l}
\text { - thermal resistance measured } \\
\text { (still air) }
\end{array} \\
\begin{array}{l}
\text { with respect to the temperature } \\
\text { of a specified volume of still air. }
\end{array} \\
\theta_{\mathrm{JA}} & \text { - thermal resistance measured } \\
\text { (moving air) } & \begin{array}{l}
\text { with respect to the temperature }
\end{array}
\end{array}
\]

The relationship between \(\theta_{\mathrm{JC}}\) and \(\theta_{\mathrm{JA}}\) is
\[
\theta_{\mathrm{JA}}=\theta_{\mathrm{JC}}+\theta_{\mathrm{CA}}
\]
where \(\theta_{C A}\) is a measure of the heat dissipation due to natural convection (still air) or forced convection (moving air) and the effect of heat radiation and mounting techniques. \(\theta_{\mathrm{Jc}}\) is dependent solely on material properties and package geometry; \(\theta_{\mathrm{JA}}\) includes the influence of the surface area of the package and environmental conditions. Each of these definitions of thermal resistance is an attempt to simulate some manner in which the package device may be used.
The thermal resistance of a packaged device, however measured, is a summation of the thermal resistances of the individual components of the assembly. These in turn are functions of the thermal conductivity of the component materials and the geometry of the heat flow paths. Like other material properties, thermal conductivity is usually temperature dependent. For alumina and silicon, two common package materials, this dependence can amount to a \(30 \%\) variation in thermal conductivity over the operating temperature range of the device. The thermal resistance of a component is given by
\[
\begin{equation*}
\theta=\frac{L}{K(T) A} \tag{2}
\end{equation*}
\]
where: \(L \quad=\) length of the heat flow path
A = cross sectional area of the heat flow path
\(K(T)=\) thermal conductivity as a function of temperature
and the overall thermal resistance of the assembly (discounting convective effects) will be:
\[
\theta=\Sigma \theta_{n}=\Sigma \frac{L_{n}}{K_{n} A_{n}}
\]
but since the heat flow path through a component is influenced by the materials surrounding it, determination of \(L\) and \(\dot{A}\) is hot aiways stäaghtitorwars.
A second factor that affects the thermal resistance of a packaged device is the power dissipation level and, more particularly, the relationship between power level and die geometry, i.e., power distribution and power density. By rearrangement of equation 1 to
\[
\begin{equation*}
P_{d}=\frac{1}{\theta_{J x}}\left(T_{J}-T_{x}\right)=\frac{1}{\Sigma \theta_{N}}\left(T_{J}-T_{x}\right) \tag{3}
\end{equation*}
\]
the relationship between \(P_{d}\) and \(T_{i}\) can be more clearly seen. Thus, to dissipate a greater quantity of heat for a given geometry, \(T_{J}\) must increase and, since the individual \(\theta_{n}\) will also increase with temperature, the increase in \(T_{J}\) will not be a linear function of increasing power levels.

A third factor of concern is the quality of the material interfaces. In terms of package construction, this relates
specificaliy to the die attach bond, and for those packages having a heatsink, the heatsink attach bond. The quality of the die attach bond will most severely influence the package thermal resistance as this is the area which first impedes the transfer of heat out of the silicon die. Indeed, it seems likely that the initial thermal response of a powered device can be directly related to the quality of the die attach bond.

\section*{Experimental Method}

The technique for measurement of thermal resistance involves the identification of a temperature-sensitive parameter on the device and monitoring this parameter while the device is powered. For bipolar integrated circuits the forward voltage of the substrate isolation diode provides a convenient parameter to measure and has the advantage of a linear dependence on temperature. MOS devices which do not have an accessible substrate diode present greater measurement difficulties and may require simulation through use of a specially designed thermal test die. Choice of the parameter to be measured must be made with some care to ensure that the results of the measurement are truly representative of the thermal state of the device being investigated. Thus measurement of the substrate isolation diode which is generally diffused across the area of the die yields a weighted average of the condition of the individual junctions across the die surface. Measurement of a more local source would yield a less generalized result.

For MOS devices, simulation is accomlished using the thermal test die. The basis for this test die is a 25 mil square cell containing an isolated diode and a \(1 \mathrm{~K} \Omega\) resistor. The resistors are interconnected from cell to cell on the wafer before it is cut into mulitple arrays of the basic unit cell. In use the device is powered via the resistors with voltage or current adjusted for the proper level and the voltage drop of the individual diodes is monitored as in the case of actual devices.

Prior to the thermal resistance test, the diode voltage/ temperature calibration must be determined. This is done by measuring the forward voltage at 1 mA current level at two different temperatures. The diode calibration factor is then:
\[
\begin{equation*}
\mathrm{K}_{1}=\frac{\mathrm{T}_{2}-\mathrm{T}_{1}}{\mathrm{~V}_{2}-\mathrm{V}_{1}}=\frac{\Delta \mathrm{T}}{\Delta \mathrm{~V}} \tag{4}
\end{equation*}
\]
in units of \({ }^{\circ} \mathrm{C} / \mathrm{mV}\). For most diodes used for this test the voltage/temperature relationship is linear and these two measurement points are sufficient to determine the calibration.
The actual thermal resistance measurement has two alternating phases: measurement and power on. The device under test is pulse powered with an ON duty cycle of \(99 \%\) and a repetition rate of \(<100 \mathrm{~Hz}\). During the brief OFF states the device is reverse-biased with a 1 mA current and the voltage drop is measured. The series of voltage readings are averaged over short periods and compared to the voltage reading obtained before the device was first powered ON. The thermal resistance is then computed as:
\[
\begin{equation*}
\theta_{\mathrm{ix}}=\frac{K_{F}\left(V_{F}-V_{i}\right)}{V_{H} I_{H}}=\frac{K_{I} \Delta V}{P_{D}} \tag{5}
\end{equation*}
\]
where: \(K_{F}=\) calibration factor
\(V_{1}=\) initial forward voltage value
\(\mathrm{V}_{\mathrm{F}}=\) current forward voltage value
\(\mathrm{V}_{\mathrm{H}}=\) heating voltage
\(I_{H}=\) heating current
The pulsing measurement is continued until the device has reached thermal equilibrium and the final value measured is the equilibrium thermal resistance of the device under test.

When the end result desired is \(\theta_{\mathrm{JA}}\) (still air), the device and the test fixture (typically a standard burn-in socket) are enclosed in a box containing approximately 1 cubic foot of air. For \(\theta_{\mathrm{sc}}\) measurements the device is attached to a large metal heatsink. This ensures that the reference point on the device surface is maintained at a constant temperature. The requirements for measurement of \(\theta_{\mathrm{JA}}\) (moving air) are rather more comple x and involve the use of a small wind tunnel with capability for monitoring air pressure, temperature and velocity in the area immediately surrounding the device tested. Standardization of this last test requires much careful attention.


\section*{Experimental Results}

The thermal resistance data included in the attached table was extrapolated from data collected using the procedure outlined in the preceding section. This data has resulted from an ongoing program undertaken by members of the Material Technology Development group.

Updated data will replace the data in this table as each device is measured or revised data becomes available.

\section*{Thermal Resistance of APID Products}
(Notes 1, 2 and 3)
\begin{tabular}{|c|l|c|c|}
\hline \begin{tabular}{c} 
PIN \\
COUNT
\end{tabular} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
PACKAGE TYPE \\
(Note 4)
\end{tabular}} & oJA & 0JC \\
\hline \hline \multirow{4}{*}{20} & Ceramic DIP & 60 & 11 \\
& Plastic DIP & 61 & 30 \\
& Ceramic Flatpack & 56 & CR \\
& Ceramic LCC & 61 & CR \\
& Plastic LCC* & CR & CR \\
\hline \multirow{3}{*}{24} & Ceramic DIP & 57 & 15 \\
& Plastic DIP & 60 & CR \\
& Ceramic Flatpack & 85 & 9 \\
\hline \multirow{2}{*}{28} & Ceramic LCC & CR & CR. \\
& Plastic LCC* & 58 & CR \\
\hline
\end{tabular}

Notes:
1. Representative values for each package type - for information only.
2. Any given device may differ from these values. Consult local AMD sales office for specific-device information.
3. \(\mathrm{CR}=\) Consult local AMD Representative.
4. DIP \(=\) Dual-In-Line Package

LCC = Leadless Chip Carrier LCC* \({ }^{*}\) Leaded Chip Carrier

Table 1.

\section*{Cerdip (CD) Packages}

\begin{tabular}{|c|c|c|}
\hline Package & Dle Size (mils) \({ }^{\mathbf{2}}\) & \(\mathbf{R}^{*} \theta_{\mathrm{Jc}}\left({ }^{\circ} \mathbf{C} /\right.\) Watt \()\) \\
\hline CD 018 & 22,500 & 6 \\
\hline CD 020 & 5,625 & 14 \\
\hline \(\mathrm{CD} \mathrm{3024}{ }^{(1)}\) & 5,625 & 16 \\
\hline CD 3024 \({ }^{(2)}\) & 11,250 & 9 \\
\hline CD 024 & 50,625 & 3 \\
\hline CD 040 \({ }^{(3)}\) & 22,500 & 4 \\
\hline\(C D 040^{(2)}\) & 50,625 & 2 \\
\hline
\end{tabular}
* These are typical values for the given die size.

Other die size values to be supplied in the future.
Most Advanced Micro Devices' products will be slightly lower.

\section*{Leadless Chip Carriers (CL) Packages}

\begin{tabular}{|l|c|c|}
\hline Package & Die Slze (mils) \({ }^{\mathbf{2}}\) & \(\mathbf{R}^{*} \theta_{\mathrm{Jc}}\) ( \(^{\circ} \mathbf{C} /\) Watt) \\
\hline CL 020 & 5,625 & 16 \\
\hline CLT 028 \({ }^{(1)}\) & 5,625 & 20 \\
\hline CLT 028 \({ }^{(2)}\) & 22,500 & 9 \\
\hline CL 044 & 22,500 & 4 \\
\hline CL 084 & 50,625 & 4 \\
\hline
\end{tabular}
* These are typical values for the given die size.

Other die size values to be supplied in the future. Most Advanced Micro Devices' products will be slightly lower.

\section*{Molded Dip (PD) Packages}

\begin{tabular}{|c|c|c|}
\hline Package & Die Size (mils) \({ }^{\mathbf{2}}\) & \(\mathrm{R}^{*} \theta_{\mathrm{Jc}}\left({ }^{\circ} \mathrm{C} /\right.\) Watt \()\) \\
\hline PD 016 & 5,625 & 29 \\
\hline PD 018 & 5,625 & 30 \\
\hline PD 020 & 5,625 & 23 \\
\hline PD 024 & 50,625 & 10 \\
\hline PD 3024 & 5,625 & 22 \\
\hline PD 040-1 & 22,500 & 16 \\
\hline PD 040-3 & 5,625 & 23 \\
\hline
\end{tabular}
- These are typical values for the given die size.

Other die size values to be supplied in the future.
Most Advanced Micro Devices' products will be slighty lower.

\section*{Plastic Leaded Chip Carrier (PL) Packages}

\begin{tabular}{|c|c|c|}
\hline Package & Die Size (mils) \({ }^{\mathbf{2}}\) & \(\mathbf{R}^{*} \theta_{\mathrm{Jc}}\) ( \(^{\circ} \mathbf{C} /\) Watt) \\
\hline PL 020 & 5,625 & 35 \\
\hline PL 028 & 22,500 & 16 \\
\hline PL 044 & 22,500 & 13 \\
\hline PL 068 & 50,625 & 8 \\
\hline
\end{tabular}
- These are typical values for the given die size.

Other die size values to be supplied in the future. Most Advanced Micro Devices' products will be slightiy lower.

\section*{Cerpack (CF) Packages}

\begin{tabular}{|c|c|c|}
\hline Package & Die Size (mils) \({ }^{2}\) & \(\mathbf{R}^{*} \theta_{\mathrm{JC}}\left({ }^{\circ} \mathbf{C} /\right.\) Watt) \\
\hline CF 016 & 5,625 & 21 \\
\hline CF 018 & 5,625 & 17 \\
\hline CF 020 & 5,625 & 15 \\
\hline CFM 024 & 22,500 & 4 \\
\hline
\end{tabular}
* These are typical values for the given die size.

Other die size values to be supplied in the future.
Most Advanced Micro Devices' products will be slightly lower.

\section*{Physical Dimensions}

CD 016


073198



\section*{CD 024}


07156B



06850C

CD 4022


082448


12189A

CDV 024



P10: 042678


PID 11002 A


07880C


\section*{CF 018}





PID \#06595F


\section*{CLR 020}


PID \# 09304A


PID \(\# 06852 \mathrm{~B}\)

\section*{CLR 032}


PID \#06841E

\section*{CLT 024}


\section*{CLT 028}


07703C

\section*{CLV 032}


\section*{CLV 044}


PID \(009703 C\)

PD 016


\(\rightarrow \mid \leqslant-.005 \mathrm{MIN}\).


PD 020


07552A


\section*{PD 028}


06842B



\section*{PD 3028}


PL 020


PL 028


PID \# 06751E

PL 032


06971C



SD 048


07644B

Notes

Notes

Notes

Notes

\section*{日本AMDCT}

本社 〒160 東京都新宿区西新宿6－6－2 新宿国際ビル 803－345－8241代 Fax 03－342－5196
大阪支社 \(\quad\) T542 大阪市南区南船場4－12－12 小西日生ビル \(\quad\) 006－243－3250代 Fax 06－243－3253
厚木テクノロジー 〒243 神奈川県厚木市船子1282 80462－47－2911（代）Fax 0462－47－1729 センター

お問い合わせは下記代理店へ
大日制御機器㑣）03－818－8081 0742－33－1707 マイクロテック（㑣）06－227－1288 03－371－1811（代）旭硝子（侏電子機材事業部 03－218－5803 06－373－5894 兼松電子部吕侏）03－779－7811代）06－222－2306

松下電器貿易（侏）03－435－4580 06－946－4800（代）東京エレクトロン（侏）0423－33－8111代）06－399－0111（代）

\section*{ADVANCED MICRO DEVICES European Sales Offices}

Advanced Micro Devices maintains a network of representatives and distributors throughout Europe and the United Kingdom.
For an address near you, consult the listings.

\section*{European Sales Offices}

BELGIUM
Advanced Micro Devices S.A.N.Y.
Avenue de Ternueren, 412, bte 9
B-1150 Bruxelles
Tel: (02) 7719142
Telex: 61028
FAX: (02) 7623712
france
Advanced Micro Devices S.A.
Zone Orlytech
5, Alée du Commandant Mouchotte
F. 91550 Paray-Vieille-Poste

Tel: (1) 49751010
Telex: 263282
FAX: (1) 49751013
\begin{tabular}{|c|c|}
\hline GERMANY & ITALY \\
\hline Advanced Micro Devices GmbH & Advanced Micro Devices S.p.A. \\
\hline Rosenheimer Straße 143b & Centro Direzionale \\
\hline D-8000 München 80 & Va Novara, 570 \\
\hline Tel: (089) 4114-0 & I-20153 Milano \\
\hline Telex: 523883 & Tei: (02) 3533241/3390541 \\
\hline FAX: (089) 406490 & Telex: 315886 FAX: (08) 3498000 \\
\hline \multicolumn{2}{|l|}{Feuerseeplatz 4} \\
\hline D-7000 Stuttgart 1 & NORWAY \\
\hline Tel: (0711) 623377/78 & Advanced Micro Devices A.B. \\
\hline Telex: 721882 & Hơvik Business Center \\
\hline FAX: (0711) 625187 & Sandviksveien 26, P.O.Box 156 \\
\hline Marktplatz 3 & N -1322 Hövik \\
\hline D. 3012 Langenhagen & Tel: (02) 537810 \\
\hline Tel: (0511) 736085 & Telex: 79079 \\
\hline \multicolumn{2}{|l|}{Telex: 922850 FAX: (02) 591959} \\
\hline \multirow[t]{7}{*}{FAX: (0511) 721254} & SWEDEN \\
\hline & Advanced Micro Devices AB \\
\hline & Box 2098, Rissneleden 140 \\
\hline & S-17202, Sundbybers \\
\hline & Tel: (08) 7330350 \\
\hline & Telex: 11602 \\
\hline & FAX: (08) 7332285 \\
\hline
\end{tabular}

UNITED KANGDOM
Advanced Micro Devices (U.K.) Itd.
A.M.D. House,

Goldsworth Road,
Woking, Surrey GU\&1 1 TT
Tel: (0483) 740440
Telex: 859103
FAX: (0483) 756196
The Genesis Centre
Garrett Fleld, Science Park South
Birchwood, Werrington W/A3 7BH
Tel: (0985) 828008
Telex: 688524
FAX: (0925)887693

\section*{ISRAEL
Amtronics Lt}

IL-64075 Td. Tel: (03) 227857
Traly
Celdis traliana s.p.A.
1-40138 Bologna
Tel: (051) 533336
1-20092 Cinisello Baisamo (M)
Tel: (02) 618391
I-50144 Firenze
Tel: (055) 353892
1-35100 Padova
Tel: (049) 772099
1-61100 Pesaro
Tel: (0721) 26560
I-00139 Roma
Tel: (06) 8110151
1-10149 Torino
Tel: (011) 755604
Comprel S.p.A.
1-40013 Costel Maggiore
Tel: (051) 713939
1-20092 Cinisello Balsamo (Ml)
Tel: (02) 6120641
1-62018 Potenza Picena
Tel: (0733) 678932
1-00194 Roma
Tel: (06) 3286889
l-10149 Torino
Tel: (011) 745340/74752
Cramer Italla S.p.A
1-40126 Bologna
Tel: (051) 372777
1-20121 Milano
Tel: (02) 809296
I-80'125 Napoli Fuorigrotta
Tel: (081) 614045
l-00147 Roma
Tel: (06) 517981
1-10135 Torino
Tel: (011) 6198067
Kontron S.p.A.
1-60020 Castelfidardo - (AN)
Tel: (071) 789393


Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The performance characteristics ilsted in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing detalis, contact your local AMD sales representative. The compeny assumes no responsibility for the use of any circuits described herein.

Sales Offices

\section*{North American}


International


International (Continued)


\section*{North American Representatives}

CANADA
Burnaby, B.C
DAVĖEK MARKETING ................................(604) 430-3680
Calgary, Alberta
DAVÉTEK MARKETING ................................(403) 291-4984
Kanata, Ontario
VITÉL ELECTRONICS ..................................(613) 592-0060
Mississauga, Ontario
(416) 676-9720

Lachine, Quebec
VITEL ELECTRONICS (514) 636-5951

IDAHO
INTERMOUNTAIN TECH MKTG ...................(208) 888-6071
ILLINOIS
HEARTLAND TECHNICAL MARKETING .....(312) 577-9222
INDIANA
ELECTRONIC MARKETING
CONSULTANTS, INC
(317) 921-3452

IOWA
LORENZ SALES ............................................ (319) 377-4666
KANSAS
Merriam -LORENZ SALES ..........................(913) 384-6556
Wichita - LORENZ SALES ................................(316) 721-0500
KENTUCKY
ELECTRONIC MARKETING
CONSULTANTS, INC
(317) 921-3452

MICHIGAN
Holland-COM-TEK SALES, INC ................ (616) 399-7273
Novi - COM-TEK SALES, INC ............................(313) 344-1409
MISSOURI
LORENZ SALES ............................................ (314) 997-4558
NEBRASKA
LORENZ SALES ............................................ (402) 475-4660
NEW MEXICO
THORSON DESERT STATES ......................(505) 293-8555
NEW YORK
East Syracuse - NYCOM, INC ......................(315) 437-8343
Woodbury - COMPONENT CONSULTANTS, INC ...................................(516) 364-8020
OHIO
Centerville - DOLFUSS ROOT \& CO ........... (513) 433-6776
Columbus - DOLFUSS ROOT \& CO ............(614) 885-4844
Strongsville - DOLFUSS ROOT \& CO ..........(216) 238-0300
PENNSYLVANIA
DOLFUSS ROOT \& CO ................................(412) 221-4420
PUERTO RICO COMP. REP. ASSOCIATES .........................(809) 746-6550
UTAH
\(R^{2}\) MARKETING
(801) 595-0631

WASHINGTON ELECTRA TECHNICAL SALES .................... (206) 455-3600
WISCONSIN
HEARTLAND TECHNICAL MARKETING .....(414) 796-1128

Advanced Micro Devices reserves the right to mako changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document aro guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representativo. Tho company assumes no responsibility for the use of any circuits described herein.
\begin{tabular}{|cr} 
(2 1989 Advanced Micro Devices, Inc. \\
\(4 / 10 / 89\) \\
B-104M-5/89-0 & Printed in USA
\end{tabular}

\begin{tabular}{|c|}
\hline \multirow[b]{18}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}
```


[^0]:    * Consult Factory

[^1]:    * Consult the local AMD sales office to obtain more information on this product family.

[^2]:    * Contact the local AMD sales office for the availability of this device family.

    Operating power specifications are preliminary.

[^3]:    * Contact the local AMD sales office for the availability of this device family.

    Operating power specifications are preliminary.

[^4]:    Note: 1. Characterized parameters.

[^5]:    * These are absolute voltages with respect to GND and include all overshoots due to system and/or tester noise.
    ** Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

[^6]:    * Not tested in production.

[^7]:    Waveform 1 is for a data output with internal conditions such that the output is low except when disabled by the output control.
    Waveform 2 is for a data output with internal conditions such that the output is high except when disabled by the output control.

[^8]:    (1) FIFO is initially full.
    (2) Shift In is held HIGH.
    (3) Shift Out pulse is applied. An empty location is detected by the internal pointers on the falling edge of SO.
    (4) As soon as Input Ready becomes HIGH the Input Data is loaded into this location.

[^9]:    (1) FIFO initially empty.
    (2) Shift-Out held HIGH.
    (1) Shift-In pulse applied. A full location is detected by the internal pointers on the falling edge of Shift-In.
    (c) As soon as Output Ready becomes HIGH, the word is shifted out.

[^10]:    * These are absolute voltages with respect to GND $(\operatorname{Pin} 9)$ and include all overshoots due to system and or tester noise
    ** Not more than one output should be shorted at a time. and duration of the short circuit should not exceed one second.

[^11]:    Waveform 1 is for a data output with internal conditions such that the output is low except when disabled by the output control.
    Waveform 2 is for a data output with internal conditions such that the output is high except when disabled by the output control.

[^12]:    * These are absolute voltages with respect to GND (Pin 10) and include all overshoots due to system and/or tester noise.
    ** Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

[^13]:    * Values not tested in production.

[^14]:    * The"TEST POINT" is driven by the output under test, and observed by instrumentation.

[^15]:    I Arrow indicates that it is referenced to the HIGH-to-LOW transition.
    ** 16 th word only.

[^16]:    Waveform 1 is for an output with internal conditions such that the output is low except when disabled.
    Waveform 2 is for an output with internal conditions such that the output is high

[^17]:    Note: Typicals at $5 \vee V_{C C}$ and $25^{\circ} \mathrm{C} T_{A}$.

    * If the FIFO is not full (IR High), $\overline{\text { MR }}$ low forces IR low, followed by IR returning high when $\overline{\mathrm{MR}}$ goes high.
    $\dagger$ See AC test and high-speed application note.
    $\dagger \dagger$ Tested
    $\dagger \dagger \dagger$ Guaranteed by design (see test load).

[^18]:    * SIPO = Serial-in to Parallel-out.
    ** PISO = Parallel-in to Serial-out.

[^19]:    *Except TEST pin, which should always be grounded.

    * *No more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
    $\dagger_{\mathrm{OZL}}$ is Output leakage current plus $\mathrm{I}_{\mathrm{LL}}$

[^20]:    Every port of the Am4701 has 7 internal registers addressed by the Pointer register.

    The internal registers are:
    Pointer register (write only register).
    Status register (read only register) .
    Command, Mask, Byte-detect, Mailbox, Almost-Full
    Almost-empty registers.

[^21]:    * Also available in Ceramic Flatpackage. Contact factory for detail.

    505012

[^22]:    $\dagger$ See AC test and high speed application note.

    * This parameter applies to FIFOs communicating with each other in a cascaded mode. $\mathrm{t}_{\mathrm{PPH}}$ and $\mathrm{t}_{\mathrm{OPH}}$ are measured on initial characterization lots only and are not directly tested in production.

[^23]:    $\dagger$ See AC test and high speed application note.

    * This parameter applies to FIFOs communicating with each other in a cascaded mode. $t_{\mathrm{IPH}}$ and $\mathrm{t}_{\mathrm{OPH}}$ are measured on initial characterization lots only and are not directly tested in production.

[^24]:    * $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ are input conditions of output tests and are not themselves directly tested. $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
    ** $t_{\text {MAS }}$ is measured on initial characterization lots only and is not directly tested in production.
    $\dagger$ See AC test and high speed application note.
    *** Instant-On Case temperature.
    505022

[^25]:    "'FIRST-IN, FIRST-OUT' ...DESCRIBES A QUEUE DISCIPLINE WHICH MAY BE APPLIED TO THE PROCESSING OF THE ELEMENTS OF ANY QUELE . . ."

