

MACH[®] 1, 2, 3, and 4 Family Data Book

High Density EE CMOS Programmable Logic 1995 Advanced Micro Devices





AMD's Marketing Communications Department specifies environmentally sound agricultural inks and recycled papers, making this book highly recyclable.

MACH[®] 1, 2, 3, and 4 Data Book and Design Guide

1995

ADVANCED MICRODEVICES

Л

© 1995 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

This publication neither states nor implies any warranty of any kind, including but not limited to implied warrants of merchantability or fitness for a particular application. AMD* assumes no responsibility for the use of any circuitry other than the circuitry in an AMD product.

The information in this publication is believed to be accurate in all respects at the time of publication, but is subject to change without notice. AMD assumes no responsibility for any errors or omissions, and disclaims responsibility for any consequences resulting from the use of the information included herein. Additionally, AMD assumes no responsibility for the functioning of undescribed features or parameters.

Trademarks

AMD, the AMD logo, MACH, MACHXL, PAL, PALASM and MACHPRO are registered trademarks of Advanced Micro Devices, Inc. 29K, Am29200, Am29240, Am29245, Am29243, and LabPro are trademarks of Advanced Micro Devices, Inc. FusionPLD is a service mark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies. Cover plane image courtesy of NASA. First introduced in the Fall of 1990, MACH (Macro Array CMOS High-density) devices have set the industry standard for high-speed, predictable worst-case pin-to-pin delays for devices ranging from 900 to 3,600 PLD gates. For the first time, higher-density electrically-erasable (EE) CMOS PAL®-like devices with truly predictable speeds were widely available. The MACH family's already-familiar architecture aided its rapid acceptance. Today, the MACH family has been designed into thousands of systems around the world and several million MACH devices have been shipped.

Based on customer feedback on the MACH 1 and 2 family, Advanced Micro Devices (AMD) created the MACH 3 and 4 family. Like the first generation MACH 1 and 2 devices, the newer MACH 3 and 4 devices offer the same, truly predictable pin-to-pin delays, but with greater density, flexibility and higher pin-count packages. The MACH 3 and 4 family feature synchronous and asynchronous operation, 5-volt on-board programming and JTAG in packages greater than 84 pins, densities from 3,500 to 10,000 PLD gates, and 84 to 208 pins in PLCC and PQFP packages.

However, the evolution of the MACH family did not stop here. As a growing number of customer designs migrated from PAL to MACH devices, they required solutions offering even higher density, greater flexibility and higher value. Through leading-edge process technology and design innovation, AMD introduced Performance Plus devices, enhanced versions of popular MACH 1 and 2 devices. The Performance Plus devices build upon the same densities and solid benefits of the original MACH 1 and 2 family, adding improved routing, power management, Bus-Friendly I/Os, and PCI compliance.

An early pioneer and leader in the programmable logic world, AMD invented the industry-standard PAL devices and 22V10. AMD continued that tradition with the MACH family. Enabled by advanced process technology, which began with bipolar and today is state-of-the-art EE CMOS, AMD is committed to innovation in programmable logic. At AMD, we believe: "If it's a good idea. If it makes a difference to our customers. Run with it." The result: designers leverage the rapid design with and advanced features of MACH devices to speed their own value-added products to market.

Cheir Herry/

Chris Henry Director of Marketing Programmable Logic

INTRODUCTION

This book is a guide to the MACH 1, 2, 3, and 4 families of programmable logic from Advanced Micro Devices. These devices provide programmable logic capabilities from 900 PLD gates to 10,000 PLD gates. Included in this book is an overview of and data sheets for the MACH 1, 2, 3, and 4 family members.

The overview covers details affecting the entire MACH 1 and 2, and MACH 3 and 4 device families including a brief discussion of design software used in configuring the devices. Because of the common architecture, understanding the whole family yields knowledge about much of the individual members.

The data sheets discuss items that are specific to each device. They contain the basic DC and switching specifications. Other general specifications, such as switching waveforms and endurance information, follow the data sheets since they are consistent for all devices.

Rounding out this book are application notes. The application notes range in topic from the general methodology of designing with MACH devices, to the theory and use of advanced MACH features such as on-board programming and test via JTAG pins, to specific MACH design examples.

TABLE OF CONTENTS

Â	•	
	7	◄

Chapter 1	MACH 1 and 2 Device Families Description	1-3
	Synchronous MACH 1 and 2 Devices	1-7
	MACH 1 Family MACH110-12/15/20 MACH111-5/7/10/12/15/20 MACH120-12/15/20 MACH130-15/20 MACH131-7/10/12/15/20	1-13 1-27 1-43 1-59 1-73
	MACH 2 Family MACH210-7/12/15/20 MACHLV210-10/12/15/20 MACH211-7/12/15/20 MACH220-10/12/15/20 MACH220-10/12/15/20 MACH221-7/10/12/15/20 MACH230-10/15/20 MACH231-7/10/12/15/20	
Chapter 2	MACH 3 and 4 Device Families	2-3 2-19 2-33 2-55 2-75
Chapter 3	General Information Switching Waveforms Key to Switching Waveforms Switching Test Circuit fMax Parameters Endurance Characteristics Input/Output Equivalent Schematics Power-Up Reset Using Preload and Observability Development Systems Approved Programmers Programmer Socket Adapter Design Tool Support for MACH Devices Physical Dimensions	3-1 3-3 3-6 3-6 3-7 3-8 3-8 3-10 3-11 3-12 3-14 3-15 3-17 3-25
Chapter 4	Application NotesMACH Device Design Planning GuideEvolution of Bus-Friendly Inputs and I/OsPCI Bus Interface Using AMD PLDsIntroduction to JTAG and Five-VoltProgramming with MACH 3 and 4 DevicesAdvanced In-Circuit ProgrammingGuidelines for MACH 3 and 4 Devices	4-3 4-17 4-25 4-61 4-67

CHAPTER

MACH 1 AND 2 DEVICE FAMILIES DESCRIPTION

Synchronous MACH 1 and 2 Devices
MACH 1 Family
MACH110-12/15/20 1-1 MACH111-5/7/10/12/15/20 1-2 MACH120-12/15/20 1-4 MACH130-15/20 1-5 MACH131-7/10/12/15/20 1-7
MACH 2 Family 1-8 MACH210-7/12/15/20 1-12 MACHLV210-10/12/15/20 1-12 MACH215-12/15/20 1-14 MACH220-10/12/15/20 1-16 MACH221-7/10/12/15/20 1-18 MACH221-7/10/12/15/20 1-20 MACH230-10/15/20 1-21

4

ſ

MACH 1 and 2 Device Families

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- High-performance, high-density, electrically-erasable CMOS PLD families
- 900 to 3600 PLD gates
- 44 to 84 pins in cost-effective PLCC and TQFP packages
- 32 to 128 macrocells
- State-of-the art EE CMOS provides predictable design-independent high speeds
 - Commercial 7/10/12/15/20-ns tpp. 133/100/76.9/66.6/50-MHz form
 - Industrial 12/14/18/24, 80/61.5/53/38-MHz fcnt
- Synchronous and asynchronous devices
- PAL blocks connected by switch matrix
 - Provides optimized global connectivity
 - Switch matrix integrates blocks into uniform device
- Configurable macrocells
 - Programmable polarity
 - Registered or combinatorial

PRODUCT SELECTOR CLIDE

- Internal and I/O feedback
- D-type or T-type flip-flops
- Choice of clocks for each flip-flop
- Input registers for MACH 2 family
- Performance Plus devices such as the MACH111, MACH131, MACH211, MACH221, and MACH231 have a programmable power-down mode resulting in power savings of up to 75%
- The MACH111, MACH211, and MACH231 have improved routing over the MACH110, MACH210, and MACH230
- Extensive third-party software and programmer support through FusionPLDSM partners
 - Schematic capture and text entry
 - Compilation and JEDEC file generation
 - Design simulation
 - Logic and timing models
 - Standard PLD programmers
- Each MACH product has a factory programming option available for high-volume applications

Device	Pins	Macrocells	PLD Gates	Max Inputs	Max Outputs	Max Flip-Flops	Speed (ns)
MACH 1 Fami	ly			<u></u>	•		•
MACH110	44	32	900	38	32	32	12, 15, 20
MACH111	44	32	900	38	32	32	7, 10, 12, 15, 20
MACH120	68	48	1200	56	48	48	12, 15, 20
MACH130	84	64	1800	70	64	64	15, 20
MACH131	84	64	1800	70	64	64	7, 10, 12, 15, 20
MACH 2 Fami	ly						
MACH210	44	64	1800	38	32	64	7, 10, 12, 15, 20
MACH211	44	64	1800	38	32	64	7, 10, 12, 15, 20
MACH220	_68	96	2400	56	48	96	12, 15, 20
MACH221	68	96	2400	56	48	96	7, 10, 12, 15, 20
MACH230	84	128	3600	70	64	128	15, 20
MACH231	84	128	3600	70	64	128	7, 10, 12, 15, 20
Asynchronou	s MACH Dev	/ice				<u> </u>	······
MACH215	44	64	1500	38	32	64	12, 15, 20

GENERAL DESCRIPTION

The MACH (Macro Array CMOS High-density) family provides a new way to implement large logic designs in a programmable logic device. AMD has combined an innovative architecture with advanced electrically-

Publication# 14051 Rev. | Amendment/0 Issue Date: May 1995

erasable CMOS technology to offer a device with several times the logic capability of the industry's most popular existing PAL device solutions at comparable speed and cost.

Advanced Micro Devices

Their unique architecture makes these devices ideal for replacing large amounts of TTL, PAL-device, glue, and gate-array logic. They are the first devices to provide such increased functionality with completely predictable, deterministic speed.


The MACH devices consist of PAL blocks interconnected by a programmable switch matrix (Figure 1). Designs that consist of several interconnected functional modules can be efficiently implemented by placing the modules into PAL blocks. Designs that are not as modular can also be readily implemented since the switch matrix provides a high level of connectivity between PAL blocks. The internal arrangement of resources is managed automatically by the design software, so that the designer does not have to be concerned with the logic implementation details.

The MACH family consists of the MACH 1 and MACH 2 series of synchronous devices and the MACH215, an asynchronous device. The MACH 1 and 2 series are ideal for synchronous subsystems like memory control-

lers and peripheral controllers. The MACH215 is appropriate for applications having asynchronous inputs and for collecting random glue logic.

AMD's FusionPLD program allows MACH device designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide timely, accurate, quality support. This ensures that a designer does not have to buy a complete new set of tools for each new device, but rather can use the tools with which he or she is already familiar. The MACH devices can be programmed on conventional PAL device programmers with appropriate personality and socket adapter modules.

MACH devices are manufactured using AMD's state-ofthe-art advanced CMOS electrically-erasable process for high performance and logic density. CMOS EE technology provides 100% testability, reducing both prototype development costs and production costs.



Design Methodology

Design tools for MACH devices are widely available both from AMD and from third-party software vendors. AMD supplies MACHXL® software as a low-cost baseline tool set and works with tools vendors to ensure broad MACH device support. This allows designers to do MACH device designs using the same tools that they would use to do PAL device designs, whether MACHXL software or any of the other popular PLD device design packages.

Design entry is the same as that used for PAL devices. The basic logic processing steps are the same steps that are needed to process and minimize logic for any PAL device. Simulation is available for verifying the correct behavior of the device. Functional (unit-delay) simulation of MACH devices is supported in all approved software packages, and other options for simulating the timing and board-level behavior of the MACH devices are available. The end result is a JEDEC file that can be downloaded to a programmer for device configuration.

MACH device design methodology differs somewhat from that of a PAL device due to the automatic design fitting procedure that the software performs. Designs written by logic designers—whether by schematic capture, state machine equations, or Boolean equations—are partitioned and placed into the PAL blocks of the MACH device. While this procedure is handled automatically by the software, the software can also accept manual direction based upon the user's working knowledge of the design. MACH device connectivity is 100% with the exception of the MACH230. This facilitates automatic place and route.

AMD recommends allowing the software to decide the best fit and pin placement automatically for the first design iteration to provide the best chance of fitting. With this approach, large designs can be implemented incrementally, starting with low device utilization and building up by adding logic until the device is full. This generally means that designs are done without any specific pinout assignments, with the final pinout decided by the software. While it is possible to pre-place signals, it is not recommended in most cases. If done carefully, pre-placement can help the software fit difficult designs; if not done carefully, it may make it harder for the design to fit.

The design is partitioned and placed into the MACH device by the software so as not to affect the

performance of the design. With designs that do not fit, it is possible to make some performance tradeoffs to aid in fitting (for example, by optimizing the flip-flop type or passing through the device more than once), while any additional delays are entirely predictable, tradeoffs must be specifically requested.

Once an initial design fits, there may be subsequent changes to the design. This is important if board layout has already started based on the original pinout. Design changes make it necessary to refit the design, which may result in a different pinout. Some design changes may not make it possible to refit the design, regardless of the pinout. The stability of the design and the expected extent of any changes should therefore be considered before committing the design to layout. Hints on designing for change can be found in the *MACH Device Design Planning Guide* near the end of this book.

Synchronous MACH 1 and 2 Devices

Advanced Micro Devices

SYNCHRONOUS MACH DEVICES

The MACH 1 and MACH 2 families of synchronous devices each consist of several members. The items that differentiate the members of the family are the number of pins, the number of macrocells, the amount of interconnect, and the number of clocks. The MACH 1 family has output macrocells; the MACH 2 family has output and buried macrocells. In all other respects, the two families are the same.

This provides a convenient way of migrating designs up or down with little difficulty. Because there is a choice of I/O-pin-to-macrocell ratio, the designer can choose a device that suits both internal logic needs and I/O needs.

The devices range in pin count from 44 to 84, and in number of macrocells from 32 to 128. All devices are provided in cost-effective PLCC packages; some are available in TQFP packages.

Functional Description

The fundamental architecture of the MACH devices consists of multiple, optimized PAL blocks interconnected by a switch matrix. The switch matrix allows communication between PAL blocks, and routes inputs to the PAL blocks. Together, the PAL blocks and switch matrix allow the logic designer to create large designs in a single device instead of multiple devices.

Most pins are I/O pinc that can be used as inputs, outputs, or bidirectional pins. There are some dedicated input pins, but all macrocells have internal feedback, allowing the pin to be used as an input if the macrocell signal is not needed externally.

The key to being able to make effective use of these devices lies in the interconnect schemes. Because of the programmable interconnections, the product-term arrays have been decoupled from the switch matrix, the macrocells, and the I/O pins. This provides the needed flexibility to place and route designs efficiently.

In a MACH device, all signals incur the same delays, regardless of routing. Performance is design-independent, and is therefore known before the design is begun.

The PAL Blocks

The PAL blocks can be viewed as independent PAL devices on the chip. This provides for logic functions that need the complete interconnect that a PAL device

provides. PAL blocks communicate with each other only through the switch matrix.

Each PAL block consists of a product-term array, a logic allocator, macrocells, and I/O cells. The product-term array generates the basic logic, although the number of product terms per macrocell is variable. The logic allocator distributes the product terms to the macrocells as required by the design. The macrocell configures the signal, and the I/O cell delivers the final signal to the output pin.

Each PAL block additionally contains an asynchronous reset product term and an asynchronous preset product term. This allows the flip-flops within a single PAL block to be initialized as a bank. There are also several three-state product terms that provide three-state control to the I/O cells.

The Switch Matrix

The switch matrix takes all dedicated inputs and signals from the input switch matrices and routes them as needed to the PAL blocks. Feedback signals that only return to the same PAL block still must go through the switch matrix. This mechanism ensures that PAL blocks in MACH devices communicate with each other with consistent, predictable delays.

The switch matrix makes a MACH device more than just several PAL devices on a single chip. It allows the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into PAL blocks through the central switch matrix so that the designer does not have to be concerned with the internal architecture of the device.

The Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the switch matrix (Table 1), and are provided in both true and complement forms for efficient logic implementation.

Because the number of product terms available for a given function is not fixed, the full sum of products is not realized in the array. The product terms drive the logic allocator, which allocates the appropriate number of product terms to generate the function.

🗖 AMD

Table 1. PAL Block Inputs

Device	Number of Inputs to PAL Block
MACH110	22
MACH111	26
MACH120	26
MACH130	26
MACH131	26
MACH210	22
MACH211	26
MACH220	26
MACH221	26
MACH230	26
MACH231	32

The Logic Allocator

The logic allocator (Figure 2) is a block within which different product terms are allocated to the appropriate macrocells in groups of four product terms called "product term clusters". The availability and distribution of product term clusters is automatically considered by the software as it places and routes functions within the PAL block. The size of the product term clusters has been designed to provide high utilization of product terms. Complex functions using many product terms are possible. When few product terms are used, there will be a minimal number of unused–or wasted–product terms left over.

The product term clusters do not "wrap" around the logic block. This means that the macrocells at the ends of the block have fewer product terms available. Refer to the individual device data sheets for details.


The Macrocell

There are two fundamental types of macrocell: the output macrocell and the buried macrocell. The buried macrocell is only found in MACH 2 devices. The use of buried macrocells effectively doubles the number of macrocells available without increasing the pin count.


Both macrocell types can generate registered or combinatorial outputs. For the MACH 2 series, a transparent-low latched configuration is provided. If used, the register can be configured as a T-type or a D-type flip-flop. Register and latch functionality is defined in Table 2. Programmable polarity (for output macrocells) and the T-type flip-flop both give the software a way to minimize the number of product terms needed. These choices can be made automatically by the software when it fits the design into the device.


Table 2. Register/Latch Operation

	•		
Configuration	D/T	CLK/LE	Q+
D-Register	x	0, 1, ↓	Q
	0	↑ (0
	1	↑	1
T-Register	Х	0,1,↓	Q
	0	↑ (Q
	1	↑	ā
Latch	X	1	Q
	0	0	0
	1	0	1









Synchronous MACH Devices

1-9

The output macrocell (Figure 3) sends its output back to the switch matrix, via internal feedback, and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell. This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 4.

The buried macrocell (Figure 5) does not send its output to an I/O cell. The output of a buried macrocell is provided only as an internal feedback signal which feeds the switch matrix. This allows the designer to generate additional logic without requiring additional pins.

In addition to the capabilities of the output macrocell, the buried macrocell allows the use of registered or latched inputs. The input register is a D-type flip-flop; the input latch is a transparent-low D-type latch. Once configured as a registered or latched input, the buried macrocell cannot generate logic from the product-term array. The basic buried macrocell configurations are shown in Figure 6.

The flip-flops in either macrocell type can be clocked by one of several clock pins (Table 3). Registers are clocked on the rising edge of the clock input. Latches hold their data when the gate input is HIGH. Clock pins are also available as inputs, although care must be taken when a signal acts as both clock and input to the same device.

Table 3. Macrocell Clocks

Device	Number of Clocks Available
MACH110	2
MACH111	4
MACH120	4
MACH130	4
MACH131	4
MACH210	2
MACH211	4
MACH220	4
MACH221	. 4
MACH230	4
MACH231	4


All flip-flops have asynchronous reset and preset. This is controlled by the common product terms that control all flip-flops within a PAL block. For a single PAL block, all flip-flops, whether in an output or a buried macrocell, are initialized together. The initialization functionality of the flip-flops is illustrated in Table 4.

Configuration	AR	AP	CLK/LE	Q+
Register	0	0	x	See Table 2
	0	1	X	1
	1	0	X	0
	1	1	X	0
Latch	0	0	x	See Table 2
	0	1	0	Illegal
	0	1	1	1
	1	0	0	Illegal
	1	0	1	0
	1	1	0	lilegal
	1	1	1	0

Table 4. Asynchronous Reset/Preset Operation

The I/O Cell

The I/O cell (Figure 7) provides a three-state output buffer. The three-state buffer can be left permanently enabled, for use only as an output; permanently disabled, for use as an input; or it can be controlled by one of two product terms, for bidirectional signals and bus connections. The two product terms provided are common to a bank of I/O cells.







Figure 6. Buried Macrocell Configurations (MACH 2 only)



Register Preload

All registers on the MACH devices can be preloaded from the I/O pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Observability

In addition to the control offered by preload, testing requires observability of the internal state of the device following a sequence of vectors. The MACH devices offer an observability feature that allows the user to send hidden buried register values to observable output pins.

For macrocells that are configured as combinatorial, the observability function suppresses the selection of the combinatorial output by forcing the macrocell output multiplexer into registered output mode. The observability function allows observation of the associated registers by overriding the output enable control and enabling the output buffer.

Power-up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. The actual values of the outputs of the MACH devices will depend on the configuration of the macrocell. The Vcc rise must be monotonic and the reset delay time is $10 \,\mu$ s maximum.

Security Bit

A security bit is provided on the MACH devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from

competitors. Programming and verification are also defeated by the security bit, but test vectors containing preload can be used independently of the security bit. The bit can only be erased in conjunction with the array during an erase cycle.

Programming and Erasing

The MACH devices can be programmed on standard logic programmers. They may also be erased to reprogram a previously configured device with a new program. Erasure is automatically performed by the programming hardware. No special erase operation is required.

Quality and Testability

The MACH devices offer a very high level of built-in quality. The fact that the device is erasable allows direct verification of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The MACH devices are fabricated with AMD's advanced electrically-erasable floating-gate $0.8 + \mu m$, $0.65 + \mu m$, and $0.50 + \mu m$ CMOS technology. This provides the devices with performance and power consumption that are unmatched in the industry. The floating gate cells rely on Fowler-Nordheim tunneling to charge the gate, and have long proven their endurance and reliability. 20-year data retention is provided over operating conditions when devices are programmed on approved programmers.

The substrate of these devices is grounded, providing for a more efficient circuit. In addition, this provides substrate clamp diodes at all inputs, making them more immune to noisy input signals. COM'L: -12/15/20

IND: -14/18/24

MACH110-12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 🔳 44 Pins
- 32 Macrocells
- 12 ns tPD Commercial 14 ns tPD Industrial
- 77 MHz fcnt
- 38 Inputs

GENERAL DESCRIPTION

The MACH110 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately three times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH110 consists of two PAL blocks interconnected by a programmable switch matrix. The two PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. 32 Outputs


- 32 Flip-flops; 2 clock choices
- 2 "PAL22V16" Blocks
- Pin-compatible with MACH111, MACH210, MACH211, MACH215


The MACH110 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

.

Advanced Micro


Devices





CONNECTION DIAGRAM Top View

PLCC



Note:

Pin-compatible with MACH111, MACH210, MACH211, and MACH215.

PIN DESIGNATIONS

CLK/I = Clock or Input


. 1

- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations MACH110-12 MACH110-15 JC MACH110-20


Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Industrial Products

AMD programmable logic products for Industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations		
MACH110-14		
MACH110-18	JI .	
MACH110-24		

Ċ.

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH110 consists of two PAL blocks connected by a switch matrix. There are 32 I/O pins and 6 dedicated input pins feeding the switch matrix. These signals are distributed to the two PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH110 (Figure 1) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH110 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH110 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides a synchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

The Logic Allocator

The logic allocator in the MACH110 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Output Macroceli	Available Clusters
Mo	C ₀ , C ₁
M1	C ₀ , C ₁ , C ₂
M2	C1, C2, C3
M3	C ₂ , C ₃ , C ₄
M4	C3, C4, C5
M5	C4, C5, C6
M ₆	C5, C6, C7
M7	C6, C7
M8	C8, C9
M9	C ₈ , C ₉ , C ₁₀
M10	C9, C10, C11
M11	C10, C11, C12
M12	C11, C12, C13
M13	C12, C13, C14
M14	C13, C14, C15
M15	C14, C15

Table 1. Logic Allocation

The Macrocell


The MACH110 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The I/O Cell

The I/O cell in the MACH110 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.



141271-3



MACH110-12/15/20

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (TA)	
Operating in Free Air	. 0°C to +70°C
Supply Voltage (Vcc)	
with Respect to Ground +4.	75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			° V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
lн	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)		·	10	μA
lı.	Input LOW Current	VIN = 0 V, Vcc = Max (Note 2)			-10	μA
lozh	Off-State Output Leakage Current HIGH	Vour = 5.25 V, Vcc = Max VIN = VIH or VIL (Note 2)			10	μA
lozi.	Off-State Output Leakage Current LOW	$\label{eq:Vout} \begin{split} V_{OUT} &= 0 \; V, \; V_{CC} = Max \\ V_{IN} &= V_{IH} \; or \; V_{IL} \; (Note \; 2) \end{split}$			10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	30		-160	mA
ļcc	Supply Current (Typical)	V _{CC} = 5 V, T _A =25°C, f = 25 MHz (Note 4)		95		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. Measured with a 16-bit up/down counter program. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Солт	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					-1	12	-1	5	-2	0	
Symbol	Parameter De	scription			Min	Max	Min	Max	Min	Max	Unit
tep	Input, I/O, or Feedback to Combinatorial Output (Note 3)			12		15		20	ns		
ts	Setup Time from Input, I/O, or Feedback D-type to Clock T-type		7		10		13		ns		
5			8		11		14		ns		
tн	Hold Time				0		0		0		ns
tco	Clock to Outpu	ut (Note 3)				8		10		12	ns
twL	Clock Width	LOW		6		6		8		ns	
twн				HIGH	6		6		8		ns
	1		< 1/(ts + tco)	D-type	66.7		50		40		MHz
	Maximum	External Feedback		T-type	62.5		47.6		38.5		MHz
fмах	Frequency			D-type	76.9		66.6		47.6		MHz
	(Note 1)	Internal Feedback	(ICNT)	T-type	71.4		55.5		43.5		MHz
		No Feedback	1/(tw∟+twн)		83.3		83.3		62.5		MHz
tar	Asynchronous	Reset to Registered	Output			16		20		25	ns
tarw	Asynchronous	Reset Width (Note 1)		12		15		20		ns
t _{ARR}	Asynchronous	Reset Recovery Tim	e (Note 1)		8		10		15		ns
tap	Asynchronous	Preset to Registered	Output			16		20		25	ns
tapw	Asynchronous	Preset Width (Note 1)		12		15		20		ns	
tapr	Asynchronous	chronous Preset Recovery Time (Note 1)		8		10		15		ns	
tea	Input, I/O, or F	Input, I/O, or Feedback to Output Enable (Note 3)			12		15		20	ns	
ter	Input, I/O, or F	eedback to Output D	isable (Note 3)			12		15		20	ns

Notes:

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit, for test conditions.
- 3. Parameters measured with 16 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied –55°C to +125°C
Supply Voltage with Respect to Ground
DC Input Voltage
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \dots 200 \text{ mA}$
Strasses above these listed under Absolute Maximum Patings

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

INDUSTRIAL OPERATING RANGES

Ambient Temperature (T _A) Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
V _{OL}	Output LOW Voltage	$l_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
l _{ін}	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
1 _{1L}	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozi.	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	V _{cc} = 5 V, T _A = 25°C, f = 25 MHz (Note 4)		95		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ns	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V, T _A = 25°C	6	pF
COUT	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter						14	-1	-18		-24	
Symbol	Parameter De	escription			Min	Max	Min	Max	Min	Max	Unit
tpp	Input, I/O, or Feedback to Combinatorial Output (Note 3)			14.5		18		24	ns		
ts		om Input, I/O, or Feed	lback	D-type	8.5		12		16		ns
15	to Clock T-type		T-type	10		13.5		17		ns	
tн	Hold Time				0		0		0		ns
tco	Clock to Outpu	ut (Note 3)				10		12		14.5	ns
twL	Clock Width			LOW	7.5		7.5		10		ns
twн			HIGH		7.5		7.5		10		ns
	E Maximum —			D-type	53.5		40		32		MHz
		External Feedback	1/(ts + tco)	T-type	50		38		30		MHz
fмах	Frequency	requency	/f. \	D-type	61.5		53		38		MHz
	(Note 1)	Internal Feedback (f _{CNT})		T-type	57		44		34.5		MHz
		No Feedback	$1/(t_{WL} + t_{WH})$		66.5		66.5		50		MHz
tar	Asynchronous	Reset to Registered	Output			19.5		24		30	ns
tarw	Asynchronous	Reset Width (Note 1)		14.5		18		24		ns
tarr	Asynchronous	Reset Recovery Tim	e (Note 1)		10		12		18		ns
tap	Asynchronous	Preset to Registered	Preset to Registered Output			19.5		24		30	ns
tapw	Asynchronous Preset Width (Note 1)		14.5		18		24		ns		
tapr	Asynchronous	Asynchronous Preset Recovery Time (Note 1)		10		12		18		ns	
tEA	Input, I/O, or F	eedback to Output E	nable (Note 3)		1	14.5		18		24	ns
ter	Input, I/O, or F	eedback to Output Di	sable (Note 3)			14.5		18	ĺ	24	ns

Notes:


1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 16 outputs switching.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

 V_{CC} = 5.0 V, $T_{A}~$ = 25°C






141271-4






141271-6



TYPICAL I_{CC} CHARACTERISTICS $V_{CC} = 5 V$, $T_A = 25^{\circ}C$



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

•

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter Symbol	Parameter Description		Typ PLCC	Unit
θjc	Thermal impedance, junction to case		14	•C/W
θja	Thermal impedance, junction to ambient		39	°C/W
θjma	Thermal impedance, junction to ambient with air flow	200 lfpm air	33	°C/W
	ambient with air flow	400 lfpm air	30	°C/W
		600 lfpm air	27	°C/W
		800 lfpm air	25	°C/W

Plastic θjc Considerations

The data listed for plastic θ_{ic} are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_{ic} measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_{ic} tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

■ 44 Pins

- 32 Macrocells
- 🔳 5 ns t_{PD}
- 📕 167 MHz fçnt
- 38 Bus-Friendly Inputs
- Peripheral Component Interconnect (PCI) compliant
- Programmable power-down mode
- 32 Outputs
- 32 Flip-flops; 4 clock choices
- 2 "PAL26V16" Blocks
- Pin-compatible with MACH110, MACH210, MACH211, MACH215
- Improved routing over the MACH110

GENERAL DESCRIPTION

The MACH111 is a member of AMD's EE CMOS Performance Plus MACH 1 family. This device has approximately three times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH111 consists of two PAL blocks interconnected by a programmable switch matrix. The two PAL blocks are essentially "PAL26V16" structures complete with product-term arrays and programmable macrocells, which can be programmed as high speed or low power. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH111 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

Publication# 19376 Rev. C Amendment/0 Issue Date: May 1995 Advanced Micro Devices

FINAL


DISTINCTIVE CHARACTERISTICS

MACH111-5/7/10/12/15/20

High-Density EE CMOS Programmable Logic


COM'L: -5/7.5/10/12/15/20

BLOCK DIAGRAM



CONNECTION DIAGRAM Top View


PLCC





CONNECTION DIAGRAM Top View

TQFP



Pin-compatible with MACH211 and MACH210A.

Note:

19376C-3


PIN DESIGNATIONS

CLK/I	=	Clock or Input
GND	=	Ground
1	=	Input
I/O	=	Input/Output
Vcc	=	Supply Voltage

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations			
MACH111-5	JC		
MACH111-7			
MACH111-10	JC.		
MACH111-12			
MACH111-15			
MACH111-20			

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH111 consists of two PAL blocks connected by a switch matrix. There are 32 I/O pins and 6 dedicated input pins feeding the switch matrix. These signals are distributed to the two PAL blocks for efficient design implementation. There are four clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH111 (Figure 1) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH111 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH111 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchro-

nous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

The Logic Allocator

The logic allocator in the MACH111 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Output Macrocell	Available Clusters
Mo	Co, C1
M1	C0, C1, C2
M2	C1, C2, C3
M3	C2, C3, C4
M4	C3, C4, C5
M5	C4, C5, C6
M ₆	C5, C6, C7
M7	C6, C7
Ma	C8, C9
M ₉	C8, C9, C10
M10	C9, C10, C11
M11	C10, C11, C12
M12	C11, C12, C13
M13	C12, C13, C14
M14	C13, C14, C15
M15	C14, C15

Table 1. Logic Allocation

The Macrocell

The MACH111 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four clock pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

Power-Down Mode

The MACH111 features a programmable low-power mode in which individual signal paths can be programmed as low power. These low-power speed paths will be slightly slower than the non-low-power paths. This feature allows speed critical paths to run at maximum frequency while the rest of the paths operate in the low-power mode, resulting in power savings of up to 50%.

The I/O Cell

The I/O cell in the MACH111 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight three-state outputs.

Bus-Friendly Inputs and I/Os

The MACH111 inputs and I/Os include two inverters in series which loop back to the input. This double inversion reinforces the state of the input and pulls the voltage away from the input threshold voltage. Unlike a pull-up, this configuration cannot cause contention on a bus. For an illustration of this configuration, please turn to the input and output equivalent schematics at the end of this data book.

PCI Compliance

The MACH111-7/10 is fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The MACH111-7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCI compliance is dependent upon routing and product term distribution.




Figure 1. MACH111 PAL Block

MACH111-5/7/10/12/15/20

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
(T _A = 0°C to 70°C)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial	(C) Devices	
------------	-------------	--

Ambient Temperature (T _A)	
Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	
with Respect to Ground +4.75	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

				PRELIMINARY		
Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	. V
Ін	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
la_	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	V _{OUT} = 5.25 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			10	μA
lozL	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Static)	V _{CC} = 5 V, T _A =25°C, f = 0 MHz (Note 4)		40	-	mA
	Supply Current (Active)	V _{CC} = 5 V, T _A =25°C, f = 1 MHz (Note 4)		45		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter program in low-power mode. This pattern is programmed in each PAL block and is capable of being enabled and reset.



CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C _{iN}	Input Capacitance	$V_{\rm IN} = V_{\rm CC} - 0.5 \ V$	V _{cc} = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

					PRELIN	INARY	
Parameter	Parameter Description						
Symbol				Min	Max	Unit	
t _{PD}	Input, I/O, or Output	Feedback to Combi	natorial			5	ns
ts	Setup Time f	from Input, I/O, or Fe	edback to Clock	D-type	4		ns
				T-type	4		ns
tн	Hold Time			<u></u>	0		ns
tco	Clock to Out	put				4	ns
tw.	<u>.</u>			LOW	2.5		ns
twн	Clock Width	Width		HIGH	2.5		ns
		External Feedback 1/(ts + tco)		D-type	125		MHz
	Maximum		T-type	125		MHz	
fмах	Frequency		D-type	167		MHz	
	(Note 1)	Internal Feedback (fcnt)		T-type	151		MHz
		No Feedback	1/(tw∟+ twн)		200		MHz
tar	Asynchronous Reset to Registered Output				7.5	ns	
tarw	Asynchronous Reset Width (Note 1)			4.5		ns	
tarr	Asynchronous Reset Recovery Time (Note 1)			4.5		ns	
tap	Asynchronous Preset to Registered Output				7.5	ns	
tapw	Asynchronous Preset Width (Note 1)			4.5		ns	
t APR	Asynchronous Preset Recovery Time (Note 1)			4.5		ns	
tea	Input, I/O, or Feedback to Output Enable				7.5	ns	
ten	Input, I/O, or Feedback to Output Disable				7.5	ns	
t.e	tep Increase for Powered-Down Macrocell (Note 3)				10	ns	
tLPS	ts Increase for Powered-Down Macrocell (Note 3)				. 7	ns	
turco	t _{co} Increase for Powered-Down Macrocell (Note 3)			·	3	ns	
t _{LPEA}	tEA Increase for Powered-Down Macrocell (Note 3)				10	ns	

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Conditions.

3. If a signal is powered down, this parameter must be added to its respective high-speed parameter.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Ambient Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	I _{OH} = -3.2 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	2.4			v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		,	V
Vil	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
łн	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
hı.	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max VIN = VIH or VIL (Note 2)			10	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V _{IN} = V _I H or V _{IL} (Note 2)			-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Static)	[•] V _{CC} = 5 V, T _A =25°C, f = 0 MHz (Note 4)		90		mA
	Supply Current (Active)	Vcc = 5 V, T _A =25°C, f = 1 MHz (Note 4)		95		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter program in low-power mode. This pattern is programmed in each PAL block and is capable of being enabled and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	V _{IN} = V _{CC} -0.5 V	$V_{cc} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$	6	pF
Солт	Output Capacitance	Vour = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					-	7	-1	10	
Symbol	Parameter De	Parameter Description				Max	Min	Max	Unit
t _{PD}	Input, I/O, or F Output	put, I/O, or Feedback to Combinatorial utput				7.5		10	ns
ts	Setup Time fro	m Input, I/O, or Feed	back to Clock	D-type	5.5		6.5		ns
				T-type	6.5		7.5		ns
tн	Hold Time				0		0		ns
tco	Clock to Output	ıt				5		6	ns
t _{wL}				LOW	3		5		ns
twн	Clock Width			HIGH	3		5		ns
				D-type	95		80		MHz
	Maximum	External Feedback	1/(ts + tco)	T-type	87		74		MHz
fмах	Frequency	equency	(fev.=)	D-type	133		100		MHz
	(Note 1)		T-type	125		91		MHz	
		No Feedback	1/(t _{wL} + t _{wH})		166.7		100		MHz
tar	Asynchronous	Reset to Registered	Output			9.5		11	ns
tarw	Asynchronous	Reset Width (Note 1)		5		7.5		ns
t _{ARR}	Asynchronous	Reset Recovery Tim	e (Note 1)		5		7.5		ns
tap	Asynchronous	Preset to Registered	Output			9.5		11	ns
tapw	Asynchronous	Preset Width (Note 1)	•	5		7.5		ns
tapri	Asynchronous	Preset Recovery Tin	ne (Note 1)		5		7.5		ns
tea	Input, I/O, or F	eedback to Output E	nable			9.5		10	ns
ten	Input, I/O, or Feedback to Output Disable				9.5		10	ns	
t _{LP}	tPD Increase for Powered-Down Macrocell (Note 3)				10		10	ns	
t∟es	ts Increase for Powered-Down Macrocell (Note 3)				7		7	ns	
turco	t _{co} Increase for	r Powered-Down Ma	crocell (Note 3)			3		3	ns
L LPEA	teA Increase for	Powered-Down Mad	crocell (Note 3)		1	10		10	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Conditions.

3. If a signal is powered down, this parameter must be added to its respective high-speed parameter.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
(T _A = 0°C to 70°C)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Ambient Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground +4.75	V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Ratings for extended periods may affect device reliability. Programming conditions may differ.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$l_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
lн	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
lı_	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$			-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	V _{CC} = 5 V, T _A =25°C, f = 0 MHz (Note 4)		90		mA
	Supply Current (Typical)	V _{CC} = 5 V, T _A =25°C, f = 1 MHz (Note 4)		95		mA

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter program in low power mode. This pattern is programmed in each PAL block and is capable of being enabled and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V _{IN} = V _{CC} -0.5 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	a t 111				-1	12	-1	5	-2	0	_
Symbol	Parameter De	scription			Min	Max	Min	Max	Min	Max	Unit
ted	Input, I/O, or F Output	nput, I/O, or Feedback to Combinatorial Dutput				12		15		20	ns
ts		m Input, I/O, or Feed	lback	D-type	7		10		13		ns
• •	to Clock			T-type	8		11		14		ns
t _H	Hold Time				0		0		0		ns
tco	Clock to Outpu	ıt				8		10		12	ns
twL	Clock Width			LOW	6		6		8		ns
twн	1			HIGH	6		6		8		ns
1001 C 101				D-type	66.7		50		40		MHz
	Maximum	External Feedback	1/(ts + tco)	T-type	62.5		47.6		38.5		MHz
fмах	Frequency	iency	·	D-type	76.9		66.6		47.6		MHz
	(Note 1)	Internal Feedback		T-type	71.4		55.5		43.5		MHz
		No Feedback	1/(tw∟+ twн)		83.3		83.3		62.5		MHz
tar	Asynchronous	Reset to Registered	Output			16		20		25	ns
tarw	Asynchronous	Reset Width (Note 1)	-	12		15		20		ns
tARR	Asynchronous	Reset Recovery Tim	e (Note 1)		8		10		15		ns
tap	Asynchronous	Preset to Registered	Output			16		20		25	ns
tapw	Asynchronous	Preset Width (Note 1)		12		15		20		ns
tapr	Asynchronous	Preset Recovery Tin	ne (Note 1)		8		10		15		ns
tea	Input, I/O, or Fe	nput, I/O, or Feedback to Output Enable				12		15		20	ns
ten	Input, I/O, or Feedback to Output Disable				12		15		20	ns	
tLP	tPD Increase for Powered-Down Macrocell (Note 3)				10		10		10	ns	
tLPS	ts Increase for Powered-Down Macrocell (Note 3)				7		7		7	ns	
t _{LPCO}	tco Increase fo	r Powered-Down Ma	crocell (Note 3)		3		3		3	ns
t LPEA	tEA Increase for	r Powered-Down Ma	crocell (Note 3))		10		10		10	ns


Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Conditions.

3. If a signal is powered down, this parameter must be added to its respective high-speed parameter.

TYPICAL Icc CHARACTERISTICS $V_{CC} = 5 V, T_A = 25^{\circ}C$



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			T	ур	
Symbol	Parameter Description		TQFP	PLCC	Unit
θjc	Thermal impedance, junction to case		11.3	15	°C/W
θja	Thermal impedance, junction to ambient	ermal impedance, junction to ambient		53.2	°C/W
θjma	θ _{jma} Thermal impedance, junction to ambient with air flow	200 lfpm air	34.7	45	°C/W
		400 lfpm air	32.9	42	°C/W
		600 lfpm air	32.5	38	°C/W
		800 lfpm air	31.3	35	°C/W

Plastic θjc Considerations

The data listed for plastic θ c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.



COM'L: -12/15/20 IND: -18/24

MACH120-12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 68 Pins
- 48 Macrocells
- 12 ns t_{PD} Commercial 18 ns t_{PD} Industrial
- **77 MHz f**CNT Commercial

- 56 Inputs
- 48 Outputs
- 48 Flip-flops; 4 clock choices
- 4 "PAL26V12" blocks
- Pin-compatible with MACH220 and MACH221


GENERAL DESCRIPTION

The MACH120 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately five times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH120 consists of four PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. The MACH120 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

Advanced Micro Devices


BLOCK DIAGRAM



141291-1

CONNECTION DIAGRAMS

Top View




Note: Pin-compatible with MACH220 and MACH221. 141291-2

PIN DESIGNATIONS

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:




Valid Combinations				
MACH120-12				
MACH120-15	JC			
MACH120-20				

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations		
MACH120-18		
MACH120-24	JI	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH120 consists of four PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH120 (Figure 1) contains a 48-product-term logic array, a logic allocator, 12 macrocells and 12 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 12 I/O cells are divided into 2 banks of 6 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH120 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 12 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH120 product-term array consists of 48 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first six I/O cells; the other two control the last six macrocells.

The Logic Allocator

The logic allocator in the MACH120 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Output Macrocell	Available Clusters
Mo	C ₀ , C ₁
M1	C ₀ , C ₁ , C ₂
M2	C1, C2, C3
M3	C ₂ , C ₃ , C ₄
M4	C ₃ , <u>C</u> 4, C ₅
M₅	C4, C5, C6
M ₆	C5, C6, C7
M7	C6, C7, C8
M8	C7, C8, C9
Ma	C ₈ , C ₉ , C ₁₀
Mio	C9, C10, C11
M11	C10, C11

Table 1. Logic Allocation

The Macrocell

The MACH120 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.


The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The I/O Cell

The I/O cell in the MACH120 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to six I/O cells. Within each PAL block, two product terms are available for selection by the first six three-state outputs; two other product terms are available for selection by the last six three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

AMD 🎝





MACH120-12/15/20

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air	0°C to +70°C			
Supply Voltage (Vcc)				

with Respect to Ground +4.75 V to +5.25 V Operating ranges define those limits between which the func-

tionality of the device is guaranteed.

Parameter Symbol	Parameter Description	n Test Conditions		Тур	Max	Unit	
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V	
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v	
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH 2.0 Voltage for all Inputs (Note 1)			v		
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v	
lн	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA	
lı.	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA	
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA	
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			-10	μA	
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA	
lcc	Supply Current (Typical)	V _{CC} = 5 V, T _A =25°C, f = 25 MHz (Note 4)		85		mA	

ALLA DA ATERIATIAA -.....

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condit	lons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter		•		-1:	2	
Symbol	Parameter Descri	ption		Min	Max	Unit
ted	Input, I/O, or Feedback to Combinatorial Output				12	ns
	Setup Time from Input, I/O, or Feedback to Clock D-type		D-type	7		ns
ts		8		ns		
tн	Hold Time			0		ns
tco	Clock to Output				8	ns
twL			LOW	6		ns
twн	Clock Width		HIGH	6		ns
		ximum quency Internal Feedback (fcNT)	D-type	66.7		MHz
			T-type	62.5		MHz
fмах	Frequency		D-type	76.9		MHz
	(Note 1)		T-type	71.4		MHz
		No Feedback		83.3		MHz
tar	Asynchronous Res	ynchronous Reset to Registered Output			16	ns
tarw	Asynchronous Res	et Width (Note 1)		12		ns
tarr	Asynchronous Reset Recovery Time (Note 1)			8		ns
tap	Asynchronous Preset to Registered Output				16	ns
tapw	Asynchronous Preset Width (Note 1)			12		ns
tapr .	Asynchronous Preset Recovery Time (Note 1)			8		ns
t EA	Input, I/O, or Feedback to Output Enable				12	ns
ter	Input, I/O, or Feedl	back to Output Disable			12	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

2. See Switching Test Circuit, for test conditions.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied55°C to +125°C
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	

with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage IoH = -3.2 mA, Vcc = Min VIN = VIH or VIL VIN = VIH or VIL		2.4			V
Vol	Output LOW Voltage	loL = 16 mA, Vcc = Min ViN = Viн or ViL				· V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)				V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
ίн	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μΑ
IιL	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
loz∟	Off-State Output Leakage Current LOW	$\label{eq:Vout} \begin{split} V_{\text{OUT}} &= 0 \text{ V}, V_{\text{CC}} = \text{Max} \\ V_{\text{IN}} &= V_{\text{IH}} \text{ or } V_{\text{IL}} \text{ (Note 2)} \end{split}$			-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	V _{cc} = 5 V, T _A =25°C, f = 25 MHz (Note 4)		85		mA

-----... . ..

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condit	ons	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$	6	рF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					-15	;	-20		
Symbol	Parameter Description			Min	Max	Min	Max	Unit	
teo	Input, I/O, or F Output (Note 3	out, I/O, or Feedback to Combinatorial utput (Note 3)				15		20	ns
	Setup Time from Input, I/O, or Feedback D-typ		D-type	10		13		ns	
ts	to Clock			T-type	11		- 14		ns
tн	Hold Time				0		0		ns
tco	Clock to Outpu	it (Note 3)	,			10		12	ns
tw∟	<u></u>			LOW	6		8		ns
twн	Clock Width			HIGH	6		8		ns
		External Feedback	$1/(t_{\rm f} \pm t_{\rm CO})$	D-type	50		40	•	MHz
	Maximum	External Toedback	17(13 + 100)	T-type	47.6		38.5		MHz
fмах	Frequency			D-type	66.6		47.6		MHz
	(Note 1)	Internal Feedback	(ICNT)	T-type	55.5		43.5		MHz
		No Feedback	1/(tw⊾ + twн)		83.3		62.5		MHz
tar	Asynchronous	Reset to Registered	Output	_		20		25	ns
tarw	Asynchronous	Reset Width (Note 1)		15		20		ns
tarr	Asynchronous	Reset Recovery Tim	e (Note 1)		10		15		ns
tap	Asynchronous	Preset to Registered	Output			20		25	ns
tapw	Asynchronous Preset Width (Note 1)			15		20		ns	
t APR	Asynchronous	synchronous Preset Recovery Time (Note 1)		10		15		ns	
tea	Input, I/O, or F	put, I/O, or Feedback to Output Enable (Note 3)			15		20	ns	
ten	Input, I/O, or F	eedback to Output D	isable (Note 3)			15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 24 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

INDUSTRIAL OPERATING RANGES

Ambient Temperature (T _A)	
Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc)	
with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
VoL	Output LOW Voltage	$\label{eq:loc} \begin{array}{l} I_{OL} = 16 \text{ mA}, V_{CC} = \text{Min} \\ V_{IN} = V_{IH} \text{ or } V_{IL} \end{array}$			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
ľн	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
h∟	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT.} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			-10	μA
Isc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	V _{CC} = 5 V, T _A = 25°C, f = 25 MHz (Note 4)		85		mA

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IozL (or IIH and IozH).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condit	ons	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	V _{cc} = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-1	8	-24	Ļ	
Symbol	Parameter De	scription			Min	Max	Min	Max	Unit
t _{PD}	Input, I/O, or F Output (Note 3	eedback to Combinat	torial			18 .		24	ns
	Setup Time from	m Input, I/O, or Feedl	back	D-type	12		16		ns
ts	to Clock	• • •		T-type	13.5		17		ns
tн	Hold Time				0		0		ns
tco	Clock to Outpu	it (Note 3)				12		14.5	ns
tw∟				LOW	7.5		10		ns
twн	Clock Width			HIGH	7.5		10		ns
		External Feedback	$1/(t_s + t_{co})$	D-type	40		32		MHz
	Maximum			T-type	38		30		MHz
fмах	Frequency	Internal Feedback	(fau -=)	D-type	53		38		MHz
	(Note 1)	Internal Teeuback	(ICNT)	T-type	44		34.5		MHz
		No Feedback	1/(twL + twH)		66.5		50		MHz
t _{AR}	Asynchronous	Reset to Registered	Output			24		30	ns
tarw	Asynchronous	Reset Width (Note 1)			18		24		ns
tarr	Asynchronous	Reset Recovery Time	e (Note 1)		12	·	18		ns
t _{AP}	Asynchronous	Preset to Registered	Output			24		30	ns
tapw	Asynchronous	Preset Width (Note 1)		18		24		ns
t _{apr}	Asynchronous	Preset Recovery Tim	e (Note 1)		12		18		ns
t _{EA}	Input, I/O, or Fe	eedback to Output Er	nable (Note 3)			18		24	ns
t _{ER}	Input, I/O, or Fe	eedback to Output Di	sable (Note 3)			18		24	ns


Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.


3. Parameters measured with 24 outputs switching.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}C$






141291-4





141291-5

TYPICAL I_{cc} CHARACTERISTICS $V_{cc} = 5 V, T_A = 25^{\circ}C$



The selected "typical" pattern is a 12-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

14129H-8

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PLCC	Unit
θjc	Thermal impedance, junction to case		13	°C/W
θja	Thermal impedance, junction to ambient		37	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	33	°C/W
	ambient with air flow	400 lfpm air	30	°C/W
		600 lfpm air	28	°C/W
	· ·	800 lfpm air	25	°C/W

Plastic θjc Considerations

The data listed for plastic θ c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

COM'L: -15/20 IND: -18/24

MACH130-15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 84 Pins
- 64 Macrocells
- 15 ns t_{PD} Commercial 18 ns t_{PD} Industrial
- 66.6 MHz fcnt
- 70 Inputs

GENERAL DESCRIPTION

The MACH130 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 without loss of speed.


The MACH130 consists of four PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. The MACH130 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

64 Outputs

- 64 Flip-flops; 4 clock choices
- 4 "PAL26V16" Blocks
- Pin-compatible with MACH131, MACH230, MACH231, MACH435

Publication# 14131 Rev. H Amendment/0 Issue Date: April 1995 Advanced Micro Devices


BLOCK DIAGRAM



14131H-1

CONNECTION DIAGRAM

Top View



PLCC

Pin-compatible with MACH131, MACH230, MACH231, and MACH435.


14131H-2

PIN DESIGNATIONS

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:




Valid Combina	tions
MACH130-15	
MACH130-20	JC

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinat	tions
MACH130-18	
MACH130-24	JI

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH130 consists of four PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH130 (Figure 1) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH130 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH130 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

The Logic Allocator

The logic allocator in the MACH130 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Output Macrocell	Available Clusters		
Mo	C ₀ , C ₁		
. M1.	C0, C1, C2		
M2	C1, C2, C3		
M3	C ₂ , C ₃ , C ₄		
M4	C3, C4, C5		
M5	C4, C5, C6		
M ₆	C5, C6, C7		
M7	C6, C7, C8		
Mß	C7, C8, C9		
M9	C8, C9, C10		
M10	C9, C10, C11		
M11	C10, C11, C12		
M12	C11, C12, C13		
M13	C12, C13, C14		
M14	C13, C14, C15		
M15	C14, C15		

The Macrocell

The MACH130 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The I/O Cell

The I/O cell in the MACH130 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 1. MACH130 PAL Block

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A)	
Operating in Free Air	0°C to +70°℃
Supply Voltage (Vcc)	

with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter				_		
Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			• V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
· VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	. V
ľн	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
lμ_	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{CUT} = 5.25 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			10	μA
loz∟	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	V _{CC} = 5V, T _A = 25°C, f = 25 MHz (Note 4)		190		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condit	ions	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	eter				-1	5	-20		
Symbol	Parameter De	scription			Min	Max	Min	Max	Unit
tpp		Input, I/O, or Feedback to Combinatorial Output (Note 3)				15		20	ns
ts	Setup Time fro	om Input, I/O, or Feed	dback	D-type	10		13		ns
IS	to Clock	•		T-type	11		14		ns
tH	Hold Time				0		0		ns
tco	Clock to Outpu	ut (Note 3)		-		10		12	ns
twL	Clock Width			LOW	6		8		ns
twн				HIGH	6		8		ns
		External Feedback	k 1/(ts + tco)	D-type	50		40		MHz
	Maximum			T-type	47.6		38.5		MHz
fmax	Frequency		D-type	66.6		47.6		MHz	
	(Note 1)	Internal Feedback (fcNT)		T-type	55.5		43.5		MHz
		No Feedback	1/(twL + twH)		83.3		62.5		MHz
tar	Asynchronous	Reset to Registered	Output		T	20		25	ns
tarw	Asynchronous	Reset Width (Note 1)		15		20		ns
tarr	Asynchronous	Reset Recovery Tim	ne (Note 1)		10		15		ns
tap	Asynchronous	Asynchronous Preset to Registered Output				20		25	ns
tapw	Asynchronous Preset Width (Note 1)			15		20		ns	
tapr	Asynchronous Preset Recovery Time (Note 1)			· 10		15		ns	
tea	Input, I/O, or F	eedback to Output E	nable (Note 3)			15		20	ns
ten	Input, I/O, or F	eedback to Output D	isable (Note 3)			15		20	ns

Notes:

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit, for test conditions.
- 3. Parameters measured with 32 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = -40° C to $+85^{\circ}$ C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

INDUSTRIAL OPERATING RANGES

Ambient Temperature (T _A)	
Operating in Free Air	–40°C to +85°C
Supply Voltage (Vcc)	
with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
VoL	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
Ин	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
l _{IH}	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)	1		10	μA
liL.	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)	T		-10	μA
loz+'	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$			-10	μA
lsc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	V _{cc} = 5 V, T _A = 25°C, f = 25 MHz (Note 4)		190		mA

-.....

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IozL (or IIH and IozH).

3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5$ V has been chosen to avoid test problems caused by tester ground degradation.

Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
CiN	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$	6	pF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-1	-18		-24	
Symbol	Parameter De	escription			Min	Max	Min	Max	Unit
t _{PD}	Input, I/O, or Feedback to Combinatorial Output (Note 3)					18		24	ns
	Setup Time fro	om input, I/O, or Feedl	back	D-type	12		16		ns
ts	to Clock			T-type	13.5		17	·	ns
tн	Hold Time				0		0		ns
tco	Clock to Output	ut (Note 3)				12		14.5	ns
tw∟			LOW	7.5		10		ns	
twн	Clock Width			HIGH	7.5		10		ns
Maximum	External Feedback 1/(ts + tco)	D-type	40		32	·	MHz		
	Maximum			T-type	38		30		MHz
fмах	Frequency	Internal Feedback (f _{CNT})	D-type	53		38		MHz	
		Internal Feedback	Internal Feedback (ICNT)		44		34.5		MHz
		No Feedback	1/(twL + twH)		66.5		50		MHz
tan	Asynchronous	Reset to Registered	Output			24		30	ns
tarw	Asynchronous	Reset Width (Note 1)) .		18		24		ns
tARR	Asynchronous	Reset Recovery Tim	e (Note 1)		12		18		ns
t _{AP}	Asynchronous Preset to Registered Output				24		30	ns	
tapw	Asynchronous Preset Width (Note 1)			18		24		ns	
t _{APR}	Asynchronous Preset Recovery Time (Note 1)			12		18		ns	
t _{EA}	Input, I/O, or F	eedback to Output Er	nable (Note 3)			18		24	ns
t _{ER}	Input, I/O, or F	Feedback to Output Di	sable (Note 3)			18		24	ns


Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 32 outputs switching.











14131H-4





TYPICAL I_{cc} CHARACTERISTICS $V_{cc} = 5 V, T_A = 25^{\circ}C$



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter Symbol	Parameter Description		Typ PLCC	Unit
θjc	Thermal impedance, junction to case		13	°C/W
θja	Thermal impedance, junction to ambient		34	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	30	°C/W
	ambient with air flow	400 lfpm air	28	°C/W
		600 lfpm air	26	°C/W
		800 lfpm air	25	°C/W

Plastic θjc Considerations

The data listed for plastic θ c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

COM'L: -7.5/10/12/15/20

MACH131-7/10/12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 84 Pins
- 64 Macrocells
- 7.5 ns tpb
- 133 MHz fcnt
- 70 Bus-friendly inputs
- Peripheral Component Interconnect (PCI) Compliant

GENERAL DESCRIPTION

The MACH131 is a member of AMD's EE CMOS Performance Plus MACH 1 family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH131 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL26V12" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.


The MACH131 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell.

Programmable power-down mode
 64 Outputs

- 64 Flip-flops; 4 clock choices
- 4 "PAL26V16" Blocks
- Pin-compatible with MACH130, MACH230, MACH231, MACH435
- JEDEC compatible with MACH130

Advanced Micro Devices


BLOCK DIAGRAM



18889C-1

CONNECTION DIAGRAM

Top View



Note: Pin-compatible with MACH130, MACH230, MACH231, and MACH435.


PIN DESIGNATIONS

CLK/I	=	Clock or Input
GND	=	Ground
I	=	Input
I/O	=	Input/Output
Vcc	=	Supply Voltage

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



-15 = 15 ns tpp -20 = 20 ns tpp

Valid Combinations					
MACH131-7					
MACH131-10					
MACH131-12	JC				
MACH131-15					
MACH131-20					

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH131 consists of four PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH131 (Figure 1) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH131 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH131 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides

asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

The Logic Allocator

The logic allocator in the MACH131 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Output Macrocell	Available Clusters
Mo	Co, C1
M1	C0, C1, C2
M2	C1, C2, C3
Ma	C2, C3, C4
M4	C3, C4, C5
M5	C4, C5, C6
M6	C5, C6, C7
M7	C6, C7, C8
Ma	C7, C8, C9 ,
M9	C8, C9, C10
M10	C9, C10, C11
M11	C10, C11, C12
M12	C11, C12, C13
M13	C12, C13, C14
M14	C13, C14, C15
M15	C14, C15

Table 1. Logic Allocation

The Macrocell

The MACH131 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

Power-Down Mode

The MACH131 features a programmable low-power mode in which individual signal paths can be programmed as low power. These low-power speed paths will be slightly slower than the non-low-power paths. This feature allows speed critical paths to run at maximum frequency while the rest of the paths operate in the low-power mode, resulting in power savings of up to 50%.

The I/O Cell

The I/O cell in the MACH131 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

Bus-Friendly Inputs and I/Os

The MACH131 inputs and I/Os include two inverters in series which loop back to the input. This double inversion reinforces the state of the pin and pulls the voltage away from the input threshold voltage. Unlike a pull-up, this configuration cannot cause contention on a bus. For an illustration of this configuration, please turn to Input and Output equivalent schematics at the end of this data book.

PCI Compliance

The MACH131-7/10 is fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The MACH231-7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCI compliance is dependent upon routing and product term distribution.




Figure 1. MACH131 PAL Block

1-79

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings

OPERATING RANGES Commercial (C) Devices

Ambient Temperature (TA)	
Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	
with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	I _{OL} = 16 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}			0.5	v
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
Vil	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	. V
Ін	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
lı∟	Input LOW Current	VIN = 0 V, Vcc = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			10	μΑ
lozl	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			-10	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-130	mΑ
lcc	Supply Current (Static)	$V_{IN} = 0$ V, Outputs Open ($I_{OUT} = 0$ mA) V _{CC} = 5 V, T _A = 25°C, f = 0 MHz (Note 4)		90		mA
	Supply Current (Active)	V _{CC} = 5 V, T _A = 25°C, f = 1 MHz (Note 4)		95		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being enabled and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	V _{IN} = V _{CC} -0.5 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter						7	-10		
Symbol	Parameter I	Description			Min	Max	Min	Max	Unit
tPD		Input, I/O, or Feedback to Combinatorial Output (Note 3)				7.5		10	ns
ts		Setup Time from Input, I/O, or Feedback D-type		5.5		6.5		ns	
13	to Clock	to Clock T-type			6.5		7.5		ns
tн	Hold Time				0		0		ns
tco	Clock to Out	put (Note 3)				5		6	ns
tw∟	Clock Width			LOW	3		5		ns
twн				HIGH	3		5		ns
	External Feedback 1/		D-type	95		80		MHz	
		t 1/(ts + tco)	T-type	87		74		MHz	
fмах	Maximum Frequency	Internal Friedback (fr		D-type	133		100		MHz
	(Note 1)	Internal Feedback (fcnr)		T-type	125		91		MHz
~		No Feedback 1/(tw∟ + tw	1/(tw∟+ twн)	•••	166.7		100		MHz
tan	Asynchrono	ronous Reset to Registered Output			9.5		11	ns	
tarw	Asynchrono	us Reset Width (Note	e 1)		5		7.5		ns
tarr	Asynchrono	us Reset Recovery T	ime (Note 1)		5		7.5		ns
tap	Asynchrono	us Preset to Register	ed Output			9.5		11	ns
tapw	Asynchrono	us Preset Width (Not	e 1)		5		7.5		ns
tapr	Asynchrono	us Preset Recovery	Fime (Note 1)		5	. ·	7.5		ns
tea	Input, I/O, or	Feedback to Output	Enable			9.5		10	ns
ten	Input, I/O, or	Feedback to Output	Disable			9.5		10	ns
tLP	tPD Increase	tPD Increase for Powered-Down Macrocell (Note 3)			10		10	ns	
tLPS	ts Increase f	or Powered-Down M	acrocell (Note	3)		7		7	ns
tLPCO	tco Increase	for Powered-Down M	Acrocell (Not	e 3)	1	3		3	ns
t LPEA	tea Increase	for Powered-Down N	Acrocell (Note	∋ 3)		10		10	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Conditions.

3. If a signal is powered down, this parameter must be added to its respective high-speed parameter.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with
Respect to Ground
DC Input Voltage
DC Output or I/O
Pin Voltage
Static Discharge Voltage
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A)	
Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	
with Respect to Ground	+4 75 V to +5 25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
. Vон	Output HIGH Voltage	lон = −3.2 mA, Vcc = Min VıN = Viн or Vi∟	2.4			V
Vol	Output LOW Voltage	loL = 16 mA, Vcc = Min VIN = VIH or VIL			0.5	v
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
lн	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
lı.	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
lozн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			10	μA
lozi.	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Static)	V _{CC} = 5 V, T _A = 25°C, f = 0 MHz (Note 4)		90		mA
	Supply Current (Active)	V _{CC} = 5 V, T _A = 25°C, f = 1 MHz (Note 4)		95		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being enabled and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	V _{IN} = V _{CC} -0.5 V	$V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					-1	2	-15		-20		
Symbol	Parameter D	escription			Min	Max	Min	Max	Min	Max	Unit
tPD	Input, I/O, or F	I/O, or Feedback to Combinatorial Output (Note 3)				12		15		20	ns
ts			D-type	7		10		13		ns	
	to Clock			T-type	8		-11		14		ns
tн	Hold Time				0		0		0		ns
tco	Clock to Outp	ut (Note 3)				8		10		12	ns
tw∟	Clock Width			LOW	6		6		8		ns
twn				HIGH	6		6		8		ns
		Fatamal Faadhaala	4//4 . 4	D-type	66.7		50		40		MHz
	Maximum	External Feedback 1/(ts + tco)	1/(ts + tco)	T-type	62.5		47.6		38.5		MHz
fмах	Frequency	Frequency	D-type	76.8		66.6		47.6		MHz	
	(Note 1) Internal F	Internal Peedback	Teeuback (ICNT)		71.4		55.5		43.5		MHz
		No Feedback	1/(tw∟ + twн)		83.3		83.3		62.5		MHz
tar	Asynchronous	s Reset to Registered	Output			16		20		25	ns
t ARW	Asynchronous	s Reset Width (Note 1))		12		15		20		ns
tarr	Asynchronous	s Reset Recovery Tim	e (Note 1)		8		10		15		ns
tap	Asynchronous	s Preset to Registered	Output		•	16		20		25	ns
tapw	Asynchronous	s Preset Width (Note 1)		12		15		20		ns
tapr	Asynchronous	s Preset Recovery Tim	ne (Note 1)		8		10		15		ns
tea	Input, I/O, or F	Feedback to Output Er	nable			12		15		20	ns
ten	Input, I/O, or I	, or Feedback to Output Disable			12		15		20	ns	
tur	tPD Increase for Powered-Down Macrocell (Note 3)			10		10		10	ns		
t _{LPS}	ts Increase for	r Powered-Down Macı	ocell (Note 3)		7		7		7	ns
tlpc0	tco Increase fo	or Powered-Down Mag	crocell (Note	3)		3		3		3	ns
t lpea	t _{EA} Increase fo	or Powered-Down Mac	crocell (Note	3)		10		10		10	ns


Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Conditions.

3. If a signal is powered down, this parameter must be added to its respective high-speed parameter.





The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset. Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур		
Symbol			PLCC	Unit	
θјс	Thermal impedance, junction to case		12	°C/W	
θja	Thermal impedance; junction to ambient		28.1	°C/W	
θjma	Thermal impedance, junction to	200 lfpm air	31	°C/W	
	ambient with air flow	400 lfpm air	28	°C/W	
		600 lfpm air	26	°C/W	
		800 lfpm air	25	°C/W	

Plastic θjc Considerations

The data listed for plastic θ_j c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_j c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_j c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

COM [*] L: -7/10/12/19 MACH210A-7/10/12 MACH210-12/15/20 MACH210AQ-12/15/20 High-Density EE CMOS Programmab	Advanced Micro Devices
 DISTINCTIVE CHARACTERISTICS 44 Pins 64 Macrocells 7.5 ns tPD Commercial 12 ns tPD Industrial 133 MHz fCNT 38 Inputs; 210A Inputs have built-in pull-up resistors 	 Peripheral Component Interconnect (PCI) compliant 32 Outputs 64 Flip-flops; 2 clock choices 4 "PAL22V16" blocks with buried macrocells Pin-compatible with MACH110, MACH111, MACH211, and MACH215

The MACH210 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 without loss of speed.


The MACH210 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH210 has two kinds of macrocell: output and buried. The MACH210 output macrocell provides regis-

tered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH210 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.


BLOCK DIAGRAM



141281-1

CONNECTION DIAGRAM Top View

PLCC





CONNECTION DIAGRAM Top View

TQFP 44 40 33 35 35 35 35 35 35 4 \$ \cap 33 1/027 32 1/06 🖂 2 1/026 1/07 C 3 31 J 1/O25 10 C 4 30 J I/O24 5 29 CLK1/15 11 0 6 28 GND D GND 7 CLK0/I2 [27 3 **1**4 8 26 I/O8 🗖 <u>_</u> 13 I/O9 ____ 9 25 J I/O23 10 24 I/O10 ____ □ I/O22 I/011 🗖 11 23 I/O21 1012 1013 //014 | //015 | //015 | //016 | //016 | //018 | //018 | //018 |

141281-3

Note: Pin-compatible with MACH111 and MACH211.


PIN DESIGNATIONS

OLIVI = Olock or input	CLK/I	=	Clock or Input
------------------------	-------	---	----------------

- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



-20 = 20 ns tPD


Valid Combinations				
MACH210A-7	10			
MACH210A-10	JC, VC			
MACH210A-12				
MACH210-12				
MACH210-15				
MACH210-20	JI.			
MACH210AQ-12	50			
MACH210AQ-15				
MACH210AQ-20				

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



- -14 = 14.5 ns tpp-18 = 18 ns tpp
- -24 = 24 ns tpp

Valid Combinations				
MACH210A-12				
MACH210A-14	1			
MACH210-14] JI			
MACH210-18				
MACH210-24]			

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH210 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

The MACH210A inputs and I/O pins have built-in pull-up resistors. While it is always a good design practice to tie unused pins high, the 210A pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

The PAL Blocks

Each PAL block in the MACH210 (Figure 1) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH210 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-term Array

The MACH210 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

The Logic Allocator

The logic allocator in the MACH210 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Mac	Macrocell Available				
Output	Buried	Clusters			
Mo	M1	Co, C1, C2 Co, C1, C2, C3			
M ₂	Мз	C1, C2, C3, C4 C2, C3, C4, C5			
M4	M5	C3, C4, C5, C6 C4, C5, C6, C7			
M6	M ₇	C5, C6, C7, C8 C6, C7, C8, C9			
Ma	Mə	C7, C8, C9, C10 C8, C9, C10, C11			
M10	M11	C9, C10, C11, C12 C10, C11, C12, C13			
M12	M13	C11, C12, C13, C14 C12, C13, C14, C15			
M14	M15	C13, C14, C15 C14, C15			

The Macrocell

The MACH210 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

The I/O Cell

The I/O cell in the MACH210 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

PCI Compliance

The MACH210A-7/10 is fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The MACH210A-7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCI compliance is dependent upon routing and product term distribution.




Figure 11. MACH210 PAL Block

MACH210-7/10/12/15/20, Q-12/15/20

1-95

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	Iон = –3.2 mA, Vcc = Min Vın = Vıн or VıL				v
Vol	Output LOW Voltage	utput LOW Voltage IoL = 16 mA, Vcc = Min VIN = VIH or VIL			0.5	v
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
ViL	Input LOW Voltage	LOW Voltage Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
lн	Input HIGH Leakage Current	VIN = 5.25 V, Vcc = Max (Note 2)			10	μA
liL.	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note 2)			-100	μA
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			10	μA
loz.	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max VIN = VIH or VIL (Note 2)			-100	μA
lsc ·	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
Icc	Supply Current	$V_{IN} = 0 V$, Outputs Open (IoUT = 0 mA) $V_{CC} = 5.0 V$, f = 25 MHz, T _A = 25°C (Note 4)		130		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. This parameter is measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	15	Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges

Parameter Symbol	Parameter Description		-7 Min	Max	Unit	
tPD	Input, I/O, or Feedback to Combinatorial Output			7.5	ns	
ts	Setup Time from Input, I/O or Feedback to Clock D-Type		D-Type	5.5		ns
	Т-Туре		6.5		ns	
tн	Register D	ata Hold Time		0		ns
tco	Clock to O	utput			5	ns
tw∟	Clock Widt	h	LOW	3		ns
twн			HIGH	3		ns
			D-Type	100		MHz
	Maximum	External Feedback	T-Type	91		MHz
fmax	Frequency		D-Туре	133		MHz
		Internal Feedback (f _{CNT})	Т-Туре	125		MHz
	No Feedback		166.7		MHz	
tsL	Setup Time from Input, I/O, or Feedback to Gate		5.5		ns	
tHL	Latch Data Hold Time		. 0		ns	
tgo	Gate to Output			6	ns	
tgwL	Gate Width LOW		3		ns	
tPDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			9.5	ns	
tsir	Input Regis	Input Register Setup Time		2		ns
thin	Input Regi	ster Hold Time		2		ns
tico	Input Regis	ster Clock to Combinatorial Output			11	ns
tics	Input Regis	ster Clock to Output Register Setup	D-Type	9		ns
			T-Type	10		ns
twicL	Input Regis	ster Clock Width	LOW	3		ns
twich			HIGH	3	-	ns
f MAXIR	Maximum	nput Register Frequency		166.7		MHz
tsı∟	Input Latch	setup Time		2		ns
tHIL	Input Latch	Hold Time		2		ns
tigo	Input Latch	Gate to Combinatorial Output			12	ns
tigol	Input Latch	Gate to Output Through Transparent Output Latch			14	ns
tsll		e from Input, I/O, or Feedback Through ht Input Latch to Output Latch Gate		7.5		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (continued)

Parameter			-7			
Symbol	Parameter Description		Min	Max	Unit	
tigs	Input Latch Gate to Output Latch Setup		10		ns	
twig∟	Input Latch Gate Width LOW		3		ns	
tPDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches			11.5	ns	
tar	Asynchronous Reset to Registered or Latched Output			12	ns	
tarw	Asynchronous Reset Width		. 8		ns	
tARR	Asynchronous Reset Recovery Time		8		ns	
tap	Asynchronous Preset to Registered or Latched Output			12	ns	
tapw	Asynchronous Preset Width		8		ns	
tAPR	Asynchronous Preset Recovery Time		8		ns	
tEA	Input, I/O, or Feedback to Output Enable			7.5	ns	
tER	Input, I/O, or Feedback to Output Disable			7.5	ns	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature
with Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Temperature (T _A) Operating in Free Air 0°C to	+70°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +	5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	arameter Description Test Conditions		Тур	Max	Unit	
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v	
Vol	Output LOW Voltage	lo⊾ = 16 mA, Vcc = Min V _{IN} = V _{IH} or V _{IL}			0.5	v	
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH 2 Voltage for all Inputs (Note 1)				V	
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V	
lн	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{cc} = Max (Note 2)	1		10	μA	
l _{it.}	Input LOW Leakage Current	$V_{IN} = 0 V, V_{CC} = Max (Note 2)$	· · · · · · · · · · · · · · · · · · ·		-100	μA	
Іодн	Off-State Output Leakage Current HIGH	$V_{out} = 5.25 V$, $V_{cc} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$			10	μA	
loz.	Off-State Output Leakage Current LOW	V _{our} = 0 V, V _{cc} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-100	μA		
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA	
lcc	Supply Current (Typical)	V _{CC} = 5V, T _A = 25°C, f = 25 MHz (Note 4)		135		mA	

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	Test Conditions		Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter		······································	<u></u>		-1	0	-1	2	
Symbol	Parameter Description			Min	Max	Min	Max	Unit	
tPD	Input, I/O, or Feedback to Combinatorial Output (Note 3)				10		12	ns	
	Setup Time from Input, I/O, D-Type or Feedback to Clock T-Type			6.5		7		ns	
ts				7.5		. 8		ns	
tH	Register Dat	ta Hold Time		· · · ·	0		0		ns
tco	Clock to Out	tput (Note 3)				6		8	ns
tw∟	Clock	Clock			5		6		ns
twн	Width		HIGH	5		6		ns	
				D-Type	80		66.7		MHz
	Maximum	External Feedback	1/(ts + tco)	Т-Туре	74		62.5		MHz
fмах	Frequency			D-Type	100		83.3		MHz
	(Note 1)	Internal Feedback (ICNT)	T-Type	91		76.9		MHz
	No Feedback 1/(ts + t _H)			100		83.3		MHz	
tsL	Setup Time from Input, I/O, or Feedback to Gate			6.5		7		ns	
t _{HL}	Latch Data Hold Time			0		0		ns	
tgo	Gate to Output (Note 3)				7		10	ns	
tgwL	Gate Width LOW			5		6		ns	
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				12		.14	ns	
tsin	Input Regist	er Setup Time			2		2		ns
thir	Input Regist	er Hold Time			2		2		ns
tico	Input Regist	er Clock to Combinat	orial Output			13		15	ns
tics	Input Regist	er Clock to Output Re	egister Setup	D-Type	10		12	1 A. 1	ns
				T-Type	11		13		ns
twic⊾	Input Regist	er		LOW	5		6		ns
twich	Clock Width			HIGH	5		6		ns
f MAXIR	Maximum Input Register Frequency 1/(twict + twich)			100		83.3		MHz	
tsı∟	Input Latch Setup Time			2		2		ns	
tHIL	Input Latch Hold Time			2		2		ns	
tigo	Input Latch Gate to Combinatorial Output				14		17	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch				16		19	ns	
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate			8.5		9		ns	
tigs	Input Latch Gate to Output Latch Setup			11		13		ns	

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	0	-12		
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twig	Input Latch Gate Width LOW	5		6		ns
TPDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		14		16	ns
tan	Asynchronous Reset to Registered or Latched Output		25		16	ns
tarw	Asynchronous Reset Width (Note 1)	10		12		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	10		8		ns
tap	Asynchronous Preset to Registered or Latched Output		15		16	ns
tapw	Asynchronous Preset Width (Note 1)	10		12		ns
t APR	Asynchronous Preset Recovery Time (Note 1)	.10		8		ns
t EA	Input, I/O, or Feedback to Output Enable (Note 3)		10		12	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		10		12	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 16 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

INDUSTRIAL OPERATING RANGES

Temperature (T _A) Operating	· · · ·
in Free Air	-40°C to +85°C

Supply Voltage (Vcc) with	
Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions Min Typ		Max	Unit	
Vон -	Output HIGH Voltage	$ I_{OH} = -3.2 \text{ mA}, V_{CC} = Min $			v	
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
Iн	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{cc} = Max (Note 2)			10	μA
1a.	Input LOW Leakage Current	$V_{IN} = 0$ V, $V_{CC} = Max$ (Note 2)			-100	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{out} = 5.25 \text{ V}, V_{cc} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozL	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} or V_{IL}$ (Note 2)	·	-	-100	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	V _{CC} = 5V, T _A = 25°C, f = 25 MHz (Note 4)		135		mA

Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	Test Conditions		Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	pF
Cour	Output Capacitance	Vour = 2.0 V	f = 1 MHz	8	рF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					-1	2	-1	4	
Symbol	Parameter	Description			Min	Max	Min	Max	Unit
teo	Input, I/O, or (Note 3)	r Feedback to Combi	natorial Output			12		14.5	ns
		from Input, I/O,		D-Type	8		8.5		ns
ts	or Feedback	ck to Clock T-Type		9		10		ns	
tн	Register Da	ta Hold Time			0		0		ns
tco	Clock to Out	tput (Note 3)				7.5		10	ns
tw∟	Clock			LOW	6		7.5		ns
twн	Width			HIGH	6		7.5		ns
				D-Type	64		53		MHz
	Maximum	External Feedback	1/(ts + tco)	Т-Туре	59		50		MHz
fмах	Frequency			D-Type	80		61.5	_	MHz
	(Note 1)	Internal Feedback (ÍCNT)	Т-Туре	72.5		57		MHz
		No Feedback 1/(ts + tH)		80		66.5		MHz	
tsL	Setup Time from Input, I/O, or Feedback to Gate			8		8.5		ns	
tHL	Latch Data H	Latch Data Hold Time			0		0		ns
tgo	Gate to Outp	Gate to Output (Note 3)				8.5		12	ns
tgwL	Gate Width	LOW			6		7.5		ns
t _{PDL}	Input, I/O, or	Feedback to Output	Through						
	Transparent	Input or Output Latch	<u>ז</u>			14.5		17	ns
tsiR	Input Regist	er Setup Time			2.5		2.5		ns
thin	Input Regist	er Hold Time			3		3		ns
tico	Input Regist	er Clock to Combinat	orial Output			16		18	ns
tics	Input Regist	er Clock to Output Re	egister Setup	D-Type	12		14.5		ns_
- 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10				Т-Туре	13		16		ns
twicl	Input Registe	er		LOW	6		7.5		ns_
twich	Clock Width			HIGH	6		7.5		ns
f MAXIR	Maximum In	put Register Frequen	cy 1/(twicL +	twich)	80		66.5		MHz
tsiL	Input Latch S	Setup Time			2.5		2.5		ns
thii,	Input Latch I	Input Latch Hold Time		3		3		ns	
tigo	Input Latch (Input Latch Gate to Combinatorial Output			17		20.5	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch			19.5		23	ns		
tsLL		from Input, I/O, or Fee Input Latch to Outpu		h	10.5		11		ns
tigs	Input Latch (Gate to Output Latch	Setup		13.5		16		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter			2	-14		
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twig∟	Input Latch Gate Width LOW	6		7.5		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		17		19.5	ns
tar	Asynchronous Reset to Registered or Latched Output		19.5		19.5	ns
tarw	Asynchronous Reset Width (Note 1)	12		14.5		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	12		10		ns
tap	Asynchronous Preset to Registered or Latched Output		18		19.5	ns
tapw	Asynchronous Preset Width (Note 1)	12		14.5		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	12		10		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		12		14.5	ns
ten	Input, I/O, or Feedback to Output Disable (Note 3)		12		14.5	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

See Switching Test Circuit, for test conditions.
 Parameters measured with 16 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground	75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Тур	Max	Unit
Voh	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4		v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
Vн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v	
Ін	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
la_	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$			-10	μĄ
Isc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)		-30	-160	mA
lcc	Supply Current (Typical)	Vcc = 5V, T _A = 25°C, f = 25 MHz (Note 4)		120		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ns	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

_			-12 -15 -20				0				
Symbol	Parameter Description		Min	Max	Min	Max	Min	Max	Unit		
teo	Input, I/O, or (Note 3)	Feedback to Combi	natorial Output			12		15		20	ns
	Setup Time	from Input, I/O,		D-type	7		10		13		ns
ts	or Feedback	to Clock		T-type	8		11		14		ns
ţн	Register Dat	ta Hold Time			0		0		0		ns
tco	Clock to Out	put (Note 3)				_8		10		12	ns
twL	Clock			LOW	6		6		8		ns
twн	Width			HIGH	6		6		8		ns
		External Feedback	1/(ts + tco)	D-type	66.7		50		40		MHz
	Maximum	17(15 + 100)	T-type	62.5		47.6		38.5		MHz	
fмах	Frequency			D-type	83.3		66.6		50		MHz
	(Note 1)	Internal Feedback (T-type	76.9		62.5		47.6		MHz
		No Feedback 1/(twL + twH)		83.3		83.3		62.5		MHz	
tsL	Setup Time from Input, I/O, or Feedback to Gate			7		10		13		ns	
t⊣∟	Latch Data Hold Time			0		0		0		ns	
tgo	Gate to Outp	out (Note 3)				10		11		12	ns
tgw∟	Gate Width I	Gate Width LOW		6		6		.8		ns	
t _{PDL}		r Feedback to Output Input or Output Latcl				14		17		22	ns
tsiR	Input Regist	er Setup Time			2		2		2		ns
thin	Input Registe	er Hold Time	· · ·		2		2.5		3		ņs
tico	Input Registe	er Clock to Combinat	orial Output			15		18		23	ns
tics		er Clock to Output Re		D-type	12		15		20		ns
				T-type	13		16		21		ns
twic∟	Input Regist	er		LOW	6		6		8		ns
twich	Clock Width		1	HIGH	6	-	6		8		ns
f MAXIR	Maximum In	put Register Frequer	ncy 1/(twicL + ty	исн)	83.3		83.3		62.5		MHz
tsı∟	Input Latch S	Setup Time			2		2		2		ns
thiL	Input Latch Hold Time		2		2.5		3		ns		
tigo	Input Latch Gate to Combinatorial Output			17		20		25	ns		
tigoL	Input Latch Gate to Output Through Transparent Output Latch			19		22		27	ns		
tsLL	Setup Time	from Input, I/O, or Fe Input Latch to Outpu			9		12		15		ns
tigs		Gate to Output Latch			13		16		21		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	2	-15 -20		0		
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		6		8		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		16		19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		16		20		25	ns
tarw	Asynchronous Reset Width (Note 1)	12		15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	8		10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		16		20		25	ns
tapw	Asynchronous Preset Width (Note 1)	12		15		20		ns
tapr .	Asynchronous Preset Recovery Time (Note 1)	8		10		15		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		12		15		20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		12		15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

See Switching Test Circuit, for test conditions.
 Parameters measured with 16 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied55°C to +125°C
Supply Voltage with Respect to Ground
DC input Voltage0.5 V to V _{cc} + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current ($T_A = -40^{\circ}C$ to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

INDUSTRIAL OPERATING RANGES

Analytic at Terrar and true (T)

Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc)	
with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol			Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
VoL	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			[•] 0.8	V
lн	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)		_	10	μA
1 _{1L}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
I _{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			-10	μA
lsc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)	30		-160	mA
Icc	Supply Current (Typical)	V _{cc} = 5 V, T _A = 25°C, f = 25 MHz (Note 4)		120		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-1	4	-1	8	-2	4	
Symbol	Parameter Description		Min	Max	Min	Max	Min	Max	Unit		
t _{PD}	Input, I/O, or (Note 3)	Feedback to Combin	natorial Output			14.5		18		24	ns
		from Input, I/O,		D-type	8.5		12		16		ns
ts	or Feedback	to Clock		T-type	10		13.5		17		ns
tн	Register Dat	ta Hold Time			0		0		0		ns
tco	Clock to Out	put (Note 3)				10		12		14.5	ns
twL	Clock			LOW	7.5		7.5_		10_	-	ns
twн	Width			HIGH	7.5		7.5		10		ns
		External Feedback	1/(ts + tco)	D-type	53		40		32		MHz
	Maximum	External recuback	1/(15 + 100)	T-type	50		38		30.5		MHz
fmax	Frequency			D-type	61.5		53		38		MHz
	(Note 1)	Internal Feedback (CNT)	T-type	57		44		34.5		MHz
		No Feedback	1/(t _{wL} + t _{wн})		66.5		66.5		50		MHz
ts∟	Setup Time from Input, I/O, or Feedback to Gate			8.5		12		16		ns	
t _{HL}	Latch Data Hold Time			0		0		0		ns	
tgo	Gate to Output (Note 3)				12		13.5		14.5	ns	
tgwL	Gate Width LOW		7.5		7.5		10		ns		
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			17		20.5		26.5	ns		
tsin	Input Regist	Input Register Setup Time		2.5		2.5		2.5		ns	
t _{HIR}	Input Regist	er Hold Time			3		3.5		4		ns
tico	Input Regist	er Clock to Combinat	orial Output			18		22		28	ns
tics	Input Regist	er Clock to Output Re	gister Setup	D-type	14.5	•	18		24		ns
				T-type	16		19.5		25.5		ns
twici	Input Regist	er		LOW	7.5		7.5		10		ns
twich	Clock Width			HIGH	7.5		7.5		10		ns
f MAXIR	Maximum In	put Register Frequen	icy 1/(twicL + ty	місн)	66.5		66.5	÷	50		MHz
tsiL	Input Latch	Setup Time			2.5		2.5		2.5		ns
t _{HIL}	Input Latch	Hold Time			3		3.5		4		ns
tigo	Input Latch (Gate to Combinatoria	I Output			20.5		24		30	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch			23		26.5		32.5	ns		
tsll		from Input, I/O, or Fe Input Latch to Outpu		·	11		14.5		18		ns
tigs	Input Latch	Gate to Output Latch	Setup		16		19.5		25.5		ns
twigi.	Input Latch	Gate Width LOW	,		7.5		7.5		10		ns
t _{PDLL}		Feedback to Output utput Latches	Through Transp	arent		19.5		23		29	ns

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter	-14		4	-1	8	-24		
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit
t _{AR}	Asynchronous Reset to Registered or Latched Output		19.5		24		30	ns
tarw	Asynchronous Reset Width (Note 1)	14.5		18		24		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	10		12		18		ns
tap	Asynchronous Preset to Registered or Latched Output		19.5		24		30	ns
tapw	Asynchronous Preset Width (Note 1)	14.5		18		24		ns
t _{APR}	Asynchronous Preset Recovery Time (Note 1)	10		12		18		ns
t _{EA}	Input, I/O, or Feedback to Output Enable (Note 3)		14.5		18		24	ns
ten	Input, I/O, or Feedback to Output Disable (Note 3)		14.5		18		24	ns

Notes:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
 See Switching Test Circuit, for test conditions.
 Parameters measured with 16 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature –65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, \text{ V}_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	I _{OL} = 16 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}			0.5	v
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VIL .	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
lін	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			. 10	μA
lı∟	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-100	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			10	μA
lozl	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			-100	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	Vcc = 5 V, T _A = 25°C, f = 25 MHz (Note 4)		45		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	Test Conditions		Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	pF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter				-12	2	
Symbol	Parameter I	Description		Min	Max	Unit
t _{PD}	Input, I/O, or	r Feedback to Combinatorial Output			12	ns
	Setup Time	from Input, I/O,	D-type	12		ns
ts	or Feedback	to Clock	T-type	13		ns
tн	Register Da	ta Hold Time		0		ns
tco	Clock to Out	tput			6	ns
tw∟	Clock		LOW	6		ns
twн	Width		HIGH	6		ns
		External Feedback	D-type	55.6		MHz
	Maximum		T-type	52.6		MHz
fmax	Frequency		D-type	83.3		MHz
	(Note 1)	Internal Feedback (fcnt)	T-type	76.9		MHz
		No Feedback		83.3		MHz
ts∟	Setup Time	from Input, I/O, or Feedback to Gate		12		ns
tн∟	Latch Data	Hold Time	······	0		ns
tgo	Gate to Output			7	ns	
tgwL	Gate Width LOW		6		ns	
tPDL .	Input, I/O, or Feedback to Output Through			14		
		t Input or Output Latch	· · · · · · · · · · · · · · · · · · ·			ns
tsiR	<u>`</u>	er Setup Time		2		ns
thin	<u>`</u>	er Hold Time	· · · · · · · · · · · · · · · · · · ·	2.5		ns
tico		er Clock to Combinatorial Output			17	ns
tics	Input Regist	er Clock to Output Register Setup	D-type	15		ns
			T-type	16		ns
twici	Input Regist		LOW	6		ns
twich	Clock Width		HIGH	6	<u> </u>	ns
Í MAXIR		put Register Frequency		83.3		MHz
tsı∟	Input Latch Setup Time		2		ns	
tHIL	Input Latch Hold Time		2.5	· · ·	ns	
tigo	Input Latch Gate to Combinatorial Output			19	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch			20	ns	
tsLL	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate		13		ns	
tigs	· ····	Gate to Output Latch Setup		16		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1			
Symbol	Parameter Description	Min	Max	Unit	
twigL	Input Latch Gate Width LOW	6		ns	
t _{PDLL}	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		18	ns	
tar	Asynchronous Reset to Registered or Latched Output		24	ns	
tarw	Asynchronous Reset Width (Note 1)	19		ns	
tarr	Asynchronous Reset Recovery Time (Note 1)	19		ns	
tap	Asynchronous Preset to Registered or Latched Output		24	ns	
tapw	Asynchronous Preset Width (Note 1)	19		ns	
t APR	Asynchronous Preset Recovery Time (Note 1)	19		ns	
tea 🛛	Input, I/O, or Feedback to Output Enable		12	ns	
ter	Input, I/O, or Feedback to Output Disable		12	ns	

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +70°C) \dots 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating	•
in Free Air	0°C to +70°C
Supply Voltage (Vcc) with	

Respect to Ground +4.75 V to +5.25 V Operating ranges define those limits between which the func-

tionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol			Min	Тур	Max	Unit
Vон			2.4			v
VoL	Output LOW Voltage	I _{oL} = 16 mA, V _{cc} = Min V _{IN} = V _{IH} or V _{IL}			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
l _{in}	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{cc} = Max (Note 2)			10	μA
lır.	Input LOW Leakage Current	$V_{IN} = 0 V$, $V_{CC} = Max$ (Note 2)			-100	μA
Іодн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0$ V, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			-100	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30]	-160	mA
lcc	Supply Current (Typical)	Vcc = 5V, T _A = 25°C, f = 25 MHz (Note 4)		45		mA

Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter							-15 -20				
Symbol	Parameter I	Description				м	n	Max	Min	Max	Unit
tpo .	Input, I/O, or (Note 3)	r Feedback to Combi	natorial Ou	utput				15		20	ns
		from Input, I/O,			D-type	1	3		17		ns
ts	or Feedback	to Clock			T-type	1	4		18		ns
tн	Register Dat	ta Hold Time							0		ns
tco	Clock to Out	tput (Note 3)						.7		8	ns
tw∟	Clock	Clock					•	8		ns	
twн	Width	Width HIGH			e			8		ns	
					D-type	5	5		40		MHz
	Maximum	External Feedback	1/(ts + tc	ю)	T-type	47	.6		38.4		MHz
fмах	Frequency				D-type	58	.8		45.4		MHz
	(Note 1)	Internal Feedback (fcnt)		T-type	55	.5		43.4		MHz
					D-type	76	.9		58.8		MHz
	No Feedback]1//te⊥tu}	T-type	71	.4		55.5		MHz		
ts∟	Setup Time from Input, I/O, or Feedback to Gate				1	3		17		ns	
tHL	Latch Data H					0			0		ns
tgo	Gate to Outr	out (Note 3)			· · · · · · · · · · · · · · · · · · ·		1	8		8	ns
tgwL	Gate Width I	LOW				e			8		ns
tpdl.		Feedback to Output Input or Output Latcl					Ţ	17		22	ns
tsin	Input Registe	er Setup Time			<u> </u>	2			2		ns
thin	Input Regist	er Hold Time				2.	5		3		ns
tico	Input Registe	er Clock to Combinat	orial Outpu	ut -	•••• ••• ••• •••		1	18		23	ns
tics	Input Registe	er Clock to Output Re	egister Set	up	D-type	1	7		22		ns
		•	Ū	•	T-type	1	3		23		ns
twicL	Input Registe	er			LOW	6			8		ns
twich	Clock Width				HIGH	- 6	_		8		ns
fmaxir	Maximum In	put Register Frequer	ncy 1/(tw	/ICL + twi	сн)	83	.3		62.5		MHz
tsiL	Input Latch S	Setup Time				2			2		ns
tHIL	Input Latch Hold Time			2.	5		3		ns		
tigo	Input Latch Gate to Combinatorial Output					20		25	ns		
tigol	Input Latch Gate to Output Through Transparent Output Latch					22		27	ns		
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate			1	5		19		ns		
tigs		Gate to Output Latch			· · · · · · · · · · · · · · · · · · ·	1	3		23		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	-15 -20			
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6	·	8		ns
TPDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		19		24	ns
tan	Asynchronous Reset to Registered or Latched Output		25		30	ns
tarw	Asynchronous Reset Width (Note 1)	20		25		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	20		25		ns
tap	Asynchronous Preset to Registered or Latched Output		25		30	ns
tapw	Asynchronous Preset Width (Note 1)	20		25		ns
t APR	Asynchronous Preset Recovery Time (Note 1)	20		25		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		15		20	ns
ten	Input, I/O, or Feedback to Output Disable (Note 3)		15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

See Switching Test Circuit, for test conditions.
 Parameters measured with 16 outputs switching.

.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

INDUSTRIAL OPERATING RANGES

Ambient Temperature (T _A) Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$\begin{split} I_{OL} &= 16 \text{ mA, } V_{CC} = \text{Min} \\ V_{IN} &= V_{IH} \text{ or } V_{IL} \end{split}$			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH 2.0 Voltage for all Inputs (Note 1)				V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
hн	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
l _{it.}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-100	μA
Югн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μĀ
lozL	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			-100	μA
Isc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	V _{CC} = 5 V, T _A = 25°C, f = 25 MHz (Note 4)	1.1	45		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITA	ANCE (Note 1)				
Parameter Symbol	Parameter Description	Test Conditio	Тур	Unit	
CIN	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 \text{ V}, \text{T}_{\text{A}} = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-1	8	-2	4	
Symbol	Parameter I	Description			Min	Max	Min	Max	Unit
t _{PD}	Input, I/O, or (Note 3)	r Feedback to Combin	natorial Output			18		24	ns
•		from Input, I/O,		D-type	16		20.5		ns
ts	or Feedback to Clock		T-type	17		22		ns	
tн	Register Da	Register Data Hold Time		0		0		ns	
tco	Clock to Out	tput (Note 3)				8.5		10	ns
twL	Clock	Clock LOW		7.5		10		ns	
twn	Width	·····	<u></u>	HIGH	7.5		10		ns
		External Feedback	$1/(t_s + t_{co})$	D-type	40		32	_	MHz
	Maximum		1/(15 + 100)	T-type	38		30.5		MHz
f _{MAX}	Frequency	Internel Feedback (e \	D-type	47		36		MHz
1	(Note 1)	Internal Feedback (ICNT)	T-type	44		34.5		MHz
			4//4	D-type	61.5		47		MHz
	No Feedback		1/(ts + t _H)	T-type	57		47		MHz
t _{SL}	Setup Time from Input, I/O, or Feedback to Gate				16		20.5		ns
t _{HL}	Latch Data I	Latch Data Hold Time		0		0		ns	
t _{GO}	Gate to Out	Gate to Output (Note 3)				10		10	ns
t _{GWL}	Gate Width	Gate Width LOW			7.5		10		ns
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			20.5		26.5	ns		
tsin	Input Regist	er Setup Time			2.5		2.5		ns
t _{HIR}	Input Regist	er Hold Time			3.5		4		ns
tico	Input Regist	er Clock to Combinat	orial Output			22		28	ns
tics	Input Regist	er Clock to Output Re	egister Setup	D-type	20.5		26.5		ns
				T-type	22		28		ns
twici	Input Regist	er		LOW	7.5		10		ns
twich	Clock Width			HIGH	7.5		10		ns
f MAXIR	Maximum In	put Register Frequer	ncy 1/(twici + 1	wicн)	66.5		50		MHz
tsiL	Input Latch	Setup Time			2.5		2.5		ns
t _{HIL}	Input Latch	Hold Time			3.5		4		ns
tigo	Input Latch	Gate to Combinatoria	l Output			24	· · · ·	30	ns
tigol	Input Latch Output Latch	Gate to Output Throu n	gh Transparent			26.5		32.5	ns
tsll		from Input, I/O, or Fe Input Latch to Outpu			18		23		ns
tigs	Input Latch	Gate to Output Latch	Setup		22		28		ns
twigL	Input Latch	Gate Width LOW		······································	7.5		10		ns
tpdll		r Feedback to Output utput Latches	Through Trans	parent		23		29	ns

-

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter		-18		-24			
Symbol	Parameter Description	Min	Max	Min	Max	Unit	
t _{AR}	Asynchronous Reset to Registered or Latched Output		30		36	ns	
t _{ARW}	Asynchronous Reset Width (Note 1)	24		30		ns	
t _{ARR}	Asynchronous Reset Recovery Time (Note 1)	24		30		ns	
t _{AP}	Asynchronous Preset to Registered or Latched Output		30		36	ns	
tapw	Asynchronous Preset Width (Note 1)	24		30		ns	
t _{APR}	Asynchronous Preset Recovery Time (Note 1)	24		30		ns	
tea	Input, I/O, or Feedback to Output Enable (Note 3)		18		24	ns	
t _{ER}	Input, I/O, or Feedback to Output Disable (Note 3)		18		24	ns	


Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

See Switching Test Circuit, for test conditions.
 Parameters measured with 16 outputs switching.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS


 $V_{CC} = 5.0 \text{ V}, \text{T}_{A} = 25^{\circ}\text{C}$






141281-5






141281-7

141281-6



TYPICAL I_{CC} **CHARACTERISTICS** $V_{CC} = 5 V$, $T_A = 25^{\circ}C$



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter		T			
Symbol	Parameter Description	TQFP	PLCC	Unit	
θjc	Thermal impedance, junction to case		11.3	15	°C/W
θja	Thermal impedance, junction to ambient		41	40	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	35	36	°C/W
	ambient with air flow	400 lfpm air	33.7	33	°C/W
		600 lfpm air	32.6	31	°C/W
		800 lfpm air	32	29	°C/W

Plastic θjc Considerations

The data listed for plastic θ_i c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_i c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_i c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

FINAL

COM'L: -12/15/20 IND: -18/24

MACHLV210-12/15/20

High Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- Low-voltage operation, 3.3-V JEDEC compatible
 - --- V_{CC} = +3.0 V to +3.6 V
- < 5 mA standby current</p>
- Patented design allows minimal standby current without speed degradation
- Exclusively designed for 3.3-V applications
- 44 Pins
- 64 Macrocells
- 12 ns t_{PD} Commercial 18 ns t_{PD} Industrial

GENERAL DESCRIPTION

The MACHLV210 is a member of AMD's highperformance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 at an equal speed with a lower cost per macrocell. It is architecturally identical to the MACH210, with the addition of I/O pull-up/pull-down resistors and low-voltage, low-power operation.

The MACHLV210 provides 3.3-V operation with lowpower CMOS technology. AMD's patented design allows for minimal standby current without speed degradation by limiting the leakage current when signals are not switching. At less than 5 mA maximum standby current, the MACHLV210 is ideal for low-power applications.

The MACHLV210 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch ■ 83.3 MHz f_{CNT}

- 38 Bus-Friendly Inputs
- 32 Outputs
- 64 Flip-flops; 2 clock choices
- 4 "PAL22V16" blocks with buried macrocells
- Pin-, function-, and JEDEC-compatible with MACH210
- Pin-compatible with MACH110, MACH111, MACH210, MACH211, and MACH215


matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACHLV210 has two kinds of macrocell: output and buried. The MACHLV210 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACHLV210 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.

Advanced Micro Devices


BLOCK DIAGRAM




17908D-1

CONNECTION DIAGRAM Top View

PLCC






PIN DESIGNATIONS

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



SPEED

-12 = 12 ns tPD

-15 = 15 ns tpp

-20 = 20 ns tPD


Valid Combina	tions
MACHLV210-12	
MACHLV210-15	JC
MACHLV210-20	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



SPEED

-18 = 18 ns tpp-24 = 24 ns tpp

Valid Combinations				
MACHLV210-18				
MACHLV210-24	JI			

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACHLV210 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

The MACHLV210 inputs and I/O pins have advanced pull-up/pull-down resistors that enable the inputs to be pulled to the last driven state. While it is always a good design practice to tie unused pins high or low, the MACHLV210 pull-up/pull-down resistors provide design security and stability in the event that unused pins are left disconnected.

The PAL Blocks

Each PAL block in the MACHLV210 (Figure 1) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACHLV210 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-term Array

The MACHLV210 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

The Logic Allocator

The logic allocator in the MACHLV210 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Мас	rocell	Available
Output	Buried	Clusters
Mo	M1	Co, C1, C2 Co, C1, C2, C3
M2	Мз	C1, C2, C3, C4 C2, C3, C4, C5
M4	M5	C3, C4, C5, C6 C4, C5, C6, C7
M6	M7	C5, C6, C7, C8 C6, C7, C8, C9
Ma	Мэ	C7, C8, C9, C10 C8, C9, C10, C11
M10	M11	C9, C10, C11, C12 C10, C11, C12, C13
M12	M13	C11, C12, C13, C14 C12, C13, C14, C15
M14	M15	C13, C14, C15 C14, C15

Table 1. Logic Allocation

The Macrocell

The MACHLV210 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flip-flop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

The I/O Cell

The I/O cell in the MACHLV210 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.


These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

Benefits of Lower Operating Voltage

The MACHLV210 has an operating voltage range of 3.0 V to 3.6 V. Low voltage allows for lower operating power consumption, longer battery life, and/or smaller batteries for portable applications.

Because power is proportional to the square of the voltage, reduction of the supply voltge from 5.0 V to 3.3 V significantly reduces power consumption. This directly translates to longer battery life for portable applications. Lower power consumption can also be used to reduce the size and weight of the battery. Thus, 3.3-V designs facilitate a reduction in the form factor.

The MACHLV210 is not designed to interface between 3.3-V and 5.0-V logic. Latch-up may occur if V_{OH} for the MACHLV210 is greater than V_{IH} for the 5.0-V device. Although this scenario is unlikely, interfacing the MACHLV210 with 5.0-V devices is not encouraged without necessary latch-up design precautions.



gure 1. WACHLYZTU FAL DIO

MACHLV210-12/15/20

1-130

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Temperature (T _A) Operating in Free Air 0°C to +70°C	
Supply Voltage (Vcc) with Respect to Ground	

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Тур	Max	Unit
Vон	Output HIGH Voltage	I _{OH} = -2 mA, Vcc = Min V _{IN} = V _{IH} or V _{IL}		2.4			V
Vol	Output LOW Voltage	$I_{OL} = 2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			1. A.	0.4	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0			v
VIL.	Input LOW Voltage	Guaranteed Input Logic Voltage for all Inputs (N				0.8	V
Ін	Input HIGH Leakage Current	V _{IN} = 3.6 V, V _{CC} = Max (Note 2)				10	μA
la_ 1	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (N	ote 2)		1 I.	-10	μA
Іодн	Off-State Output Leakage Current HIGH	Vout = 3.6 V, Vcc = Max VIN = VIH or VIL (Note 2)	K			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)				-10	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max	k (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	Vcc = 3.3 V, TA = 25°C,	f = 0 MHz		2		mA
		(Note 4)	f = 25 MHz		60		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1) Parameter Symbol **Parameter Description Test Conditions** Unit Тур CIN Vcc = 3.3 V, TA = 25°C, f = 1 MHz Input Capacitance pF 6 **Output Capacitance** pF Соит 8

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter		-		-12	2	
Symbol	Parameter I	Description		Min	Max	Unit
teo	Input, I/O, or	r Feedback to Combinatorial Output			12	ns
	Setup Time from Input, I/O, D-type		9		ns	
ts	or Feedback		T-type	10		ns
tн	Register Da	ta Hold Time		0		ns
tco	Clock to Out	lput			8	ns
twL	Clock		LOW	5		ns
twн	Width	· · · · · · · · · · · · · · · · · · ·	HIGH	6		ns
		Bata wash Basadha ala	D-type	58.8		MHz
	Maximum	External Feedback	T-type	55.6		MHz
fмах	Frequency		D-type	83.3		MHz
	(Note 1)	Internal Feedback (fcnt)	T-type	76.9		MH2
		No Feedback (f _{CNT})		90.9		MHz
ts∟	Setup Time	from Input, I/O, or Feedback to Gate		9		ns
tHL	Latch Data I	Hold Time		0		ns
tao	Gate to Output				9	ns
tgwL	Gate Width LOW		5	.	ns	
tPDL.	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				15	ns
tsiR	Input Register Setup Time			2		ns
tHIR	Input Regist	er Hold Time		1.5		ns
tico	Input Regist	er Clock to Combinatorial Output			15	ns
tics	Input Register Clock to Output Register Setup D-type			12	·	ns
			T-type	13	·	ns
twici	Input Regist	er	LOW	5		ns
twich	Clock Width		HIGH	6		ns
f MAXIR	Maximum In	put Register Frequency 1/(twicL + twi	сн)	90.9		MH
tsiL	Input Latch	Setup Time		2		ns
t _{HIL}	Input Latch	Hold Time		1.5		ns
tigo	Input Latch	Gate to Combinatorial Output			17	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch				19	ns
tsLL.	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate			10		ns
tigs	· · · · · · · · · · · · · · · · · · ·	Gate to Output Latch Setup	•	13		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	2	Unit
Symbol	Parameter Description	Min	Max	
twigL	Input Latch Gate Width LOW	5		ns
t _{PDLL}	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		17	ns,
tar	Asynchronous Reset to Registered or Latched Output		16	ns
tarw	Asynchronous Reset Width (Note 1)	12		ns
t _{ARR}	Asynchronous Reset Recovery Time (Note 1)	12		ns
t _{AP}	Asynchronous Preset to Registered or Latched Output		16	ns
t _{apw}	Asynchronous Preset Width (Note 1)	12		ns
t APR	Asynchronous Preset Recovery Time (Note 1)	12		ns
tea	Input, I/O, or Feedback to Output Enable		12	ns
t _{ER}	Input, I/O, or Feedback to Output Disable		12	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.2. See Switching Test Circuit, for test conditions.

AMD 🎜

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Temperature (T_A) Operating in Free Air 0°C to +70°C Supply Voltage (Vcc) with

Respect to Ground +3.0 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions		Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V	
Vol	Output LOW Voltage	$I_{OL} = 2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$				0.4	v
Viн	Input HIGH Voltage	Guaranteed Input Logical Voltage for all Inputs (Note	2.0			۰V	
VIL	Input LOW Voltage	Guaranteed Input Logical Voltage for all Inputs (Note			0.8	v	
1 _{IH}	Input HIGH Leakage Current	VIN = 3.6 V, Vcc = Max (No	V _{IN} = 3.6 V, V _{CC} = Max (Note 2)			10	_μA
la_	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6 \text{ V}, \text{ V}_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$				10	μA
loz∟	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)				-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)		-30		-160	mA
lcc	Supply Current	Vcc = 3.3 V, T _A = 25°C	f = 0 MHz		2		mA
	(Typical)	(Note 4)	f=25 MHz		60		mA

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit
Cin	Input Capacitance	V _{CC} = 3.3 V, T _A = 25°C, f = 1 MHz	6	pF
Соит	Output Capacitance		8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					-1	5	-20			
Symbol	Parameter Description					Min	Max	Min	Max	Unit
tPD	Input, I/O, or Feedback to Combinatorial Output (Note 3)						15		20	ns
	Setup Time from Input, I/O, D-type or Feedback to Clock T-type			10		14		ns		
ts				11		15		ns		
tн	Register Da	ta Hold Time				ò		0		ns
tco	Clock to Out	tput (Note 3)					10		12	ns
tw∟	Clock				LOW	5		7		ns
twн	Width				HIGH	6		8		ns
		External Ecodbook	1//4		D-type	50		38.5		MHz
	Maximum	External Feedback	17(15	s + tco)	T-type	47.6		37		MHz
fмах	Frequency				D-type	66.6		50		MHz
	(Note 1)	Internal Feedback (fcNT)		T-type	62.5		47.6		MHz	
		No Feedback	1/(tw	∟ + twн)		90.9		66.7		MHz
ts∟	Setup Time from Input, I/O, or Feedback to Gate			10		14		ns		
tHL	Latch Data Hold Time			0		0		ns		
tgo	Gate to Output (Note 3)				11		15	ns		
tgwL	Gate Width LOW			5		7		ns		
t PDL	Input, I/O, or Feedback to Output Through				17		23	ns		
tsiri	Input Regist	er Setup Time				2.5		3		ns
tHIR	Input Regist	er Hold Time				1.5		3		ns
tico	Input Regist	er Clock to Combinat	torial (Dutput			18		24	ns
tics	Input Regist	er Clock to Output Re	egiste	r Setup	D-type	13		27		ns
	Т-туре				14		20		ns	
twicL	Input Regist	er			LOW	5		7		ns
twich	Clock Width HIGH			6		8		ns		
f MAXIR	Maximum In	put Register Frequer	ncy	1/(twicL + twicн)		90.9		66.7		MHz
tsı∟	Input Latch Setup Time			2.5		3		ns		
tнı∟	Input Latch Hold Time			1.5		2		ns		
tigo	Input Latch Gate to Combinatorial Output				19		25	ns		
tigol	Input Latch Gate to Output Through Transparent Output Latch				22		29	ns		
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate			12		16		ns		
tigs	Input Latch Gate to Output Latch Setup			14	•	18		ns		

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	5 ·	-20		
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twigi	Input Latch Gate Width LOW	5		_7		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		21		28	ns
tar	Asynchronous Reset to Registered or Latched Output		20		26	ns
tarw	Asynchronous Reset Width (Note 1)	15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	15		20		ns
tap	Asynchronous Preset to Registered or Latched Output		20		26	ns
tapw	Asynchronous Preset Width (Note 1)	15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	15		20		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		15		20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected. 2. See Switching Test Circuit for test conditions.

3. Parameters measured with 16 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = -40° C to $+85^{\circ}$ C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

INDUSTRIAL OPERATING RANGES

Temperature (T _A) Operating in Free Air	–40°C to +85°C
Supply Voltage (Vcc) with	

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$					v
Vol	Output LOW Voltage	$I_{OL} = 2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$				0.4	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0			v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)				0.8	v
lін	Input HIGH Leakage Current	V _{IN} = 3.6 V, V _{CC} = Max (N	ote 2)			10	μA
la,	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)				-10	μA
lozн	Off-State Output Leakage Current HIGH	V _{OUT} = 3.6 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)				10	μA
loz∟	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)				-10	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-160	mΑ
	Supply Current	$V_{CC} = 3.3 V$, $T_A = 25^{\circ}C$	f = 0 MHz		2		mA
lcc	(Typical)	(Note 4)	f=25 MHz		60		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit
CIN	Input Capacitance	V _{CC} = 3.3 V, T _A = 25°C, f = 1 MHz	6	pF
Соит	Output Capacitance		8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter						-1	8	-2	4	
Symbol	Parameter I	Description				Min	Max	Min	Max	Unit
tPD	Input, I/O, or	Feedback to Combin	natorial O	utput (Note 3)			18		24	ns
		from Input, I/O,			D-type	12		17		ħs
ts	or Feedback	or Feedback to Clock T-type		13.5		18		ns		
tн	Register Dat	ta Hold Time				0		0		ns
tco	Clock to Out	put (Note 3)					12		14.5	ns
tw.	Clock				LOW	6		8.5		ns
twн	Width	·			HIGH	7.5		10		ns
		External Feedback	1/(ts + t	-)	D-type	40		30.5		MHz
	Maximum	External Feedback	1/(15 + 1		T-type	38		29.5		MHz
fмax	Frequency				D-type	53		40		MHz
	(Note 1)	Internal Feedback (ICNT)		T-type	50		38		MHz
		No Feedback	1/(twL +	мн)		72.5		53		MHz
tsL	Setup Time from Input, I/O, or Feedback to Gate			12		17		ns		
t _{HL}	Latch Data Hold Time			0		0		ns		
tgo	Gate to Output (Note 3)			13.5		. 18	ns			
tgw∟	Gate Width I	LOW				6		8.5		ns
t PDL	Input, I/O, or Feedback to Output Through Latch			20.5		28	ns			
tsir	Input Regist	er Setup Time				3		4		ns
thir	Input Regist	er Hold Time				2.5		4		ns
tico	Input Regist	er Clock to Combinat	orial Outp	ut			22		29	ns
tics	Input Regist	er Clock to Output Re	egister Se	tup	D-type	16		32.5		ns
					T-type	17		24		ns
twic∟	Input Regist	er			LOW	6		8.5		ns
twicн	Clock Width				HIGH	7.5		10		ns
f MAXIR	Maximum In	put Register Frequen	ncy 1/(t	vicL + twich)		72.5		53		MHz
tsı∟	Input Latch Setup Time		3		4		ns			
t _{HiL}	Input Latch Hold Time		2.5		3		ns			
tigo	Input Latch Gate to Combinatorial Output			23		30	ns			
tigoL	Input Latch Gate to Output Through Transparent Output Latch			26.5		34.5	ns			
tsLL	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate		14.5		19.5		ns			
tigs	Input Latch (Gate to Output Latch	Setup			17		22		ns

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter		-1	8	-2	4	
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		8.5		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		25.5		34	ns
tar	Asynchronous Reset to Registered or Latched Output		24		31.5	ns
tarw	Asynchronous Reset Width (Note 1)			24		ns
tarr	Asynchronous Reset Recovery Time (Note 1)			24		ns
tap	Asynchronous Preset to Registered or Latched Output		24		31.5	ns
tapw	Asynchronous Preset Width (Note 1)	18		24		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	18		24		ns
t EA	Input, I/O, or Feedback to Output Enable (Note 3)		18		24	ns
t _{ER}	Input, I/O, or Feedback to Output Disable (Note 3)		18		24	ns


Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit at the back of this Data Book for test conditions.


3. Parameters measured with 16 outputs switching.

KEYS TO SWITCHING WAVEFORMS



KS000010-PAL

SWITCHING TEST CIRCUIT*




			Commercial		Measured
Specification	S ₁	CL	R ₁	R ₂	Output Value
tpp, tco	Closed				1.5 V
tea	$Z \rightarrow H$: Open $Z \rightarrow L$: Closed	30 pF	1.6 K	1.6 K	1.5 V
ten	$H \rightarrow Z$: Open L $\rightarrow Z$: Closed	5 pF			H → Z: V _{OH} – 0.5 V L → Z: V _{OL} + 0.5 V

*Switching several outputs simultaneously should be avoided for accurate measurement.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

 $V_{CC} = 3.3 V, T_A = 25^{\circ}C$






17908D-5




17908D-6



MACHLV210-12/15/20





The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.


Maximum frequency shown uses internal feedback and a D-type register.

ENDURANCE CHARACTERISTICS


The MACHLV210 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed, a feature which allows 100% testing at the factory.

Parameter Symbol	Parameter Description	Test Conditions	Min	Unit
		Max Storage Temperature	10	Years
tDR .	Min Pattern Data Retention Time	Max Operating Temperature	20	Years
N	Max Reprogramming Cycles	Normal Programming Conditions	100	Cycles

INPUT/OUTPUT EQUIVALENT SCHEMATICS







17908D-9

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PLCC	Units
θjc	Thermal impedance, junction to case		15	°C/W
θja	Thermal impedance, junction to ambient		40	°C/W
θjma	Thermal impedance, junction to ambient with air flow	200 lfpm air	36	°C/W
		400 lfpm air	33	°C/W
		600 lfpm air	31	°C/W
	· · · · · · · · · · · · · · · · · · ·	800 lfpm air	29.	°C/W

Plastic θjc Considerations

The data listed for plastic θ c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

COM'L: -7.5/10/12/15/20

MACH211-7/10/12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 44 Pins
- 64 Macrocells
- 7.5 ns tpp
- 133 MHz fcnt
- 38 Bus-Friendly inputs
- Peripheral Component Interconnect (PCI) compliant
- Programmable power-down mode
- 32 Outputs
- 64 Flip-flops; 4 clock choices
- 4 "PAL26V16" blocks with buried macrocells
- Pin-compatible with MACH110, MACH111, MACH210, MACH215
- Improved routing over the MACH210

GENERAL DESCRIPTION


The MACH211 is a member of AMD's EE CMOS Performance Plus MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH211 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL26V16" structures complete with product-term arrays and programmable macrocells, which can be programmed as high speed or low power, and buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. The MACH211 has two kinds of macrocell: output and buried. The MACH211 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH211 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.

Advanced Micro Devices


BLOCK DIAGRAM



19601A-1

CONNECTION DIAGRAM Top View


PLCC



19601A-2



CONNECTION DIAGRAM Top View



19601A-3


Note: Pin-compatible with MACH111 and MACH210A.

PIN DESIGNATIONS

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combina	tions
MACH211-7	
MACH211-10	
MACH211-12	JC, VC
MACH211-15	, ^v €.
MACH211-20	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH211 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH211 (Figure 1) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH211 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-term Array

The MACH211 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

The Logic Allocator

The logic allocator in the MACH211 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

	able 1. Logic	1
Output	Buried	Available Clusters
Mo	M1	C0, C1, C2 C0, C1, C2, C3
M2	Мз	C1, C2, C3, C4 C2, C3, C4, C5
M4	M5	C3, C4, C5, C6 C4, C5, C6, C7
M6	M7	C5, C6, C7, C8 C6, C7, C8, C9
Ma	Мэ	C7, C8, C9, C10 C8, C9, C10, C11
M10		C9, C10, C11, C12 C10, C11, C12, C13
M12	M13	C11, C12, C13, C14 C12, C13, C14, C15
M14	M15	C13, C14, C15 C14, C15

Table 1. Lawie Allegation

The Macrocell

The MACH211 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flip-flop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock/gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

The I/O Cell

The I/O cell in the MACH211 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block. These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

Power-Down Mode

The MACH211 features a programmable low-power mode in which individual signal paths can be programmed as low power. These low-power speed paths will be slightly slower than the non-low-power paths. This feature allows speed critical paths to run at maximum frequency while the rest of the paths operate in the low-power mode, resulting in power savings of up to 75%.

Bus-Friendly Inputs and I/Os

The MACH211 inputs and I/Os include two inverters in series which loop back to the input. This double inversion reinforces the state of the input and pulls the

voltage away from the input threshold voltage. Unlike a pull-up, this configuration cannot cause contention on a bus. For an illustration of this configuration, please turn to the input and output equivalent schematics at the end of this data book.

PCI Compliance


The MACH211-7/10 is fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The MACH211-7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCI compliance is dependent upon routing and product term distribution. 

Figure 1. MACH211 PAL Block

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings

OPERATING RANGES

Commercial (C)) Devices
----------------	-----------

Ambient Temperature (T _A)	
Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	
with Respect to Ground +4.75	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, \text{ Vcc} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH	2.0			v

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified Г PRELIMINARY

		$V_{IN} = V_{IH} \text{ or } V_{IL}$			0.0	
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
ViL .	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Ін	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
i liL	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
loz∟	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Static)	Vcc = 5 V, T _A = 25°C, f = 0 MHz (Note 4)		40		mA
	Supply Current (Active)	Vcc = 5 V, T _A = 25°C, f = 1 MHz (Note 4)		45		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being enabled and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C$	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

					PRELIMINARY			
Parameter				-	-7 -10			
Symbol	Parameter De	scription		Min	Max	Min	Max	Unit
t _{PD}	Input, I/O, or F	eedback to Combinatorial Output (Note 3)			7.5		10	ns
	0.5 55 6		D-type	5.5		6.5		ns
ts	Setup Time fro	m Input, I/O, or Feedback to Clock (Note 3)	T-type	6.5		7.5		ns
tн	Register Data	Hold Time		0		0		ns
tco	Clock to Outpu	t (Note 3)			5	_	6	ns
tw.	Clock		LOW	3		5		ns
twн	Width		HIGH	3		5		ns
		External Feedback	D-type	100		_ 80		MHz
			T-type	91		74		MHz
fmax	Maximum Frequency	Internal Feedback (fсит)	D-type	133		100		MHz
	(Note 1)		T-type	125	_	91		MHz
		No Feedback		166.7		100		MHz
ts∟	Setup Time fro	m Input, I/O, or Feedback to Gate		5.5		6.5		ns
thL	Latch Data Ho	d Time		0		0		ns
tgo	Gate to Output			7		7	ns	
tgwL	Gate Width LOW		3		5		ns	
tPDL.	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			9.5		12	ns	
tsin	Input Register	Setup Time		2		2		ns
thin	Input Register	Hold Time		2		2		ns
tico	Input Register	Clock to Combinatorial Output			11		13	ns
tics	Input Register	Clock to Output Register Setup	D-type	9		10		ns
			T-type	10		11		ns
twicL	Input Register		LOW	3		5		ns
twicн	Clock Width		HIGH	3		5		ns
f MAXIR	Maximum Inpu	t Register Frequency		166.7		100		MHz
tsiL	Input Latch Se	tup Time		2		2		ns
tнıL	Input Latch Ho	ld Time		2		2		ns
tigo	Input Latch Ga	te to Combinatorial Output			12		14	ns
tigol	Input Latch Ga Output Latch	te to Output Through Transparent			14		16	ns
tsu		m Input, I/O, or Feedback Through put Latch to Output Latch Gate	•	7.5		8.5		ns
				- Talanta and a second				

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

			PRELIN	/INARY	,	
Parameter			-7 -10			
Symbol	Parameter Description	Min	Max	Min	Max	Unit
tigs	Input Latch Gate to Output Latch Setup	10		11		ns
twigL	Input Latch Gate Width LOW	3		5		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		11.5		14	ns
tar	Asynchronous Reset to Registered or Latched Output		9.5		15	ns
tarw	Asynchronous Reset Width (Note 1)	5	·	10		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	5		10		ns
tap	Asynchronous Preset to Registered or Latched Output		9.5		15	ns
tapw	Asynchronous Preset Width (Note 1)	5		10		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	5		<u></u> 10		ns
tea 🛛	Input, I/O, or Feedback to Output Enable (Note 3)		9.5		15	ns
ter	Input, I/O, or Feedback to Output Disable		9.5		15	ns
t _{LP}	tPD Increase for Powered-down Macrocell		10		10	ns
t _{LPS}	ts Increase for Powered-down Macrocell (Note 3)		10		10	ns
tlpco	tco Increase for Powered-down Macrocell (Note 3)		3		3	ns
t LPEA	teA Increase for Powered-down Macrocell (Note 3)		10		10	ns

Notes:

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit, for test conditions.
- 3. If a signal is powered-down, this parameter must be added to its respective high-speed parameter.

PRELIMINARY

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above

OPERATING RANGES Commercial (C) Devices

Ambient Temperature (T _A)	
Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	
with Respect to Ground +4.75	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

these limits is not implied. Exposure to Absolute Maximum
Ratings for extended periods may affect device reliability. Pro-
gramming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

			PRELIMINARY				
Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit	
Vон	Output HIGH Voltage	Iон = -3.2 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	2.4			v	
Vol	Output LOW Voltage	I _{OL} = 16 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}			0.5	v	
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v	
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v	
IIH	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA	
la_	Input LOW Current	VIN = 0 V, Vcc = Max (Note 2)		•	-10	μA	
lozн	Off-State Output Leakage Current HIGH	V _{OUT} = 5.25 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			10	μA	
lozi,	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			-10	μA	
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	30		-160	mA	
lcc	Supply Current (Static)	V _{CC} = 5 V, T _A = 25°C, f = 0 MHz (Note 4)		40		mA	
	Supply Current (Active)	V _{CC} = 5 V, T _A = 25°C, f = 1 MHz (Note 4)		45		mA	

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being enabled and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

								PRELIN	MINAR	1		
Parameter	Demonster	Deservice				-1		-1	-	-2	-	
Symbol tPD		r Feedback to Combi	nator	ial Output		Min	Max	Min	Max	Min	Max	Unit
	(Note 3)	,				12	10	15	- 10	20	ns	
ts	Setup Time or Feedback	from Input, I/O, to Clock			D-type	78		10 11		13 14		ns
	Decister De	to Uold Time			T-type	0		0	-	0		ns
t _H	Clock to Out	ta Hold Time				0	8		10		12	ns ns
tco	Clock	iput (Note 3)			LOW	6	0	6	10	8	12	_
tw∟ twн	Width				HIGH	6		6		8		ns ns
					D-type	66.7		50		40		MHz
		External Feedback	1/(t	s + tco)	T-type	62.5		47.6		38.5		MHz
fмах	Maximum Frequency		1		D-type	83.3		66.6		50		MHz
	(Note 1)	Internal Feedback (fCNT)			T-type	76.9		62.5		47.6		MHz
		No Feedback	1/(t _M	/∟ + twн)	1	83.3		83.3		62.5		MHz
tsL	Setup Time	tup Time from Input, I/O, or Feedback to Gate			7		10		13		ns	
thL	Latch Data Hold Time			0		0		0		ns		
tgo	Gate to Outp	ate to Output (Note 3)				10		11		12	ns	
tgwL	Gate Width	LOW				6		6		8		ns
t _{PDL}		r Feedback to Output		ough			14		17		.22	ns
tsin	Input Regist	er Setup Time				2		2		2		ns
tHIR	Input Regist	er Hold Time				2		2.5		3		ns
tico	Input Regist	er Clock to Combinat	torial	Output			15		18		23	ns
tics	Input Regist	er Clock to Output Re	egiste	er Setup	D-type	12		15		20		ns
			-		T-type	13		16		21		ns
twici	Input Regist	er			LOW	6		6		8		ns
twich	Clock Width				HIGH	6		6		8		ns
f MAXIR	Maximum In	put Register Frequer	ncy	1/(twic⊾ + tw	исн)	83.3		83.3		62.5		MHz
tsiL	Input Latch S	Setup Time				2		2		2		ns
thiL	Input Latch I	Hold Time				2		2.5		3		ns
tigo	Input Latch (Gate to Combinatoria	l Out	put			17		20		25	ns
tigol	Input Latch (Output Latch	Gate to Output Throu า	igh Tr	ransparent			19		22		27	ns
tsu		from Input, I/O, or Fe Input Latch to Output				9		12		15	·.	ns
tigs	· · · · · ·	Gate to Output Latch				13		16		21		ns

AMD 🎝

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)


			PRELIMINARY						
Parameter		-12		-15		-20			
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit	
twigL	Input Latch Gate Width LOW	6		6		8		ns	
TPDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		16		19		24	ns	
tar	Asynchronous Reset to Registered or Latched Output		16		20		25	ns	
tarw	Asynchronous Reset Width (Note 1)	12		15		20		ns	
tarr	Asynchronous Reset Recovery Time (Note 1)	8		10		15		ns	
tap	Asynchronous Preset to Registered or Latched Output		16		20		25	ns	
tapw	Asynchronous Preset Width (Note 1)	12		15		20		ns	
t APR	Asynchronous Preset Recovery Time (Note 1)	8		10		15		ns	
tea	Input, I/O, or Feedback to Output Enable (Note 3)		12		15		20	ns	
ter	Input, I/O, or Feedback to Output Disable (Note 3)		12		15		20	ns	
tLP	tpp Increase for Powered-down Macrocell		10		10		10	ns	
turs	ts Increase for Powered-down Macrocell (Note 3)		10		10	_	10	_ns	
tlpco	tco Increase for Powered-down Macrocell (Note 3)		3		3		3	ns	
LPEA	tEA Increase for Powered-down Macrocell (Note 3)		10		10		10	ns	

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Low-power Adder should be added to tPD and tSU in low-power mode.



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

MACH211-7/10/12/15/20

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter		Т			
Symbol	Parameter Description	meter Description		PLCC	Unit
θjc	Thermal impedance, junction to case		11.3	15	°C/W
θja	Thermal impedance, junction to ambient		41	40	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	35	36	°C/W
	ambient with air flow	400 lfpm air	33.7	33	°C/W
			32.6	31	°C/W
		800 lfpm air	32	29	°C/W

Plastic θjc Considerations

The data listed for plastic θ_i c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_i c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_i c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

COM'L: -12/15/20 IND: -14/18/24

MACH215-12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 44 Pins
- 32 Output Macrocells
- 32 Input Macrocells
- Product terms for:
 - --- Individual flip-flop clock
 - Individual asynchronous reset, preset
 - Individual output enable
- 12 ns tPD Commercial 14.5 ns tPD Industrial
- 67 MHz font

GENERAL DESCRIPTION

The MACH215 is a member of AMD's high-performance EE CMOS MACH device family. This device has approximately three times the capability of the popular PAL20RA10 without loss of speed. This device is designed for use in asynchronous as well as synchronous applications.

The MACH215 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22RA8" structures complete with product-term arrays and programmable macrocells, individual register control product terms, and input registers. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. ■ 38 Inputs with pull-up resistors


- 32 Outputs
- 64 Flip-flops
- For asynchronous and synchronous applications
- 4 "PAL22RA8" blocks with buried macrocells
- Pin-compatible with MACH110, MACH111, MACH210, and MACH211

The MACH215 has two kinds of macrocell: output and input. The MACH215 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. Each macrocell has its own dedicated clock, asynchronous reset, and asynchronous preset control. The polarity of the clock signal is programmable. All output macrocells can be connected to an I/O cell.

The MACH215 has dedicated input macrocells which provide input registers or latches for synchronizing input signals and reducing setup time requirements.


Advanced Micro Devices

BLOCK DIAGRAM



16751E-1

CONNECTION DIAGRAM Top View



16751E-2




PIN DESIGNATIONS

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



-15 = 15 ns tPD-20 = 20 ns tPD


> Valid Combinations MACH215-12 MACH215-15 JC MACH215-20

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
MACH215-14				
MACH215-18	JI			
MACH215-24	l			

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH215 consists of four asynchronous PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are also two additional global clock pins that can be used as dedicated inputs. This device provides two kinds of macrocell: output macrocells and input macrocells. This adds greater logic density without affecting the number of pins.

The PAL Blocks

Each PAL block in the MACH215 (Figure 1) contains a 64-product-term array, a logic allocator, 8 output macrocells, 8 input macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22RA8" with 8 input macrocells. All flip-flops within the device can operate independently.

The Switch Matrix

The MACH215 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-term Array

The MACH215 product-term array consists of 32 product terms for logic use and 32 product terms for generating macrocell control signals.

The Logic Allocator

The logic allocator in the MACH215 (Figure 2) takes the 32 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Table 1. Logic Allocation				
Output Macrocell	Available Clusters			
Mo	Co, C1			
M1	C0, C1, C2			
M2	C1, C2, C3			
Мз	C2, C3, C4			
M4	C3, C4, C5			
M5	C4, C5, C6			
M6	C5, C6, C7			
M7	C6, C7			

The Macrocell

There are two types of macrocell in the MACH215: output macrocells and input macrocells. The output macrocell takes the logic of the device and provides it to I/O pins and/or provides feedback for additional logic generation. The input macrocell allows I/O pins to be configured as registered or latched inputs.

The output macrocell (Figure 3) can generate registered or combinatorial outputs. In addition, a transparent-low latched configuration is provided. If used, the register can be configured as a T-type or a D-type flip-flop. Register and latch functionality is defined in Table 2. Programmable polarity and the T-type flip-flop both give the software a way to minimize the number of product terms needed. These choices can be made automatically by the software when it fits the design into the device.

Configuration	D/T	CLK/LE*	Q+
D-Register	X	0, 1, ↓ (↑)	Q
	0	↑ (↓)	0
	1	↑ (↓)	1
T-Register	X 0 1	$\begin{array}{c} 0, 1, \downarrow (\hat{\uparrow}) \\ \uparrow (\downarrow) \\ \uparrow (\downarrow) \end{array}$	a ala
Latch	X	1 (0)	Q
	0	0 (1)	0
	1	0 (1)	1

Table 2. Register/Latch Operation

*Polarity of CLK/LE can be programmed.

The output macrocell sends its output back to the switch matrix, via internal feedback, and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell. This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 4.

The clock/latch-enable for each individual output macrocell can be driven by one of four signals. Two of the signals are provided by the global clock pin CLK₀/LE₀; either polarity may be chosen. The other two signals come from a product term provided for each output macrocell. Either polarity of the logic generated by the product term can be chosen. The global clock pin is also available as an input, although care must be taken when a signal acts as both clock and input to the same device.

Each individual output macrocell also has a product term for asynchronous reset and a product term for asynchronous preset. This means that any register or latch may be reset or preset without affecting any other register or latch in the device. The functionality of the flip-flops with respect to initialization is illustrated in Table 3.

AR	AP	CLK/LE	Q+
0	0	X	See Table 12
0	1	X	1
1	0	X	0
1	1	X	0

The input macrocell (Figure 5) consists of a flip-flop that can be used to provide registered or latched inputs. The flip-flop can be clocked by either polarity of one of the two global clock/latch-enable pins.

Reset or preset are not provided for these flip-flops. If combinatorial inputs are desired, this macrocell is not used, and the feedback from the I/O pin is used directly. Both the I/O pin feedback and the output of the input register or latch are always available to the switch matrix.

Possible input macrocell configurations are shown in Figure 6.

The I/O Cell

The I/O cell (Figure 7) provides a three-state output buffer. The three-state control is provided by an individual product term for each I/O cell. Depending on the logic programmed onto this product term, the I/O pin can be configured as an output, an input, or a bidirectional pin. The feedback from the I/O pin is always available to the switch matrix, regardless of the state of the output buffer or the output macrocell.




Figure 1. MACH215 PAL Block




Figure 2. Product Term Clusters and the Logic Allocator








Figure 3. Output Macrocell
















ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to V _{CC} + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$
Stresses above those listed under Absolute Maximum Ratings

may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES Commercial (C) Devices

Temperature (T _A) Operating in Free Air 0°C to +70°C	
Supply Voltage (Vcc) with Respect to Ground	

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	I _{OL} = 24 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL} (Note 1)			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	v
Ін	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 3)			10	μA
١ _١ ٢	Input LOW Current	VIN = 0 V, Vcc = Max (Note 3)	_		-100	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25$ V, $V_{CC} = Max$ $V_{IN} = V_{IH}$ or V_{IL} (Note 3)			10	μA
lözL	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 3)			-100	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
lcc	Supply Current (Typical)	V _{CC} = 5 V, T _A = 25°C, f = 25 MHz (Note 5)		95		mA

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. Total IoL for one PAL block should not exceed 128 mA.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	рF
Соит	Output Capacitance	Vour = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					-1	2	-1	5	-2	20	
Symbol	Parameter [Description			Min	Max	Min	Max	Min	Max	Unit
t _{PD}	Input, I/O, or	Feedback to Combin	natorial Output (N	ote 3)	3	12	3	15	3	20	ns
tsa		from Input, I/O, or		D-type	5		[°] 6		8		ns
-0.1	Feedback to	Product Term Clock		T-type	6		7		9		ns
tha	Register Dat	a Hold Time Using P	roduct Term Cloc	k	5		6		8		ns
tcoa	Product Terr	n Clock to Output (No	ote 3)		4	14	4	18	4	22	ns
twLA	Broduct Torr	n, Clock Width		LOW	8		9		12		ns
twнa	Flouder Tell			HIGH	8		9		12		ns
	Maximum		4//4	D-type	52.6		41.7		33.3		MHz
	Frequency Using	External Feedback	$1/(t_{SA} + t_{COA})$	T-type	50		40		32.2		MHz
fмаха	Product			D-type	58.8		45.5		35.7		MHz
191222	Term Clock	Internal Feedback (fonta)	T-type	55.6		43.5		34.5		MHz
	(Note 1)	No Feedback	1/(twla + twha)		62.5		55.6		41.7		MHz
tss	Setup Time	from Input, I/O,		D-type	7		10		13		ns
155	or Feedback to Global Clock T-type		8		11		14		ns		
t⊦s	Register Data Hold Time Using Global Clock			0		0		0		ns	
tcos	Global Clock to Output (Note 3)			2	8	2	10	2	12	ns	
twis	LOW		6		6		8		ns		
twнs	Global Clock	Width		HIGH	6		6		8		ns
	Maximum			D-type	66.7		50		40		MHz
	Frequency	External Feedback	1/(tss + tcos)	T-type	62.5		47.6		38.5		MHz
fmaxs	Using Global			D-type	83.3		66.6		50		MHz
	Clock	Internal Feedback (fonts)	T-type	76.9		62.5		47.6		MHz
	(Note 1)	No Feedback	1/(twils + twils)		83.3		83.3		62.5		MHz
tsla		from Input, I/O, to Product Term Gat	e		5		6		8.		ns
thla	Latch Data H	lold Time Using Prod	uct Term Clock	*	5		6		8		ns
tgo _A	Product Terr	n Gate to Output (No	te 3)			16		19		22	ns
tgwa		n Gate Width LOW (f HIGH transparent)	or LOW transpare	ent)	8		9		12		ns
tsis	Setup Time t	from Input, I/O, or Fee	edback to Global	Gate	7		10		13		ns
t _{HLS}	Latch Data H	lold Time Using Glob	al Gate		0		0		0		ns
tgos	Gate to Outp	out (Note 3)				10		11		12	ns
tgws		Width LOW (for LOW HIGH transparent)	/ transparent)		6		6		8		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter			-1:	2	-15		-20		
Symbol	Parameter Description		Min	Max	Min	Max	Min	Max	Unit
t PDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			14		17		22	ns
tsin	Input Register Setup Time		2		2		2		ns
thir	Input Register Hold Time		2		2.5		3		ns
tico	Input Register Clock to Combinatorial Output			15		18		23	ns
tics	Input Register Clock to Output Register Setup	D-type	12		15		20		ns
		T-type	13		16		21		ns
twicL	Input Register Clock Width	LOW	6		6		8		ns
twich		HIGH	6		6		8		ns
f MAXIR	Maximum Input Register Frequency 1/(twicL + t	wich)	83.3		83.3		62.5		MHz
tsı∟	Input Latch Setup Time				2		2		ns
tHIL	Input Latch Hold Time				2.5		3		ns
tigo	Input Latch Gate to Combinatorial Output			17		20		25	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch			19		22		27	ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate				8		10		ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		7		8		10		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch G		9		12		15		ns
tigss	Input Latch Gate to Output Latch Setup Using Glo Output Latch Gate	bal	13		16		21		ns
twigL	Input Latch Gate Width LOW		6		6		8		ns
t PDLL	Input, I/O, or Feedback to Output Through Transp Input and Output Latches	parent	-	16		19		24	ns
. tar	Asynchronous Reset to Registered or Latched Out	itput		16		20		25	ns
tarw	Asynchronous Reset Width (Note 1)				15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)				10		15		ns
tap	Asynchronous Preset to Registered or Latched Output			16		20		25	ns
tapw	Asynchronous Preset Width (Note 1)				15		20		ns
t APR	Asynchronous Preset Recovery Time (Note 1)		8		10		15		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		2	12	2	15	2	20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)	2	12	2	15	2	20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

 See Switching Test Circuit for test conditions. Switching waveforms illustrate true clocks only. Switching waveforms can be used to illustrate both synchronous and asynchronous clock timing. For example, tss is the ts parameter for synchronous clocks and tsA is the ts parameter for asynchronous clocks.

3. Parameters measured with 16 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage –0.5 V to V _{cc} + 0.5 V
DC Output or
I/O Pin Voltage0.5 V to V _{cc} + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current (T _A = -40° C to $+85^{\circ}$ C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

INDUSTRIAL OPERATING RANGES

Ambient Temperature (T _A)	
Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with	

Respect to Ground +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	I _{OL} = 24 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL} (Note 1)			0.5	V
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
VıL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	V
l _{iH}	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 3)			10	μA
l _{iL}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 3)			-100	μA
I _{OZH}	Off-State Output I eakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
lozL	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)			-100	μA
Isc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 4)	-30		-160	mA
lcc	Supply Current (Typical)	V _{CC} = 5 V, T _A = 25°C, f = 25 MHz (Note 5)		[`] 95		mA

Notes:

1. Total IoL for one PAL block should not exceed 128 mA.

2. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

3. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

4. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	6	pF
Cout	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-14	1	-1	8	-24		
Symbol	Parameter Description			Min	Max	Min	Max	Min	Max	Unit	
t _{PD}	Input, I/O, or (Note 3)	Feedback to Combin	natorial Output			14.5		18		24	ns
tsa	Setup Time	from Input, I/O, or		D-type	6		7.5		10		ns
134	Feedback to	Product Term Clock		T-type	7.5		8.5		11		ns
t _{HA}	Register Dat	a Hold Time Using P	roduct Term Cloc	k	6		7.5		10		ns
t _{COA}	Product Terr	m Clock to Output (No	ote 3)			17		22		26.5	ns
twLA	Product Terr	n, Clock Width		LOW	10		11		15		ns
twha	r toduct ren	n, olock wider		HIGH	10		11		15		ns
	Maximum	External Feedback	$1/(t_{SA} + t_{COA})$	D-type	42		33		26.5		MHz
	Frequency Using	External Feedback	1/(ISA + ICOA)	T-type	40		32		25.5		MHz
fmaxs	Product			D-type	47		36		28.5		MHz
IMAXS	Term	Internal Feedback (fonta)	T-type	44		34.5	•	27.5		MHz
	Clock (Note 1)	No Feedback	1/(twla + twha)		50		44.5		33		MHz
				D-type	8.5		12		16		ns
tss	or Feedback to Global Clock T-type			10		13.5		17		ns	
tнs	Register Data Hold Time Using Global Clock			0		0		0		ns	
tcos		to Output (Note 3)				10		12		14.5	ns
twLs		and a second		LOW	7.5		7.5		10		ns
twns	Global Clock	: Width		HIGH	7.5		7.5		10		ns
	Maximum			D-type	53		40		32		MHz
	Frequency	External Feedback	$1/(t_{ss} + t_{cos})$	T-type	50		38		30.5		MHz
f MAXS	Using Global			D-type	66.5		53		40		MHz
	Clock	Internal Feedback (fonts)	T-type	61.5		50		38		MHz
	(Note 1)	No Feedback	1/(twild + twild)	1. 71	66.5		66.5		50		MHz
tsla		from Input, I/O, to Product Term Gat			6		7.5		10		ns
thla		Iold Time Using Prod			6		7.5		10		ns
tgoa	Product Term Gate to Output (Note 3)				19.5		23		26.5	ns	
tgwa	Product Term Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)			10		11		14.5		ns	
tsLs	Setup Time from Input, I/O, or Feedback to Global Gate			8.5		12		16		ns	
t _{HLS}	Latch Data H	lold Time Using Glob	al Gate		0		0		0		ns
tgos	Gate to Outp	out (Note 3)				12		13.5		14.5	· ns
tgws		Width LOW (for LOW HIGH transparent)	/ transparent)		7.5		7.5		10		ns

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter			-1	4	-1	8	-2	4	
Symbol	Parameter Description		Min	Max	Min	Max	Min	Max	Unit
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			17		20.5		26.5	ns
t _{SIR}	Input Register Setup Time		2.4		2.4		2.4		ns
t _{HIR}	Input Register Hold Time		3	•	3.5		4		ns
tico	Input Register Clock to Combinatorial Output			18		22		28	ns
tics	Input Register Clock to Output Register Setup	D-type	14.5		18		24		ns
		T-type	16		19.5		25.5		ns
twicL	In the Arman Ar	LOW	7.5		7.5		10		ns
twicн	Input Register Clock Width	HIGH	7.5		7.5		10		ns
f _{maxir}	Maximum Input Register Frequency 1/(twict + 1	66.5		66.5		50		MHz	
tsı∟	Input Latch Setup Time				2.5		2.5		ns
t _{HiL}	Input Latch Hold Time		3		3.5		4		ns
tigo	Input Latch Gate to Combinatorial Output			20.5		24		30	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch			23		26.5		32.5	ns
tsila	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate		8.5		10		12		ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate				10		12		ns
tsus	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch C		11		14.5		.18	ж.,	ns
tigss	Input Latch Gate to Output Latch Setup Using Glo Output Latch Gate	obal	16		19.5		25.5		ns
twigi.	Input Latch Gate Width LOW		7.5		7.5		10		ns
t PDLL	Input, I/O, or Feedback to Output Through Transj Input and Output Latches	parent		19.5		23		29	ns
t _{AR}	Asynchronous Reset to Registered or Latched O	utput		19.5		24		-30	ns
tarw	Asynchronous Reset Width (Note 1)				18		24		ns
t _{ARR}	Asynchronous Reset Recovery Time (Note 1)				12		18		ns
t _{AP}	Asynchronous Preset to Registered or Latched Output			19.5		24		30	ns
tapw	Asynchronous Preset Width (Note 1)		14.5		18		24		ns
tapr	Asynchronous Preset Recovery Time (Note 1)		10		12		18		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)			14.5		18		24	ns
t _{ER}	Input, I/O, or Feedback to Output Disable (Note 3)		14.5		18		24	ns

Notes:


1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

 See Switching Test Circuit for test conditions. Switching waveforms illustrate true clocks only. Switching waveforms can be used to illustrate both synchronous and asynchronous clock timing. For example, tss is the ts parameter for synchronous clocks and tsA is the ts parameter for asynchronous clocks.

3. Parameters measured with 16 outputs switching.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS


 $V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$



Output, LOW

16751E-10






16751E-12

TYPICAL Icc CHARACTERISTICS

 $V_{cc} = 5 V$, $T_A = 25^{\circ}C$



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter Symbol	Parameter Description		Typ PLCC	Units
θjc	Thermal impedance, junction to case		15	°C/W
θja	Thermal impedance, junction to ambient		40	°C/W
0jma	Thermal impedance, junction to	200 lfpm air	36	°C/W
	ambient with air flow	400 lfpm air	33	°C/W
		600 lfpm air	31	°C/W
		800 lfpm air	29	°C/W

Plastic θjc Considerations

The data listed for plastic θ_j c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_j c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_j c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

COM'L: -10/12/15/20 IND: -14/18/24

48 Outputs

MACH220-10/12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 68 Pins
- 96 Macrocells
- 10 ns teo
- 100 MHz font
- 56 Inputs with pull-up resistors

GENERAL DESCRIPTION

The MACH220 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately nine times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH220 consists of eight PAL blocks interconnected by a programmable switch matrix. The eight PAL blocks are essentially "PAL26V12" structures complete with product-term arrays, and programmable macrocells, including buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH220 has two kinds of macrocell: output and buried. The output macrocell provides registered, latched, or combinatorial outputs with programmable

polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the

8 "PAL26V12" blocks with buried macrocells

Pin-compatible with MACH120 and MACH221

96 Flip-flops; 4 clock choices


software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH220 has dedicated buried macrocells which. in addition to the capabilities of the output macrocell. also provide input registers for use in synchronizing signals and reducing setup time requirements.

Advanced

Micro

Devices




MACH220-10/12/15/20

141301-1

1-182

CONNECTION DIAGRAMS

Top View






PIN DESIGNATIONS

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



- -15 = 15 ns tp-20 = 20 ns tp
- -20 = 20 ms (PD)

Valid Combinations					
MACH220-10					
MACH220-12					
MACH220-15	JC				
MACH220-20					


Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
MACH220-14					
MACH220-18	JI				
MACH220-24					

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH220 consists of eight PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

All inputs and I/O pins have built-in pull-up resistors. While it is always good design practice to tie unused pins high or low, the pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

The PAL Blocks

Each PAL block in the MACH220 (Figure 1) contains a 48-product-term logic array, a logic allocator, 6 output macrocells, 6 buried macrocells, and 6 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12" with 6 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH220 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 6 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH220 product-term array consists of 48 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

The Logic Allocator

The logic allocator in the MACH220 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Macro	ocell	Available
Output	Buried	Clusters
Mo	. M1	C ₀ , C ₁ , C ₂ C ₀ , C ₁ , C ₂ , C ₃
M ₂		C ₁ , C ₂ , C ₃ , C ₄ C ₂ , C ₃ , C ₄ , C ₅
M4	M5	C3, C4, C5, C6 C4, C5, C6, C7
M6	M7	C5, C6, C7, C8 C6, C7, C8, C9
Ma	Мэ	C7, C8, C9, C10 C8, C9, C10, C11
M10	M11	C9, C10, C11 C10, C11

The Macrocell

The MACH220 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four clock/gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

The I/O Cell

The I/O cell in the MACH220 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 1. MACH220 PAL Block

1-187

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc) with	

Respect to Ground +4.75 V to +5.25 V Operating ranges define those limits between which the func-

tionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	Io∟ = 16 mA, Vcc = Min V _{IN} = V _{IH} or V _{IL}			0.5	v
∖∨ін	Input HIGH Voltage	Guaranteed Input Logical HIGH 2. Voltage for all Inputs (Note 1)				v
VjL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Ін	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
lı.	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-100	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} or V_{IL}$ (Note 2)		-100	μA	
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)		-30	-130	mA
lcc	Supply Current (Typical)	Vcc = 5 V, T _A = 25°C, f = 25 MHz (Note 4)		205		mA

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	6	рF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter				-10)	
Symbol	Parameter	Description		Min	Max	Unit
t _{PD}	Input, I/O, o	r Feedback to Combinatorial Output			10	ns
	Setup Time	from Input, I/O,	D-type	6.5		ns
ts	or Feedback	to Clock	T-type	7.5		ns
tн	Register Da	ta Hold Time		0		ns
tco	Clock to Output			6.0	ns	
tw∟	Clock	Clock LOW		4		ns
twн	Width		HIGH	4		ns
			D-type	80		MHz
	Maximum fмax Frequency	External Feedback	T-type	74		MHz
fмах		Internal Feedback (fcnr)	D-type	100		MHz
ľ	(Note 1)		T-type	91		MHz
	No Feedback			125	1.0	MHz
ts∟	Setup Time from Input, I/O, or Feedback to Gate		7		ns	
tHL	Latch Data Hold Time		0		ns	
tgo	Gate to Output			7.5	ns	
tgw∟	Gate Width LOW		4		ns	
t PDL	Input, I/O, or	r Feedback to Output Through				
	Transparent Input or Output Latch			14	ns	
tsin	Input Regist	er Setup Time		2		ns
thir	Input Regist	er Hold Time		2		ns
tico	Input Regist	er Clock to Combinatorial Output			15	ns
tics	Input Regist	er Clock to Output Register Setup	D-type	11		ns
			T-type	12		ns
twicL	Input Regist	er	LOW	4		ns
twich	Clock Width		HIGH	4		ns
f MAXIR	Maximum In	put Register Frequency		125		MHż
tsiL	Input Latch	Setup Time		. 2		ns
tHIL	Input Latch	Hold Time		2		ns
tigo	Input Latch Gate to Combinatorial Output			17	ns	
tigol	Input Latch Gate to Output Through Transparent					
	Output Latch	ı			18	ns
tsLL		from Input, I/O, or Feedback Through				
		Input Latch to Output Latch Gate		10		ns
tigs	Input Latch	Gate to Output Latch Setup		11		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-10		
Symbol	Parameter Description	Min	Max	Unit
twigL	Input Latch Gate Width LOW	4		ns
t _{PDLL}	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		16	ns
tar	Asynchronous Reset to Registered or Latched Output		15	ns
tarw	Asynchronous Reset Width (Note 1)	10		ns
t _{ARR}	Asynchronous Reset Recovery Time (Note 1)	 8		ns
tap	Asynchronous Preset to Registered or Latched Output		15	ns
tapw	Asynchronous Preset Width (Note 1)	10		ns
t _{APR}	Asynchronous Preset Recovery Time (Note 1)	8		ns
t _{EA}	Input, I/O, or Feedback to Output Enable	 	10	ns
t _{ER}	Input, I/O, or Feedback to Output Disable		10	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$
Charles a should be a listed under the state Manimum Dations

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground	75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol			Min	Тур	Max	Unit
V _{OH}			2.4			V
VoL	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Ін	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2) -			10	μA
l _{iL}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-100	μA
I _{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			10	μA
loz	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$			-100	μA
Isc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)		-30	-130	mA
lcc	Supply Current (Typical)	V _{CC} = 5 V, T _A = 25°C, f = 25 MHz (Note 4)		205		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1) Parameter Symbol Parameter Description **Test Conditions** Тур Unit CIN Input Capacitance VIN = 2.0 V $V_{CC} = 5.0 V, T_A = 25^{\circ}C,$ 6 pF Соит Output Capacitance Vout = 2.0 V 8 f = 1 MHz pF

Ċ

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					· -1			15		-20	
Symbol	Parameter D	Description			Min	Max	Min	Max	Min	Max	Unit
tPD	Input, I/O, or	Input, I/O, or Feedback to Combinatorial Output (Note 3)			[12		15		20	ns
				D-type	7		10		13		ns
ts	Setup Time f	etup Time from Input, I/O, or Feedback to Clock			8		11		14		ns
tн	Register Dat	a Hold Time			. 0		0		0		ns
tco	Clock to Out	put (Note 3)				8		10		12	ns
tw∟	Clock Width			LOW	6		6		8		ns
twн				HIGH	6		6		8		ns
		External Foodbook	1/(ts + tco)	D-type	66.7		50		40		MHz
	Maximum	External Feedback	1/(IS + ICO)	T-type	62.5		47.6		38.5		MHz
fмах	Frequency (Note 1)	Internal Feedback (f	CNT)	D-type	83.3		66.6		50		MHz
	(NOLA I)		·	T-type	76.9		62.5		.47.6		MHz
		No Feedback 1/(twL + twH)			83.3		83.3		62.5		MHz
tsL	Setup Time from Input, I/O, or Feedback to Gate			7		10		13		ns	
t⊣∟	Latch Data H	Latch Data Hold Time			0		0		0		ns
tgo	Gate to Output (Note 3)				10		11		12	ns	
tgw∟	Gate Width LOW			. 6		6		8		ns	
tPDL.	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				14		17		22	ns	
tsin	Input Registe	er Setup Time			2		2		2		ns
thin	Input Registe	er Hold Time			2		2.5		3		ns
tico	Input Registe	er Clock to Combinato	rial Output			15		18		23	ns
tics	Input Registe	er Clock to Output Reg	gister Setup	D-type	12		15		20		ns
				T-type	13		16		21		ns
twic∟	Input Pogist	er Clock Width		LOW	6		6		8		ns
twich				HIGH	6		6		8		ns
f MAXIR	Maximum In	put Register Frequence	y 1/(twic⊾ + tw	исн)	83.3		83.3		62.5		MHz
tsiL	Input Latch S	Setup_Time			2		2	:	2		ns
t⊢ı∟	Input Latch H	lold Time			2		2.5		3		ns
tigo	Input Latch C	Gate to Combinatorial	Output			17		20		25	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch				19		22		27	ns	
tsll		from Input, I/O, or Fee Input Latch to Output			9		12		15		ns
tigs	Input Latch C	Gate to Output Latch S	Setup		13		16		21		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	-12		-15		-20	
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		6		8		ns
tPDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		16		19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		16		20		25	ns
tarw	Asynchronous Reset Width (Note 1)	12		15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	8		10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		16		20		25	ns
tapw	Asynchronous Preset Width (Note 1)	12		15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	8		10		15		ns
tEA	Input, I/O, or Feedback to Output Enable (Note 3)		12		15		20	ns
tER	Input, I/O, or Feedback to Output Disable (Note 3)		12		15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
 See Switching Test Circuit for test conditions.
 Parameters measured with 24 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature 65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to V _{cc} + 0.5 V
DC Output or I/O Pin Voltage $\dots -0.5$ V to V _{cc} + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \dots 200 \text{ mA}$
Office and the set of

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above

INDUSTRIAL OPERATING RANGES

Ambient Temperature (T_A) Operating in Free Air -40°C to +85°C · A

Supply voltage (vcc) with	
Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.	
Programming conditions may differ.	

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
կո	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
Ι _{Ι.}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)	1		-100	μA
lozh	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)			-100	μA
Isc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3) -30			-130	mA
lcc	Supply Current (Typical)	V _{cc} = 5 V, T _A = 25°C, f = 25 MHz (Note 4)		205		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IL and IozL (or IH and IozH).

Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. З. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of 4. being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	pF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-1	4	-18 -24			24	
Symbol	Parameter D	Description			Min	Max	Min	Max	Min	Max	Uni
tep	Input, I/O, or Feedback to Combinatorial Output (Note 3)			14.5		18		24	ns		
			D-type	8.5		12		16		ns	
ts	Setup Time f	rom Input, I/O, or Fee	dback to Clock	T-type	10		13.5		17		ns
tн	Register Dat	a Hold Time		L	0		0		0		ns
tco	Clock to Out	put (Note 3)				10		12		14.5	ns
twL	Clock Width			LOW	7.5		7.5		10		ns
twн				HIGH	7.5		7.5		10		ns
				D-type	53		40		32		MH
	Maximum	External Feedback	1/(ts + tco)	T-type	50		38		30.5		MH
f _{мах}	Frequency	Internal Feedback (f	out)	D-type	61.5		53		38		MH
	(Note 1)			T-type	57		44		34.5		MH
		No Feedback	1/(t _{WL} + t _{WH})		66.5		66.5		50		MH
ts∟	Setup Time f	rom Input, I/O, or Fee	dback to Gate		8.5		12		16		ns
t _{HL}	Latch Data Hold Time				0		0		0		ns
tgo	Gate to Output (Note 3)					12		13.5		14.5	ns
t _{GWL}	Gate Width LOW		7.5		7.5		10		ns		
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			17		20.5		26.5	ns		
tsiri	Input Register Setup Time			2.5		2.5		2.5		ns	
t _{HIR}	Input Registe	er Hold Time	•		3		3.5		4		ns
tico	Input Registe	er Clock to Combinato	rial Output			18		22		28	ns
tics	Input Registe	er Clock to Output Reg	jister Setup	D-type	14.5		18		24		ns
				T-type	16		19.5		25.5		ns
twicL	law at Dawlet			LOW	7.5		7.5		10		ns
twich	Input Registe	er Clock Width		HIGH	7.5		7.5		10		ns
f MAXIR	Maximum Inp	out Register Frequence	y 1/(twicL + tw	исн)	66.5		66.5		50		MH
tsiL	Input Latch S	Setup Time			2.5		2.5		2.5		ns
tнı∟	Input Latch F	lold Time			3		3.5		4		ns
tigo	Input Latch G	ate to Combinatorial	Output			20.5		24		30	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch				23		26.5		32.5	ns	
tsll		rom Input, I/O, or Fee Input Latch to Output			11		14.5		18		ns
tigs	Input Latch G	ate to Output Latch S	etup		16		19.5		25.5		ns
twigL	Input Latch G	ate Width LOW			7.5		7.5		10		ns
t _{PDLL}	Input, I/O, or Input and Ou	Feedback to Output T tput Latches	hrough Transpa	arent		19.5		23		29	ns

.

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)


Parameter	· · · · · · · · · · · · · · · · · · ·	-1	-14		-14		3	-24	24	
Symbol			Max	Min	Max	Min	Max	Unit		
t _{AR}	Asynchronous Reset to Registered or Latched Output		19.5		24		30	ns		
tarw	Asynchronous Reset Width (Note 1)	ynchronous Reset Width (Note 1) 14.5 18 24		-	ns					
tarr	Asynchronous Reset Recovery Time (Note 1)	10 12 18			ns					
tap	Asynchronous Preset to Registered or Latched Output	19.5 24 30		30	ns					
tapw	Asynchronous Preset Width (Note 1)	14.5		18		24		ns		
t _{APR}	Asynchronous Preset Recovery Time (Note 1)	nronous Preset Recovery Time (Note 1) 10 12 18			ns					
tEA	Input, I/O, or Feedback to Output Enable (Note 3)		14.5		18		24	ns		
ten	Input, I/O, or Feedback to Output Disable (Note 3)		14.5		18		24	ns		

Notes:


1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.


See Switching Test Circuit for test conditions.
 Parameters measured with 24 outputs switching.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS $V_{CC}=5.0~V,~T_{A}=25^{\circ}C$














Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PLCC	Units
θјс	Thermal impedance, junction to case		10	°C/W
θja	Thermal impedance, junction to ambient	mpedance, junction to ambient		°C/W
	Thermal impedance, junction to	200 lfpm air	29	°C/W
	ambient with air flow	400 lfpm air	27	°c/w
		600 lfpm air	24	°C/W
		800 lfpm air	23	°C/W

Plastic 0jc Considerations

4

The data listed for plastic θ_{jc} are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_{jc} measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_{jc} tests on package surface are a constant temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

1-200

PRELIMINARY

COM'L: -7/10/12/15/20

MACH221-7/10/12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 68 Pins
- 96 Macrocells
- 7.5 ns tpp
- 133 MHz fcnt
- 56 Bus-Friendly Inputs
- Programmable power-down mode

GENERAL DESCRIPTION

The MACH221 is a member of AMD's EE CMOS MACH 2 Performance Plus device family. This device has approximately nine times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH221 consists of eight PAL blocks interconnected by a programmable switch matrix. The two PAL blocks are essentially "PAL26V12" structures complete with product-term arrays, programmable macrocells, which can be programmed as high speed or low power, and buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH221 has two kinds of macrocell: output and buried. The output macrocell provides registered,

 Peripheral Component Interconnect (PCI) compliant

- 48 Outputs
- 96 Flip-flops; 4 clock choices
- 8 "PAL26V12" blocks with buried macrocells
- Pin-compatible with MACH120 and MACH220


latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH221 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.

This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

Advanced Micro Devices MACH221-7/10/12/15/20


20157A-1



1-202

CONNECTION DIAGRAMS

Top View



Note: Pin-compatible with MACH120 and MACH220.


PIN DESIGNATIONS

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



- -12 = 12 ns tpp
- -15 = 15 ns tpp
- -20 = 20 ns tpp

Valid Combinations		
MACH221-7		
MACH221-10		
MACH221-12	JC	
MACH221-15		
MACH221-20		

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH221 consists of eight PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH221 (Figure 1) contains a 48-product-term logic array, a logic allocator, 6 output macrocells, 6 buried macrocells, and 6 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12" with 6 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH221 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 6 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH221 product-term array consists of 48 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

The Logic Allocator

The logic allocator in the MACH221 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Table 1. Log	c Allocation	
crocell	Availa	b

Macro	ocell	Available Clusters	
Output	Buried		
Mo	M1	Co, C1, C2 Co, C1, C2, C3	
M ₂	M3	C ₁ , C ₂ , C ₃ , C ₄ C ₂ , C ₃ , C ₄ , C ₅	
M4	M5	C3, C4, C5, C6 C4, C5, C6, C7	
M ₆	M7	C5, C6, C7, C8 C6, C7, C8, C9	
Ma	M9	C7, C8, C9, C10 C8, C9, C10, C11	
M10	M11	C9, C10, C11 C10, C11	

The Macrocell

The MACH221 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four clock/gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

The I/O Cell

The I/O cell in the MACH221 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block. These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

Power-Down Mode

The MACH221 features a programmable low-power mode in which individual signal paths can be programmed as low power. These low-power speed paths will be slightly slower than the non-low-power paths. This feature allows speed critical paths to run at maximum frequency while the rest of the paths operate in the low-power mode, resulting in power savings of up to 50%.

Bus-Friendly Inputs and I/Os


The MACH221 inputs and I/Os include two inverters in series which loop back to the input. This double inversion reinforces the state of the input and pulls the

voltage away from the input threshold voltage. Unlike a pull-up, this configuration cannot cause contention on a bus. For an illustration of this configuration, please turn to the input and output equivalent schematics at the end of this data book.

PCI Compliance

The MACH221-7/10 is fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The MACH221-7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCI compliance is dependent upon routing and product term distribution.





20157A-3

Figure 1. MACH221 PAL Block

PRELIMINARY

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A)	
Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	
with Respect to Ground +4.7	'5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

			PRELIMINARY			
Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	Іон = -3.2 mA, Vcc = Min V _{IN} = V _{IH} or V _{IL}	2.4			v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	-		0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
Ін	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
lı.	Input LOW Current	VIN = 0 V, Vcc = Max (Note 2)			-10	μA
Іотн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			10	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max VIN = VIH or VIL (Note 2)			-10	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Static)	Vcc = 5 V, T _A = 25°C, f = 0 MHz (Note 4)		70		mA
	Supply Current (Active)	Vcc = 5 V, T _A = 25°C, f = 1 MHz (Note 4)		75		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being enabled and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

					PRELI	MINAR	Y	
Parameter		· · · · · · · · · · · · · · · · · · ·		<u> </u>	7	-1	0	
Symbol	Parameter Des	cription		Min	Max	Min	Max	Unit
teo	Input, I/O, or Fe	edback to Combinatorial Output (Note 3)			7.5		10	ns
ts	Setup Time fron	n Input, I/O, or Feedback to Clock (Note 3)	D-type T-type	5.5 6.5		6.5 7.5		ns ns
 tн	Register Data H	Ind Time	Т-туре	0.5		0	<u> </u>	ns
tco	Clock to Output			-	5		6	ns
twL	Clock		LOW	3		5		ns
twn	Width		HIGH	3		5		ns
		External Feedback	D-type	100		80		MHz
			T-type	91		74		MHz
fмах	Maximum Frequency		D-type	133		100		MHz
	(Note 1)	Internal Feedback (fcnt)	T-type	125		91		MHz
		No Feedback		166.7		100		MHz
tsL	Setup Time from	n Input, I/O, or Feedback to Gate		5.5		6.5		ns
the	Latch Data Hold	1 Time		0		0		ns
tgo	Gate to Output				7		7	ns
tgw∟	Gate Width LO	N		3		5		ns
t PDL	Input, I/O, or Fe Input or Output	edback to Output Through Transparent Latch) .	9.5		12	ns
tsir	Input Register S	Setup Time		2		2		ns
thin	Input Register H	łold Time		2		2		ns
tico	Input Register C	Clock to Combinatorial Output			11		13	ns
tics	Input Register C	Clock to Output Register Setup	D-type	9		10		ns
			T-type	10		11		ns
twici	Input Register		LOW	3		5		ns
twich	Clock Width		HIGH	3		5		ns
f MAXIR	Maximum Input	Register Frequency		166.7		100		MHz
tsıL	Input Latch Set	up Time		2		2		ns
thil	Input Latch Hole	d Time		2		2		ns
tigo	Input Latch Gat	e to Combinatorial Output			12		14	ns
tigol	Input Latch Gate Output Latch	e to Output Through Transparent			14	•	16	ns
tsll		n Input, I/O, or Feedback Through ut Latch to Output Latch Gate		7.5		8.5		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

			PRELIN	IINARY	,	
Parameter			7	-1	0	
Symbol	Parameter Description	Min	Max	Min	Max	Unit
tigs	Input Latch Gate to Output Latch Setup	10		11		ns
twigL	Input Latch Gate Width LOW	3		5		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		11.5		14	ns
tar	Asynchronous Reset to Registered or Latched Output		9.5		15	ns
tarw	Asynchronous Reset Width (Note 1)	5		10		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	5		10		ns
tap	Asynchronous Preset to Registered or Latched Output		9.5		15	ns
tapw	Asynchronous Preset Width (Note 1)	- 5		10		ns
t APR	Asynchronous Preset Recovery Time (Note 1)	5		10		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		9.5		15	ns
ter	Input, I/O, or Feedback to Output Disable		9.5		15	ns
tLP	tPD Increase for Powered-down Macrocell		10		10	ns
turs	ts Increase for Powered-down Macrocell (Note 3)		10		10	ns
t _{LPCO}	tco Increase for Powered-down Macrocell (Note 3)		3		3	ns
t LPEA	teA Increase for Powered-down Macrocell (Note 3)		10		10	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. If a signal is powered-down, this parameter must be added to its respective high-speed parameter.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Pro-

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground+4	4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

gramming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

		· · · · · · · · · · · · · · · · · · ·	PR			
Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
VoL	Output LOW Voltage	I _{OL} = 16 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Ын	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)		· · · ·	10	μA
lı.	Input LOW Current	VIN = 0 V, Vcc = Max (Note 2)			-10	μA
lozh	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozl	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Static)	V _{CC} = 5 V, T _A = 25°C, f = 0 MHz (Note 4)		70		mA
	Supply Current (Active)	V _{CC} = 5 V, T _A = 25°C, f = 1 MHz (Note 4)		75		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being enabled and reset.

PRELIMINARY

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	рF
Солт	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	рF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

								RELIN	IINARY	,		
Parameter	r		-1	2	-1	5	-2	0				
Symbol	Parameter I	Description			_	Min	Max	Min	Max	Min	Max	Unit
tpd	Input, I/O, or (Note 3)	r Feedback to Combir	natori	ial Output			12		15		20	ns
		from Input, I/O,			D-type	7		10		13		ns
ts	or Feedback	to Clock			T-type	8		11		14		ns
tн	Register Dat	ta Hold Time				0		0		0		ns
tco	Clock to Out	tput (Note 3)					8		10		12	ns
tw∟	Clock				LOW	6		6		8		ns
twн	Width				HIGH	6		6		8		ns
					D-type	66.7		50		40		MHz
	Maximum	External Feedback	1 1/(4	s + tco)	T-type	62.5		47.6		38.5		MHz
fмах	Frequency				D-type	83.3		66.6		50		MHz
	(Note 1)	Internal Feedback (fcnτ)		T-type	76.9		62.5		47.6		MHz
	,	No Feedback			.	83.3		83.3		62.5		MHz
tsL	Setup Time	from Input, I/O, or Fe	edba	ck to Gate		7		10		13		ns
tHL	Latch Data I					0		0		0		ns
tgo	Gate to Out	put (Note 3)					10		11		12	ns
tgwL	Gate Width	LOW				6		6		8		ns
tPDL.		r Feedback to Output Input or Output Latcl		ough			14		17		22	ns
tsin	Input Regist	er Setup Time				2		2		2		ns
tHIR	Input Regist	er Hold Time				2		2.5		3		ns
tico	Input Regist	er Clock to Combinat	orial	Output			15		18		23	ns
tics	Input Regist	er Clock to Output Re	egiste	er Setup	D-type	12		15		20		ns
		·	•	•	T-type	13		16		21		ns
twicL	Input Regist	er			LOW	6		6		8		ns
twich	Clock Width				HIGH	6		6		8		ns
Í MAXIR	Maximum In	put Register Frequer	ncy	1/(twicL + twi	сн)	83.3		83.3		62.5		MHz
tsiL	Input Latch	Setup Time				2		2		2		ns
thic	Input Latch	Hold Time				2		2.5		3	1 A.	ns
tigo	Input Latch	Gate to Combinatoria	l Out	put			17		20		25	ns
tigol	Input Latch Output Latcl	Gate to Output Throu h	gh Tr	ransparent			19		22		27	ns
tsll		from Input, I/O, or Fe Input Latch to Outpu				9		12		15		ns
tigs	Input Latch	Gate to Output Latch	Setu	p		13		16		21		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

		PRELIMINARY							
Parameter		-1	2	-1	5	-2	0		
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit	
twig∟	Input Latch Gate Width LOW	6		6		8		ns	
TPDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		16		19		24	ns	
tar	Asynchronous Reset to Registered or Latched Output		16		20		25	ns	
tarw	Asynchronous Reset Width (Note 1)	12		15		20	1	ns	
tarr	Asynchronous Reset Recovery Time (Note 1)	8		10		15		ns	
tap	Asynchronous Preset to Registered or Latched Output		16		20		25	ns	
tapw	Asynchronous Preset Width (Note 1)	12		15		20		ns	
tapr	Asynchronous Preset Recovery Time (Note 1)	8		10		15		ns	
tea	input, I/O, or Feedback to Output Enable (Note 3)		12		15		20	ns	
ter	Input, I/O, or Feedback to Output Disable (Note 3)		12		15		20	ns	
tLP	tPD Increase for Powered-down Macrocell		10		10		10	ns	
tLPS	ts Increase for Powered-down Macrocell (Note 3)		10		10		10	ns	
tlpco	tco Increase for Powered-down Macrocell (Note 3)		3		3		3	ns	
t LPEA	tEA Increase for Powered-down Macrocell (Note 3)		10		10		10	ns	

Notes:


1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Low-power Adder should be added to tPD and tsu in low-power mode.



 $V_{CC} = 5 V$, $T_A = 25^{\circ}C$



The selected "typical" pattern is a 12-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PLCC	Units
θjc	Thermal impedance, junction to case		10	°C/W
θja	Thermal impedance, junction to ambient		33	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	29	°C/W
	ambient with air flow	400 lfpm air	27	°C/W
		600 lfpm air	24	°C/W
		800 lfpm air	23	°C/W

Plastic θjc Considerations

The data listed for plastic θ_i c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_i c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_i c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

AMD

/

COM'L: -10/15/20 IND: -18/24

MACH230-10/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 📕 84 Pins
- 128 Macrocells
- 10 ns tPD Commercial 18 ns tPD Industrial
- 100 MHz fcnt
- 70 Inputs

GENERAL DESCRIPTION

The MACH230 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately twelve times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH230 consists of eight PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH230 has two kinds of macrocell: output and buried. The output macrocell provides registered,


64 Outputs


- 128 Flip-flops; 4 clock choices
- 8 "PAL26V16" blocks with buried macrocells
- Pin-compatible with MACH130, MACH131, MACH231, and MACH435

latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH230 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.


Advanced Micro Devices





141321-1

CONNECTION DIAGRAM Top View



141321-2


Note: Pin-compatible with MACH130, MACH131, MACH231, and MACH435.

PIN DESIGNATIONS

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



-15 = 15 ns tpp-20 = 20 ns tpp


Valid Combinations					
MACH230-10					
MACH230-15	JC				
MACH230-20					

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combin	ations
MACH230-18	
MACH230-24	JI

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH230 consists of eight PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH230 (Figure 1) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH230 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The MACH230 places a restriction on buried macrocell feedback only. Buried macrocell feedback from one block can be used as an input only to that block or its "sibling" block. Sibling blocks are illustrated in the block diagram and in Table 1. Output macrocell feedback is not restricted.

PAL Block	Sibling Block
Α	н
В	G
С	F
D	E
E	D
F	С
G	В
Н	A

Table 1. Sibling Blocks

The Product-Term Array

The MACH230 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

The Logic Allocator

The logic allocator in the MACH230 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically

configures the logic allocator when fitting the design into the device.

Table 2 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Table 2. Logic Allocation

Macı	rocell	Available
Output	Buried	Clusters
Μο	M1	C ₀ , C ₁ , C ₂ C ₀ , C ₁ , C ₂ , C ₃
M2	M3	C ₁ , C ₂ , C ₃ , C ₄ C ₂ , C ₃ , C ₄ , C ₅
M4	M5	C3, C4, C5, C6 C4, C5, C6, C7
M6	M7	C5, C6, C7, C8 C6, C7, C8, C9
Ma	Ma	C7, C8, C9, C10 C8, C9, C10, C11
M10	M11	C9, C10, C11, C12 C10, C11, C12, C13
M12	M13	C11, C12, C13, C14 C12, C13, C14, C15
M14	M15	C13, C14, C15 C14, C15

The Macrocell

The MACH230 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

The I/O Cell

The I/O cell in the MACH230 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 1. MACH230 PAL Block

MACH230-10/15/20

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
(T _A = 0°C to 70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$l_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
VoL	Output LOW Voltage	I _{OL} = 16 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
Vil	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Ін	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
la_	Input LOW Current	VIN = 0 V, Vcc = Max (Note 2)			-10	μA
Іодн	Off-State Output I eakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozL	Off-State Output Leakage Current LOW	Vour = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-10	μA	
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	30		-130	mA
· Icc	Supply Current	$V_{IN} = 0 V$, Outputs Open ($I_{OUT} = 0 mA$) $V_{CC} = 5.0 V$, f = 25 MHz, T _A = 25°C (Note 4)		235		mA

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. This parameter is measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condit	ons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Cout	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges

Parameter				-1	0	
Symbol	Parameter Description		Min	Max	Unit	
tep	Input, I/O, or Feedback to Combinatorial Output			10	ns	
			D-type	6.5		ns
ts	Setup Time from	m Input, I/O, or Feedback to Clock	T-type	7.5		ns
tн	Register Data I	Hold Time		0		ns
tco	Clock to Outpu	t			6.5	ns
tw∟	Clock		LOW	4		ns
twн	Width		HIGH	4		ns
		External Feedback	D-type	77		MHz
	· ·		T-type	72		MHz
fmax	Maximum		D-type	100		MHz
	Frequency	Internal Feedback (fcnt)	T-type	91		MHz
		No Feedback		125		MHz
tsL	Setup Time from Input, I/O, or Feedback to Gate					ns
t∺∟	Latch Data Hold Time					ns
tgo	Gate to Output			7.5	ns	
tgwL	Gate Width LOW		. 4		ns	
TPDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				14	ns
tsiR	Input Register	Setup Time	-	2		ns
t _{HIR}	Input Register	Hold Time		2.5		ns
tico	Input Register	Clock to Combinatorial Output			15.5	ns
tics	Input Register	Clock to Output Register Setup	D-type	11		ns
	1		T-type	12		ns
twicL	Input Register		LOW	4		ns
twicн	Clock Width		HIGH	4		ns
f MAXIR	Maximum Input	Register Frequency		125		MHz
tsiL	Input Latch Setup Time			2		ns
tHIL	Input Latch Hold Time		2.5		ns	
tigo	Input Latch Gate to Combinatorial Output			17	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch				18	ns
tsu		m Input, I/O, or Feedback Through but Latch to Output Latch Gate		10		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (continued)

Parameter		-10		
Symbol	Parameter Description	Min	Max	Unit
tigs	Input Latch Gate to Output Latch Setup	. 11		ns
twigL	Input Latch Gate Width LOW	. 4		ns
TPDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		16	ns
tar	Asynchronous Reset to Registered or Latched Output		18	ns
tarw	Asynchronous Reset Width	10		ns
tarr	Asynchronous Reset Recovery Time	10		ns
tap	Asynchronous Preset to Registered or Latched Output		18	ns
tapw	Asynchronous Preset Width	10		ns
t APR	Asynchronous Preset Recovery Time	10		ns
tea	Input, I/O, or Feedback to Output Enable		15	ns
ter	Input, I/O, or Feedback to Output Disable		15	ns

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
(T _A = 0°C to 70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A)	
Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	
with Respect to Ground +4.7	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	ription Test Conditions		Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	٠V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
lн	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
l _{iL}	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іодн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} (\text{Note 2})$			10	μA
lozl	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-10	μA	
lsc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	Vcc = 5 V, T _A = 25°C, f = 25 MHz (Note 4)		235		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	lons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter				•	-1	5	-2	0		
Symbol	Parameter De	scription			Min	Max	Min	Max	Unit	
tep	Input, I/O, or F	eedback to Combinator	ial Output (Note	3)		15		20	ns	
				D-type	10		13		ns	
ts	Setup Time fro	m Input, I/O, or Feedba	ck to Clock	T-type	11		14		ns	
tн	Register Data	Hold Time			0		0		ns	
tco	Clock to Output	t (Note 3)				10		12	ns	
tw⊾_	Clock			LOW	6		8		ns	
twн	Width			HIGH	6		8		ns	
		Transit Fredhault (1997)		D-type	50		40		MHz	
		External Feedback	1/(ts + tco)	T-type	47.6		38.5		MHz	
fмах	Maximum			D-type	66.6		50		MHz	
	Frequency (Note 1)	Internal Feedback (fo	сит)	T-type	62.5		47.6		MHz	
		No Feedback	1/(twL + twн)		83.3		62.5		MHz	
tsL	Setup Time from Input, I/O, or Feedback to Gate			10		13		ns		
t _{HL}	Latch Data Hold Time			0		0		ns		
tgo	Gate to Output (Note 3)				11		12	ns		
tgwL	Gate Width LOW			6		8		ns		
t PDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			17		22	ns			
tsin	Input Register	Setup Time			2		2		ns	
this	Input Register	Hold Time			2.5		3		ns	
tico	Input Register	Clock to Combinatorial	Output			18		23	ns	
tics	Input Register	Clock to Output Registe	er Setup	D-type	15		20		ns	
				T-type	16		21		ns	
twicL	Input Register	· · · · · · · · · · · · · · · · · · ·		LOW	6		8		ns	
twich	Clock Width		-	HIGH	6		8		ns	
f MAXIR	Maximum Inpu	t Register Frequency	1/(twici + twich))	83.3		62.5		MHz	
tsiL	Input Latch Set	tup Time			2		2		ns	
t∺ı∟	Input Latch Ho	ld Time			2.5		3		ns	
tigo	Input Latch Ga	te to Combinatorial Out	put			20		25	ns	
tigol	Input Latch Ga Output Latch	te to Output Through Tr	ansparent			22		27	ns	
tsll		m Input, I/O, or Feedba put Latch to Output Late			12		15		ns	
tigs	Input Latch Ga	te to Output Latch Setu	р		16		21		ns	

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-	15	-20		
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		8		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		20		25	ns
tarw	Asynchronous Reset Width (Note 1)	15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		20	j .	25	ns
tapw	Asynchronous Preset Width (Note 1)	15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	10		15		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		15	l	20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		15	Ì	20	ns

Notes:

3

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
 See Switching Test Circuit for test conditions.
 Parameters measured with 32 outputs switching.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage0.5 V to V _{cc} + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

INDUSTRIAL OPERATING RANGES

Ambient Temperature (T_A) Operating in Free Air -40°C to +85°C

Supply Voltage (Vcc) with	
Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

١.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V .
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)				v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
lін	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
١ _٤	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μΑ
l _{оzн}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
l _{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$			-10	μA
lsc ,	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3) -30			-130	mA
lcc	Supply Current (Typical)			235		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ions	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-1	8	-2	4	
Symbol	Parameter Des	scription			Min	Max	Min	Max	Unit
tPD	Input, I/O, or Fe	edback to Combinatori	al Output (Note	3)		18		24	ns
				D-type	12		16		ns
ts	Setup Time from	n Input, I/O, or Feedbac	ck to Clock	T-type	13.5		17		ns
tн	Register Data H	Register Data Hold Time			0		0		ns
tco	Clock to Output	(Note 3)				12		14.5	ns
t _{wL}	Clock LOW		7.5		10		ns		
twн	Width	s		HIGH	7.5		10		ns
	External Feedbac		1/(ts + tco)	D-type	40		32		MHz
		External Teedback	17(13 1 100)	T-type	38		30.5		MHz
fmax	Maximum			D-type	53		38		MHz
	Frequency Internal Feedback (fck (Note 1)		NT)	T-type	44		34.5		MHz
		No Feedback	1/(tw∟ + twн)		66.5		50		MHz
tsL	Setup Time from Input, I/O, or Feedback to Gate			12		16		ns	
t _{HL}	Latch Data Hold Time			0		0		ns	
tgo	Gate to Output (Note 3)				13.5		14.5	ns	
tgwL	Gate Width LOW			7.5		10		ns	
t PDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				20.5		26.5	ns	
tsiR	Input Register Setup Time			2.5		2.5		ns	
tнıя	Input Register Hold Time		3.5		4		ns		
tico	Input Register C	Clock to Combinatorial	Output			22		28	ns
tics	Input Register 0	Clock to Output Registe	r Setup	D-type	18		24		ns
				T-type	19.5		25.5		ns
twici	Input Register	······		LOW	7.5		10		ns
twich	Clock Width			HIGH	7.5		10		ns
f MAXIR	Maximum Input	Register Frequency	1/(twicL + twich)		66.5		50		MHz
tsiL	Input Latch Set	up Time			2.5		2.5		ns
tHIL	Input Latch Hole	d Time			3.5		4 ·		ns
tigo	Input Latch Gat	e to Combinatorial Out	out			24		30	ns
tigo∟	Input Latch Gate to Output Through Transparent Output Latch			26.5		32.5	ns		
tsLL		n Input, I/O, or Feedbac out Latch to Output Latc			14.5		18		ns
tigs	Input Latch Gat	e to Output Latch Setur	0		19.5		25.5		ns
twigL	Input Latch Gat	e Width LOW			7.5		10		ns
tpdll	Input, I/O, or Fe	edback to Output Throut Latches	ugh Transparen	t		23		29	ns


SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter		-	18	-24		T
Symbol	Parameter Description	Min	Max	Min	Max	Unit
tar	Asynchronous Reset to Registered or Latched Output		24		30	ns
tarw	Asynchronous Reset Width (Note 1)	18		24		ns
tARR	Asynchronous Reset Recovery Time (Note 1)	12		18		ns
tap	Asynchronous Preset to Registered or Latched Output		24		30	ns
tapw	Asynchronous Preset Width (Note 1)	18		24		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	12		18		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		18		24	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		18		24	ns

Notes:


1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified These parameters are not not tools tested, but are to where frequency may be affected.
 See Switching Test Circuit for test conditions.
 Parameters measured with 32 outputs switching.

TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS Vcc = 5.0 V, TA = 25°C







141321-6



141321-7



MACH230-10/15/20



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PLCC	Units
θjc	Thermal impedance, junction to case		5	°C/W
θja	Thermal impedance, junction to ambient		20	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	17	°C/W
	ambient with air flow	400 lfpm air	14	°C/W
		600 lfpm air	12	°C/W
		800 lfpm air	10	°C/W

Plastic θjc Considerations

The data listed for plastic θ_{jc} are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_{jc} measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_{jc} tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

1

MACH231-7/10/12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 84 Pins
- 7.5 ns tpp
- -**70 Bus-Friendly Inputs**
- compliant

GENERAL DESCRIPTION

The MACH231 is a member of AMD's EE CMOS Performance Plus MACH 2 device family. This device has approximately twelve times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH231 consists of eight PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH231 has two kinds of macrocell: output and buried. The output macrocell provides registered,

latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which

The MACH231 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.

Programmable power-down mode 128 Macrocells 64 Outputs 128 Flip-flops; 4 clock choices 8 "PAL32V16" blocks with buried macrocells 133 MHz font Pin-compatible with MACH130, MACH131, **MACH230, MACH435** Peripheral Component Interconnect (PCI)

COM'L: -7.5/10/12/15/20


Improved routing over the MACH230

frees up the I/O pin for use as an input.

Advanced Micro Devices




MACH231-7/10/12/15/20



19603B-1

CONNECTION DIAGRAM

Top View



19603B-2



PIN DESIGNATIONS


- CLK/I = Clock or Input
- GND = Ground
 - = Input

L

- I/O = Input/Output
- Vcc = Supply Voltage

ORDERING INFORMATION **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



- -12 = 12 ns tPD -15 = 15 ns tpp -20 = 20 ns tPD

Valid Combinations			
MACH231-7			
MACH231-10]		
MACH231-12] JC		
MACH231-15			
MACH231-20]		

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

.

FUNCTIONAL DESCRIPTION

The MACH231 consists of eight PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH231 (Figure 1) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 32 inputs. This makes the PAL block look effectively like an independent "PAL32V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH231 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH231 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

The Logic Allocator

The logic allocator in the MACH231 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Table 1. Logic Allocation

Mac	rocell	Available
Output	Buried	Clusters
Mo	M1	C0, C1, C2 C0, C1, C2, C3
M2	Мз	C1, C2, C3, C4 C2, C3, C4, C5
M4	M5	C3, C4, C5, C6 C4, C5, C6, C7
M6	M7	C5, C6, C7, C8 C6, C7, C8, C9
Ма	Мэ	C7, C8, C9, C10 C8, C9, C10, C11
M10	M11	C9, C10, C11, C12 C10, C11, C12, C13
M12	M13	C11, C12, C13, C14 C12, C13, C14, C15
M14	M15	C13, C14, C15 C14, C15

The Macrocell

The MACH231 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

Power-Down Mode

The MACH231 features a programmable low-power mode in which individual signal paths can be programmed as low power. These low-power speed paths will be slightly slower than the non-low-power paths.

🗖 amd

This feature allows speed critical paths to run at maximum frequency while the rest of the paths operate in low power mode resulting in power savings of up to 50%. If all signals in a PAL block are low-power, then total power is reduced further.

The I/O Cell

The I/O cell in the MACH231 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

Bus-Friendly Inputs and I/Os

The MACH231 inputs and I/Os include two inverters in series which loop back to the input. This double inversion reinforces the state of the input and pulls the voltage away from the threshold voltage. Unlike a pull-up, this configuration cannot cause contention on a bus. For an illustration of this configuration, please turn to the I/O and Equivalent Schematics section at the end of this data book.

PCI Compliance

The MACH231-7/10 is fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The MACH231-7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCI compliance is dependent upon routing and product term distribution.




Figure 1. MACH231 PAL Block

MACH231-7/10/12/15/20

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES Commercial (C) Devices

Ambient Temperature (T _A)	
Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	

with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
lн	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
lı.	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
Іотн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
loz∟	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Static)	V_{IN} = 0 V, Outputs Open (Iour = 0 mA) V _{CC} = 5 V, f = 0 MHz, T _A = 25°C (Note 4)		135		mA
	Supply Current (Active)	V _{CC} = 5 V, f = 1 MHz, T _A = 25°C (Note 4)		150		mA

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being enabled and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	VIN = Vcc -0.5 V	V _{CC} = 5.0 V, T _A = 25°C	8	рF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	10	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter				-	7	-1	0	
Symbol	Parameter Des	scription		Min	Max	Min	Max	Unit
teo	Input, I/O, or Feedback to Combinatorial Output				7.5		10	ns
	0 h T (D-type	5.5		6.5		ns
ts	Setup Time from	tup Time from Input, I/O, or Feedback to Clock T-type		6.5		7.5		ns
tH	Register Data H	lold Time		0		0		ns
tco	Clock to Output	·			5		6.5	ns
twL	Clock		LOW	3		_4		ns
twн	Width		HIGH	3		4		ns
		External Feedback	D-type	95		77		MHz
			T-type	87		72		MHz
fмах	Maximum Frequency		D-type	133		100		MHz
		Internal Feedback (fcNT)		125		91		MHz
		No Feedback		166.7		125		MHz
ts∟	Setup Time from Input, I/O, or Feedback to Gate			5.5		8		ns
tHL	Latch Data Hold Time			0		0		ns
tgo	Gate to Output				6		7.5	ns
tgw∟	Gate Width LOW		3		4		ns	
tpdl.	Input, I/O, or Feedback to Output Through Transparent			9.5		14	ns	
tsin	Input Register S	Setup Time		2		2		ns
thin	Input Regisier H	lold Time		2		2.5		ns
tico	Input Register C	Clock to Combinatorial Output			11		15.5	ns
tics	Input Register (Clock to Output Register Setup	D-type	9		11		ns
			T-type	10		12		ns
twicL	Input Register		LOW	3		4		ns
twich	Clock Width	· · · · · · · · · · · · · · · · · · ·	HIGH	3		4		ns
f MAXIR	Maximum Input	Register Frequency		166.7		125		MHz
tsiL	Input Latch Setup Time		2		2		ns	
thil	Input Latch Hold Time		2		2.5		ns	
tigo	Input Latch Gate to Combinatorial Output			12		17	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch				14		18	ns
tsll		n Input, I/O, or Feedback Through ut Latch to Output Latch Gate		7.5		10		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (continued)

Parameter		-7		-10		
Symbol	Parameter Description	Min	Max	Min	Max	Uni
tigs	Input Latch Gate to Output Latch Setup	10		- 11		ns
twigL	Input Latch Gate Width LOW	3		4		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		11.5		16	ns
tar	Asynchronous Reset to Registered or Latched Output		9.5		18	ns
tarw	Asynchronous Reset Width (Note 1)	5		10		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	5.5		10		ns
tap	Asynchronous Preset to Registered or Latched Output		9.5		18	ns
tapw	Asynchronous Preset Width (Note 1)	5		10		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	5		10		ns
tea	Input, I/O, or Feedback to Output Enable		9.5		15	ns
ter	Input, I/O, or Feedback to Output Disable		9.5		15	ns
tLP	tPD Increase for Powered-down Macrocell (Note 3)		10		10	ns
tLPS	ts Increase for Powered-down Macrocell (Note 3)		7		7	ns
tlpco	tco Increase for Powered-down Macrocell (Note 3)		3		3	ns
t LPEA	tEA Increase for Powered-down Macrocell (Note 3)		10		10	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit for test conditions.

3. If a signal is powered-down, this parameter must be added to its respective high-speed parameter.

AMD 🎝

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to 70°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices	
Ambient Temperature (T ₄)	

Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	
with Respect to Ground +4.	75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	I _{OL} = 16 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}		1	0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	. V
Ін	Input HIGH Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			10	μA
հլ	Input LOW Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)			-10	μA
lоzн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25$ V, $V_{CC} = Max$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)			10	μA
loz∟	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$			-10	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	_	-130	mA
lcc	Supply Current (Static)	$V_{CC} = 5 V, T_A = 25^{\circ}C, f = 0 MHz$ (Note 4)		135		mA
	Supply Current (Active)	$V_{CC} = 5 V, T_A = 25^{\circ}C, f = 1 MHz$ (Note 4)		150		mA

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being enabled and reset.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	•	Тур	Unit
Cin	Input Capacitance	V _{IN} = V _{CC} -0.5 V	Vcc = 5.0 V, T _A = 25°C	8	pF
Соит	Output Capacitance	· Vout = 2.0 V	f = 1 MHz	10	pF

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter				-1	2	-15		-20			
Symbol			Min	Max	Min	Max	Min	Max	Unit		
teo	Input, I/O, or Feedback to Combinatorial Output (Note 3)				12		15		20	ns	
	D-type			7		10		13		ns	
ts	Setup Time from In	Setup Time from Input, I/O, or Feedback to Clock T-type			8		11		14		ns
tн	Register Data Hold	Time			0		0		0		ns
tco	Clock to Output (No	ote 3)				8		10		12	ns
tw∟	Clock			LOW	6		6		8		ns
twн	Width			HIGH	6		6		8		ns
		External Feedback	1/(ts + tco)	D-type	66.7		50		40		MHz
	Maximum	External Teedback		T-type	62.5		47.6		38.5		MHz
fmax	Frequency	Internal Feedback	(four)	D-type	76.9		66.6		50		MHz
	(Note 1)	Internal Feedback		T-type	71.4		62.5		47.6		MHz
	·	No Feedback	1/(t _{WL} + t _{WH})		83.3		83.3		62.5		MHz
tsL	Setup Time from Input, I/O, or Feedback to Gate			8		10		13		ns	
tHL	Latch Data Hold Time			0		0		0		ns	
tgo	Gate to Output				8.5		11		12	ns	
tgwL	Gate Width LOW			6		6		8		ns	
t _{PDL}	Input, I/O, or Feedb Input or Output Late	ack to Output Through	gh Transpare	nt		14.5		17		22	ns
tsin	Input Register Setu	p Time			2		2		2		ns
thin	Input Register Hold	Time			2.5		2.5		3		ns
tico	Input Register Cloc	k to Combinatorial O	utput			16		18		23	ns
tics	Input Register Cloc	k to Output Register	Setup	D-type	12		15		20		ns
	· ·			T-type	13		16		21		ns
twicL	Input Register			LOW	6		6		8		ns
twich	Clock Width			HIGH	6		6		8		ns
f MAXIR	Maximum Input Re	gister Frequency	1/(twicL + tw	исн)	80		83.3		62.5		MHz
tsiL	Input Latch Setup T	ïme			2.5		2		2		ns
t∺⊫	Input Latch Hold Time			3		2.5		3		ns	
tigo	Input Latch Gate to Combinatorial Output				17		20		25	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch				19.5		22		27	ns	
tsll		put, I/O, or Feedback atch to Output Latch			10.5		12		15		ns
tigs	Input Latch Gate to	Output Latch Setup			13.5		16		21		ns


.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	-12		-15 -2		20	
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		6		8		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		17		19		24	ns
tan	Asynchronous Reset to Registered or Latched Output		16		20		25	ns
tarw	Asynchronous Reset Width (Note 1)	12		15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	8		10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		16		20		25	ns
tapw	Asynchronous Preset Width (Note 1)	12		15		20		ns
t APR	Asynchronous Preset Recovery Time (Note 1)	8		10		15		ns
tea	Input, I/O, or Feedback to Output Enable		12		15		20	ns
ter	Input, I/O, or Feedback to Output Disable		12		15		20	ns
tLP	tPD Increase for Powered-down Macrocell (Note 3)		10		10		10	ns
tLPS	ts Increase for Powered-down Macrocell (Note 3) .		7		7		7.	ns
t _{LPCO}	tco Increase for Powered-down Macrocell (Note 3)		3		3		3	ns
t LPEA	tEA Increase for Powered-down Macrocell (Note 3)		10		10		10	ns

Notes:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
 See Switching Test Circuit for test conditions.
 If a signal is powered-down, this parameter must be added to its respective high-speed parameter.



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Parameter	arameter		Тур	
Symbol	Parameter Description	PLCC	Units	
θјс	Thermal impedance, junction to case			°C/W
θja	Thermal impedance, junction to ambient			°C/W
θjma	Thermal impedance, junction to	200 lfpm air	17	°C/W
	ambient with air flow	400 lfpm air	14	°C/W
		600 lfpm air	12	°C/W
		800 lfpm air	10	°C/W

Plastic θjc Considerations

The data listed for plastic θ ic are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ ic measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

1

CHAPTER

2

MACH 3 AND 4 DEVICE FAMILIES

コ

MACH 3 and 4 Devices Families	2-3
MACH355-15/20	2-19
MACH435-12/15/20	2-33
MACH445-12/15/20	2-55
MACH465-12/15/20	2-75

FINAL

MACH 3 and 4 Device Families

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- High-performance, high-density electrically-erasable CMOS PLD families
- Predictable design-independent 12-, 15- and 20-ns speeds
- High density, pin count
 - 3500-10,000 PLD Gates
 - 84–208 Pins
 - 96-384 Registers
- Input and output switch matrices increase ability to hold a fixed pinout
- JTAG. 5-V in-circuit programmability on devices with more than 84 pins
- Synchronous and asynchronous modes available for each macrocell
 - Clock generator in each PAL block for programmable clocks, edges in either mode
 - Individual clock, initialization product terms in asynchronous mode

- Central, input, and output switch matrices — 100% Routability
- Up to 20 product terms per function
- 96–256 configurable macrocells
 - D/T/J-K/S-R Registers, latches
 - Synchronous or asynchronous mode
 - Programmable polarity
 - Reset/preset swapping
- XOR gate available
- **Registered/latched inputs on MACH 4 series**
- Extensive third-party software and programmer support through FusionPLD partners

Device	Pins	Macrocells	PLD Gates	Max Inputs	Max Outputs	Max Flip-Flops	JTAG/ 5 V Prog	Speed
MACH 3 Fami	ly							
MACH355	144	96	3500	102	96	96	Y	15, 20
MACH 4 Fami	ly							
MACH435	84	128	5000	70	64	192	N	12, 15, 20, Q-2
MACH445	100	128	5000	70	64	192	Y	12, 15, 20
MACH465	208	256	10,000	146	128	384	Y	12, 15, 20

GENERAL DESCRIPTION

The MACH (Macro Array CMOS High-speed/density) familyprovidesanewwaytoimplementlargelogicdesigns in a programmable logic device. AMD has combined an innovative architecture with advanced electrically-erasableCMOStechnologytoofferadevicewithmanytimesthe logic capability of the industry's most popular existing PAL device solutions at comparable speed and cost.

The second-generation MACH devices provide approximately three times the density and register count, and two times the amount of I/O of the original MACH 1 and 2 families. By increasing the pin count, adding

Publication#	17466	Rev. D	Amendment/0
Issue Date:	May 19	95	

functionality, and improving routing, the MACH 3 and 4 families build upon the strength of the MACH architecture without sacrificing predictable timing.

Their unique architecture makes these devices ideal for replacing large amounts of TTL, PAL-device, glue, and gate-array logic. They are the first devices to provide such increased functionality with completely predictable, deterministic speed.

The MACH devices consist of PAL blocks interconnected by a programmable central switch matrix

2-3

PRODUCT SELECTOR GUIDE


Advanced Micro Devices

(Figure 1). Designs that consist of several interconnected functional modules can be efficiently implemented by placing the modules into PAL blocks. Designs that are not as modular can also be readily implemented since the central switch matrix provides a very high level of connectivity between PAL blocks.

The use of input and output switch matrices allows logic to be implemented independent of pin connections. This allows greater flexibility when making initial pin assignments for PCB layout, or when trying to maintain the pinout through design changes. The internal arrangement of resources is managed automatically by the design software, so that the designer does not have to be concerned with the logic implementation details.

AMD's FusionPLD program allows MACH device designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide timely, accurate, and quality support. This ensures that a designer does not have to buy a complete new set of tools for each new device, but rather can use the tools with which he or she is already familiar. The MACH devices can programmed on conventional PAL device programmers. Devices with greater than 84 pins also have 5-volt programming and JTAG circuitry, enabling program and test of the devices while soldered onto the board.

MACH devices are manufactured using AMD's state-ofthe-art electrically-erasable CMOS process for high performance and logic density. CMOS EE technology provides 100% testability, reducing both prototype development costs and production costs.



*The MACH465 has dedicated clock inputs.

Figure 1. MACH 3 and 4 Block Diagram

17466D-1

Design Methodology

Design tools for all MACH devices are widely available from both AMD and third-party software vendors. AMD supplies MACHXL software as a low-cost, baseline tool set. AMD also supplies AMD-only versions of popular, feature-rich third-party tools, and works with leading third-party vendors to ensure broad MACH device support. Please see the "Design Tool Support for MACH Devices" section toward the end of this Data Book for more information.

Design entry can be the same as that used for PAL, MACH 1, and MACH 2 devices. The basic logic processing steps are the same steps that are needed to process and minimize logic for any PAL device. Simulation is available for verifying the correct behavior of the device. Functional (unit-delay) simulation of MACH devices is supported in all approved software packages, and other options for simulating the timing and board-level behavior of the MACH devices are available. The end result is a JEDEC file that can be downloaded to a programmer for device configuration.

MACH device design methodology differs somewhat from that of a PAL device due to the automatic design fitting procedure that the software performs. Designs written by logic designers—whether by schematic capture, state machine equations, Boolean equations, or behavioral languages—are partitioned and placed into the PAL blocks of the MACH device. While this procedure is handled automatically by the software, the software can also accept manual direction based upon the user's working knowledge of the design. The overall device utilization provided by the fitter will vary from design to design, but in general significantly higher utilization can be expected from the MACH 3 and 4 families than from the MACH 1 and 2 devices due to the additional routing resources. In addition, MACH 3 and 4 device designs with higher utilization are more likely to retain the same pinout when design changes are made since the output switch matrix allows a pin to be driven by any of a number of macrocells.

AMD recommends allowing the software to decide the best fit and pin placement automatically for the first design iteration. This will provide the best chance of fitting. With this approach, large designs can be implemented incrementally, starting with low device utilization and building up by adding logic until the device is full. This generally means that designs are done without any specific pinout assignments, with the final pinout decided by the software. It is possible to "pre-place" signals, and, given the plentiful routing resources, pre-placement is very likely to be successful on the MACH 3 and 4 families. However, the most successful design fit can still be achieved by allowing the software as much fitting flexibility as possible.

The design is partitioned and placed into the MACH device by the software so as not to affect the performance of the design. With designs that do not fit it is possible to make some performance tradeoffs to aid in fitting (for example, by optimizing the flip-flop type or passing through the device more than once), but those tradeoffs must be specifically requested, and any additional delays are entirely predictable.

Once an initial design fits, there may be subsequent changes to the design. This is important if board layout has already started based on the original pinout. A major role of the input and output switch matrices is to allow such changes without impacting the original pinout. Most designs can easily target 100% utilization without jeopardizing the ability to make design changes and maintain pinout.

SECOND GENERATION MACH DEVICES

The MACH 3 and MACH 4 families consist of several members differentiated primarily by pin count and number of macrocells. The MACH 3 family has one macrocell per I/O pin; the MACH 4 family has two macrocells per I/O pin. In addition, the MACH 4 family has input registers. The MACH 4 register count is therefore three times the I/O pin count.

The devices range in pin count from 84 to 208; in number of macrocells from 96 to 256; and in number of registers from 96 to 384. All devices above 84 pins are provided in space-saving PQFP packages, with JTAG and 5-V, in-circuit programmability. The 84-pin MACH435 comes in a PLCC package, without JTAG or 5-V programming, for pin-compatibility with the MACH130 and MACH230. Its architecture is available with JTAG and 5-V programmability in the 100-pin MACH445.

Functional Description

The fundamental architecture of the MACH devices consists of multiple optimized PAL blocks interconnected by a central switch matrix. The central switch matrix allows communication between PAL blocks, and routes inputs to the PAL blocks. Together, the PAL blocks and central switch matrix allow the logic designer to create large designs in a single device instead of multiple devices.

Most pins are I/O pins that can be used as inputs, output, or bidirectional pins. There are some dedicated input pins, but all macrocells have internal feedback, allowing the pin to be used as an input if the macrocell signal is not needed externally.

The key to being able to make effective use of these devices 'ies in the interconnect schemes. Because of the programmable interconnections, the product term arrays have been decoupled from the central switch matrix; the macrocells have been decoupled from the product terms through the logic allocator; and the I/O pins have been decoupled from the macrocells due to the output switch matrix. In addition, more input routing options are provided by the input switch matrix. These resources provide the flexibility needed to place and route designs efficiently.

In a MACH device, all signals incur the same delays, regardless of routing. Performance is design-independent, and is known before the design is begun.

The PAL Blocks

The PAL blocks resemble independent PAL devices on the chip. This provides for logic functions that need the complete interconnect that a PAL device provides. PAL blocks communicate with each other through the central switch matrix. Each PAL block consists of:

- a product-term array
- a logic allocator
- macrocells
- an output switch matrix
- I/O cells
- an input switch matrix
- a clock generator

The logic allocator distributes the product terms to the macrocells, as required by each individual design. The macrocell configures the signal largely by determining the storage characteristics. Macrocell signals are routed to I/O cells and the I/O pins by the output switch matrix. The I/O cells on MACH 4 devices also allow for registered or latched inputs. The input switch matrix optimizes the routing of input signals into the central switch matrix.

The clock generator uses the four global clock inputs to generate a set of four clock signals available throughout the PAL block. Various combinations of clock signals in both true and complement form can be generated.

Each PAL block also contains an asynchronous reset product term and an asynchronous preset product term to be used for synchronous-mode macrocells. This allows synchronous flip-flops within a single PAL block to be initialized as a bank. Macrocells implemented in asynchronous mode are not affected by the PAL-block initialization.


The Central Switch Matrix

The central switch matrix takes all dedicated inputs and signals from the input switch matrices and routes them as needed to the PAL blocks. Feedback signals that only return to the same PAL block still must go through the central switch matrix. This mechanism ensures that PAL blocks in MACH devices communicate with each other with consistent, predictable delays.


The central switch matrix makes a MACH device more than just several PAL devices on a single chip. It allows the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into PAL blocks through the central switch matrix so that the designer does not have to be concerned with the internal architecture of the device.

The Input Switch Matrix

The input switch matrix (Figure 2) optimizes routing of inputs to the central switch matrix. Without the input switch matrix, each input and feedback signal has only one way to enter the central switch matrix. The input switch matrix provides additional ways for these signals to enter the central switch matrix.



a. MACH 3; one per macrocell




b. MACH 4; one for every two macrocells

17466D-2

Figure 2. Input Switch Matrix

PAL Block Clock Generation

Each MACH 3 and 4 device has four clock pins that can also be used as inputs. These pins drive a clock generator in each PAL block (Figure 3). The clock generator provides four clock signals that can be used anywhere in the PAL block. These four PAL block clock signals can consist of a large number of combinations of the true and complement edges of the global clock signals; Table 1 lists the possible combinations.



17466D-3

Figure 3. PAL Block Clock Generator

Table 1. PAL Block Clock Combinations

Block CLK0	Block CLK1	Block CLK2	Block CLK3
GCLK0	GCLK1	x	x
GCLK1	GCLK1	x	х
GCLK0	GCLK0	x	х
GCLK1	GCLKO	x	х
x	X	GCLK2	GCLK3
x	х	GCLK3	GCLK3
x	х	GCLK2	GCLK2
x	x	GCLK3	GCLK2

This feature provides high flexibility for partitioning state machines and dual-phase clocks. It also allows latches to be driven with either polarity of latch enable, and in a master-slave configuration.

Synchronous and Asynchronous Operation

The MACH 3 and 4 families can perform synchronous or asynchronous logic. Each individual cell can be programmed as synchronous or asynchronous, allowing unlimited "mixing and matching" of the two logic styles. The selection of synchronous or asynchronous mode affects the logic allocator and the macrocell, since product terms used for logic in the synchronous mode are used for control functions in the asynchronous mode.

The Product Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the central switch matrix (Table 2), and are provided in both true and complement forms for efficient logic implementation.

Table 2. PAL Block Inputs

Device	Number of Inputs to PAL Block
MACH355	33
MACH435	33
MACH445	33
MACH446	33
MACH465	34

Because the number of product terms available for a aiven logic function is not fixed, the full sum of products is not realized in the array. The product terms drive the logic allocator, which allocates the appropriate number of product terms to generate the function.


The Logic Allocator

Within the logic allocator, product terms are allocated to macrocells in "product term clusters." The availability and distribution of product term clusters are automatically considered by the software as it places and routes functions within a PAL block. The size of a product term cluster has been optimized to provide high utilization of product terms, making complex functions using many

product terms possible. Yet when few product terms are used, there will be a minimal number of unused—or wasted—product terms left over.

The logic allocator has two fundamental modes, depending on whether the macrocell is synchronous or asynchronous. The synchronous mode (Figure 4a) has a basic product term cluster of four product terms; the asynchronous mode (Figure 4b) has a basic cluster of two product terms. Note that if the product term cluster is routed to a different macrocell, the allocator configuration is not determined by the mode of the macrocell actually being driven. The configuration is always set by the mode of the macrocell that the cluster will drive if not routed away, regardless of the actual routing. In addition, there is an extra product term that can either join the basic cluster to give an extended cluster, or drive the second input of an exclusive-OR gate in the signal path. If included with the basic cluster, this provides for up to 20 product terms on a synchronous function that uses four extended 5-product-term clusters. A similar asynchronous function can have up to 18 product terms.


When the extra product term is used to extend the cluster, the value of the second XOR input can be programmed as a 0 or a 1, giving polarity control. The possible configurations of the logic allocator are shown in Figures 5 and 6.




b. Asynchronous Mode

17466D-4


Figure 4. Logic Allocator. Configuration of cluster "n" set by mode of macrocell "n".




a. Basic cluster with XOR



b. Extended cluster, active high



c. Extended cluster, active low



d. Basic cluster routed away; single-product-term, active high

e. Extended cluster routed away

17466D-5

Figure 5. Logic Allocator Configurations: Synchronous Mode

a. Basic cluster with XOR

c. Extended cluster, active low

b. Extended cluster, active high

d. Basic cluster routed away; single-product-term, active high

e. Extended cluster routed away

17466D-6


Figure 6. Logic Allocator Configurations: Asynchronous Mode

Note that the configuration of the logic allocator has absolutely no impact on the speed of the signal. All configurations have the same delay. This means that designers do not have to decide between optimizing resources or speed; both can be optimized. If not used in the cluster, the extra product term can act in conjunction with the basic cluster to provide XOR logic for such functions as data comparison, or it can work with the D-,T-type flip-flop to provide for J-K, and S-R register operation. In addition, if the basic cluster is routed to another macrocell, the extra product term is still available for logic. In this case, the first XOR input will be a logic 0. This circuit has the flexibility to route product terms elsewhere without giving up the use of the macrocell.


Product term clusters do not "wrap" around a PAL block. This means that the macrocells at the ends of the block have fewer product terms available. Refer to the individual product data sheets for details.

The Macrocell

The macrocell consists of a storage element, routing resources, a clock multiplexer, and initialization control. The macrocell has two fundamental modes: synchronous and asynchronous (Figure 7). The mode chosen only affects clocking and initialization in the macrocell.




In either mode, a combinatorial path can be used. For combinatorial logic, the synchronous mode will generally be used, since it provides more product terms in the allocator. The flip-flop can be configured as a D-type, T-type, J-K, or S-R register or latch. The primary flip-flop configurations are shown in Figure 8, although others are possible. Flip-flop functionality is defined in Table 3. Note that a J-K latch is unadvisable, as it will cause oscillation if both J and K inputs are HIGH.



g. S-R with programmable S and R polarity





i. Combinatorial with programmable polarity

Figure 8. Primary Macrocell Configurations

17466D-8

Configuration	Input(s)	CLK/LE*	Q+
D-type Register	D=X	0, 1, ↓(↑)	Q
	D=0	(↓)	0
	D=1	↑(↓)	1
T-type Register	T=X	0, 1, ↓(↑)	Q
	T=0	↑(↓)	Q
	T=1	↑ (↓)	ā
J-K Register	J=K=X	0, 1, ↓(↑)	Q
	J=0, K=0	↑(↓)	Q
· .	J=0, K=1	↑ (↓)	0
	J=1, K=0	↑ (↓)	1
	J=1, K=1	↑(↓)	ā
S-R Register	S=R=X	0,1,↓(↑)	Q
	S=0, R=0	↑(↓)	Q
	S=0, R=1	↑(↓)	0
	S=1, R=0	↑(↓)	1
	S=1, R=1	↑(↓)	Undefined
D-type Latch	D=X	1 (0)	Q
	D=0	.0 (1)	0
	D=1	0(1)	1


Table 3. Register/Latch Operation

*Polarity of CLK/LE can be programmed.

Although the macrocell shows only one input to the register, the XOR gate in the logic allocator allows the D-, T-type register to emulate J-K, and S-R behavior. In this case, the available product terms are divided between J and K (or S and R). When configured as J-K, S-R, or T-type, the extra product term must be used on the XOR gate input for flip-flop emulation. In any register type, the polarity of the inputs can be programmed.

The clock input to the flip-flop can select any of the four PAL block clocks in synchronous mode, with the additional choice of either polarity of an individual product term clock in the asynchronous mode.


The initialization circuit depends on the mode. In synchronous mode (Figure 9), asynchronous reset and preset are provided, each driven by a product term common to the entire PAL block.






A subtle difference between MACH 1 and 2 devices and the MACH 3 and 4 devices is that the original devices have programmable output polarity; that is, the polarity control comes after the flip-flop. In the new MACH 3 and 4 architecture, the flip-flop input polarity is programmable. For designs that can be implemented on both the older and newer devices, this makes no difference except that in the older architecture, reset and preset values are affected by polarity; in the new architecture they are not. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility and design compatibility between the old and new architectures.

In asynchronous mode (Figure 10), a single individual product term is provided for initialization. It can be selected to control reset or preset.





Note that the reset/preset swapping selection feature affects power-up reset as well. The initialization functionality of the flip-flops is illustrated in Table 4.

The macrocell sends its data to the output switch matrix and the input switch matrix. The output switch matrix can route this data to an output if so desired. The input switch matrix can send the signal back to the central switch matrix as feedback.

Table 4.	Asynchronous	Reset/Preset	Operation

AR	AP	CLK/LE*	Q+
0	0	x	See Table 3
0	1	x .	1
1	0	. x	0
1	1	x	0

*Transparent latch is unaffected by AR, AP.


The Output Switch Matrix

The output switch matrix allows macrocells to be connected to any of several I/O cells within a PAL block. This provides high flexibility in determining pinout, and allows design changes that will not affect pinout.

In MACH 3 devices, each PAL block has the same number of macrocells as I/O cells. The output switch matrix allows the design to mix macrocells and I/O pins within the PAL block according to Figure 11. Each I/O cell can choose from eight macrocells; each macrocell has a choice of eight I/O cells.

In MACH 4 devices, each PAL block has twice as many macrocells as I/O cells. The MACH 4 output switch matrix allows for half of the macrocells to drive I/O cells within a PAL block, in combinations according to Figure 12. Each I/O cell can choose from eight macrocells; each macrocell has a choice of four I/O cells.

Specific combinations allowed for each device are tabulated in the individual product data sheets. No macrocell may drive more than one I/O cell.





17466D-11

a. Macrocell drives one of 3 I/Os

b. I/O can choose one of 8 macrocells


Figure 11. MACH 3 Output Switch Matrix






a. Macrocell drives one of 4 I/Os

b. I/O can choose one of 8 macrocells



The I/O Cell

The I/O cell (Figure 13) simply consists of programmable output enable, a feedback path, and in MACH 4 devices, a flip-flop. An individual output enable product term is provided for each I/O cell. The feedback signal drives the input switch matrix.



17466D-13

*Flip-flop available on MACH 4 devices only.

Figure 13. I/O Cell

The MACH 4 I/O cell contains a flip-flop, which provides the capability for storing the input in a D-type register or latch. The clock can be any of the PAL block clocks. Both the direct and registered versions of the input are sent to the input switch matrix. This allows for such functions as "time-domain-multiplexed" data comparison, where the first data value is stored, and then the second data value is put on the I/O pin and compared with the previous stored value.

Note that the flip-flop used in the MACH 4 I/O cell is independent of the flip-flops in the macrocells. It powers up to a logic low.

JTAG Testability Circuit

All MACH 3 and 4 devices with greater than 84 leads have JTAG testability circuits built in. This allows functional testing of the device through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a boardlevel serial scan path for more complete board-level testing. The only MACH 3 and 4 device without JTAG is the MACH435, which is pin-compatible with the 84-pin MACH130, MACH131, MACH230 and MACH231. This device has preload and observability functions. All registers on the MACH435 can be preloaded to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

In addition to the control offered by preload, testing requires observability of the internal state of the device following a sequence of vectors. The MACH435 offers an observability feature that allows the user to send hidden buried register values to observable output pins.

5-V, In-Circuit Programmability and Erasability

Because high-pin-count PQFPs have leads that are subject to damage, 5-V, in-circuit programmability and erasability have been provided. This allows the devices to be soldered on the board prior to programming. Once on the board, the device leads are immobile, and can be programmed without damage. Because there are no "supervoltages" (voltages above the standard TTL range), devices that share lines on the board will not be damaged by high voltages. Programming is enabled by a dedicated pin; this pin is pulled high during normal operation.

Power-Up Reset/Preset

All flip-flops power up to a known state for predictable system initialization. The power-up value can be programmed through the initialization swapping selection feature. The V_{cc} rise must be monotonic and clock must be inactive until the reset delay time, 10 μ s maximum, has elapsed.

Security Bit

A security bit is provided on the MACH devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. Preload and the JTAG circuitry can be used independently of the security bit, since a separate security bit is provided to disable these features. The bits can only be erased in conjunction with the array during an erase cycle.

Quality and Testability

The MACH devices offer a very high level of built-in quality. The fact that the device is erasable allows direct verification of all AC and DC parameters. In addition, this verifies complete programmability and functionality

of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The MACH devices are fabricated with AMD's advanced electrically-erasable floating-gate 0.5 and 0.65- μ m CMOS technology. This provides the devices with performance and power consumption that are unmatched in the industry. The floating gate cells rely on Fowler-Nordheim tunneling to charge the gate, and have long proven their endurance and reliability. 20-year data retention is provided over operating

conditions when devices are programmed on approved programmers.

The substrate of these devices is grounded, providing for a more efficient circuit. In addition, this provides substrate clamp diodes at all inputs, making them more immune to noisy input signals. All of the MACH 3 and MACH 4 devices have pull-up resistors on all inputs and I/O pins. While it is good design practice to tie unused pins high, the pull-up resistors allow unused pins to float safely. COM'L: -15/20

MACH355-15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 144 Pins in PQFP
- JTAG, 5-V, in-circuit programmable
- IEEE 1149.1 JTAG testing capability
- 96 Macrocells
- 📕 15 ns t_{PD}
- 47.6 MHz f_{CNT}
- 102 Inputs with pull-up resistors
- 96 Outputs
- 96 Flip-flops

GENERAL DESCRIPTION

The MACH355 is a member of AMD's high-performance EE CMOS MACH 3 family. This device has approximately nine times the macrocell capability of the popular PAL22V10, with significant density and functional features that the PAL22V10 does not provide.

The MACH355 consists of six PAL blocks interconnected by a programmable central switch matrix. The central switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. Routability is further enhanced by an input switch matrix and an output switch matrix. The input switch matrix provides input signals with alternative paths into the central switch matrix; the output switch matrix provides flexibility in assigning macrocells to I/O pins.

The MACH355 has macrocells that can be configured as synchronous or asynchronous. This allows designers to implement both synchronous and asynchronous logic Up to 20 product terms per function, with XOR

- Flexible clocking
 - Four global clock pins with selectable edges
 - Asynchronous mode available for each macrocell
- 6 "PAL33V16" blocks
- Input and output switch matrices for high routability
- Fixed, predictable, deterministic delays


together on the same device. The two types of design can be mixed in any proportion, since the selection on each macrocell affects only that macrocell.

Up to 20 product terms per function can be assigned. It is possible to allocate some product terms away from a macrocell without losing the use of that macrocell for logic generation.

The MACH355 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type, T-type, J-K, or S-R to help reduce the number of product terms used. The flip-flop can also be configured as a latch. The register type decision can be made by the designer or by the software.

All macrocells can be connected to an I/O cell through the output switch matrix. The output switch matrix makes it possible to make significant design changes while minimizing the risk of pinout changes.

Advanced Micro Devices




MACH355-15/20

2-20

CONNECTION DIAGRAM

Top View




PIN DESIGNATIONS				
CLK/I	=	Clock or Input		
GND	=	Ground		
1 I	=	Input		

Vcc = Supply Voltage

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combi	nations
MACH355-15	YC
MACH355-20	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH355 consists of six PAL blocks connected by a central switch matrix. There are 96 I/O pins and 6 dedicated input pins feeding the central switch matrix. These signals are distributed to the eight PAL blocks for efficient design implementation. There are 4 global clock pins that can also be used as dedicated inputs.

All inputs and I/O pins have built-in pull-up resistors. While it is always good design practice to tie unused pins high, the pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

The PAL Blocks

Each PAL block in the MACH355 (Figure 1) contains a clock generator, a 98-product-term logic array, a logic allocator, 16 macrocells, an output switch matrix, 16 I/O cells, and an input switch matrix. The central switch matrix feeds each PAL block with 33 inputs. This makes the PAL block look effectively like an independent "PAL33V16".

In addition to the logic product terms, individual output enable product terms and two PAL block initialization product term are provided. Each I/O pin can be individually enabled. All flip-flops that are in the synchronous mode within a PAL block are initialized together by either of the PAL block initialization product terms.

The Central Switch Matrix and Input Switch Matrix

The MACH355 central switch matrix is fed by the input switch matrices in each PAL block. Each PAL block provides 16 internal feedback signals and 16 I/O pin signals to the input switch matrix. Of these 32 signals, 24 decoded signals are provided to the central switch matrix by the input switch matrix. The central switch matrix distributes these signals back to the PAL blocks in a very efficient manner that provides for high performance. The design software automatically configures the input and central switch matrices when fitting a design into the device.

The Clock Generator

Each PAL block has a clock generator that can generate four clock signals for use throughout the PAL block.

These four signals are available to all macrocells and I/O cells in the PAL block, whether in synchronous or asynchronous mode. The clock generator chooses the four signals from the eight possible signals given by the true and complement versions of the four global clock pin signals.

The Product-Term Array

The MACH355 product-term array consists of 80 product terms for logic use, 16 product terms for output enable use, and two product terms for global PAL block initialization. Each macrocell has a nominal allocation of 5 product terms for logic, although the logic allocator allows for logic redistribution. Each I/O pin has its own individual output enable term. The initialization product terms provide asynchronous reset or preset to synchronous-mode macrocells in the PAL block.

The Logic Allocator

The logic allocator in the MACH355 takes the 80 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 20 product terms in synchronous mode, or 18 product terms in asynchronous mode. When product terms are routed away from a macrocell, it is possible to redirect all 5 product terms away, which precludes the use of the macrocell for logic generation. It is possible to route only 4 product terms; or it is possible to route only 4 product terms away, leaving one for simple function generation. The design software automatically configures the logic allocator when fitting the design into the device.

The logic allocator also provides an exclusive-OR gate. This gate allows generation of combinatorial exclusive-OR logic, such as comparison or addition. It allows registered exclusive-OR functions, such as CRC generation, to be implemented more efficiently. Emulating all flip-flop types with a D-type flip-flop is also made possible. Register type emulation is automatically handled by the design software.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Table 1. Logic Allocation

Macrocell	Available Clusters
MO	C0, C1, C2
M1	C0, C1, C2, C3
M2	C1, C2, C3, C4
M3	C2, C3, C4, C5
M4 ·	C3, C4, C5, C6
M5	C4, C5, C6, C7
M6	C5, C6, C7, C8
M7	C6, C7, C8, C9
M8	C7, C8, C9, C10
M9	C8, C9, C10, C11
M10	C9, C10, C11, C12
M11	C10, C11, C12, C13
M12	C11, C12, C13, C14
M13	C12, C13, C14, C15
M14	C13, C14, C15
M15	C14, C15

The Macrocell and Output Switch Matrix

Each MACH355 PAL block has 16 macrocells, half of which can drive I/O pins; this selection is made by the output switch matrix. Each macrocell can drive one of four I/O cells. The allowed combinations are shown in Table 2. Please refer to Figure 1 for macrocell and I/O pin numbers.

Table 2. Output Switch Matrix Combinations

Table 2. Output Switch Matrix Combinations					
Macrocell	Routable to I/O Pins				
M0, M1					
M2, M3	1/00, 1/01, 1/02, 1/03, 1/04, 1/05,				
M4, M5	1/06, 1/07				
<u>M6, M7</u>					
M8, M9					
M10, M11	I/O8, I/O9, I/O10, I/O11, I/O12,				
M12, M13	1/013, 1/014, 1/015				
M14, M15					
I/O Pin	Available Macrocells				
1/00	M0, M1, M2, M3, M4, M5, M6, M7				
I/O1	M1, M2, M3, M4, M5, M6, M7, M0				
I/O2	M2, M3, M4, M5, M6, M7, M0, M1				
I/O3	M3, M4, M5, M6, M7, M0, M1, M2				
1/04	M4, M5, M6, M7 M0, M1, M2, M3				
I/O5	M5, M6, M7, M0, M1, M2, M3, M4				
1/06	M6, M7, M0, M1, M2, M3, M4, M5				
I/07	M7, M0, M1, M2, M3, M4, M5, M6				
1/08	M8, M9, M10, M11, M12, M13, M14, M15				
I/O9	M9, M10, M11, M12, M13, M14, M15, M8				
I/O10	M10, M11, M12, M13, M14, M15, M8, M9				
I/O11	M11, M12, M13, M14, M15, M8, M9, M10				
I/O12	M12, M13, M14, M15, M8, M9, M10, M11				
I/O13	M13, M14, M15, M8, M9, M10, M11, M12				
1/014	M14, M15, M8, M9, M10, M11, M12, M13				
I/O15	M15, M8, M9, M10, M11, M12, M13, M14				

The macrocells can be configured as registered, latched, or combinatorial. In combination with the logic allocator, the registered configuration can be any of the standard flip-flop types. The macrocell provides internal feedback whether configured with or without the flipflop, and whether or not the macrocell drives an I/O cell.

The flip-flop clock depends on the mode selected for the macrocell. In synchronous mode, any of the PAL block clocks generated by the Clock Generator can be used. In asynchronous mode, the additional choice of either edge of an individual product-term clock is available.

Initialization can be handled as part of a bank of macrocells via the PAL block initialization terms if in synchronous mode, or individually if in asynchronous mode. In synchronous mode, one of the PAL block product terms is available each for preset and reset. The swap function determines which product term drives which function. This allows initialization polarity compatibility with the MACH 1 and 2 series. In asynchronous mode, one product term can be used either to drive reset or preset.

The I/O Cell

The I/O cell in the MACH355 consists of a three-state buffer and an input flip-flop. The I/O cell is driven by one of the macrocells, as selected by the output switch matrix. Each I/O cell can take its input from one of eight macrocells. The three-state buffer is controlled by an individual product term. The direct I/O signal is available to the input switch matrix, and can be used if desired.

JTAG Testing


JTAG is the commonly used acronym for the IEEE Standard 1149.1–1990. The JTAG standard defines input and output pins, logic control functions, and instructions. AMD has incorporated this standard into the MACH355 device.


The JTAG standard was developed as a means of providing both board-level and device-level testing. Details on this feature can be found in the application note titled, *Introduction to JTAG and Five-Volt Programming with MACH 3 and 4 Devices*, at the end of this Data Book.

Five-Volt Programming

Another benefit of the JTAG circuitry is the ability to use the JTAG port for five-volt programming. This allows the device to be soldered to the board before programming. Once the device is attached, the delicate Plastic Quad Flat Pack, or PQFP, leads are protected from programming and testing operations that could potentially damage them. Programming and verification of the device is done serially which is ideal for on-board programming since it only requires the use of the Test Access Port. There is an optional ENABLE* pin which can be used to inhibit programming for additional security. These devices can be programmed in any JTAG chain.

Details on this feature can also be found in the *Introduction to JTAG and Five-Volt Programming with MACH 3 and 4 Devices* application note, at the end of this Data Book.





ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc +0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$

OPERATING RANGES

Commercial ((C) Devices
--------------	-------------

Temperature (T _A) Operating in Free Air	0°C to +70°C
	00104700
Supply Voltage (Vcc) with Respect to Ground	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

1

Parameter Symbol	Parameter Description	Parameter Description Test Conditions		Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 1)$			0.5	V
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH 2.0 Voltage for all Inputs (Note 2)				V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	v
l _{in}	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{cc} = Max (Note 3)			10	μA
lı.	Input LOW Leakage Current	$V_{IN} \approx 0 V, V_{CC} = Max (Note 3)$			-100	μA
Іогн	Off-State Output Leakage Current HIGH	$\label{eq:Vout} \begin{split} V_{\text{out}} &= 5.25 \text{ V}, V_{\text{cc}} = \text{Max} \\ V_{\text{IN}} &= V_{\text{IH}} \text{ or } V_{\text{IL}} \text{ (Note 3)} \end{split}$			10	μA
lozi	Off-State Output Leakage Current LOW			-100	μA	
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
lcc	Supply Current	$V_{IN} = 0 V$, Outputs Open ($I_{OUT} = 0 mA$), $V_{CC} = 5.0 V$, f =25 MHz, $T_A = 25^{\circ}C$ (Note 5)		225		mA

CAPACITANCE (Note 6)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	6	pF
Cour	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Notes:

- 1. Total IoL for one PAL block should not exceed 128 mA.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 3. I/O pin leakage is the worst case of IIL and IozL (or IIH and IozH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vouτ = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset. An actual I_{CC} value can be calculated by using the "Typical Dynamic I_{CC} Characteristics" Chart towards the end of this data sheet.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter	,			-15		-20			
Symbol	Parameter Description			Min	Max	Min	Max	Unit	
t _{PD}	Input, I/O, or Feedback to Combinatorial Output (Note 2)			3	15	3	20	ns	
tsa Setup Time fro	n Input, I/O, or D-type		8		10		ns		
	Facely ask to Deadwat Tarm Clash		T-type	9		11		ns	
t _{HA}	Register Data H	lold Time Using Prod	luct Term Clock		8		10		ns
tcoa	Product Term C	lock to Output (Note	2)		4	18	4	22	ns
twLA	Braduat Tarm	Clock Midth		LOW	9		12		ns
twha	Product Term, (HIGH	9		12		ns
				D-type	38.5		31.2		MH
	Maximum	External Feedback	1/(tsa + tcoa)	T-type	37		30.3		MH:
fmaxa	Frequency		· .	D-type	47.6		37		MH:
IMAXA	Using Product Term Clock	Internal Feedback ((tonta)	T-type	45.4		35.7		мн:
	(Note 3)	No Feedback (Note 4)			55.6		41.7		мн
tss	Setup Time fro	m Input I/O or Feed	hack	D-type	10		13		ns
	Setup Time from Input, I/O, or Feedback to Global Clock T-type			11		14		ns	
t _{HS}	Register Data Hold Time Using Global Clock			0		0		ns	
tcos	Global Clock to Output (Note 2)			2	10	2	12	ns	
tw∟s	Global Clock Width		LOW	6		8		ns	
twns			HIGH	6		. 8		ns	
		External Feedback	I	D-type	50	1	40		мн
				T-type	47.6		38.5		MH:
f MAXS	Maximum Frequency			D-type	66.6		50		мн
	Using Global Clock (Note 3)			T-type	62.5		47.6		MH:
	No Feedb (Note 4)	No Feedback (Note 4)	1/(tw _L s + twнs)		83.3		62.5		MH:
tsla	Setup Time from Product Term C	n Input, I/O, or Feedb	back to	-	8		10		ns
t _{HLA}	Latch Data Hold	d Time Using Product	t Term Clock		8		10		ns
tgoa	Product Term Gate to Output (Note 2)				19		22	ns	
tgwa	Product Term Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)			9		12		ns	
tsLs	Setup Time from Input, I/O, or Feedback to Global Gate			10		13		ns	
t _{HLS}	Latch Data Hold Time Using Global Gate			0		0		ns	
tgos	Gate to Output (Note 2)			11		. 12	ns		
tgws	Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)			6		8		ns	
t PDL	Input, I/O or Feedback to Output through Transparent Output Latch				17		22	ns	

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1) (continued)

Parameter		-15		-20		
Symbol	Parameter Description	Min	Max	Min	Max	Unit
tan	Asynchronous Reset to Registered or Latched Output		20		25	ns
tarw	Asynchronous Reset Width (Note 3)	15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 3)	15		20		ns
tap	Asynchronous Preset to Registered or Latched Output		20		25	ns
tapw	Asynchronous Preset Width (Note 3)	15		20		ns
t APR	Asynchronous Preset Recovery Time (Note 3)	15		20		ns
tea	Input, I/O, or Feedback to Output Enable (Note 2)	2	15	2	20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 2)	2	15	2	20	ns

Notes:

- 1. See Switching Test Circuit at the end of this Data Book for test conditions.
- 2. Parameters measured with 32 outputs switching.


3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

4. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

AMD


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS


 $V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$



17467D-4








Input

MACH355-15/20

TYPICAL Icc CHARACTERISTICS $V_{cc} = 5 V, T_A = 25^{\circ}C$



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PQFP	Unit
θjc	Thermal impedance, junction to case		7	°C/W
θja	Thermal impedance, junction to ambient	mal impedance, junction to ambient		°C/W
θjma	Thermal impedance, junction to	200 lfpm air	21	°C/W
0	ambient with air flow	400 lfpm air	18	°C/W
	1	600 lfpm air	16	°C/W
		800 lfpm air	15	°C/W

Plastic θjc Considerations

The data listed for plastic θ ic are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ ic measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

Routability is further enhanced by an input switch matrix and an output switch matrix. The input switch matrix

and an output switch matrix. The input switch matrix provides input signals with alternative paths into the central switch matrix; the output switch matrix provides flexibility in assigning macrocells to I/O pins.

The MACH435 has macrocells that can be configured as synchronous or asynchronous. This allows designers to implement both synchronous and asynchronous logic together on the same device. The two types of design can be mixed in any proportion, since the selection on each macrocell affects only that macrocell.

Up to 20 product terms per function can be assigned. It is possible to allocate some product terms away from a macrocell without losing the use of that macrocell for logic generation.

The MACH435 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type, T-type, J-K, or S-R to help reduce the number of product terms used. The flip-flop can also be configured as a latch. The register type decision can be made by the designer or by the software.

All macrocells can be connected to an I/O cell through the output switch matrix. The output switch matrix makes it possible to make significant design changes while minimizing the risk of pinout changes.

Flexible clocking

- Four global clock pins with selectable edges
- Asynchronous mode available for each macrocell
- 8 "PAL33V16" blocks
- Input and output switch matrices for high routability
- Fixed, predictable, deterministic delays
- Pin compatible with MACH130, MACH131, MACH230, and MACH231

MACH435-12/15/20, Q-20/25

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 84 Pins in PLCC
- 128 Macrocells
- 12 ns t_{PD}
- 83.3 MHz f_{CNT}
- 70 Inputs with pull-up resistors
- 64 Outputs
- 192 Flip-flops
 - 128 Macrocell flip-flops

GENERAL DESCRIPTION

- 64 Input flip-flops
- Up to 20 product terms per function, with XOR

The MACH435 is a member of AMD's high-performance

EE CMOS MACH 4 family. This device has approxi-

mately twelve times the macrocell capability of the

popular PAL22V10, with significant density and func-

The MACH435 consists of eight PAL blocks intercon-

nected by a programmable central switch matrix. The

central switch matrix connects the PAL blocks to each

other and to all input pins, providing a high degree of

connectivity between the fully-connected PAL blocks.


This allows designs to be placed and routed efficiently.

tional features that the PAL22V10 does not provide.

Advanced Micro Devices




COM'L: -12/15/20, Q-20/25



MACH435-12/15/20, Q-20/25

2-34

CONNECTION DIAGRAM Top View



Note: Pin-compatible with MACH130, MACH131, MACH230, and MACH231

PIN DESIGNATIONS


CLK/I	=	Clock or Input
GND	=	Ground
1	=	Input

- I/O = Input/Output
- V_{cc} = Supply Voltage

17469E-2

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



-20 = 20 ns tpD-25 = 25 ns tpD

Valid Combin	ations
MACH435-12	
MACH435-15	
MACH435-20	JC
MACH435Q-20	
MACH435Q-25	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH435 consists of eight PAL blocks connected by a central switch matrix. There are 64 I/O pins and 6 dedicated input pins feeding the central switch matrix. These signals are distributed to the eight PAL blocks for efficient design implementation. There are 4 global clock pins that can also be used as dedicated inputs.

All inputs and I/O pins have built-in pull-up resistors. While it is always good design practice to tie unused pins high, the pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

The PAL Blocks

Each PAL block in the MACH435 (Figure 1) contains a clock generator, a 90-product-term logic array, a logic allocator, 16 macrocells, an output switch matrix, 8 I/O cells, and an input switch matrix. The central switch matrix feeds each PAL block with 33 inputs. This makes the PAL block look effectively like an independent "PAL33V16" with 8 to 16 buried macrocells.

In addition to the logic product terms, individual output enable product terms and two PAL block initialization product term are provided. Each I/O pin can be individually enabled. All flip-flops that are in the synchronous mode within a PAL block are initialized together by either of the PAL block initialization product terms.

The Central Switch Matrix and Input Switch Matrix

The MACH435 central switch matrix is fed by the input switch matrices in each PAL block. Each PAL block provides 16 internal feedback signals, 8 registered input signals, and 8 I/O pin signals to the input switch matrix. Of these 32 signals, 24 decoded signals are provided to the central switch matrix by the input switch matrix. The central switch matrix distributes these signals back to the PAL blocks in a very efficient manner that provides for high performance. The design software automatically configures the input and central switch matrices when fitting a design into the device.

The Clock Generator

Each PAL block has a clock generator that can generate four clock signals for use throughout the PAL block. These four signals are available to all macrocells and I/O cells in the PAL block, whether in synchronous or asynchronous mode. The clock generator chooses the four signals from the eight possible signals given by the true and complement versions of the four global clock pin signals.

The Product-Term Array

The MACH435 product-term array consists of 80 product terms for logic use, eight product terms for output enable use, and two product terms for global PAL block initialization. Each macrocell has a nominal allocation of 5 product terms for logic, although the logic allocator allows for logic redistribution. Each I/O pin has its own individual output enable term. The initialization product terms provide asynchronous reset or preset to synchronous-mode macrocells in the PAL block.

The Logic Allocator

The logic allocator in the MACH435 takes the 80 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 20 product terms if in synchronous mode, or 18 product terms if in asynchronous mode. When product terms are routed away from a macrocell, it is possible to route all 5 product terms away, which precludes the use of the macrocell for logic generation; or it is possible to route only 4 product terms away, leaving one for simple function generation. The design software automatically configures the logic allocator when fitting the design into the device.

The logic allocator also provides an exclusive-OR gate. This gate allows generation of combinatorial exclusive-OR logic, such as comparison or addition. It allows registered exclusive-OR functions, such as CRC generation, to be implemented more efficiently. It also makes in possible to emulate all flip-flop types with a D-type flip-flop. Register type emulation is automatically handled by the design software.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Table 1. Logic Allocation

Macrocell	Available Clusters
MO	C0, C1, C2
M1	C0, C1, C2, C3
M2	C1, C2, C3, C4
M3	C2, C3, C4, C5
M4	C3, C4, C5, C6
M5	C4, C5, C6, C7
M6	C5, C6, C7, C8
M7	C6, C7, C8, C9
M8	C7, C8, C9, C10
M9	C8, C9, C10, C11
M10	C9, C10, C11, C12
M11	C10, C11, C12, C13
M12	C11, C12, C13, C14
M13	C12, C13, C14, C15
M14	C13, C14, C15
M15	C14, C15

The Macrocell and Output Switch Matrix

The MACH435 has 16 macrocells, half of which can drive I/O pins; this selection is made by the output switch matrix. Each macrocell can drive one of four I/O cells. The allowed combinations are shown in Table 2. Please refer to Figure 1 for macrocell and I/O pin numbers.

Table 2. Output Switch Matrix Combinations

Macrocell	Routable to I/O Pins
M0, M1	1/05, 1/06, 1/07, 1/00
M2, M3	I/O6, I/O7, I/O0, I/O1
M4, M5	1/07, 1/00, 1/01, 1/02
M6, M7	1/00, 1/01, 1/02, 1/03
M8, M9	I/O1, I/O2, I/O3, I/O4
M10, M11	1/02, 1/03, 1/04, 1/05
M12, M13	1/03, 1/04, 1/05, 1/06
M14, M15	1/04, 1/05, 1/06, 1/07
I/O Pin	Available Macrocells
1/00	M0, M1, M2, M3, M4, M5, M6, M7
1/01	M2, M3, M4, M5, M6, M7, M8, M9
1/02	M4, M5, M6, M7, M8, M9, M10, M11
I/O3	M6, M7, M8, M9, M10, M11, M12, M13
1/04	M8, M9, M10, M11, M12, M13, M14, M15
I/O5	M10, M11, M12, M13, M14, M15, M0, M1
I/O6	M12, M13, M14, M15, M0, M1, M2, M3
I/07	M14, M15, M0, M1, M2, M3, M4, M5


The macrocells can be configured as registered, latched, or combinatorial. In combination with the logic allocator, the registered configuration can be any of the standard flip-flop types. The macrocell provides internal feedback whether configured with or without the flipflop, and whether or not the macrocell drives an I/O cell.

The flip-flop clock depends on the mode selected for the macrocell. In synchronous mode, any of the PAL block clocks generated by the Clock Generator can be used. In asynchronous mode, the additional choice of either edge of an individual product-term clock is available.

Initialization can be handled as part of a bank of macrocells via the PAL block initialization terms if in synchronous mode, or individually if in asynchronous mode. In synchronous mode, one of the PAL block product terms is available each for preset and reset. The swap function determines which product term drives which function. This allows initialization polarity compatibility with the MACH 1 and 2 series. In asynchronous mode, one product term can be used either to drive reset or preset.

The I/O Cell

The I/O cell in the MACH435 consists of a three-state buffer and an input flip-flop. The I/O cell is driven by one of the macrocells, as selected by the output switch matrix. Each I/O cell can take its input from one of eight macrocells. The three-state buffer is controlled by an individual product term. The input flip-flop can be configured as a register or latch. Both the direct I/O signal and the registered/latched signal are available to the input switch matrix, and can be used simultaneously if desired.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature
with Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage0.5 V to Vcc +0.5 V
DC Output or
I/O Pin Voltage –0.5 V to Vcc +0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$

OPERATING RANGES

Commercial (C) Devices

Temperature (T_A) Operating in Free Air 0°C to +70°C Supply Voltage (V_{CC}) with

Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = –3.2 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	2.4	·		V
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 1)$			0.5	v
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	v
lн	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 3)			10	μA
li.	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 3)			-100	μΑ
Іоzн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
lozi.	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 3)			-100	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
lcc	Supply Current (Typical)	$V_{IN} = 0 V$, Outputs Open ($I_{OUT} = 0 mA$) $V_{CC} = 5.0 V$, f =25 MHz, T _A = 25°C (Note 5)		255		mA

CAPACITANCE (Note 6)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	рF

Notes:

1. Total IoL for one PAL block should not exceed 128 mA.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. I/O pin leakage is the worst case of IIL and IozL (or IIH and IozH).

4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Parameter				1	12	
Symbol	Parameter Description				Max	Uni
teo	Input, I/O, or Feedback to Combinatorial Output				12	ns
tsa	Setup Time from Input, I/O, or		D-type	5		ns
	Feedback to Product Term Clock		T-type	6		ns
tha	Register Data Hold Time Using Produ	ct Term Clock		5		ns
tcoa	Product Term Clock to Output			4	14	ns
twLA			LOW	8		ns
twнa	Product Term, Clock Width		HIGH	8		ns
			D-type	52.6		мн
		External Feedback	T-type	50		MH
fмаха	Maximum Frequency Using Product Term		D-type	58.8		MH
	Clock (Note 2)	Internal Feedback (fcnta)	T-type	55.6		MH
		No Feedback (Note 3)		62.5		MH
tss	Setup Time from Input, I/O, or Feedba		D-type	7		ns
	to Global Clock	ick	T-type	8		ns
tHS	Register Data Hold Time Using Global Clock		0	· · ·	ns	
tcos	Global Clock to Output		2	8	ns	
twis	<u></u>			6		ns
twns	Global Clock Width		HIGH	6		ns
	······································		D-type	66.7		MH
		External Feedback	T-type	62.5		MH
fmaxs	Maximum Frequency Using Global		D-type	83.3		MH
	Clock (Note 2)	Internal Feedback (fCNTA)	T-type	76.9		MH
		No Feedback (Note 3)	1 . 960	83.3		MH
tsla	Setup Time from Input, I/O, or Feedback to Product Term Clock		5		ns	
thla	Latch Data Hold Time Using Product	Term Clock		5		ns
tgoa	Product Term Gate to Output				16	ns
tgwa	Product Term Gate Width LOW (for LO or HIGH (for HIGH transparent)	OW transparent)		6		ns
tsls	Setup Time from Input, I/O, or Feedba	ick to Global Gate		8		ns
tHLS	Latch Data Hold Time Using Global G			0		ns
tgos	Gate to Output				10	ns
tgws	Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		6		ns	
tPDL .	Input, I/O, or Feedback to Output Thro Transparent Input or Output Latch	bugh			14	. ns
tsin	Input Register Setup Time			2		ns
tHIR	Input Register Hold Time			3	-	ns
tico	Input Register Clock to Combinatorial	Output			18	ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1) (continued)

Parameter			-1	2	
Symbol	Parameter Description		Min	Мах	Unit
tics	Input Register Clock to Output Register Setup	D-type	9		ns
		T-type	10		ns
twicL		LOW	6		ns
twich	Input Register Clock Width	HIGH	6		ns
f MAXIR	Maximum Input Register Frequency		83.3		MHz
ts⊫	Input Latch Setup Time		2		ns
thil	Input Latch Hold Time		3		ns
tigo	Input Latch Gate to Combinatorial Output			16	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch			18	ns
tsila	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate		4		ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		4		ns
tsus	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate		9		ns
tigss	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate		9		ns
twigi.	Input Latch Gate Width LOW		6		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches			16	ns
tar	Asynchronous Reset to Registered or Latched Output			16	ns
tarw	Asynchronous Reset Width (Note 1)		12		ns
tarr	Asynchronous Reset Recovery Time (Note 1)		10		ns
tap	Asynchronous Preset to Registered or Latched Output			16	ns
tapw	Asynchronous Preset Width (Note 1)		12		ns
t APR	Asynchronous Preset Recovery Time (Note 1)		8		ns
tea	Input, I/O, or Feedback to Output Enable		2	12	ns
ten	Input, I/O, or Feedback to Output Disable		2	12	ns

Notes:

1.

See Switching Test Circuit at the end of this Data Book for test conditions. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified 2. where frequency may be affected.

3. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature
with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc +0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +70°C) 200 mA
Stresses above those listed under Absolute Maximum Ratings
may cause permanent device failure. Functionality at or above
these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.
Programming conditions may differ.
Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating in Free Air 0°C to +70°C	
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V	

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Voн	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 1)$			0.5	V
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
VıL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	v
lı n	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{cc} = Max (Note 3)			10	μA
II.	Input LOW Leakage Current	V _{IN} = 0 V, V _{cc} = Max (Note 3)			-100	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-100	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
lcc	Supply Current	$V_{IN} = 0 V$, Outputs Open ($I_{OUT} = 0 mA$), $V_{CC} = 5.0 V$, f =25 MHz, $T_A = 25^{\circ}C$ (Note 5)		255		mĀ

CAPACITANCE (Note 6)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
CiN	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	6	pF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

Notes:

1. Total IoL for one PAL block should not exceed 128 mA.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL Block and capable of being loaded, enabled, and reset. An actual I_{CC} value can be calculated by using the "Typical Dynamic I_{CC} Characteristics" Chart towards the end of this data sheet.

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter					-15 -20					
Symbol	Parameter Description			Min	Max	Min	Max	Uni		
t _{PD}	Input, I/O, or Feedback to Combinatorial Output (Note 2)				3	15	3	20	ns	
tsa	Setup Time from Input, I/O, or D-type		8		10		ns			
		oduct Term Clock		T-type	9		11		ns	
t _{HA}	Register Data H	lold Time Using Prod	luct Term Clock		8		10		ns	
tCOA	Product Term C	lock to Output (Note	2)		4	18	4	22	ns	
twLA	Desident Toma		······	LOW	9		12		ns	
twha	Product Term, 0			HIGH	9		12		ns	
				D-type	38.5		31.2		мн	
	Maximum	External Feedback	1/(tsa + tcoa)	T-type	37		30.3		мн	
fмаха	Frequency Using Product		·····	D-type	47.6		37		мн	
- MAAA	Term Clock	Internal Feedback ((ICNTA)	T-type	45.4		35.7		мн	
	(Note 3)	No Feedback (Note 4)	1/(twla + twha)		55.6		41.7		мн	
tss	Setup Time from	m Input I/O or Feed	back	D-type	10		13		ns	
	to Global Clock	rom Input, I/O, or Feedback ck		T-type	11		14		ns	
t _{HS}	Register Data Hold Time Using Global Clock		0		0		ns			
tcos	Global Clock to Output (Note 2)			2	10	2	12	ns		
twis	LOW		6		8		ns			
twns	Global Clock W	lobal Clock Width		HIGH	6		8		ns	
		External Feedback			D-type	50		40		MH
			External Feedback 1/(tss + tcos)	T-type	47.6		38.5		м⊦	
f MAXS	Maximum Frequency			D-type	66.6		50		MF	
	Using Glohal	Internal Feedback ((fonts)	T-type	62.5		47.6	_	м⊦	
	Clock (Note 3)	No Feedback (Note 4)	1/(twls + twhs)	1	83.3		62.5		MH	
tsla	Setup Time fror Product Term C	n Input, I/O, or Feedb	back to		8		10		ns	
t _{HLA}	Latch Data Hold	d Time Using Produc	t Term Clock		8		10		ns	
t _{GOA}	Product Term G	ate to Output (Note 2	2)			19		22	ns	
tgwa		Gate Width LOW (for GH transparent)	LOW transpare	nt)	9		12		ns	
t _{SLS}	Setup Time from	n Input, I/O, or Feedb	back to Global (Gate	10		13		ns	
t _{HLS}		d Time Using Global	Gate		0		0		ns	
tgos	Gate to Output	Gate to Output (Note 2)				11		12	ns	
t _{GWS}		dth LOW (for LOW tra GH transparent)	ansparent)		6		8		ns	
t _{PDL}		edback to Output Th out or Output Latch	rough			17		22	ns	
tsin	Input Register S				2		2		ns	
t _{HIR}	Input Register H	lold Time			4		5		ns	
tico	Input Register C	Clock to Combinatoria	al Output			20		25	ns	

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1) (continued)

Parameter				-	15	-2	0	Unit	
Symbol	Parameter Description		ſ	Min	Max	Min	Max		
tics	Input Register Clock to Output Register So	etup D-typ	е	15		20		ns	
		T-typ	e	16		21		ns	
twicL		LOW		6		8		ns	
twich	Input Register Clock Width	HIGH		6		8		ns	
Í MAXIR	Maximum Input Register Frequency 1/(twici + twich)		83.3		62.5		MHz	
tsiL	Input Latch Setup Time			2		2		ns	
tHIL	Input Latch Hold Time	•		4		5		ns	
tigo	Input Latch Gate to Combinatorial Output				20		25	ns	
tigol	Input Latch Gate to Output Through Trans Output Latch	sparent			22		27	ns	
t slla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate			10		12		ns	
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate			14		19		ns	
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate			12		16		ns	
tigss	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate			16		21		ns	
twigL	Input Latch Gate Width LOW			6		8		ns	
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches				19	i i	24	ns	
tar	Asynchronous Reset to Registered or Late	ched Output			20		25	ns	
tarw	Asynchronous Reset Width (Note 3)			15		20		ns	
tarr	Asynchronous Reset Recovery Time (Note 3)			15		20		ns	
t/.P	Asynchronous Preset to Registered or Latched Output				20		25	ns	
tapw	Asynchronous Preset Width (Note 3)			15		20		ns	
tapr	Asynchronous Preset Recovery Time (Not	te 3)		15		20		ns	
t _{EA}	Input, I/O, or Feedback to Output Enable ((Note 2)		2	15	2	20	ns	
ten	Input, I/O, or Feedback to Output Disable	(Note 2)		2	15	2	20	ns	

Notes:

1. See Switching Test Circuit at the end of this Data Book for test conditions.

2. Parameters measured with 32 outputs switching.

3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

4. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature
with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc +0.5 V
DC Output or
I/O Pin Voltage0.5 V to Vcc +0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating	
in Free Air 0°C to +70	°C
Supply Voltage (Vcc) with	
Respect to Ground +4.75 V to +5.25	5 V .

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Voh	Output HIGH Voltage	I _{OH} = -3.2 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	2.4			۷
Vol	Output LOW Voltage	I _{OL} = 24 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL} (Note 1)			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	v
Ін	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 3)		- · ·	10	μA
lı.	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 3)			-100	μΑ
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \text{ (Note 3)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 3)$			-100	μA
lsc	Output Short-Circuit Current	$V_{OUT} = 0.5 V$, $V_{CC} = Max$ (Note 4)	-30		-160	mA
lcc	Supply Current (Typical)	$V_{IN} = 0$ V, Outputs Open ($I_{OUT} = 0$ mA) V _{CC} = 5.0 V, f =25 MHz, T _A = 25°C (Note 5)		115		mA

CAPACITANCE (Note 6)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	pF
Солт	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Notes:

1. Total IoL for one PAL block should not exceed 128 mA.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vouτ = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Parameter				-:	20			
Symbol	Parameter Description			Min	Max	Unit		
tep	Input, I/O, or Feedback to Combinate	orial Output		3	20	ns		
tsa	Setup Time from Input, I/O, or		D-type	10		ns		
	Feedback to Product Term Clock T-type		11		ns			
tна	Register Data Hold Time Using Prod	luct Term Clock		16		ns		
tcoa	Product Term Clock to Output			5	22	ns		
twLA			LOW	12		ns		
twнa	Product Term, Clock Width		HIGH	12		ns		
			D-type	33.3		MH		
	Maximum Frequency	External Feedback	T-type	37.2		MH		
fмаха	Using Product Term		D-type	35.7		MH		
	Clock (Note 2)	Internal Feedback (fcnta)	T-type	34.5		MH		
		No Feedback (Note 3)		41.7		MH		
tss	Setup Time from Input, I/O, or Feedl	back	D-type	13		ns		
	to Global Clock		T-type	14		ns		
tнs	Register Data Hold Time Using Glob	al Clock		0		ns		
tcos	Global Clock to Output			2	12	ns		
twLs	Global Clock Width	<u> </u>	LOW	8		ns		
twнs	Global Clock Width		HIGH	8		ns		
			D-type	40.0		MH		
-		External Feedback	T-type	38.5		MH		
f MAXS	Maximum Frequency Using Global		D-type	47.6		MH		
	Clock (Note 2)	Internal Feedback (fcnta)	T-type	e 43.5		MH		
		No Feedback (Note 3)		62.5		MH		
tsla	Setup Time from Input, I/O, or Feedb Product Term Clock	back to		8		ns		
t _{HLA}	Latch Data Hold Time Using Product	Term Clock		8		ns		
tgoa	Product Term Gate to Output				22	ns		
tgwa	Product Term Gate Width LOW (for I or HIGH (for HIGH transparent)	OW transparent)		12		ns		
ts∟s	Setup Time from Input, I/O, or Feedb	ack to Global Gate		13		ns		
tHLS	Latch Data Hold Time Using Global	Gate		0		ns		
tgos	Gate to Output	Output			12	ns		
tgws	Global Gate Width LOW (for LOW tra or HIGH (for HIGH transparent)	ansparent)		8		ns		
t _{PDL}	Input, I/O, or Feedback to Output The Transparent Input or Output Latch	rough	ough		22	ns		
tsiR	Input Register Setup Time			2		ns		
thin	Input Register Hold Time			4		ns		
tico	Input Register Clock to Combinatoria	l Output			22	ns		

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1) (continued)

Parameter			-2	0		
Symbol	Parameter Description		Min	Мах	Unit	
tics	Input Register Clock to Output Register Setup	D-type	15		ns	
		T-type	17		ns	
twicL		LOW	8		ns	
twicн	Input Register Clock Width	HIGH	8		ns	
f MAXIR	Maximum Input Register Frequency		62.5		MHz	
tsiL	Input Latch Setup Time		2		ns	
tHIL	Input Latch Hold Time		2.5		ns	
tigo	Input Latch Gate to Combinatorial Output			22	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch			24	ns	
tsila	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate		12		ns	
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		10		ns	
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate		15		ns	
tigss	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate		15		ns	
twigL	Input Latch Gate Width LOW or HIGH		8		ns	
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches			24	ns	
t _{AR}	Asynchronous Reset to Registered or Latched Output		1 <u>. 1</u>	25	ns	
tarw	Asynchronous Reset Width (Note 1)		20		ns	
t _{ARR}	Asynchronous Reset Recovery Time (Note 1)		15		ns	
t _{AP}	Asynchronous Preset to Registered or Latched Output			25	ns	
tapw	Asynchronous Preset Width (Note 1)		20		ns	
t _{APR}	Asynchronous Preset Recovery Time (Note 1)		15		ns	
t _{EA}	Input, I/O, or Feedback to Output Enable		2	20	ns	
tER	Input, I/O, or Feedback to Output Disable		2	20	ns	

Notes:

1. See Switching Test Circuit at the end of this Data Book for test conditions.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified 2. where frequency may be affected.This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage
DC Output or
I/O Pin Voltage0.5 V to Vcc +0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating in Free Air 0°C to +7	0°C
Supply Voltage (Vcc) with Respect to Ground	25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	IoL = 24 mA, Vcc = Min V _{IN} = V _{IH} or V _{IL} (Note 1)			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	v
l _{IH}	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 3)			10	μA
l _{IL}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 3)			-100	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
lozi,	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 3)			-100	μΑ
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
lcc	Supply Current	$V_{IN} = 0 V$, Outputs Open (lour = 0 mA), $V_{CC} = 5.0 V$, f=25 MHz, T _A = 25°C, (Note 5)		115		mA

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	ons	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	6	pF
Солт	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Notes:

- 1. Total IoL for one PAL block should not exceed 128 mA.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 Vouτ = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL Block and capable of being loaded, erased, and reset. An actual *l*_{CC} value can be calculated by using the "Typical Dynamic *l*_{CC} Characteristics" Chart towards the end of the this data sheet.
- 6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter	r			-2	25		
Symbol	Parameter Description		Min	Max	Unit		
t _{PD}	Input, I/O, or Feedback to Combinatorial Output (Note 2)			3	25	ns	
tsa	Setup Time from	n Input, 1/O, or		D-type	18		ns
	Feedback to Pr	oduct Term Clock		T-type	19		ns
t _{HA}	Register Data H	lold Time Using Prod	uct Term Clock		18		ns
tcoa	Product Term C	lock to Output (Note	2)		4	28	ns
twla	Product Term, C	Clock Width		LOW	19		ns
t _{WHA}				HIGH	19		ns
				D-type	21.7		MH
	Maximum	External Feedback	1/(tsa + tcoa)	T-type	21.3		мн
fmaxa	Frequency Using Product		ξ	D-type	24.4		мн
	Term Clock	Internal Feedback (ICNTA)	T-type	23.8		мн
	(Note 3)	No Feedback (Note 4)	1/(twla + twha)		26.3		мн
tss	Setup Time fro	m Input, I/O, or Feedl		D-type	20		ns
	to Global Clock		Jack	T-type	21		ns
t _{HS}	Register Data Hold Time Using Global Clock			0		ns	
tcos	Global Clock to Output (Note 2)		2	12	ns		
twis		Clock Width		LOW	8		ns
twns	Global Clock W			HIGH	8		ns
				D-type	31.3		мн
		External Feedback	1/(tss + tcos)	T-type	30.3		мн
f _{MAXS}	Maximum Frequency		I	D-type	37		мн
	Using Global	Internal Feedback (fonts)	T-type	35.7		мн
	Clock (Note 3)	No Feedback (Note 4)	1/(tss + tнs)	1:_2/**	50		мн
tsla	Setup Time from Product Term C	n Input, I/O, or Feedb lock	back to		18		ns
t _{HLA}	Latch Data Hold	I Time Using Product	Term Clock		18		ns
t _{GOA}	Product Term G	ate to Output (Note 2	2)			29	ns
t _{GWA}	Product Term G or HIGH (for HIG	ate Width LOW (for I GH transparent)	_OW transparent)		19		ns
t _{SLS}	Setup Time from	n Input, I/O, or Feedb	ack to Global Gate		20		ns
t _{HLS}	Latch Data Hold	d Time Using Global (Gate		0		ns
t _{GOS}	Gate to Output (Note 2)			21	ns		
t _{GWS}	Global Gate Wi or HIGH (for HI	dth LOW (for LOW tra GH transparent)	ansparent)		8		ns
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				27	ns	
t _{SIR}	Input Register S				5		ns
t _{HIR}	Input Register H	lold Time		· · · · ·	5		ns
tico	Input Register C	Clock to Combinatoria	I Output			30	ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1) (continued)

Parameter	r.		-2	25		
Symbol	Parameter Description		Min	Max	Unit	
tics	Input Register Clock to Output Register Setup	D-type	25		ns	
		T-type	26		ns	
twicL		LOW	8		ns	
twich	Input Register Clock Width	HIGH	8		ns	
f MAXIR	Maximum Input Register Frequency 1/(twicL + twich)		62.5		MHz	
tsiL	Input Latch Setup Time		5		ns	
tHIL	Input Latch Hold Time		5		ns	
tigo	Input Latch Gate to Combinatorial Output			30	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch			32	ns	
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate		20		ns	
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		24		ns	
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate		22		ns	
tigss	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate		26		ns	
twigL	Input Latch Gate Width LOW or HIGH		8		ns	
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches			29	ns	
tAR	Asynchronous Reset to Registered or Latched Output			30	ns	
tarw	Asynchronous Reset Width (Note 3)		25		ns	
tarr	Asynchronous Reset Recovery Time (Note 3)		25		ns	
t _{AP}	Asynchronous Preset to Registered or Latched Output			30	ns	
tapw	Asynchronous Preset Width (Note 3)		25		ns	
tapr	Asynchronous Preset Recovery Time (Note 3)		25		ns	
tEA	Input, I/O, or Feedback to Output Enable (Note 2)		2	25	ns	
ten	Input, I/O, or Feedback to Output Disable (Note 2)		2	25	ns	

Notes:

1. See Switching Test Circuit at the end of this Data Book for test conditions.


2. Parameters measured with 32 outputs switching.

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.


4. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS


 $V_{CC} = 5.0 V, T_{A} = 25^{\circ}C$









17469E-4





TYPICAL I_{CC} CHARACTERISTICS $V_{CC} = 5 V, T_A = 25^{\circ}C$



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PLCC	Unit
θjc	Thermal impedance, junction to case	<u></u>	5	°C/W
θja	Thermal impedance, junction to ambient		20	°C/W
θjma	Thermal impedance, junction to ambient with air flow	200 lfpm air	17	°C/W
		400 lfpm air	14	°C/W
		600 lfpm air	12	°C/W
		800 lfpm air	10	°C/W

Plastic θjc Considerations

The data listed for plastic θ_j c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_j c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_j c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

COM'L: -12/15/20

MACH445-12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 100-pin version of the MACH435 in PQFP
- 5 V, in-circuit programmable
- JTAG, IEEE 1149.1 JTAG testing capability
- 128 macrocells
- 12 ns t_{PD}
- 83 MHz font
- 70 inputs with pull-up resistors
- 64 outputs
- 192 flip-flops
 - 128 macrocell flip-flops
 - 64 input flip-flops

Up to 20 product terms per function, with XOR

Advanced Micro

Devices

- Flexible clocking
 - Four global clock pins with selectable edges
 - Asynchronous mode available for each macrocell
- 8 "PAL33V16" blocks
- Input and output switch matrices for high routability
- Fixed, predictable, deterministic delays
- JEDEC-file compatible with MACH435
- Zero-hold-time input register option

GENERAL DESCRIPTION

The MACH445 is a member of AMD's high-performance EE CMOS MACH 4 family. This device has approximately twelve times the macrocell capability of the popular PAL22V10, with significant density and functional features that the PAL22V10 does not provide. It is architecturally identical to the MACH435, with the addition of JTAG and 5-V programming features.

The MACH445 consists of eight PAL blocks interconnected by a programmable central switch matrix. The central switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. Routability is further enhanced by an input switch matrix and an output switch matrix. The input switch matrix provides input signals with alternative paths into the central switch matrix; the output switch matrix provides flexibility in assigning macrocells to I/O pins.


The MACH445 has macrocells that can be configured as synchronous or asynchronous. This allows designers

to implement both synchronous and asynchronous logic together on the same device. The two types of design can be mixed in any proportion, since the selection on each macrocell affects only that macrocell.

Up to 20 product terms per function can be assigned. It is possible to allocate some product terms away from a macrocell without losing the use of that macrocell for logic generation.

The MACH445 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type, T-type, J-K, or S-R to help reduce the number of product terms used. The flip-flop can also be configured as a latch. The register type decision can be made by the designer or by the software.


All macrocells can be connected to an I/O cell through the output switch matrix. The output switch matrix makes it possible to make significant design changes while minimizing the risk of pinout changes.



2-56

MACH445-12/15/20

CONNECTION DIAGRAM MACH445 (MACH435) Top View




PIN DESIGNATIONS

CLK/I	=	Clock or Input
GND	=	Ground
1	=	Input
I/O	=	Input/Output
Vcc	=	Supply Voltage

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Comb	oinations
MACH445-12	_
MACH445-15	YC
MACH445-20	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH445 consists of eight PAL blocks connected by a central switch matrix. There are 64 I/O pins and 6 dedicated input pins feeding the central switch matrix. These signals are distributed to the eight PAL blocks for efficient design implementation. There are 4 global clock pins that can also be used as dedicated inputs.

All inputs and I/O pins have built-in pull-up resistors. While it is always good design practice to tie unused pins high, the pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

The PAL Blocks

Each PAL block in the MACH445 (Figure 1) contains a clock generator, a 90-product-term logic array, a logic allocator, 16 macrocells, an output switch matrix, 8 I/O cells, and an input switch matrix. The central switch matrix feeds each PAL block with 33 inputs. This makes the PAL block look effectively like an independent "PAL33V16" with 8 to 16 buried macrocells.

In addition to the logic product terms, individual output enable product terms and two PAL block initialization product terms are provided. Each I/O pin can be individually enabled. All flip-flops that are in the synchronous mode within a PAL block are initialized together by either of the PAL block nitialization product terms.

The Central Switch Matrix and Input Switch Matrix

The MACH445 central switch matrix is fed by the input switch matrices in each PAL block. Each PAL block provides 16 internal feedback signals, 8 registered input signals, and 8 I/O pin signals to the input switch matrix. Of these 32 signals, 24 decoded signals are provided to the central switch matrix by the input switch matrix. The central switch matrix distributes these signals back to the PAL blocks in a very efficient manner that provides for high performance. The design software automatically configures the input and central switch matrices when fitting a design into the device.

The Clock Generator

Each PAL block has a clock generator that can generate four clock signals for use throughout the PAL block. These four signals are available to all macrocells and I/O cells in the PAL block, whether in synchronous or asynchronous mode. The clock generator chooses the four signals from the eight possible signals given by the true and complement versions of the four global clock pin signals.

The Product-Term Array

The MACH445 product-term array consists of 80 product terms for logic use, eight product terms for output enable use, and two product terms for global PAL block initialization. Each macrocell has a nominal allocation of 5 product terms for logic, although the logic allocator allows for logic redistribution. Each I/O pin has its own individual output enable term. The initialization product terms provide asynchronous reset or preset to synchronous-mode macrocells in the PAL block.

The Logic Allocator

The logic allocator in the MACH445 takes the 80 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 20 product terms in synchronous mode, or 18 product terms in asynchronous mode. When product terms are routed away from a macrocell, all 5 product terms may be redirected, which precludes the use of the macrocell for logic generation. It is possible to redirect only 4 product terms, leaving one for simple function generation. The design software automatically configures the logic allocator when fitting the design into the device.

The logic allocator also provides an exclusive-OR gate. This gate allows generation of combinatorial exclusive-OR logic, such as comparison or addition. It allows registered exclusive-OR functions, such as CRC generation, to be implemented more efficiently. Emulating all flip-flop types with a D-type flip-flop is also made possible. Register type emulation is automatically handled by the design software.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Table 9. Logic Allocation

Macrocell	Available Clusters
MO	C0, C1, C2
M1	C0, C1, C2, C3
M2	C1, C2, C3, C4
M3	C2, C3, C4, C5
M4	C3, C4, C5, C6
M5	C4, C5, C6, C7
M6	C5, C6, C7, C8
M7	C6, C7, C8, C9
M8	C7, C8, C9, C10
M9	C8, C9, C10, C11
M10	C9, C10, C11, C12
M11	C10, C11, C12, C13
M12	C11, C12, C13, C14
M13	C12, C13, C14, C15
M14	C13, C14, C15
M15	C14, C15

The Macrocell and Output Switch Matrix

The MACH445 has 16 macrocells, half of which can drive I/O pins; this selection is made by the output switch matrix. Each macrocell can drive one of four I/O cells. The allowed combinations are shown in Table 2. Please refer to Figure 1 for macrocell and I/O pin numbers.

Macrocell	Routable to I/O Pins
M0, M1	1/05, 1/06, 1/07. 1/00
M2, M3	I/O6, I/O7, I/O0, !/O1
M4, M5	1/07, 1/00, 1/01, 1/02
M6, M7	1/00, 1/01, 1/02, 1/03
M8, M9	I/O1, I/O2, I/O3, I/O4
M10, M11	1/02, 1/03, 1/04, 1/05
M12, M13	1/03, 1/04, 1/05, 1/06
M14, M15	1/04, 1/05, 1/06, 1/07
I/O Pin	Available Macrocells
1/00	M0, M1, M2, M3, M4, M5, M6, M7
I/O1	M2, M3, M4, M5, M6, M7, M8, M9
I/O2	M4, M5, M6, M7, M8, M9, M10, M11
I/O3	M6, M7, M8, M9, M10, M11, M12, M13
1/04	M8, M9, M10, M11, M12, M13, M14, M15
1/05	M10, M11, M12, M13, M14, M15, M0, M1
I/O6	M12, M13, M14, M15, M0, M1, M2, M3
1/07	M14, M15, M0, M1, M2, M3, M4, M5

The macrocells can be configured as registered, latched, or combinatorial. In combination with the logic allocator, the registered configuration can be any of the standard flip-flop types. The macrocell provides internal feedback whether configured with or without the flipflop, and whether or not the macrocell drives an I/O cell.

The flip-flop clock depends on the mode selected for the macrocell. In synchronous mode, any of the PAL block clocks generated by the Clock Generator can be used. In asynchronous mode, the additional choice of either edge of an individual product-term clock is available.

Initialization can be handled as part of a bank of macrocells via the PAL block initialization terms if in synchronous mode, or individually if in asynchronous mode. In synchronous mode, one of the PAL block product terms is available each for preset and reset. The swap function determines which product term drives which function. This allows initialization polarity compatibility with the MACH 1 and 2 series. In asynchronous mode, one product term can be used either to drive reset or preset.

The I/O Cell

The I/O cell in the MACH445 consists of a three-state buffer and an input flip-flop. The I/O cell is driven by one of the macrocells, as selected by the output switch matrix. Each I/O cell can take its input from one of eight macrocells. The three-state buffer is controlled by an individual product term. The input flip-flop can be configured as a register or latch. Both the direct I/O signal and the registered/latched signal are available to the input switch matrix, and can be used simultaneously if desired.

JTAG Testing

JTAG is the commonly used acronym for the IEEE Standard 1149.1–1990. The JTAG standard defines input and output pins, logic control functions, and instructions. AMD has incorporated this standard into the MACH445 device.

The JTAG standard was developed as a means of providing both board-level and device-level testing. Details on this feature can be found in the application note titled, *Introduction to JTAG and Five-Volt Programming with MACH 3 and 4 Devices* at the end of this Data Book.

Five-Volt Programming

Another benefit from the JTAG circuitry that AMD has derived is the ability to use the JTAG port for five-volt programming. This allows the device to be soldered to the board before programming. Once the device is attached, the delicate Plastic Quad Flat Pack, or PQFP, leads are protected from programming and testing operations that could potentially damage them. Programming and verification of the device is done serially which is ideal for on-board programming since it only requires the use of the Test Access Port. Use of the programming Enable Pin (ENABLE*) is optional.

Details on this feature can also be found in the *Introduction to JTAG and Five-Volt Programming with MACH 3 and 4 Devices* application note at the end of this Data Book.

Zero-Hold-Time Input Register

The MACH445 device has a zero-hold time (ZHT) fuse. This fuse controls the time delay associated with loading data into all I/O cell registers and latches in the MACH445 device.

When programmed, the ZHT fuse increases the data path setup delays to input storage elements, matching equivalent delays in the clock path. When the fuse is erased, the setup time to the input storage element is minimized and the device timing is compatible with the MACH435 device.

This feature facilitates doing worst-case designs for which data is loaded from sources which have low (or zero) minimum output propagation delays from clock edges.




Figure 1. MACH445 PAL Block

17468E-3

MACH445-12/15/20

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature
with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc +0.5 V
DC Output or
I/O Pin Voltage0.5 V to Vcc +0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$

OPERATING RANGES

Temperature (T _A) Operating in Free Air 0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground
Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description Test Conditions		Min	Тур	Max	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$				v
Vol	Output LOW Voltage	I _{OL} = 24 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL} (Note 1)			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			۷
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	v
lн	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 3)			10	μA
 I(Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 3)			-100	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 3)			-100	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
lcc	Supply Current	V_{IN} = 0 V, Outputs Open (I_{OUT} = 0 mA) V _{CC} = 5.0 V, f =25 MHz, T _A = 25°C (Note 5)		255		mA

CAPACITANCE (Note 6)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V, T _A = 25°C,	6	pF
Соит	Output Capacitance	Vour = 2.0 V	f = 1 MHz	8	pF

Notes:

- 1. Total IoL for one PAL block should not exceed 128 mA.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL blockand capable of being loaded, enabled, and reset.
- 6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter				-12		
Symbol				Min	Max	Uni
ted				3	12	ns
tsa	Setup Time from Inp	ut, I/O, or	D-type	5		ns
	Feedback to Produc	t Term Clock	T-type	6		ns
tha	Register Data Hold 1	ime Using Product Term Clock		5		ns
tco _A	Product Term Clock to Output		4	14	ns	
twLA	Product Term, Clock Width		LOW	8		ns
twHA			HIGH	8		ns
	Maximum Frequency	Endowed Foodbook	D-type	52.6		МН
		External Feedback	T-type	50.0		мн
f маха	Using Product		D-type	58.8		МН
	Term Clock (Note 2)	Internal Feedback (fcnta)	T-type	55.6		МН
	No Feedback (Note 3)		62.5		мн	
tss	Setup Time from Input, I/O, or Feedback to Global Clock T-type		7		ns	
			8		ns	
tHS	Register Data Hold Time Using Global Clock		<u>d</u>	9	ns	
(tcos)	Global Clock to Output		(2	8)	ns	
twis	Global Clock Width		LOW	6		ns
twns		HIGH		6		ns
2	Maximum Frequency Using Global Clock (Note 2)	External Feedback	D-type	66.7		мн
			T-type	62.5		MH
f maxs			D-type	83.3		MH
		Internal Feedback (fcNTs)	T-type	76.9		MH
		No Feedback (Note 3)		83.3		мн
ts∟a	Setup Time from Input, I/O, or Feedback to Product Term Clock			5		ns
thla	Latch Data Hold Time Using Product Term Clock		5		ns	
tgoa	Product Term Gate to Output			16	ns	
tgwa	Product Term Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		6		ns	
ts∟s	Setup Time from Input, I/O, or Feedback to Global Gate		8		ns	
tHLS	Latch Data Hold Time Using Global Gate		0		ns	
tgos	Gate to Output			10	ns	
tgws	Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)			6		ns
tico	Input Register Clock	to Combinatorial Output			18	ns

Parameter			-1	2	
Symbol	Parameter Description		Min	Max	Unit
tics	Input Register Clock to Output Register Setup D-type T-type		9		ns
			10		ns
twicL	Input Register Clock Width		6		ns
twich	Input Register Clock width	HIGH	6		ns
f MAXIR	Maximum Input Register Frequency 1/(twicL + twich)		83.3		MHz
tigo	Input Latch Gate to Combinatorial Output			16	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch			18	ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		4		ns
tigss	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate		9		ns
twigL	Input Latch Gate Width LOW		6		ns
tar	Asynchronous Reset to Registered or Latched Output			16	ns
tarw	Asynchronous Reset Width (Note 2)		12		ns
tarr	Asynchronous Reset Recovery Time (Note 2)		10		ns
t AP	Asynchronous Preset to Registered or Latched Output			16	ns
tapw	Asynchronous Preset Width (Note 2)		12		ns
tapr	Asynchronous Preset Recovery Time (Note 2)		8		ns
tea	Input, I/O, or Feedback to Output Enable		2	12	ns
ter	Input, I/O, or Feedback to Output Disable		2	12	ns
Input Registe	er with Standard-Hold-Time Option				
t PDL	Input, I/O, or Feedback to Output Through Transparent Input Latch			14	ns
tsiR	Input Register Setup Time		2		ns
tHIR	Input Register Hold Time		3		ns
tsıL	Input Latch Setup Time		2		ns
tнıL	Input Latch Hold Time		3		ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Gate		4		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Gate		9		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches			16	ns

Parameter		-1	-12	
Symbol	Parameter Description	Min	Max	Unit
Input Registe	er with Zero-Hold-Time Option			
t _{PDL} I	Input, I/O, or Feedback to Output Through Transparent Input Latch		20	ns
tsir	Input Register Setup Time	6		ns
t _{HIR} 1	Input Register Hold Time	0		ns
tsı∟	Input Latch Setup Time	6		ns
t∺ı∟	Input Latch Hold Time	0		ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Gate	16		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Gate	18		ns
	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		22	ns

Notes:

1. See Switching Test Circuit at the end of this Data Book for test conditions.

2. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

3. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage0.5 V to Vcc +0.5 V
DC Output or
I/O Pin Voltage0.5 V to Vcc +0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 1)$			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	v
lя	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 3)			10	μA
lı.	Input LOW Leakage Current	V _{IN} = 0 V, V _{cc} = Max (Note 3)			-100	μA
Іоzн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
loz∟	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 3)			-100	μA
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 4)		-30	-160	mA
lcc	Supply Current	$V_{IN} = 0 V$, Outputs Open (lout = 0 mA), Vcc = 5.0 V, f =25 MHz T _A = 25°C (Note 5)		255		mA

CAPACITANCE (Note 6)

Parameter Symbol	Parameter Description	Test Conditio	ons ,	Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	$V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Notes:

- 1. Total IoL for one PAL block should not exceed 128 mA.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 3. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset. An actual I_{CC} value can be calculated by using the "Typical Dynamic I_{CC} Characteristics" Chart towards the end of this data sheet.
- 6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Parameter			-1	5	-2	20			
Symbol	Parameter Des	cription			Min	Max	Min	Max	Uni
tPD	Input, I/O, or Fe (Note 2)	edback to Combinat	orial Output		3	15	3	20	ns
tsa	Setup Time from	m Input, I/O, or		D-type	8		10		ns
		oduct Term Clock		T-type	9		11		ns
tHA	Register Data H	lold Time Using Proc	luct Term Clock	(8		10		ns
tCOA	Product Term C	lock to Output (Note	2)		4	18	4	22	ns
twLA	Product Term, Clock Width		LOW	9		12		ns	
twha			HIGH	9		12		ns	
				D-type	38.5		31.2		мн
	Maximum	External Feedback	$1/(t_{SA} + t_{COA})$	T-type	37		30.3		мн
	Frequency			D-type	47.6		37		мн
fmaxa		T-type	45.4		35.7		мн		
	(Note 3)	No Feedback (Note 4)	1/(twla + twha)	1. 965	55.6		41.7		мн
tss	Catura Timo fra			D-type	(10)		13		ns
	Setup Time from Input, I/O, or Feedback to Global Clock T-type		11		14		ns		
tHS	Register Data Hold Time Using Global Clock		0	_	0		ns		
tcos	Global Clock to Output (Note 2)		2	10 >	2	12	ns		
tw∟s			LOW	6		8		ns	
twнs	Global Clock W	Width		HIGH	6		8		ns
				D-type	50		40		мн
		External Feedback	1/(tss + tcos)	T-type	47.6		38.5		мн
f MAXS	Maximum Frequency			D-type	66.6		50		мн
	Using Global	Internal Feedback (f	nternal Feedback (fcnts)	T-type	62.5		47.6		мн
		No Feedback (Note 4)	1/(tw _L s + tw _H s)	1	83.3		62.5		мн
tsla	Setup Time fror Product Term C	tup Time from Input, I/O, or Feedback to		8		10		ns	
thla		d Time Using Produc	t Term Clock	· · ·	8		10		ns
tgoa	Product Term Gate to Output (Note 2)				19		22	ns	
tgwa	Product Term Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		9		12	-	ns		
ts∟s	Setup Time fror	n Input, I/O, or Feedl	back to Global (Gate	10		13		ns
tHLS	Latch Data Hold	Time Using Global	Gate		0		0		ns
tgos	Gate to Output	(Note 2)				11		12	ns
taws	1 M M M M M M M M M M M M M M M M M M M	dth LOW (for LOW tr GH transparent)	ansparent)		6		8		ns
tico		Clock to Combinatoria	al Output			20		25	ns

Parameter			-	15	-20			
Symbol	Parameter Description			Min	Max	Min	Max	Unit
tics	Input Register Clock to Output Register Se	etup E	0-type	15		20		ns
		Т	-type	16		21		ns
twicL	Innut Desister Clask Midth	L	.ow	6		8		ns
twicн	Input Register Clock Width	F	ligh	6		8		ns
f MAXIR	Maximum Input Register Frequency 1/(t	twicL + twicH))	83.3		62.5		MHz
tigo	Input Latch Gate to Combinatorial Output				20		25	ns
tigol	Input Latch Gate to Output Through Trans Output Latch	parent			22		27	ns
tigsa	Input Latch Gate to Output Latch Setup Us Product Term Output Latch Gate	sing		14		19		ns
tigss	Input Latch Gate to Output Latch Setup Us Output Latch Gate	sing Global		16		21		ns
twig∟	Input Latch Gate Width LOW			6		8		ns
tar	Asynchronous Reset to Registered or Latched Output			20		25	ns	
tarw	Asynchronous Reset Width (Note 3)		15		20		ns	
tarr	Asynchronous Reset Recovery Time (Note 3)		15		20		ns	
tap	Asynchronous Preset to Registered or Latched Output			20		25	ns	
tapw	Asynchronous Preset Width (Note 3)			15		20		ns
tapr	Asynchronous Preset Recovery Time (Not	te 3)		15		20		ns
tea	Input, I/O, or Feedback to Output Enable (I	Note 2)		2	15	2	20	ns
ter	Input, I/O, or Feedback to Output Disable ((Note 2)		2	15	2	20	ns
Input Regist	ter with Standard-Hold-Time Option						-	
tpdl.	Input, I/O, or Feedback to Output Through Transparent Input Latch	I .			17		22	ns
tsir	Input Register Setup Time		2		2		ns	
tHIR	Input Register Hold Time			4		5		ns
tsı∟	Input Latch Setup Time			2		2		ns
thil	Input Latch Hold Time		4		5		ns	
tslla	Setup Time from Input, I/O, or Feedback T Transparent Input Latch to Product Term C			10		12		ns
tslls	Setup Time from Input, I/O, or Feedback T Transparent Input Latch to Output Gate	Through		12		16		ns
tpdll.	Input, I/O, or Feedback to Output Through Input and Output Latches	Transparer	nt		19		24	ns

Parameter		-	15	-2	20	
Symbol	Parameter Description	Min	Max	Min	Max	Unit
Input Regist	ter with Zero-Hold-Time Option					
tPDL ¹	Input, I/O, or Feedback to Output Through Transparent Input Latch		23		30	ns
tsır ^ı	Input Register Setup Time	6		8		ns
t _{HIR}	Input Register Hold Time	0		0		ns
tsıL ¹	Input Latch Setup Time	6		8	· · ·	ns
tHIL	Input Latch Hold Time	0		0		ns
tslla ⁱ	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Gate	16	· ·	20		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Gate	18		24		ns
tPDLL ⁴	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		25		32	ns

Notes:

1. See Switching Test Circuit at the end of this Data Book for test conditions.

2. Parameters measured with 32 outputs switching.

3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

4. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS $V_{CC}=5.0~V,~T_{A}~=25^{\circ}C$ IoL (mA) 80 60 40 20 Vol (V) -1.0 -0.8 -0.6 -0.4 -0.2 .2 .4 .6 .8 1.0 **:2**0 -40 -60 -80 17468E-4 Output, LOW Iон (mA) 25 2 з 5 Voh (V) -2 -1 -25 -50 -75 -100 -125 _1₅₀ _ 17468E-5 **Output, HIGH** lı (mA) 20 -Vi (V) 5 -2 1 2 3 4 -1 20 40 60 80


MACH445-12/15/20

Input

400

17468E-6





The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter	eter		Тур	
Symbol	Parameter Description	PQFP	Unit	
θjc	Thermal impedance, junction to case		5	°C/W
θja	Thermal impedance, junction to ambient		38	°C/W
θ _{jma} Thermal impedance, junction to ambient with air flow	200 lfpm air	32	°C/W	
	400 lfpm air	28	• °C/W	
	600 lfpm air	26	°C/W	
		800 lfpm air	24	°C/W

Plastic θjc Considerations

The data listed for plastic θ c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ is tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

1

FINAL

MACH465-12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 208 pins in PQFP
- JTAG, 5-V, in-circuit programmable
- IEEE 1149.1 JTAG testing capability
- 256 macrocells
- 12 ns tep
- 83.3 MHz fort
- 146 Inputs with pull-up resistors
- 128 Outputs
- 384 flip-flops
 - 256 Macrocell flip-flops
 - 128 Input flip-flops

Up to 20 product terms per function, with XOR

- Flexible clocking
 - Four global clock pins with selectable edges
 - Asynchronous mode available for each macrocell
- 16 "PAL34V16" blocks
- Input and output switch matrices for high routability
- Fixed, predictable, deterministic delays
- Zero-hold-time input register option
- Peripheral Component Interconnect (PCI) compliant

GENERAL DESCRIPTION

The MACH465 is a member of AMD's high-performance EE CMOS MACH 4 family. This device has approximately 25 times the macrocell capability of the popular PAL22V10, with significant density and functional features that the PAL22V10 does not provide.

The MACH465 consists of 16 PAL blocks interconnected by a programmable central switch matrix. The central switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. Routability is further enhanced by an input switch matrix and an output switch matrix. The input switch matrix provides input signals with alternative paths into the central switch matrix; the output switch matrix provides flexibility in assigning macrocells to I/O pins.

The MACH465 has macrocells that can be configured as synchronous or asynchronous. This allows designers to implement both synchronous and asynchronous logic together on the same device. The two types of design can be mixed in any proportion, since the selection on each macrocell affects only that macrocell.


Up to 20 product terms per function can be assigned. It is possible to allocate some product terms away from a macrocell without losing the use of that macrocell for logic generation.

The MACH465 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type, T-type, J-K, or S-R to help reduce the number of product terms used. The flip-flop can also be configured as a latch. The register type decision can be made by the designer or by the software.

All macrocells can be connected to an I/O cell through the output switch matrix. The output switch matrix makes it possible to make significant design changes while minimizing the risk of pinout changes.



COM'L: -12/15/20




17470D-1

MACH465-12/15/20

2-76

CONNECTION DIAGRAM

Top View




PIN DESIGNATIONS

- GND = Ground
- i = Input
- I/O = Input/Output
- V_{CC} = Supply Voltage

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



-15 = 15 ns tPD-20 = 20 ns tPD

Valid Combinations				
MACH465-12				
MACH465-15	YC			
MACH465-20				

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH465 consists of sixteen PAL blocks connected by a central switch matrix. There are 128 I/O pins and 14 dedicated input pins feeding the central switch matrix. These signals are distributed to the sixteen PAL blocks for efficient design implementation. There are also 4 global clock pins.

All inputs and I/O pins have built-in pull-up resistors. While it is always good design practice to tie unused pins high, the pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

The PAL Blocks

Each PAL block in the MACH465 (Figure 1) contains a clock generator, a 90-product-term logic array, a logic allocator, 16 macrocells, an output switch matrix, 8 I/O cells, and an input switch matrix. The central switch matrix feeds each PAL block with 34 inputs. This makes the PAL block look effectively like an independent "PAL34V16".

In addition to the logic product terms, individual output enable product terms and two PAL block initialization product term are provided. Each I/O pin can be individually enabled. All flip-flops that are in the synchronous mode within a PAL block are initialized together by either of the PAL block initialization product terms.

The Central Switch Matrix and Input Switch Matrix

The MACH465 central switch matrix is fed by the input switch matrices in each PAL block. Each PAL block provides 16 internal feedback signals, 8 registered input signals, and 8 I/O pin signals to the input switch matrix. Of these 32 signals, 24 decoded signals are provided to the central switch matrix by the input switch matrix. The central switch matrix distributes these signals back to the PAL blocks in a very efficient manner that provides for high performance. The design software automatically configures the input and central switch matrices when fitting a design into the device.

The Clock Generator

Each PAL block has a clock generator that can generate four clock signals for use throughout the PAL block.

These four signals are available to all macrocells and I/O cells in the PAL block, whether in synchronous or asynchronous mode. The clock generator chooses the four signals from the eight possible signals given by the true and complement versions of the four global clock pin signals.

The Product-Term Array

The MACH465 product-term array consists of 80 product terms for logic use, eight product terms for output enable use, and two product terms for global PAL block initialization. Each macrocell has a nominal allocation of 5 product terms for logic, although the logic allocator allows for logic redistribution. Each I/O pin has its own individual output enable term. The initialization product terms provide asynchronous reset or preset to synchronous-mode macrocells in the PAL block.

The Logic Allocator

The logic allocator in the MACH465 takes the 80 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 20 product terms if in synchronous mode, or 18 product terms if in asynchronous mode. When product terms are routed away from a macrocell, it is possible to route all 5 product terms away, which precludes the use of the macrocell for logic generation; or it is possible to route only 4 product terms away, leaving one for simple function generation. The design software automatically configures the logic allocator when fitting the design into the device.

The logic allocator also provides an exclusive-OR gate. This gate allows generation of combinatorial exclusive-OR logic, such as comparison or addition. It allows registered exclusive-OR functions, such as CRC generation, to be implemented more efficiently. It also makes in possible to emulate all flip-flop types with a D-type flip-flop. Register type emulation is automatically handled by the design software.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

Table 1. Logic Allocation

Macrocell	Available Clusters
MO	C0, C1, C2
M1	C0, C1, C2, C3
M2	C1, C2, C3, C4
M3	C2, C3, C4, C5
M4	C3, C4, C5, C6
M5	C4, C5, C6, C7
M6	C5, C6, C7, C8
' M7	C6, C7, C8, C9
M8	C7, C8, C9, C10
M9	C8, C9, C10, C11
M10	C9, C10, C11, C12
M11	C10, C11, C12, C13
M12	C11, C12, C13, C14
M13	C12, C13, C14, C15
M14	C13, C14, C15
M15	C14, C15

The Macrocell and Output Switch Matrix

The MACH465 has 16 macrocells, half of which can drive I/O pins; this selection is made by the output switch matrix. Each macrocell can drive one of four I/O cells. The allowed combinations are shown in Table 2. Please refer to Figure 1 for macrocell and I/O pin numbers.

Table 2.	Output	Switch	Matrix	Combinations
----------	--------	--------	--------	--------------

Macrocell	Routable to I/O Pins
M0, M1	1/05, 1/06, 1/07, 1/00
M2, M3	1/06, 1/07, 1/00, 1/01
M4, M5	1/07, 1/00, 1/01 1/02
M6, M7	1/00, 1/01, 1/02 1/03
M8, M9	1/01, 1/02, 1/03, 1/04
M10, M11	1/02, 1/03, 1/04, 1/05
M12, M13	1/03, 1/04, 1/05, 1/06
M14, M15	1/04, 1/05, 1/06, 1/07
I/O Pin	Available Macrocells
1/00	M0, M1, M2, M3, M4, M5, M6, M7
I/O1	M2, M3, M4, M5, M6, M7, M8, M9
1/02	M4, M5, M6, M7, M8, M9, M10, M11
I/O3	M6, M7, M8, M9, M10, M11, M12, M13
1/04	M8, M9, M10, M11, M12, M13, M14, M15
I/O5	M10, M11, M12, M13, M14, M15, M0, M1
I/O6	M12, M13, M14, M15, M0, M1, M2, M3
1/07	M14, M15, M0, M1, M2, M3, M4, M5

The macrocells can be configured as registered, latched, or combinatorial. In combination with the logic allocator, the registered configuration can be any of the standard flip-flop types. The macrocell provides internal feedback whether configured with or without the flipflop, and whether or not the macrocell drives an I/O cell.

The flip-flop clock depends on the mode selected for the macrocell. In synchronous mode, any of the PAL block clocks generated by the Clock Generator can be used. In asynchronous mode, the additional choice of either edge of an individual product-term clock is available.

Initialization can be handled as part of a bank of macrocells via the PAL block initialization terms if in synchronous mode, or individually if in asynchronous mode. In synchronous mode, one of the PAL block product terms is available each for preset and reset. The swap function determines which product term drives which function. This allows initialization polarity compatibility with the MACH 1 and 2 series. In asynchronous mode, one product term can be used either to drive reset or preset.

The I/O Cell

The I/O cell in the MACH465 consists of a three-state buffer and an input flip-flop. The I/O cell is driven by one of the macrocells, as selected by the output switch matrix. Each I/O cell can take its input from one of eight macrocells. The three-state buffer is controlled by an individual product term. The direct I/O signal is available to the input switch matrix, and can be used if desired.

JTAG Testing

JTAG is the commonly used acronym for the IEEE Standard 1149.1–1990. The JTAG standard defines and output pins, logic control functions, and instructions. AMD has incorporated this standard into the MACH465 device.

The JTAG standard was developed as a means of providing both board-level and device-level testing. Details on this feature can be found in the application note titled, *Introduction to JTAG and Five-Volt Programming with MACH 3 and 4 Devices*, at the end of this data book.

Five-Volt Programming

Another benefit from the JTAG circuitry that AMD has derived is the ability to use the JTAG port for five-volt programming. This allows the device to be soldered to the board before programming. Once the device is attached, the delicate Plastic Quad Flat Pack, or PQFP, leads are protected from programming and testing operations that could potentially damage them. Programming and verification of the device is done serially which is ideal for on-board programming since it only requires the use of the Test Access Port, along with the additional ENABLE*pin. Programming can also be done in any JTAG chain.

Details on this feature can also be found in the *Introduction to JTAG and Five-Volt Programming with MACH 3 and 4 Devices* application note, at the end of this data book.

Zero-Hold-Time Input Register

The MACH465 device has a zero-hold time (ZHT) fuse. This fuse controls the time delay associated with loading data into all I/O cell registers and latches in the MACH465 device.

When programmed, the ZHT fuse increases the data path setup delays to input storage elements, matching equivalent delays in the clock path. When the fuse is erased, the setup time to the input storage element is minimized.

This feature facilitates doing worst-case designs for which data is loaded from sources which have low (or zero) minimum output propagation delays from clock edges.




Figure 1. MACH465 PAL Block

1/4/00-3

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature
with Power Applied
Supply Voltage with
Respect to Ground
DC Input Voltage –0.5 V to Vcc +0.5 V
DC Output or
I/O Pin Voltage0.5 V to Vcc +0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$

OPERATING RANGES

Commercial (C) Devices
Temperature (T _A) Operating in Free Air 0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground
Operating ranges define those limits between which the functionality of the device is guaranteed.
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Eurotionality at

Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V _{он}	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 1)$			0.5	V
Vin	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	v
Ьн	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 3)			10	μA
l _{it.}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 3)			-100	μA
Іогн	Off-State Output Leakage Current HIGH	$\label{eq:Vout} \begin{split} V_{\text{OUT}} &= 5.25 \text{ V}, \ V_{\text{CC}} = \text{Max} \\ V_{\text{IN}} &= V_{\text{IH}} \text{ or } V_{\text{IL}} \ (\text{Note 3}) \end{split}$			-100	μA
lozi,	Off-State Output Leakage Current LOW				10	μA
Isc	Output Short-Circuit Current	V _{out} = 0.5 V, V _{cc} = Max (Note 4)	-30		-160	mA
Icc	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA), V _{CC} = 5.0 V, f =25 MHz T _A = 25°C (Note 5)		285		mA

CAPACITANCE (Note 6)

Parameter Symbol	Parameter Description	Test Conditio	ns	Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Notes:

1. Total IoL for one PAL block should not exceed 128 mA.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. I/O pin leakage is the worst case of IIL and IozL (or IIH and IozH).

 Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vouτ = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Parameter				1	2		
Symbol	Parameter Descript	on		Min	Max	Unit	
tep	Input, I/O, or Feedbar Combinatorial Output			3	12	ns	
tsa	Setup Time from Inpu	it, I/O, or	D-type	5		ns	
	Feedback to Product	Term Clock	T-type	6		ns	
tha	Register Data Hold T	ime Using Product Term Clock		5		ns	
tcoa	Product Term Clock t	o Output		4	14	ns	
twla	Product Term, Clock	Width	LOW	8		ns	
twha			HIGH	8		ns	
		External Feedback	D-type	52.6		MH	
	Maximum Frequency		T-type	50.0		MH:	
fmaxa	Using Product	Internal Ecodhook (fama)	D-type	58.8		MH	
	Term Clock (Note 2)	Internal Feedback (f _{CNTA})	T-type	55.6		MHz	
	(No Feedback (Note 3)		62.5		MH	
tss	Setup Time from Inpu	ut, I/O, or Feedback	D-type	7		ns	
	to Global Clock	· ·	T-type	8		ns	
tнs	Register Data Hold Time Using Global Clock		0		ns		
tcos	Global Clock to Output		2	8	ns		
tw∟s	Global Clock Width		LOW	6		ns	
twns			HIGH	6		ns	
1		External Feedback	D-type	66.7		MH:	
Í	Maximum Frequency	External Feedback	T-type	62.5		MH:	
fmaxs	Using Global	D-type	83.3		MH:		
	Clock (Note 2)	Internal Feedback (f _{CNTA})	T-type	76.9		MH	
		No Feedback (Note 3)		83.3		MH	
tsla	Setup Time from Input, I/O, or Feedback to Product Term Clock		5		na		
thla	Latch Data Hold Time	Using Product Term Clock		5		ns	
tgoa	Product Term Gate to	Output			16	ns	
tgwa	Product Term Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		6		ns		
tsls	Setup Time from Inpu	it, I/O, or Feedback to Global Gate		8		ns	
t⊦∟s	Latch Data Hold Time Using Global Gate		0		ns		
tgos	Gate to Output				10	ns	
tgws	Global Gate Width LC or HIGH (for HIGH tra	DW (for LOW transparent) ansparent)		6		ns	
tico	Input Register Clock	to Combinatorial Output			18	ns	

Parameter			-1	2	
Symbol	Parameter Description		Min	Max	Unit
tics	Input Register Clock to Output Register Setup	D-type	9		ns
		T-type	10		ns
twicL		LOW	6		ns
twicн	Input Register Clock Width	HIGH	6		ns
f MAXIR	Maximum Input Register Frequency 1/(twicL + twicн)		83.3		MHz
tigo	Input Latch Gate to Combinatorial Output			16	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch	-		18	ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		4		ns
tiess	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate		9		ns
twigL	Input Latch Gate Width LOW		6		ns
tar	Asynchronous Reset to Registered or Latched Output			16	ns
tarw	Asynchronous Reset Width (Note 2)		12		ns
tarr	Asynchronous Reset Recovery Time (Note 2)		10		ns
t _{AP} ·	Asynchronous Preset to Registered or Latched Output			16	ns
tapw	Asynchronous Preset Width (Note 2)		12		ns
tapr	Asynchronous Preset Recovery Time (Note 2)		8		ns
tea	Input, I/O, or Feedback to Output Enable		2	12	ns
ter	Input, I/O, or Feedback to Output Disable		2	12	ns
nput Registe	r with Standard-Hold-Time Option				
tPDL .	Input, I/O, or Feedback to Output Through Transparent Input Latch			14	ns
tsin	Input Register Setup Time		2		ns
thire	Input Register Hold Time		3		ns
tsiL	Input Latch Setup Time		2		ns
thil	Input Latch Hold Time		3		ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Gate		4		ns
tsills	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Gate		9		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches			16	ns

Parameter	· · · · · · · · · · · · · · · · · · ·	-1	2	
Symbol	Parameter Description	Min	Max	Unit
Input Registe	r with Zero-Hold-Time Option			
t _{PDL}	Input, I/O, or Feedback to Output Through Transparent Input Latch		20	ns
tsin	Input Register Setup Time	6		ns
thin	Input Register Hold Time	0		ns
tsıL	Input Latch Setup Time	6		ns
t _{HIL} I	Input Latch Hold Time	0		ns
tslla ⁱ	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Gate	16		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Gate	18		ns
tPDLL ¹	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		22	ns

Notes:

1. See Switching Test Circuit in the back of this Data Book for test conditions.

2. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

3. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature
with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage –0.5 V to Vcc +0.5 V
DC Output or
I/O Pin Voltage0.5 V to Vcc +0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$

OPERATING RANGES

Commercial (C) Devices
Temperature (T _A) Operating in Free Air 0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
Stresses above those listed under Absolute Maximum

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V _{он}	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 1)$			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			v
Vı∟	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	v
Ін	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max (Note 3)	1		10	μA
la_	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 3)			-100	μA
Іодн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-100	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 3)			10	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (l _{ouτ} = 0 mA), V _{cc} = 5.0 V, f =25 MHz T _A = 25°C (Note 5)		285		mA

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

CAPACITANCE (Note 6)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 \text{ V}, \text{T}_{\text{A}} = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

Notes:

1. Total IoL for one PAL block should not exceed 128 mA.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. I/O pin leakage is the worst case of IIL and IozL (or IIH and IozH).

4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter				-15		-20			
Symbol	Parameter Description			Min	Max	Min	Max	Uni	
tpd	Input, I/O, or Feedback to Combinatorial Output (Note 2)			3	15	3	20	ns	
tsa	Setup Time from	n Input, I/O, or		D-type	8		10		ns
	Feedback to Pr	oduct Term Clock		T-type	9		11		ns
tна	Register Data H	lold Time Using Proc	luct Term Clock	(8		10		ns
tcoa	Product Term C	lock to Output (Note	2)		4	18	4	22	ns
twLA	Product Term, C	Clock Width		LOW	9		12		ns
twha	- Todact Territ, C			HIGH	9		12		ns
				D-type	38.5		31.2		МН
	Maximum	External Feedback	1/(ISA + ICOA)	T-type	37		30.3		мн
fmaxa	Frequency Using Product			D-type	47.6		37		мн
IMAAA	Term Clock	Internal Feedback	(ÎCNTA)	T-type	45.4		35.7		мн
.	(Note 3)	No Feedback 1/(twLA + twr (Note 4)			55.6		41.7		мн
tss	tss Setup Time from Input, I/O, or Feedback D-type T-type T-type		hack	D-type	10		13		ns
			11		14		ns		
t∺s	Register Data Hold Time Using Global Clock		0		0		ns		
tcos	Global Clock to	Output (Note 2)			2	10	2	12	ns
tw∟s	Clabel Cleak W	: -14L		LOW	6		8		ns
twнs	Global Clock W	iain		HIGH	6		8		ns
		External Feedback 1/(tss +		D-type	50		40		МН
			1/(tss + tcos)	T-type	47.6		38.5		MH
f _{MAXS}	Maximum Frequency			D-type	66.6		50		мн
	Using Global Clock (Note 3)	Internal Feedback	(fcnts)	T-type	62.5		47.6		мн
	CIOCK (NOLE 3)	No Feedback (Note 4)	1/(tw∟s + twнs)		83.3		62.5		мн
tsla	Setup Time from Product Term C	n Input, I/O, or Feedl Clock	back to		8		10		ns
thLA		Time Using Produc	t Term Clock		8		10		ns
tgoa	Product Term Gate to Output (Note 2)				19		22	ns	
tgwa	Product Term Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		9		12		ns		
tsLs	Setup Time from Input, I/O, or Feedback to Global Gate			10		13	÷	ns	
this	Latch Data Hold Time Using Global Gate		0		0		ns		
tgos	Gate to Output (Note 2)				11		12	ns	
tgws		dth LOW (for LOW tr GH transparent)	ansparent)		6		8		ns
tico	Input Register (Clock to Combinatoria	al Output			20		25	ns

Parameter				-15		-20	
Symbol	mbol Parameter Description		Min	Max	Min	Max	Unit
tics	Input Register Clock to Output Register Setup D-type		15		20		ns
		T-type	16		21		ns
twic		LOW	6		8		ns
twich	Input Register Clock Width	HIGH	6		8		ns
f MAXIR	Maximum Input Register Frequency 1/(twict +	· twicн)	83.3	1	62.5		MHz
tigo	Input Latch Gate to Combinatorial Output		1	20	1	25	ns
tigol	Input Latch Gate to Output Through Transparen Output Latch	t		22		27	ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		14		19		ns
tigss	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate				21		ns
twigL	Input Latch Gate Width LOW				8		ns
tar	Asynchronous Reset to Registered or Latched Output			20		25	ns
tarw	Asynchronous Reset Width (Note 3)				20		ns
tarr	Asynchronous Reset Recovery Time (Note 3)				20		ns
tap	Asynchronous Preset to Registered or Latched	Output		20		25	ns
tapw	Asynchronous Preset Width (Note 3)		15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 3)		15		20		ns
tea	Input, I/O, or Feedback to Output Enable (Note	2)	2	15	2	20	ns
ter	Input, I/O, or Feedback to Output Disable (Note	2)	2	15	2	20	ns
nput Regist	er with Standard-Hold-Time Option						
t PDL	Input, I/O, or Feedback to Output Through Transparent Input Latch			17		22	ns
tsin	Input Register Setup Time		2		2		ns
thin	Input Register Hold Time		4		5		ns
tsıL	Input Latch Setup Time				2		ns
thil	Input Latch Hold Time		4		5		ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Gate		10		12		ns
tsuus	Setup Time from Input, I/O, or Feedback Throug Transparent Input Latch to Output Gate	lh	12		16		ns
t PDLL	Input, I/O, or Feedback to Output Through Trans Input and Output Latches	sparent		19		24	ns

Parameter		-	-15		20	
Symbol	Parameter Description	Min	Max	Min	Max	Unit
Input Regist	ter with Zero-Hold-Time Option			•		
tpol ¹	Input, I/O, or Feedback to Output Through Transparent Input Latch		23		30	ns
tsin	Input Register Setup Time	6		8		ns
thir	Input Register Hold Time	0	T	0		ns
tsiL	Input Latch Setup Time	6		8		ns
tHIL ^I	Input Latch Hold Time	0		0		ns
tslla ⁱ	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Gate	16		20		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Gate	18		24		ns
tpdll	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		25		32	ns

Notes:

1. See Switching Test Circuit at the end of this Data Book for test conditions.


2. Parameters measured with 32 outputs switching.

3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

4. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

 $V_{CC}=5.0~V,~T_A~=25^\circ C$







17470D-4



17470D-5





The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL THERMAL GUIDELINES

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PQFP	Unit
θjc	Thermal impedance, junction to case		4.7	°C/W
θja	Thermal impedance, junction to ambient		23.2	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	20.6	°C/W
	ambient with air flow	400 lfpm air	17.7	°C/W
		600 lfpm air	15.1	°C/W
		800 lfpm air	13.8	°C/W

Plastic θjc Considerations

The data listed for plastic θ_{jc} are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_{jc} measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_{jc} tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

4

CHAPTER


-2

GENERAL INFORMATION




Switching Waveforms	3-3
Key to Switching Waveforms	3-6
Switching Test Circuit	3-6
f _{MAX} Parameters	3-7
Endurance Characteristics	3-8
Input/Output Equivalent Schematics	3-8
Power-Up Reset	3-10
Using Preload and Observability	3-11
Development Systems	3-12
Approved Programmers	3-14
Programmer Socket Adapters	3-15
Design Tool Support for MACH Devices	3-17
Physical Dimensions	3-25


SWITCHING WAVEFORMS




3. Input rise and fall times 2 ns-4 ns typical.

SWITCHING WAVEFORMS









Latched Input and Output (MACH 2, 3, and 4)

Notes:

- VT = 1.5 V.
 Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-4 ns typical.

SWITCHING WAVEFORMS






Output Disable/Enable

Notes:


- VT = 1.5 V.
 Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-4 ns typical.

3

KEY TO SWITCHING WAVEFORMS



SWITCHING TEST CIRCUIT



			Commercial		Measured
Specification	S ₁	CL	R ₁	R ₂	Output Value
t _{PD} , tco	Closed				1.5 V
tea	$Z \rightarrow H$: Open $Z \rightarrow L$: Closed	35 pF	300 Ω	390 Ω	1.5 V
ten	$H \rightarrow Z$: Open L $\rightarrow Z$: Closed	5 pF			$\begin{array}{l} H \rightarrow Z \text{:} \ V_{OH} - 0.5 \ V \\ L \rightarrow Z \text{:} \ V_{OL} + 0.5 \ V \end{array}$

*Switching several outputs simultaneously should be avoided for accurate measurement.

fMAX PARAMETERS


The parameter f_{MAX} is the maximum clock rate at which the device is guaranteed to operate. Because the flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs, f_{MAX} is specified for three types of synchronous designs.

The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals ($t_s + t_{co}$). The reciprocal, f_{MAX}, is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This f_{MAX} is designated "f_{MAX} external."

The second type of design is a single-chip state machine with internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop outputs. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs. This f_{MAX} is designated "f_{MAX} internal". A simple internal counter is a good example of this type of design; therefore, this parameter is sometimes called "f_{CNT}." The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time ($t_s + t_H$). However, a lower limit for the period of each f_{MAX} type is the minimum clock period ($t_{WH} + t_{WL}$). Usually, this minimum clock period determines the period for the third f_{MAX}, designated "f_{MAX} no feedback."

For devices with input registers, one additional f_{MAX} parameter is specified: f_{MAXIR} . Because this involves no feedback, it is calculated the same way as f_{MAX} no feedback. The minimum period will be limited either by the sum of the setup and hold times ($t_{SIR} + t_{HIR}$) or the sum of the clock widths ($t_{WICL} + t_{WICH}$). The clock widths are normally the limiting parameters, so that f_{MAXIR} is specified as 1/($t_{WICL} + t_{WICH}$). Note that if both input and output registers are use in the same path, the overall frequency will be limited by t_{CCs}.

All frequencies except f_{MAX} internal are calculated from other measured AC parameters. f_{MAX} internal is measured directly.



General Information

ENDURANCE CHARACTERISTICS


The MACH families are manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in

bipolar parts. As a result, the device can be erased and reprogrammed, a feature which allows 100% testing at the factory.


Endurance Characteristics

Parameter Symbol	Parameter Description	Min	Units	Test Conditions
		10	Years	Max Storage Temperature
tor	Min Pattern Data Retention Time	20	Years	Max Operating Temperature
N	Max Reprogramming Cycles	100	Cycles	Normal Programming Conditions


INPUT/OUTPUT EQUIVALENT SCHEMATICS (For MACH110, MACH120, MACH130, MACH210, MACH220, MACH230, MACH355, MACH435, MACH445, and MACH465)




Input




Output



INPUT/OUTPUT EQUIVALENT SCHEMATICS (For MACH111, MACH131, MACH211, MACH221, and MACH231)






POWER-UP RESET

The MACH devices have been designed with the capability to reset during system power-up. Following powerup, all flip-flops will be reset to LOW. The output state will depend on the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways V_{CC} can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- 1. The Vcc rise must be monotonic.
- 2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Мах	Unit
tPR	Power-Up Reset Time	10	μs
ts	Input or Feedback Setup Time	See	
tw∟	Clock Width LOW	Switching Characteris	tics



Power-Up Reset Waveform

AMD 🎝

USING PRELOAD AND OBSERVABILITY

In order to be testable, a circuit must be both controllable and observable. To achieve this, the MACH devices incorporate register preload and observability.

In preload mode, each flip-flop in the MACH device can be loaded from the I/O pins, in order to perform functional testing of complex state machines. Register preload makes it possible to run a series of tests from a known starting state, or to load illegal states and test for proper recovery. This ability to control the MACH device's internal state can shorten test sequences, since it is easier to reach the state of interest.

The observability function makes it possible to see the internal state of the buried registers during test by overriding each register's output enable and activating the output buffer. The values stored in output and buried registers can then be observed on the I/O pins. Without this feature, a thorough functional test would be impossible for any designs with buried registers.


While the implementation of the testability features is fairly straightforward, care must be taken in certain instances to insure valid testing.

One case involves asynchronous reset and preset. If the MACH registers drive asynchronous reset or preset lines and are preloaded in such a way that reset or preset are asserted, the reset or preset may remove the preloaded data. This is illustrated in Figure 1. Care should be taken when planning functional tests, so that states that will cause unexpected resets and presets are not preloaded.

Another case to be aware of arises in testing combinatorial logic. When an output is configured as combinatorial, the observability feature forces the output into registered mode. When this happens, all product terms are forced to zero, which eliminates all combinatorial data. For a straight combinatorial output, the correct value will be restored after the preload or observe function, and there will be no problem. If the function implements a combinatorial latch, however, it relies on feedback to hold the correct value, as shown in Figure 2. As this value may change during the preload or observe operation, you cannot count on the data being correct after the operation. To insure valid testing in these cases, outputs that are combinatorial latches should not be tested immediately following a preload or observe sequence, but should first be restored to a known state.

All MACH 1 devices support preload and all MACH 2 devices support both preload and observability.

Contact individual programming vendors in order to verify programmer support.






Figure 2. Combinatorial Latch

19829A-21

DEVELOPMENT SYSTEMS (subject to change) For more information on the products listed below, please consult the AMD FusionPLD Catalog.

MANUFACTURER	SOFTWARE DEVELOPMENT SYSTEMS		
Advanced Micro Devices, Inc. P.O. Box 3453, MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	MACHXL [®] Software Ver. 2.0		
Advanced Micro Devices, Inc. P.O. Box 3453, MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	Design Center/AMD Software		
Advanced Micro Devices, Inc. P.O. Box 3453, MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	AMD-ABEL Software Data I/O MACH Fitters		
Advanced Micro Devices, Inc. P.O. Box 3453, MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	PROdeveloper/AMD Software PROsynthesis/AMD Software		
Cadence Design Systems 555 River Oaks Pkwy San Jose, CA 95134 (408) 943-1234	ComposerPIC™ Designer (Requires MACH Fitter) Verilog, LeapFrog, RapidSim Simulators (Models also available from Logic Modeling) Ver. 3.3		
Capilano Computing 960 Quayside Dr., Suite 406 New Westminster, B.C. Canada V3M 6G2 (800) 444-9064 or (604) 552-6200	MacABEL™ Software (Requires SmartPart MACH Fitter)		
CINA, Inc. P.O. Box 4872 Mountain View, CA 94040 (415) 940-1723	SmartCAT Circuit Analyzer		
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 332-8246 or (206) 881-6444	ABEL™-5 Software (Requires MACH Fitter) Synario™ Software		
iNt GmbH Busenstrasse 6 D-8033 Martinsried, Munich, Germany (89) 857-6667	PLDSim 90		
ISDATA GmbH Daimlerstr. 51 D7500 Karlsruhe 21 Germany Germany: 0721/75 10 87 U.S.: (510) 531-8553	LOG/iC™ Software (Requires MACH Fitter)		
Logic Modeling 19500 NW Gibbs Dr. P.O. Box 310 Beaverton, OR 97075 (503) 690-6900	SmartModel [®] Library		
Logical Devices, Inc. 692 S. Military Trail Deerfield Beach, FL 33442 (800) 331-7766 or (305) 428-6868	CUPL [™] Software		

AMD

DEVELOPMENT SYSTEMS (subject to change) (continued)		
MANUFACTURER	SOFTWARE DEVELOPMENT SYSTEMS	
Mentor Graphics Corp. 8005 S.W. Boeckman Rd. Wilsonville, OR 97070-7777 (800) 547-3000 or (503) 685-7000	PLDSynthesis™ (Requires MACH Fitter) QuickSim Simulator (Models also available from Logic Modeling)	
MicroSim Corp. 20 Fairbanks Irvine, CA 92718	Design Center Software (Requires MACH Fitter)	

MINC Incorporated 6755 Earl Drive, Suite 200 Colorado Springs, CO 80918 (800) 755-FPGA or (719) 590-1155

OrCAD 3175 N.W. Aloclek Dr. Hillsboro, OR 97124 (503) 690-9881

(714) 770-3022

SUSIE-CAD 10000 Nevada Highway, Suite 201 Boulder City, NV 89005 (702) 293-2271

Teradyne EDA 321 Harrison Ave. Boston, MA 02118 (800) 777-2432 or (617) 422-2793

Viewlogic Systems, Inc. 293 Boston Post Road West Marlboro, MA 01752 (800) 442-4660 or (508) 480-0881

MANUFACTURER

Acugen Software, Inc. 427-3 Amherst St., Suite 391

Nashua, NH 03063 (603) 891-1995

ViewPLD or PROPLD (Requires PROSim Simulator MACH Fitter) ViewSim Simulator (Models for ViewSim also available from Logic Modeling)

PLDesigner[™]-XL Software

(Requires MACH Fitter)

Programmable Logic Design Tools 386+

Schematic Design Tool 386+

Digital Simulation Tools

SUSIE[™] Simulator

MultiSIM Interactive Simulator LASAR

TEST GENERATION SYSTEM

ATGEN™ Test Generation Software

PLDCheck 90

iNt GmbH Busenstrasse 6 D-8033 Martinsried, Munich, Germany (87) 857-6667

Advanced Micro Devices is not responsible for any information relating to the products of third parties. The inclusion of such information is not a representation nor an endorsement by AMD of these products.

APPROVED PROGRAMMERS (subject to change)

For more information on the products listed below, please consult the AMD FusionPLD Catalog.

MANUFACTURER	PROGRAMMER CONFIGURATION
Advin Systems, Inc. 1050-L East Duane Ave. Sunnyvale, CA 94086 (408) 243-7000	Pilot U84
BP Microsystems 100 N. Post Oak Rd. Houston, TX 77055-7237 (800) 225-2102 or (713) 688-4600	BP1200
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 332-8246 or (206) 881-6444	UniSite™ • Model 3900 AutoSite
Logical Devices Inc./Digelec 692 S. Military Trail Deerfield Beach, FL 33442 (800) 331-7766 or (305) 428-6868	ALLPRO™–88
SMS North America, Inc. 16522 NE 135th Place Redmond, WA 98052 (800) 722-4122 or SMS Im Grund 15 D-7988 Vangen Im Allgau, Germany 07522-5018	Sprint/Expert
Stag Microsystems Inc. 1600 Wyatt Dr. Suite 3 Santa Clara, CA 95054 (408) 988-1118 or Stag House Martinfield, Welwyn Garden City Herfordshire UK AL7 1JT 707-332148	Stag Quazar
System General 510 S. Park Victoria Dr. Milpitas, CA 95035 (408) 263-6667 or 3F, No. 1, Alley 8, Lane 45 Bao Shing Rd., Shin Diau Taipei, Taiwan 2-917-3005	Turpro-1

APPROVED ON-BOARD PROGRAMMERS

MANUFACTURER	PROGRAMMER CONFIGURATION	
Corelis, Inc. 12607 Hidden Creek Way, Suite H Cerritos, California 70703 (310) 926-6727	JTAG PROG	
Advanced Micro Devices P.O. Box 3453, MS-1028 Sunnyvale, CA 94088-3453 (800) 222-9323	МАСНрго	

PROGRAMMER SOCKET ADAPTERS (subject to change)

MANUFACTURER	PART NUMBER
EDI Corporation P.O. Box 366 Patterson, CA 95363 (209) 892-3270	Contact Manufacturer
Emulation Technology 2344 Walsh Ave., Bldg. F Santa Clara, CA 95051 (408) 982-0660	Contact Manufacturer
Logical Systems Corp. P.O. Box 6184 Syracuse, NY 13217-6184 (315) 478-0722	Contact Manufacturer
Procon Technologies, Inc. 1333 Lawrence Expwy, Suite 207 Santa Clara, CA 95051 (408) 246-4456	Contact Manufacturer

Design Tool Support for MACH Devices

Advanced Micro Devices

Customers have described the ideal programmable logic design environment as one that supports several different design entry methods, is architecture independent, has an easy to use interface, tightly integrates schematic entry and timing simulation, and offers state of the art technology such as multiple device partitioning across different types of programmable logic devices. Others feel that the ideal programmable design environment should interface tightly to PCB layout and mixed digital and analog simulation tools, while still other customers feel the ideal design tool should support devices from many different programmable logic vendors.

The trouble is that everyone's picture of the ideal programmable logic design environment is different. That's why AMD offers its customers a choice of software and programming tools for designing with MACH devices. With MACH devices, customers have a choice of design environments:

Support for universal design tools customers already own: MACH device fitters and libraries are available from Cadence, Data I/O, Logical Devices, Synopsys Logic Modeling, Mentor, MicroSim, Minc, OrCAD, SUSIE-CAD, Synopsys, and Viewlogic for PC-based and workstation environments. These add-on MACH device Fitters and libraries are available at little or no additional cost from the design tool vendor. Most AMD PAL customers find that an add-on Fitter and MACH device libraries is all that is required to get started designing with AMD MACH devices.

In addition, add-on MACH device Fitters for Data I/O's ABEL software are also available from AMD and its distributors.

AMD-only versions of popular third-party design tools: Through AMD and its resellers, customers can purchase AMD-only versions of MicroSim's "Design Center" and Data I/O's "ABEL-6" and "Synario". These systems offer complete start-tofinish third-party support for MACH in a single integrated environment. These AMD-only versions also allow customers who are considering upgrading their design tools a chance to get started with higher-end tools at a lower cost. Later on, the customer can upgrade to a full universal version of these tools through the tool vendor at a reduced cost.


 AMD-developed MACHXL software for very lowcost, text-based design environments.


Each of these scenarios are discussed in the sections that follow.

Support for Universal Design Environments

AMD's MACH devices are supported by AMD FusionPLD partners, a select group of leading thirdparty design tool vendors with proven track records. Actual development work with these vendors begins far in advance of AMD's introduction of new devices. Each FusionPLD partner adheres to AMD's strict quality and certification requirements. The end result is timely support of new AMD MACH devices on a large number of platforms.

Designing with MACH devices is almost as easy as designing with AMD PAL devices. Customers begin theidesign using traditional design entry methods— Boclean equations, schematic capture, state machine syntax, VHDL, Verilog, or a design tool's HDL—and move through logic synthesis before functionally simulating their design to verify the logic. Once a designer completes the design phase, they move on to the implementation phase where the compiler will partition the logic. An add-on MACH Fitter available from the third-party tool vendor performs the placement and routing steps completely within the native third-party design tool environment.





General MACH design flow for third-party design environments


Once the design has been implemented in a MACH device, the designer can verify its operation with the design tool's timing simulator and waveform analysis tools.

Note that Cadence, Mentor, MicroSim, Synopsys and Viewlogic customers who have not used these tools for PAL device designs before may also need to acquire a logic compiler for logic synthesis and minimization. These customers should verify that they have the appropriate programmable logic compiler either by running a PAL device through their system or by contacting their design tool account representative:

- Cadence: PIC-Designer software
- Data I/O: Synario software
- Data I/O: ABEL-6
- Mentor: PLD Synthesis II software
- MicroSim: PLSyn software
- Synopsys: Minc PLDesigner-XL software
- Viewlogic PRO Series: PROPLD software
- Viewlogic WorkView or PowerView: ViewPLD software

MACH device Fitters for these environments can be obtained directly from the third party tool vendor.

AMD



Devices Supported	MACH110, 120, 130, 210, 215, 220, 230, and 435 devices
Design Entry	ABEL-6 for PC-DOS required
AMD Ordering Part Number	PLDSW/AMDABELB1322

Add-on MACH Fitters for Data I/O ABEL software version 6.0 or above are available from AMD and its distributors as well as Data I/O. MACH Fitters for ABEL software integrate tightly into the customer's existing ABEL-6 design environment, providing a transparent link between ABEL design descriptions and MACHspecific device Fitters. Everything a customer needs to design with MACH devices is right there in the Data I/O environment. Customers develop their designs using ABEL syntax, then compile and functionally simulate the design before choosing the SmartPart MACH Fitter from the menu. The MACH Fitter will automatically place and route the device and create the JEDEC file.

Recommended System Configuration

- ABEL-6 for PC-DOS already installed
- 640 Kbyte conventional memory, 2-4 Mbyte extended memory
- 4 Mbyte additional disk space

AMD-only Versions of Third-Party Tools

AMD and its distributors resell AMD-only versions of popular third-party design tools from MicroSim, Data I/O, and Viewlogic. These resale arrangements allow AMD to offer its customers state-of-the-art desktopbased design tools at affordable prices. All these third-party tools are AMD-certified, so designers can be confident of their resulting pinouts and JEDEC files. Most also include one year of free device updates for new MACH devices and maintenance. All these AMDonly third-party design tools can also be upgraded to full universal versions supporting other device manufacturers through the third-party tool vendor at a substantial discount.

Each of these AMD-only third-party software products—MicroSim's Design Center/AMD, Data I/O's

AMD/Synario, and Data I/O's AMD-ABEL-are discussed below.

Design Center/AMD tools are developed by MicroSim, the creator of PSpice. Design Center/AMD software offers customers device-independent high-performance logic synthesis carefully integrated with interactive schematic capture and min-max timing simulation. The Design Center/AMD system is available in two versions—a Standard version without timing simulation and a graphical editor for inputting test vectors, and an Advanced version with timing simulation and the graphical stimulus editor. An Evaluation version, supporting only the MACH210 device permits customers to evaluate the Design Center/AMD software and the MACH device architecture.

	Design Center/AMD S	oftware		
	Standard	Advanced	Evaluation	
Devices Supported	All PAL and MACH devices	All PAL and MACH devices	MACH231 only	
Design Entry				
Schematic capture	X	X	X	
Symbol editor	X	X	X	
Boolean equations	X	X	X	
State machines	X	X	X	
Hierarchical design	X	X	X	
Mixed schematic and language	X	x	X	
Design Processing				
Design rule checks	X	X	X	
Logic synthesis and fitting	X	X	X	
User-defined device selection criteria and automated device selection	x	x	x	
Single device partitioning	X	X	X	
Multiple Device Partitioning	option	option	N/A	
JEDEC generation	X	Х	X	
Backannotation of pinouts	X X	X	X	
Design Verification			- k	
Functional simulation	X	X	X	
Timing simulation	N/A	X ·	X	
Waveform viewer	X	X	X	
Waveform editing	text	graphical & text	graphical & text	
Interactive cross probing from schematic	X	x	x	
AMD Ordering Part Number				
Without Multiple Device Partitioning	PLDSW/DCSTDB1322	PLDSW/DCADVB1322	PLDSW/DCEVALB132	
With Multiple Device Partitioning	PLDSW/DCSTDMB1322	PLDSW/DCADVMB1322	N/A	

Recommended System Configuration

- 386-based or better PC (486 recommended)
- 8 Mbyte RAM
- 20 Mbyte hard disk space
- MS-DOS 3.0 or higher
- Microsoft Windows 3.1 or later (386 enhanced mode)
- 1.44 Mbyte 3.5" floppy disk drive

Multiple-device partitioning, an option to Design Center/AMD Standard and Advanced products, can be used to partition large designs across different types of programmable logic devices and retarget existing designs. If a design does not fit into a single device, such as a MACH435, this add-on option will split the design and implement it in more than one device, such as a MACH435 and a PALCE22V10. Because the customer controls the device selection constraints and priorities such as frequency, the type of device, maximum propagation delay, power, temperature, technology, the number of pins and the number of devices, the resulting implementation is always under their control. Design Center/AMD software will present the ten top solutions meeting the customer's constraints and priorities before generating JEDEC files for the solution the customer chooses.

AMD/Synario software, based on Data I/O's Synario universal design system, supports AMD PAL and MACH devices in a fully integrated Microsoft Windows environment. AMD/Synario offers mixed-mode design entry (schematics and behavioral descriptions) and hierarchical design support in both modes. Behavioral description design entry is available in VHDL and ABEL HDL. AMD/Synario also features simulation.

Recommended System Configuration

- 386-based or better PC (486 recommended)
- 8 Mbyte RAM minimum (16 Mbyte RAM recommended)
- 20 Mbyte hard drive space
- MS-DOS 5.0 or higher
- Microsoft Windows 3.1 or later
- 1.44 Mbyte 3.5" floppy disk drive

AMD-ABEL software, based on Data I/O's popular ABEL-6 software, supports both AMD PAL and MACH devices and includes MACH device Fitters. AMD-ABEL is ideal for customers who are just beginning to work with AMD MACH devices or who are looking to upgrade their existing tools. It includes everything needed to get new customers designing with AMD PAL or MACH devices in a familiar PC-based environment.

	AMD-ABEL
Devices Supported	All PAL and MACH110, 120, 130, 210, 215, 220, 230, and 435 devices
Design Entry	
Boolean equations	X
State machines	X
VHDL	available from Data I/O
Design Processing	
Design rule checks	X
Logic synthesis and fitting	X
User-defined device selection criteria and automated device selection	X
Single device partitioning	X
JEDEC generation	×
Back annotation of pinouts	X
Design Verification	
Functional simulation	x
Waveform viewer	X
Waveform editing	text
AMD Ordering Part Number	PLDSW/AMDABELB1322

Recommended System Configuration

- 386-based or better PC (486 recommended)
- 640 Kbyte RAM conventional memory, 2-4 Mbyte RAM extended memory
- 20 Mbyte disk space
- MS-DOS 5.0 or higher
- 1.44 Mbyte 3.5" floppy disk drive
- Parallel port for key

- Mouse optional
- Note: AMD-ABEL is not a Windows program, but may be used from a DOS application window.


For customers who already have ABEL-6 software, the Data I/O MACH Fitters are also available separately from AMD and its distributors. See the previous section for more information.

13

AMD-Developed MACHXL Software

AMD's MACHXL software is a menu-driven entry-level tool for designing with AMD MACH devices. Based on AMD's PALASM 4 software, MACHXL software fully supports the density and flexibility of MACH devices in a low-cost, PC-based design environment.

The MACHXL software design flow is shown below:



New designs begin with Boolean equation entry, by importing a PALASM 4 file, or by disassembling a JEDEC file. Customers have control over logic synthesis and optimization, and can functionally simulate before implementing their design.

	MACHXL
Devices Supported	All MACH devices and Standard PAL.
Design Entry	
Boolean equations	X
MINC's DSL files	X
PALASM 4 design files	X
Design Processing	
Design rule checks	X
Logic synthesis and fitting	X
Single device partitioning	x
JEDEC generation	X
Back annotation of pinouts	X
Design Verification	
Functional simulation	X
Waveform viewer	X
Waveform editing	text
AMD Ordering Part Number	AMPLDSW/MXLB1322

For a more complete description, see the MACHXL software manual or an AMD sales person.


1

コ


PL 044	44-Pin Plastic Leaded Chip Carrier	3-27
PL 068	68-Pin Plastic Leaded Chip Carrier	3-27
PL 084	84-Pin Plastic Leaded Chip Carrier	3-28
PQR100	100-Pin Plastic Quad Flat Pack	3-29
PQR144	144-Pin Plastic Quad Flat Pack	3-30
PQR208	208-Pin Plastic Quad Flat Pack	3-31
PQT044	44-Pin Thin Quad Flat Pack	3-32

PL 044











PL 084

84-Pin Plastic Leaded Chip Carrier (measured in inches)






16-038-SQ PL 068 DA78 6-28-94 ae

TOP VIEW

PQR100

100-Pin Plastic Quad Flat Pack; Trimmed and Formed (measured in millimeters)




Note:

Although the PQR100 package is drawn as a square package, the actual package is rectangular as the dimensions suggest.


PQR144

144-Pin Plastic Quad Flat Pack; Trimmed and Formed (measured in millimeters)



PQR208


208-Pin Plastic Quad Flat Pack; Trimmed and Formed (measured in millimeters)




DA92 7-20-94 ae

PQT044

44-Pin Thin Quad Flat Pack (measured in millimeters)





CHAPTER

APPLICATION NOTES

Д

MACH Device Design Planning Guide	4-3
Evolution of Bus-Friendly Inputs and I/Os	4-17
PCI Bus Interface Using AMD PLDs	4-25
Introduction to JTAG and 5-V Programming with MACH 3 and 4 Devices	4-61
Advanced In-Circuit Programming Guidelines for MACH 3 and 4 Devices	4-67

4 N

MACH Device Design Planning Guide

Application Note

1.0 INTRODUCTION

This technical brief provides planning guidelines for a MACH device design that will lead to its successful implementation. The method presented estimates whether logic will fit in a MACH device before the design has been entered.

The tutorial in this brief is an exhaustive device resource analysis. For many designs, an analysis like this is not practical, and instead, a rough estimation of pins, product term clusters (see definition in section 3.2), reset, preset, and tristate resources is used to predict fitting.

- The planning-process overview in discussion 2 introduces you to the differences between planning PAL device designs and MACH-device designs.
- A counter design is used in discussion 3 to illustrate the MACH design planning process.
- Discussion 4 is a summary.
- The appendices provide the complete PALASM 4 software, .PDS design file and MACH Fitter report.

As a reader, you should be familiar with the MACH devices and architectures described in the *MACH*. *Family Data Book*. You should also know how to count/estimate the number of product terms (PTs) in a design.

2.0 DESIGN PLANNING PROCESS OVERVIEW

The MACH design planning process applied in it's full detail differs from a standard PAL device design process as shown in Figure 1.

PAL devices have a universal internal interconnect while MACH devices provide a reduced interconnect through the switch matrix. The block partitioning steps used when you're estimating with a high degree of detail (as in the following tutorial) are not required when estimating a single PAL device design. Note, however, that if multiple PAL devices are used in a design, similar partitioning steps between PAL devices are necessary.

Both the PAL and MACH device planning processes begin with a well-defined high-level design. You analyze

and count the resources required for the design and select an appropriate device.

Block Partitioning Steps (optional, for detailed planning):

- Once a MACH device is selected, you begin design partitioning by determining which of the partitioning constraints apply to the design.
- Then you place logic into blocks in a way that maximizes common inputs of equations within the blocks without exceeding the limits of block partitioning constraints.
- Lastly, the resources used in each block are counted.


If the block partitioning steps are performed, you can calculate device and block resources precisely, from which an informed decision may be made as to whether the design will fit. If the block partitioning steps aren't performed, a less reliable decision is made using the information gathered in step 3.2.

3.0 PLANNING A MACH-DEVICE COUNTER DESIGN

The following example illustrates the MACH device planning process in detail. The level of detail in your planning process may vary due to individual design styles and time constraints. Since the design must be entered and the software run to guarantee that the design will fit even if the block partitioning steps have been completed, many users skip the block partitioning steps.

3.1 High-Level Design

Planning begins with a high-level definition of the design. Figure 2 illustrates an 8-bit counter that can be parallel-loaded from I/O pins which also output the count value. The counter counts up or down, based on the control bits, and may be reset or preset. The counter output is decoded to generate several pulse and clock-divide outputs (decoded equations are described and shown in the BUSCNTR.PDS design file in Appendix A).



The counter in this design is implemented using T-type flip-flops rather than D-type because T-type flip-flops require fewer PTs for the hold and count states of each counter bit. Since PTs are required for a T flip-flop only when it changes state, and the most significant bits of a counter do not change during most count states, few PTs are used.

Figure 3 identifies the implementation of each bit in the counter. A T-type flip-flop requires only four PTs: one PT each for counting up and counting down, and two PTs for parallel loading; no PTs are required to hold the macrocell in the same state. In this case, a T-type flip-flop uses less PTs; however, it also reduces the maximum clock frequency of the counter from 76.9 MHz to 71.4 MHz¹.

The count bits are fed back from the counter macrocells via internal feedback and parallel-loaded count values are input via the I/O pins. Each counter macrocell therefore feeds two array inputs simultaneously.

¹ See individual MACH data sheets for all timing specifications.

AMD




Figure 2. Bus Loadable Up/Down Counter with Decoded Outputs

3.2 Determine Resource Requirements/ Select Device

You must count design resource requirements and match these to an appropriate MACH device. Counting the number of pins, clocks, asynchronous resets and presets, and output enables is a straightforward process. Array input utilization cannot be calculated at this point because the design hasn't been partitioned into blocks.

The group of four PTs associated with each macrocell in a MACH device is called a product-term cluster. One cluster is allocated when from one to four PTs are required by an equation. Each counter bit requires four PTs, or one PT cluster.

Two of the decoded outputs, XORXNOR and Pulse 16, each require more than four PTs. Additional clusters of four product terms each are allocated as needed when the 5th, 9th, etc. PTs are used in an equation. At this point, you must decide whether to estimate the number of PTs used by these equations or reduce the equations to the fewest number of PTs and count them². If you can estimate with a high degree of confidence, the detailed calculation of product terms can be eliminated.

One asynchronous reset PT is available per MACH110 block. In this design, the reset input uses more than one product term and requires an additional product-term cluster, which adds an extra feedback delay to it. The output enable and preset inputs use only one product term; additional product-term clusters are not required.

Resource	Used
Pins	24
PT Clusters	?
Clock	1
Reset	1
Preset	1
Output Enable	1
Array Inputs	?

3.2.1 Product-Term Calculations


When planning your own design, an estimation of product-term requirements may be sufficient. As you use these estimations to analyze device utilization, you should account for the minimization of PTs which will be performed during compilation and may result in fewer PTs than you expected.

Note: This discussion explains PT estimation in detail. However, counting PT resources in your own designs, for example, in a complicated state-machine design written in high-level syntax, may not prove as straightforward. If counting PTs is difficult, or estimation can be done with a high degree of confidence, you should estimate the number of PT clusters used in your design rather than count them.

Optional steps to calculate the number of PTs required by the sample XORXNOR and Pulse 16 equations are shown below. The sample XORXNOR equation is discussed first.

XORXNOR = $((Q_0 * Q_1 * Q_2 * Q_3 * Q_4 * Q_5) :+: Q_6)$. :*:Q7);

² Because this is a non-trivial task, it is explained in detail under discussion 3.2.1.



To simplify the equation you set the following, then expand XORXNOR into a sum-of-products form as shown below.

Set

$$A = (Q_0 * Q_1 * Q_2 * Q_3 * Q_4 * Q_5)$$

XOR Expansion

 $XORXNOR = (A^*/Q_6 + /A^*Q_6) :*: Q_7$

XORXNOR Expansion

XORXNOR = $(A^*/Q_6 + /A^*Q_6)^*Q_7$ + $(/A + Q_6)^*(A + /Q_6)^*/Q_7$

Sum-of-products form

XORXNOR = $A^*/Q_6^*Q_7$ + $A^*Q_6^*/Q_7$ + $/A^*Q_6^*Q_7$ + $/A^*Q_6^*Q_7$

/A requires 6 PTs. Therefore, the two latter equations expand into six product terms each.

Since

$$/A = /Q_0 + /Q_1 + /Q_2 + /Q_3 + /Q_4 + /Q_5$$

6 PTs are required for each of the following

/A*Q6*Q7

/A*/Q6*/Q7

The sample XORXNOR equation requires a total of 14 product terms, or four PT clusters. Clearly, terms using XOR and XNOR operators may require many product terms.

Note: The XORXNOR equation uses more than 12 product terms. Gate splitting and an extra feedback path are required to implement it in a MACH110 device. The maximum clock speed of the counter is reduced if timing-critical signals route through this feedback path.

The Pulse 16 equation is shown next. This equation requires five product terms, or two product-term clusters.

Pulse16 = $Q_0 * Q_1 * Q_2 * Q_3 * / Q_4 * Q_5 * Q_6$.

- + Q0*Q1*Q2*Q3*Q4*/Q6
- + Q0*Q1*Q2*Q3*/Q5*/Q6
- + Q0*Q1*Q2*Q3*/Q7
- + Q0*Q1*Q2*Q3*Q4*/Q5

3.2.2 Product-Term Cluster Summary

Following are the product-term cluster requirements for this counter design.

Bus counter	9 PT clusters
Decoded outputs	8 + 3 + 1 = 12 PT clusters
Reset	1 PT cluster
Total	22 PT clusters used, 69% of the 32 available

3.2.3 Select a Device

A summary of device-resource requirements for this design is shown below. This design will fit in a MACH110 device. The only unknown is the number of array inputs, which will be determined using the block partitioning steps.



Resource	Used	MACH110	Utilization
Pins	24	38	63%
PT Clusters	22	32	69%
Clock	1	2	ОК
Reset	1	2	ОК
Preset	1	2	ОК
Output Enable	1	8	ОК
Array Inputs	?	22 per block	?

3.3 Determine Partitioning Constraints (optional)

Once the device has been selected, you can determine block partitioning constraints. Reset, preset, and output enable signals constrain block partitioning if you use more of the resource than will fit in 1 block. In this design, however, the single reset, preset, and output enable do not constrain logic to a certain block.

The total number of product terms and array inputs used in this design won't fit into one block. Therefore, these resource requirements constrain the partitioning of logic into blocks. A summary of possible partitioning constraints, and those that impact this design, appear next. Note that MACH2XX devices have 7 possible constraints. Pins are a constraint since the user must differentiate between buried and I/O macrocell resources. Macrocells are also a constraint if input registers are used.

In this design, since array inputs and product term clusters are constraints, they will be considered when partitioning the design. The reset, preset, and output enable resources can be ignored.

3.4 Partition Logic into Blocks (optional)

Once partitioning constraints have been determined, the logic can be partitioned into blocks within those constraints so array inputs will be minimized.

To minimize array inputs, equations with similar inputs are placed in the same block. If all equations driven by a

signal are in one block, the input signal uses only one array input. An additional array input is needed for each additional block a signal drives.

The block diagram in Figure 2 shows a distinct division of logic between the counter and the output decoder. This helps direct the partitioning process. This design can be partitioned in two ways.

- A. Place the counter in one block and the decoder in the other.
- B. Divide the counter and decoder into bit slices and place half of each into a single block.

Note that the two presets and the ORed reset are not inputs to the output decoder, so grouping the counter logic in one block uses three fewer array inputs than splitting it into two blocks. Therefore, the first partition will be used.

3.5 Count Resources Used, Calculate Utilization (optional)

The constraining resources used in each block (product term clusters and array inputs) are now counted.

3.5.1 Count Resources

Counter-block resources are determined before decoder-block resources because the counter block uses more array inputs than the decoder block (8 extra inputs from counter pins), so the logic is more difficult to place. The following analysis applies to the counter block.

Product-term clusters in counter block

8	Q(70)
<u>+1</u>	carry out
9	

Array inputs in counter block

8*2	IO_Q(70), Q(70)
3	reset, preset1, preset2
+2	control signals
21	

Possible Constraints	Used	# Provided in 1 block	Constraint in Counter? (more than will fit in 1 block)
Product-Term Clusters	24	16	Yes
Asynchronous Resets	1	2	No
Asynchronous Presets	1	2	No
Output Enables	1	at least 2	No
Array Inputs	?	22	Yes
Pins (MACH2XX only)	N/A	N/A	N/A
Macrocells (MACH2XX only)	N/A	N/A	N/A

Note: If the fitting process cannot place all 21 array inputs into this block, they may be reduced in one of the following ways.

- Moving Q[7] to the decoder block reduces array inputs to this block by two. Since it is the counter MSB, it's not used in any other equations within the block. When it's moved to the decoder block, IO_Q[7] and Q[7] drive the decoder block instead of the counter block.
- "ANDing" preset1 and preset2 in the decoder block reduces array inputs to this block by one. This will cause the counter block to have only 1 preset input instead of 2.

Refer to Figure 2 and section 3.2 as you count the product-term clusters and array inputs in the decoder block.

Product-term clusters in decoder block

8	output equations
1	carry out
1 ·	reset
3	extra for XORXNOR
<u>+ 1</u>	extra for pulse 16
14	

Array inputs in decoder block

8	Q(70)
2	control
2	reset1, reset2
<u>+ 1</u>	XORXNOR gate splitting
13	

Though 14 of the 16 product-term clusters in this block are used, only 13 of the 22 array inputs are used. Placing this logic should pose no problem.

3.5.2 Calculate Total Utilization

At this point, you can calculate total utilization (as listed in the MACH Fitter report file) for the design. This is not a necessary planning step but is shown for clarification and to provide you with an additional planning tool. Total utilization is the average of the following itemized utilizations.

- Pin utilization: defined as the number of pins used divided by the number available.
- Product-term utilization: defined as the number of allocated product-term clusters divided by the number available.
- Array input utilization: defined as the number of array inputs used divided by the total available.

Pin Utilization	24 used, or 63% of the 38 available
Product-term Utilization	(8 + 14) = 22 PT Clusters or 69% of the 32 available
Array Input Utilization	(21 + 13) = 34 or 77% of the 44 available
Total Utilization	(63% + 69% + 77%) / 3 = 70%

The following utilizations apply to this counter design.

4.0 SUMMARY

Overall utilization is only one measure of the likelihood of achieving a successful fit during implementation. Individual resource utilization within blocks must also be taken into account. Partitioning minimizes the total number of array inputs. However, at 21 array inputs, the counter block's switch-matrix utilization in this design is high even after partitioning. This design meets overall device-utilization guidelines and will fit in a MACH111 device or MACH110 device.

Note: In this brief, a detailed pre-entry analysis of the device resources used in a MACH device design was performed. When estimating whether your own design will fit, you may execute a detailed analysis using the block partitioning steps detailed in this document, or simply estimate the resources used as was done in sections 3.1 and 3.2.

APPENDIX

Δ

.PDS DESIGN FILE FROM PALASM 4 SOFTWARE: BUSCNTR. PDS

TITLE	cntr_reg
REVISION	1
PATTERN	cntr_register
AUTHOR COMPANY	Arthur Khu, Jerry Vea AMD
DATE	01/07/1991
CHIP cntr_reg MA	
	a bus-loadable, up/down counter, with outputs generated from
	unt value and control inputs. The following MACH constructs are
; illustrated in	the design: grouping, output pairing, gate splitting,
	ic, combinatorial logic, xor operator, xnor operator, tristate
	nput, and preset input. Also, PALASAM 4 software-specific string
; statements and	vector notation are used.
; , The counter co	unte un dorm or je lorded breed on the value of the mode hite
	unts up, down or is loaded based on the value of the mode bits. T7, CNT7REG, PULSE16, DIV16, and XORXNOR are decoded from the
	e count bits are fed back at their node to the switch matrix,
	t to pins as $IO_Q[70]$.
	lls within suggested macrocell, product term and switch matrix
	for successful MACH110 fitting. It has been implemented
; and fitted usin	ng PALASM 4 and at least one other 3rd party software tool.
	d fitting options are: expand small - on, max packing -on,
; and expand all	
PIN ? CLK	; Inputs: Counter clock
PIN ? mode[10]	
PIN ? IO_Q[70] PIN ? CARRYO	
PIN ? CARRIO PIN ? CNT7	; Output: Carry look-ahead ; Output: Pulses high on count of 7
PIN ? CNT7REG	; Output: Set high on count of 7
PIN ? CNT15UP	; Output: Pulses high when counting up to 15
PIN ? CNT15DN	;)utput: Pulses high when counting down to 15
PIN ? PULSE16	; Output: Pulses high on certain multiples of 15
PIN ? DIV16	; Output: Divides clock rate by 16
PIN ? LDO	; Output: Pulses high on load of 0
PIN ? XORXNOR PIN ? RESET1	; Output: Uses xor, xnor operators ; Input: If both resets are high, resets counter
PIN ? RESET2	; Input: If both resets are high, resets counter ; Input: If both resets are high, resets counter
PIN ? PRESET1	; Input: If both presets are high, presets counter
PIN ? PRESET2	; Input: If both presets are high, presets counter
NODE ? Q[70] PA	AIR IO_Q[70] ; Nodes: count value feedback
NODE ? RESET	; Node: asynchronous reset signal

•	ts partitioned so design will fit: notice count values in one
; block.	s partitioned so design will lit. Notice count values in one
group mach_seg_a	IO_Q[70]
	CNT7 CNT7REG CNT15UP CNT15DN LD0 PULSE16 DIV16 XORXNOR
	RESET
•	***************************************
	hts improve readability of equations
	/mode[1] * /mode[0])' /mode[1] * mode[0])'
	mode[1] * /mode[0])'
	Q[0] * Q[1] * Q[2] * Q[3])'

: Counter equation	ons

```
EOUATIONS
         := CNT_UP +
Q[ 0].T
            CNT_DN +
            LOAD*(Q[ 0] :+: IO_Q[ 0]);
          := CNT_UP* Q[0] +
Q[ 1].T
            CNT_DN*/Q[0] +
            LOAD*(Q[ 1] :+: IO_Q[ 1]);
Q[ 2].T
          := CNT_UP* Q[0]* Q[1] +
            CNT_DN*/Q[0]*/Q[1] +
            LOAD*(Q[ 2] :+: IO_Q[ 2]);
Q[ 3].T
          := CNT_UP* Q[0]* Q[1]* Q[2] +
            CNT_DN*/Q[0]*/Q[1]*/Q[2] +
            LOAD*(Q[ 3] :+: IO_Q[ 3]);
Q[ 4].T
         := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3] +
            CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3] +
            LOAD*(Q[ 4] :+: IO_Q[ 4]);
O[ 51.T
          := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4] +
            CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4] +
            LOAD*(Q[ 5] :+: IO_Q[ 5]);
          := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5] +
Q[ 6].T
            CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4]*/Q[5] +
            LOAD*(Q[ 6] :+: IO_Q[ 6]);
Q[ 7].T
         := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5]* Q[6] +
            CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4]*/Q[5]*/Q[6] +
            LOAD*(Q[ 7] :+: IO_Q[ 7]);
CARRYO := CNT_UP*
             /Q[ 0]* Q[ 1]* Q[ 2]* Q[ 3]* Q[ 4]* Q[ 5]* Q[ 6]* Q[ 7] +
              CNT DN*
              Q[ 0]*/Q[ 1]*/Q[ 2]*/Q[ 3]*/Q[ 4]*/Q[ 5]*/Q[ 6]*/Q[ 7];
;************************
; DECODED OUTPUTS
            Q[ 0]* Q[ 1]* Q[ 2]* /Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7];
CNT7 =
CNT7REG := Q[ 0]* Q[ 1]* Q[ 2]* /Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7];
CNT15UP =
           Q[ 0]* Q[ 1]* Q[ 2]* Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7] *
            CNT UP;
           Q[ 0]* Q[ 1]* Q[ 2]* Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7] *
CNT15DN =
            CNT_DN;
            Q3_Q0 * /Q[ 4]* Q[ 5]* Q[ 6] +
PULSE16 =
             Q3_Q0 * Q[ 4]* /Q[ 6] +
            Q3_Q0 * /Q[ 5]* /Q[ 6] +
Q3_Q0 * /Q[ 7] +
            Q3_Q0 * Q[ 4]* /Q[ 5];
DIV16 =
            0[3]:
                 (((Q[0] * Q[ 1] * Q[ 2] * Q[ 3] * Q[ 4] *
XORXNOR =
            Q[ 5]):+: Q[ 6]):*: Q[ 7]);
LD0 =
             /Q[ 0]* /Q[ 1]* /Q[ 2]* /Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7] *
            LOAD:
RESET = RESET1 + RESET2;
********
                             ; Count output assignments
IO_Q[ 0].T := {Q[ 0].T};
IO_Q[ 1].T := {Q[ 1].T};
IO_Q[ 2].T := {Q[ 2].T};
IO_Q[ 3].T := {Q[ 3].T};
IO_Q[4].T := {Q[4].T};
IO_Q[ 5].T := {Q[ 5].T};
```

MACH Device Design Planning Guide

```
IO_Q[ 6].T := {Q[ 6].T};
```

APPENDIX



PALASM 4 MACH FITTER REPORT BUSCNTR.RPT

PALASM 4.1 MACH FITR - MARKET RELEASE (1-24-91) (C) - COPYRIGHT ADVANCED MICRO DEVICES INC., 1990 Reading User Design (TRE File)... Flags Used: Unplace=False Max Packing=True Expand Small=True Flags Used: Expand All=False Reading Device Database ... ********* ************* MACH PLD Fitter - v 1.46 cntr req ****** ****** PAIR Analysis... Pre-Placement & Equation Usage Checks... *** Timing Analysis for Signals Parameter Min Max Signal List (Those having Max delay.) Tpd 1 1 CNT15UP CNT15DN LD0 Tsu 1 2 IO_Q[7] IO_Q[6] IO_Q[5] IO 0[4] IO 0[3] IO_Q[2] IO_Q[1] IO_Q[0] тсо 0 IO_Q[7] IO_Q[6] ٥ IO_Q[5] IO_Q[4] IO_Q[3] IO_Q[2] IO_Q[1] CNT7REG Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial output Tcr - Register thru combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 63% -> I/O Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks... *** Last Equations Placed in Blocks Weakly -*** Block Partitioning Results Array Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout 32 Block-> A 8 8 0 24 21 Block-> B 13 5 9 2 56 2 ۰. *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] .ð[3] IO_Q[3] IO_Q[4] IO 0[5] 0[4] 0[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B CARRYO RESET XORXNOR NODE0 DIV16 PULSE16 CNT15DN LD0 CNT15UP CNT7REG CNT7 > INFORMATION F050 - Device Utilization..... *: 68 %

Assigning Resources...

*** Macro Block A

Macio Biock	~								
IO_Q[2] IO_Q[3]	(A 0) (A 6) (A 9)	IO_Q[1] 6 (8) -> (A 3) -> (A 5) -> (A 10) -> (A 15)	(A 0) (A 6) (A 9)	(B 0) (B 6) (B 9)	· ·	IO_Q[3]		IO_Q[4]	
IO_Q[6]	1(3) (A1) (A7)	D_Q[5] 7(9) -> (A 2) -> (A 4) -> (A 14)	13(19) (A 1) (A 7)	(B 7)	IC	D_Q[7]			
I/O Macros> Targets> IO_Q[0]	2(4)	_Q[0] 10(16) -> (A 18)		(B 2)					
*** Macro Block	Inputs								
Inputs> RESET1		MODE[0]		MODE[1]		PRESET1		PRESET2	
Targets> MODE[0] MODE[1] PRESET1 PRESET2	(I 0) (I 1) (I 2) (I 3)	1(11) -> (A 16) -> (A 17) -> (A 19) -> (A 20) -> (B 21)	(B·16)		4(33)				
*** Macro Block	В								
I/O Macros> Targets>			4(28)	6(30)	8(36)	10(38)	12(40)	14(42)	
PULSE16	(B 0)								
I/O Macros> DIV16 CN	-1	CNT7		LD0	c C	CNT15DN		XORXNOR	
Targets>	(B 1)	4(28)	LDO	8(36) (B 4) (B 10)		12(40) CNT15DN CNT15UP	(B 6)		
Buried Logic> Targets> _NODE0		_NODE0 -> (B 14)							
I/O Macros> Targets>				CARRY0 9(37)	11(39)				
CNT7REG (B 2)		CARRY0	(B 5)						
Buried Logic> Targets>	7(31)	RESET 9(37)	11(39)						
* Retry Mapping RESET		-> (A 11)							
Inputs> Targets>		RESET2 4(6)	5(7)	8(14)	10(16)	11(17)	14(20)	15(21)	
* Retry Mapp * Retry Mapp * Retry Mapp	ping			•					
RESET2 (A 11) ->	> (B 8	3)							
*** Signals - Tal	oular 1	Information	n						

٠

								· · · · ·	
	Signal	#	P/N #	(Loc)	Туре	Logic	# PT	Blocks	
	CLK	1	35	I 5	clock pin	•			
	MODE[1]	2	11	I 1	input	•		AB	
	MODE[0]	3	10	I O	input			AB	
	IO_Q[7]	4	19	A 13	i/o pin	t-ff	4	A	
	IO_Q[6]	5	9	A 7	i/o pin	t-ff	4	A	
	IO_Q[5]	6	3	A 1	i/o pin	t-ff	4	A	
	IO_Q[4]	7	18	A 12	i/o pin	t-ff	4	A	
	IO_Q[3]	8	15	A 9	i/o pin	t-ff	4	A	
	IO_Q[2]	9	8	A 6	i/o pin	t-ff	4	A	
	IO_Q[1]	10	2	A 0	i/o pin	t-ff	4	A	
	IO_Q[0]	11	4	A 2	i/o pin	t-ff	3	A	· .
	CARRY0	12	29	в 5	i/o pin	d-ff	2		
	CNT7	13	25	в 1.	i/o pin	comb	1		
	CNT7REG	14	26	в 2	i/o pin	d-ff	1		
	CNT15UP	15	40	в 12	i/o pin	comb	1		
	CNT15DN	16	30	в 6	i/o pin	comb	1		
	PULSE16	17	24	в 0	i/o pin	comb	5		
	DIV16	18	38	в 10	i/o pin	comb	1		
	LD0	19	28	в 4	i/o pin	comb	1		
	XORXNOR	20	36	B 8	i/o pin	comb	3		
	RESET1	21	33	I 4	input			в	
	RESET2	22	17	A 11	input			в	
	PRESET1	23	13	I 2	input			A	
	PRESET2	24	32	I 3	input			A	
	Q[7]	25	15	A 13	out pair	t-ff	4	AB	
	Q[6]	26	9	A 7	out pair	t-ff	4	AB	
	Q[5]	27	3	A 1	out pair	t-ff	4	AB	
	Q[4]	28	14	A 12	out pair	t-ff	4	AB	
	Q[3]	29	11	A 9	out pair	t-ff	4	AB	
	Q[2]	30	8	A 6	out pair	t-ff	4	AB	
		31	2	A 0	out pair	t-ff	4	AB	
	Q[1] Q[0]	32	4	A 2	-	t-ff	3	AB	
		33	29	в 11	out pair buried		2		
	RESET	34	32	в 11 в 14		comb	12	A B	
Vou	_NODE0	34	32	D 14	buried	comb	12	Б	
Key:									
	- Pin/Node								
	Signal Unp								
	- Macrocel								
	Number of								
	- Device b				aT				
	Combinato			unction					
	D-Type Fl								
t-ff -	T-Type Fl	lip-fl	.op						
*** Sig	nals - Equ	ation	is Where	Used					
~ '				-					
. Sign	al Source			Far	nout List				
	CLK								
	MODE[1]:		IO_Q		IO_Q[6]		_Q[5]	I0_Q	
	:		I0_Q{		IO_Q[2]		_Q[1]	I0_Q	
	:		CARF		CNT15UP	Cì	IT15DN		LD0
	•			7]	Q[6]		Q[5]		[4]
	:		QI	3]	Q[2]		Q[1]	Q	[0]
	{ 7	AAA A	AAA BBE	B AAAA AA	AA}				
	MODE[0]:		IO_Q[7]	IO_Q[6] ·	IC	_Q[5]	I0_Q	[4]
	:		I0_Q(3]	IO_Q[2]	IC)_Q[1]	IO_Q	[0]
	:		CARF	YO	CNT15UP	10	T15DN		LD0
	:		QI	7]	Q[6]		Q[5]	Q	[4]
	:		Q	3]	Q[2]		Q[1]	Q	[0]
	{7	AAA A	AAA BBE	B AAAA AA	AA}				
	IO_Q[7]:		I0_Q[7]	Q[7]				
		A}							
	IO_Q[6]:	-	I0_Q[61	Q[6]	•			
		A}		•	×1-1				
					0151				
			וס סו	51	0151				
	IO_Q[5]:	A)	I0_Q[5]	Q[5]				
	IO_Q[5]: {/	A}							
	IO_Q[5]: {/ IO_Q[4]:		10_Q(Q[5] Q[4]				
	IO_Q[5]: {/ IO_Q[4]: {/	(A) (A)	10_01	4]	Q[4]				
	IO_Q[5]: { IO_Q[4]: { IO_Q[3]:			4]					


MACH Device Design Planning Guide

			·		A
IO_Q[2]		IO_Q[2]	Q[2]		
IO_Q[1]:		IO_Q[1]	Q[1]		
IO_Q[0]:		10_Q[0]	Q[0]		
RESET1	(AA } :	RESET			
RESET2	(B) :	RESET			
	{B}				
PRESET1:		IO_Q[7]	IO_Q[6] IO_Q[2]	IO_Q[5] IO_Q[1]	IO_Q[4] IO_Q[0]
		IO_Q[3] Q[7]	Q[6]	Q[5]	Q[4]
		Q[3]	Q[2]	Q[1]	Q[0]
4	(AAAA	АААА АААА АААА			
PRESET2	:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
:		IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
:		Q[7]	Q[6]	Q[5]	Q[4]
:		Q[3] AAAA AAAA AAAA	Q[2]	Q[1]	Q[0]
Q[7]:		IO_Q[7]	CARRY0	CNT7	CNT7REG
£[/]		CNT15UP	CNT15DN	PULSE16	LDO
:	:	XORXNOR	Q[7]	_NODE0	
		BBBB BAB}			
Q[6]:		IO_Q[7]	IO_Q[6]	CARRY0	CNT7
:		CNT7REG	CNT15UP	CNT15DN	PULSE16
:		LD0 NODE0	XORXNOR	Q[7]	Q[6]
		BBBB BBAA B}			
Q[5]		IO_Q[7]	IO_Q[6]	IO_Q[5]	CARRY0
:	:	CNT7	CNT7REG	CNT15UP	CNT15DN
:		PULSE16	LD0	XORXNOR	Q[7]
:		Q[6]	Q[5]	_NODE0	
Q[4]:		BBBB BBBA AAB} IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
Q[#]:		CARRY0	CNT7	CNT7REG	CNT15UP
		CNT15DN	PULSE16	LDO	XORXNOR
:	:	Q[7]	Q[6]	Q[5]	Q[4]
:		_NODE0			
		BBBB BBBB AAAA			70.0/41
Q[3]:		IO_Q[7]	IO_Q[6] CARRYO	IO_Q[5] CNT7	IO_Q[4] CNT7REG
		IO_Q[3] CNT15UP	CNT15DN	PULSE16	DIV16
		LDO	XORXNOR	Q[7]	Q[6]
:	:	Q[5]	Q[4]	Q[3]	_NODE0
		ABBB BBBB BBAA			
Q[2]:		IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
		IO_Q[3]	IO_Q[2]	CARRY0 CNT15DN	CNT7 PULSE16
		CNT7REG LD0	CNT15UP XORXNOR	Q[7]	Q[6]
	-	Q[5]	Q[4]	Q[3] ·	Q[2]
:		_NODE0			
		AABB BBBB BBAA			
Q[1]:		IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
:		IO_Q[3]	IO_Q[2] CNT7REG	IO_Q[1] CNT15UP	CARRY0 CNT15DN
		CNT7 PULSE16	LD0	XORXNOR	Q[7]
		Q[6]	Q[5]	Q[4]	Q[3]
	:	Q[2]	Q[1]	_NODE0	~ · ·
{	(AAAA	AAAB BBBB BBBA	AAAA AAB}		
Q[0]:	:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
:		IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
:		CARRY0 CNT15DN	CNT7 PULSE16	CNT7REG LD0	CNT15UP XORXNOR
:		Q[7]	Q[6]	Q[5]	Q[4]
		Q[3]	Q[2]	Q[1]	Q[0]
		_NODE0	• • - •	~ •	~
{	(AAAA	AAAA BBBB BBBB			
RESET:		IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
:		IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0] Q[4]
:		Q[7] Q[3]	Q[6] Q[2]	Q[5] Q[1]	Q[4] Q[0]
		AAAA AAAA AAAA		×1+1	×1.41

MACH Device Design Planning Guide

_NODE0: XORXNOR {B}

*** Outputs with no feedback



MACH Device Design Planning Guide

The Evolution of Bus-Friendly Inputs and I/O

Application Note by Eddie Aparicio

OVERVIEW


The purpose of this document is to inform the reader about certain changes that have occurred within some of AMD's CMOS PLDs. The document serves as an informative, historical account with descriptions and figures of all the types of inputs and I/O configurations implemented over the last decade. In addition, the document states reasons for the changes and should give designers a better understanding of AMD's CMOS PLDs.

INTRODUCTION

AMD's CMOS PLDs have evolved throughout time. Like Darwin's theory of evolution and adaptation, AMD's CMOS PLDs have evolved and adapted to the dynamic world of digital logic. When AMD's CMOS PLDs were first introduced to the market in the mid 1980s, they had different characteristics than the PLDs presently in existence. The older devices were larger in size, slower in speed, and hungrier for power than their contemporary counterparts. As the computer industry evolved to accommodate applications requiring faster, smaller, and lower power devices, PLDs were modified in order to accommodate these changes and stay competitive in the PLD market arena.

DEVICES WITH UNBIASED INPUTS AND I/O

Originally, AMD introduced CMOS PLDs with unbiased inputs and I/O which is basically a carry over of the bipolar configuration. The circuit configuration is shown in Figure 1 and consists of a buffer that is directly connected to the pin pad.



If the pin is left unconnected, this configuration is termed "floating" because an unused input pin is allowed to float to any state, since there is no circuitry that would bias the pin to a known state. The consequence in leaving the pin floating is that excessive noise or having a voltage near the threshold voltage of the PLD could influence the PLD to produce an unwanted oscillatory output that could disturb the system. In addition, the noise on Vcc will also increase due to this oscillation. Figure 2 shows the event of device oscillation due to a noisy input signal through an unused input pin.




Figure 2. Output Oscillation Due to Noisy Input of an Unbiased "Floating" Input Pin

Even though it is recommended to tie unused input pins to ground or V_{CC} , traces must be cut on a printed circuit board in order to free the tied pins when changes are made. Unfortunately, this poses an inconvenience to the customer. As a result, AMD decided it was best to modify the input and I/O circuitry of all PAL devices.

PULL-UP RESISTOR ENHANCEMENT

The improvement was to add a pull-up resistor to the input and I/Os so that if the pin was left floating, the device could pull its pin voltage to a known voltage state. Figure 3 shows the circuit configuration of the pull-up resistor scheme.





Figure 3. Equivalent Schematic of Pull-up Resistor Scheme

This scheme consists of a 50 k Ω resistor that is connected to a constant current source, which is used to hold down any excessive current in the event that the 50 k Ω resistor is disabled. The pull-up resistor scheme pulls the voltage of the pin to about 3.5 V–4.0 V. The 50 k Ω resistor value is used because this value provides a voltage that is easy enough for another driver to overcome when necessary because of the current limiting effect of the large resistance.

Even though the pin is pulled to a known state, the pull-up scheme can potentially introduce oscillation to a system if the voltage of a tri-state bus is left below the threshold voltage of the PLD. The reason for the potential problem is due to the nature of the pull-up resistor within the PLD. The internal pull-up resistor is only capable of pulling from a low to a high voltage state. In addition, the slew rate is slow due to the 50 k Ω current-limiting resistor. Thus, when a pin voltage is left below the threshold voltage of the PLD, the pull-up resistor has no other choice but to pull the pin voltage slowly through the threshold voltage region of the PLD. On the contrary, if the voltage of the tri-state bus is at a voltage state higher than the threshold voltage of the PLD, then the PLD will not exhibit oscillation. Note that if some other device overpowers the weak pull-up resistor of the PLD causing the tri-state bus voltage to reside around the threshold voltage of the PLD, then device oscillation is also possible. Both the high and low tri-state bus scenarios are shown in slew rate curves in Figure 4.



Bus Scenario

1 = Tri-State Bus left low with Pull-up scheme 2 = Tri-State Bus left high with Pull-up scheme


19671A-4



DEVICE OSCILLATION

The reason a device oscillates is due to the nature of the threshold voltage of the transistors within the input and I/O buffers of the PLD. Typically, the threshold voltage of an input buffer is 1.5 V. When a pin voltage is around the threshold voltage, the complementary transistor pair does not know whether to switch high or low, thus oscillation is possible at the output. Usually, this fickle nature lasts no more than a few nanoseconds, however, for faster systems this can be significant.

When a large pull-up resistor is used such as those used in the PLD industry, the slow slew rate allows the voltage to reside in the threshold region longer than if a smaller pull-up resistor is used. For comparison, Figure 5 shows the difference in the time of oscillation between a 50 k Ω resistor and a 1 k Ω resistor through slew rate curves.



1 = Slew rate of 1 k Ω pull-up resistor 2 = Slew rate of 50 k Ω pull-up resistor to = Time of potential oscillation

19671A-5

Figure 5. Slew Rate Comparison Between a 1 k Ω and 50 k Ω Pull-up Resistor

Because the possibility of device oscillation could occur with the pull-up resistor scheme, another scheme had to be implemented.

BUS-FRIENDLY INPUT AND I/O

Bus-Friendly inputs and I/O have the ability to hold the input buffer at either a high or a low depending on the last state of the pin connected to the bus. The scheme is termed "Bus-Friendly" because it allows the bus connected to the PLD to be left at any state (other than the 1.5 V threshold voltage of the input and I/O buffers). For PAL devices, the Bus-Friendly scheme is accomplished by reconfiguring already existing resources of the pull-up scheme as shown in Figure 6.






Figure 6. Equivalent Schematic of the Bus-Friendly Input and I/O for PAL Devices

19671A-6

While in the MACH[®] products, the scheme is configured slightly different by having a separate circuit performing the "latch" characteristic as shown in Figure 7.





The Bus-Friendly circuitry pulls the voltage at the input buffer to a TTL voltage high or low. This input and I/O scheme is accomplished by a double inverter input buffer which loops back to the input of the PLD through a 100 k Ω resistor. This configuration acts as a "latch" because it holds the pin voltage of the PLD at either a TTL level high or low until the pin voltage of the PLD at either a TTL level high or low until the pin voltage of the PLD at either a totage so that another driver on the bus can overcome the voltage when necessary. Please note that the default state of the pin is no longer a voltage high but is rather dependent on the last driven state of the pin. Designers who need to have the pull-up feature will need to provide an external pull-up resistor rather than depend on the pull-up resistor of the PLD.

The Bus-Friendly scheme provides a solution to the instance where the pull-up scheme could potentially cause input buffer oscillation. As illustrated earlier in Figure 4, the pull-up scheme cannot resolve the case when the tri-state bus connected to the PLD is left at a voltage below the threshold voltage of the PLD. This type of bus scenario promotes undesirable device oscillation. The Bus-Friendly idea is an improvement over the pull-up resistor scheme because the Bus-Friendly circuitry does not allow the voltage to cross the threshold region of the PLD, thus avoiding the possibility of device oscillation. Figure 8 shows how the Bus-Friendly PLDs deal with same bus scenarios that the pull-up resistor scheme did in Figure 4.




Figure 8. Slew Rate Comparison of Bus-Friendly Scheme Showing Bus Scenarios

Note that if another driver on the bus is forcing the tri-state bus to reside in the threshold voltage region of the PAL, then no matter what type of input and I/O scheme is used, the PAL device can oscillate for a few nanoseconds.

The Bus-Friendly enhancement does not affect the existing DC and AC specifications for both the MACH and PAL products which previously had the pull-up resistor enhancement. Bus-Friendly was intended to remedy device oscillation without changing any of the device's specifications. This enhancement will be implemented on all new PAL and MACH designs in the future.

SUMMARY

Just as the computer industry has evolved, so have AMD's PLDs. The input and I/O circuitry of AMD PLDs have changed to accommodate the different applications that have emerged due to the evolution of the computer industry. The circuitry has evolved from unbiased to pull-up to Bus-Friendly inputs and I/O. The unbiased inputs and I/Os have disadvantages due to the nature of the floating input. When left unconnected, unbiased inputs and I/O "float" and are susceptible to the influence of noise, which can cause the PLD to oscillate. Because of this oscillation, the pull-up resistor became the next link in the PLD input and I/O evolution chain. The pull-up resistor can bias an unconnected pin to a high voltage state. However, the one-dimensional nature of the large pull-up resistor could not avoid device oscillation in particular situations. As board designs required the tri-state bus to be left low, the current-limiting, internal pull-up resistor would slowly pull the voltage of the pin through the threshold region of the PAL, thus causing device oscillation. Because this situation can potentially occur in different instances other than the low voltage, tri-state bus scenario, it was clear that a new pin bias scheme should be implemented.

Bus-Friendly inputs and I/O have the ability to hold the last voltage state of the tri-state bus at a discrete TTL voltage level. The advantage of this scheme is that a tri-state bus can be at either a high or a low voltage state without having the PLD oscillate. It is because of this feature the name "Bus-Friendly" was used to describe this pin bias scheme.

0

Ŀ

PCI Bus Interface Using AMD PLDs

Application Note

by Eddie Aparicio and Peter Trott

BACKGROUND

A personal computer system bus is the medium where data is transferred between the microprocessor and its peripherals such as disk drives, monitors, and printers. Since software has become more demanding, the traditional bus system has run into a performance wall. Traditional bus systems were designed to support a 16-bit microprocessor, and operate at speeds of only 8.33 MHz. Since the computer industry is moving towards higher resolution graphics which requires higher data widths and higher clock speeds (25-33 MHz), an information bottleneck effect, due to data traffic, has developed on the traditional bus system "highway." This bottleneck effect is attributed to the performance limitations of traditional bus system architectures, which has caused the CPU to wait for the slower peripheral components residing on the 8-bit or 16-bit expansion bus slot. As the computer industry moves towards applications requiring even more performance, such as multimedia, the need for an alternate bus system architecture is apparent.

A standard local bus architecture appears to be the savior for applications requiring high performance. Local bus architecture allows peripherals to be directly connected to the CPU bus, thus access to the faster clock of the CPU. The CPU has shorter wait cycles because its peripherals operate at the same rate as the 33 MHz system clock. Local bus also offers the advantage of larger data widths (32 or 64-bits), which allows two to four times as many signals for transmission over traditional bus architectures. The computer industry has already developed some local bus architecture standards in order to alleviate this bottleneck effect. All of the current local bus standards are capable of breaking system bottlenecks, yet the industry is embracing Peripheral Component Interconnect (PCI) as the most robust and flexible bus standard for the future.

PCI Bus Overview

PCI offers some distinct advantages which has board vendors excited about its capabilities. Data transfer is accomplished via burst mode, which means data is transferred in groups of 32-bit words per protocol rather than in a word per protocol manner. In addition, PCI is a high performance, 32-bit, multiplexed address and data line bus, in which peripherals are synchronous with the faster system clock. The fact that the bus is multiplexed reduces the number of pins necessary to support the protocol because more than one signal can be sent or received at a pin, rather than having each individual signal have a dedicated pin. As a result of this feature, only 49 pins are necessary to be a master device, and 47 pins to be a target (slave) device.

Lower pin count means smaller package size. This benefit results in lower silicon cost and ease of implementation for vendors who produce the chips for the boards. PCI may force some vendors to design around the standard because Intel has defined this standard as a silicon based interconnect rather than a board to board interconnect. PCI is termed a "glueless" interconnect mechanism because no other external components or boards to the system are necessary to establish the interface between the components within the system.

PCI offers a high degree of flexibility because it is software transparent and processor independent. PCI is termed "software transparent" because PCI components are fully compatible with various classes of software platforms and applications. PCI is a processor independent bus standard which can be used with multiple families of processors as well as future processors. It also allows full multi-master capability where any PCI master can have access to any other PCI master/target making the bus a true peer-to-peer network.

Typical PCI System Architecture

The typical PCI-based system architecture consists of a processor local bus, which connects the CPU to the

memory subsystem, and the PCI local bus. Figure 1 represents a typical PCI-based system architecture.




Figure 1. Typical PCI-Based System Architecture

The PCI bus allows peripherals access to the faster processor local bus through a PCI bridge, or controller, which can be implemented using traditional programmable logic. The PCI electrical specifications define both a master and target bridge implementation, where 47 pins are needed for a target device and 49 pins are necessary to implement a master device. Figure 2 shows the pins required on a PCI controller where the pins on the left are the necessary pins for the protocol, and the pins on the right are optional. The PCI bridge serves as an interface between high performance peripherals such as LAN, SCSI, and Graphics with the main system memory.




Figure 2. PCI Pin List

Table 1 provides a description of the signals indicated in Figure 2. For more information on the signals, please consult the *PCI Local Bus Specification, Revision 2.1.*

Signal Name	Туре	Description
AD[xx:xx]	t/s	Address and Data.
C/BE[x:x]	t/s	Bus Command and Byte Enable.
PAR	t/s	Parity Across AD[xx:xx] and C/BE[x:x].
FRAME	s/t/s	Cycle Frame. It indicates beginning and length of transaction.
TRDY	s/t/s	Target Ready.
IRDY	s/t/s	Initiator Ready.
STOP	s/t/s	Stop. Current target is requesting a halt on current transaction.
DEVSEL	s/t/s	Device Select.
IDSEL	input	Initialization Device Select.
PERR	s/t/s	Parity Error.
SERR	o/d	System Error.
REQ	output	Request. It indicates that an agent is requesting use of the bus.
GNT	t/s	Grant.
CLK	input	Clock.
RST	input	Reset.
ACK64	s/t/s	Acknowledge 64-Bit Transfer.
LOCK	s/t/s	Lock.
INTA - INTD	o/d	Interrupt.
SBO	in/out	Snoop Backoff.
SDONE	in/out	Snoop Done.

Table 1. PCI Signal Description

Signal Type Definitions

in = Standard input-only signal.

out = Totem Pole Output.

t/s = Tri-state.

s/t/s = Sustained Tri-state. It must be driven high for one clock before floating.

o/d = Open Drain. It allows multiple devices to share as a wire-OR.

PCI Electrical Specifications

PCI is a robust design which supports both 3.3 and 5 Volt signaling environments. PCI is based on reflected wave signaling. It allows drivers to switch the bus halfway to its desired voltage, and when the incident signal reflects back from the unterminated end, the reflected wave adds to the incident wave through constructive interference, thus completing the voltage and current drive requirement. Since PCI is a non-terminated bus architecture, it should be treated as a non-terminated transmission line. All of the devices connected to the bus must meet the alternating current (AC), direct current (DC), timing, and protocol requirements in order to have access to the bus. Tables 2–4 show the PCI electrical and timing specifications with the MACH210A-7/10 specifications included for comparison (for more specific information on the specifications, refer to chapter 4 of the PCI Local Bus Specification, Revision 2.1).

Table 2.	PCI DC	Specifications	for 5 V	Signaling
----------	--------	----------------	---------	-----------

			PCI Specification		MACH210A-7/10 Specification				
Symbol	Parameter	Condition	Min	Max	Min	Max	Units	Compliant	
Vcc	Supply Voltage		4.75	5.25	4.75	5.25	V	Yes	
ViH	Input High Voltage		2.00	Vcc+0.5	2.00		V	Yes	
VIL	Input Low Voltage		-0.5	0.8		0.8	V	Yes	
Iн	Input High Leakage Current	V _{IN} = 2.7 Volts		70.00		10	μA	Yes	
I _{IL}	Input Low Leakage Current	V _{IN} = 0.5 Volts		-70.00		-100 ¹	μA	Yes	
V _{он}	Output High Voltage	louτ = -2 mA	2.4		2.4		V	Yes	
Vol	Output Low Voltage	I _{OUT} = 3 mA, 6 mA		0.55		0.5	V	Yes	
CIN	Input Pin Capacitance			10.00		6	pF	Yes	
CCLK	CLK Pin Capacitance		5.00	12.00		6	рF	Yes	
CIDSEL	IDSEL Pin Capacitance			8.00		8.00	рF	Yes	
Lpin ²	Pin Inductance			20.00		20.00	nH	Yes	

Table 3. PCI AC Specifications for 5 V Signaling³

			PC Specifi		MACH210A-7/10 Specification			
Symbol	Parameter	Condition	Min	Max	Min	Max	Units	Compliant
I _{OH} (AC)	Switching Current High (test point)	0 < V _{OUT} <= 1.4 1.4 < V _{OUT} <= 2.4 3.1 < V _{OUT} < V _{CC} V _{OUT} = 3.1	-44 Eqtn C	Eqtn A 142	50 Eqtn C	Eqtn A -142	mA mA mA mA	Yes Yes Yes Yes
l _{o∟} (AC)	Switching Current Low (test point)	V _{OUT} > = 2.2 2.2 > V _{OUT} > 0.55 0.71 > V _{OUT} > 0 V _{OUT} = 0.71	95 V _{о∪т} /0.023	Eqtn B 206	95 V _{OUT} /0.023	Eqtn B 206	mA mA mA mA	Yes Yes Yes Yes
lcl	Low Clamp Current	V _{IN} > −5, V _{IN} ≤ −1	Eqtn D		Eqtn D		mA	Yes
tr	Output Rise Slew Rate	0.4 V to 2.4 V	1.00	5.00	1.00	5.00	V/ns	Yes
tf	Output Fall Slew Rate	2.4 V to 0.4 V	1.00	5.00	1.00	5.00	V/ns	Yes

Equation A:

Iон=11.9*(Vout - 5.25)*(Vout + 2.45) for Vcc >Vout > 3.1 V

Equation B:

 $I_{OL} = 78.5^* V_{OUT}^* (4.4 - V_{OUT})$ for $0 V < V_{OUT} < 0.71 V$

Equation C:

 $I_{OH} = -44 + (V_{OUT} - 1.4)/0.024$

Equation D: Icl = -25+(V_{IN}+1)/0.015

Notes:

- 1. Measured with $V_{IN} = 0$ Volts.
- 2. This parameter is not 100% tested, but was verified on the bench.
- 3. All AC specifications are not 100% tested, but were verified on the bench. Characterization data verifying bench measurements is available upon request.

Table 4. PCI Timing Parameters

		P(Specifi	MACH210A-7/10 Specification				
Symbol	Parameter	Min	Max	Min	Max	Units	Compliant
tvaL	CLK to Signal Valid Delay – Bussed Signals	2	11		6	ns	Yes
tval (PTP)	CLK to Signal Valid Delay - Point to Point	2	12	2	7	ns	Yes
ton	Float to Active Delay (Note 1)	2		2		ns	Yes
torr	Active to Float Delay		28		12	ns	Yes
tsu	Input Set up Time to CLK – Bussed Signals	7		6.5		ns	Yes
tsu(PTP)	Input Set up Time to CLK – Point to Point	10,12		6.5		ns	Yes
tн	Input Hold Time from CLK	0		0	i — —	ns	Yes

Note:

1. Parameter is not 100% tested. Not guaranteed under device specifications, but can be verified with initial device characterization.


The essential PCI drive requirements are AC. PCI specifies the sink and source current limits in V/I curves where the transition from one logic level to the other are shown in the switching state and not in the typical DC, or steady state. The AC specification is based on a 10 load maximum where peripherals on the system count as one, and peripherals in expansion slots count as two. Although the PCI specification stresses operation in the dynamic realm, PCI devices should be designed for static or DC to support a 0 MHz state of the system clock.

V/I Curves

The minimum and maximum drive characteristics of PCI output buffers are specified in V/I curves. These curves are to be interpreted as DC transistor curves with the

exception that the "DC Drive Point" is the only point on the pull-down and pull-up curves which is intended strictly as a steady state condition. The higher current portions of the curves are expected to be reached momentarily during bus switching transients. The "AC Drive Point" is the point which defines the minimum instantaneous current required to switch the bus with a single reflection. The "Test Point" is a requirement to limit the amount of switching noise and refers to the maximum allowable instantaneous current. The V/I curves are included for reference in Figure 3. The curves are representations and are not drawn to scale. If the output buffers do not remain in the shaded region during the transition, then the output buffers are not compliant to the AC specifications of PCI.





Pull-Up






Figure 3. PCI V/I Curves for 5 V Signaling

Protocol Fundamentals

The basic data transfer mechanism on the PCI bus is burst. Burst is a data transfer method that allows packets of 32-bit words each out of phase from the other to be sent on the bus. Burst consists of an address phase followed by one or more data phases. PCI supports burst transfer in both the memory and I/O address spaces.

All data transfer is controlled by 3 signals which are sampled only on the rising edge of the clock: FRAME, IRDY, and TRDY. Refer to Table 1 for a description of the signals. A specific signal sequence must occur in order for data transfer to commence.

The address phase begins when FRAME is asserted. Once FRAME is asserted, the bus and address codes are transferred to configure the bus for the type of transaction about to occur. On the next clock edge the data transfer phase is initiated. One or more data phases can take place in which data is transferred between master and target devices on the bus as long as IRDY and TRDY are asserted on the same rising clock edge. Since data transfer is dependent on both IRDY and TRDY being asserted, wait cycles may be inserted by deasserting either the IRDY or the TRDY signal when FRAME is still asserted. Once a data transfer is implemented, neither the master nor the target device can cease the transaction in progress until the current data phase is complete. Data phase completion occurs when both IRDY and TRDY are both deasserted. The bus returns to the idle state when both FRAME and **IRDY** are deasserted. Figure 4 illustrates the protocol fundamentals discussion and shows a basic read operation on PCI.




Figure 4. Basic Read Operation on PCI

AMD

PCI Compliance

Compliance is an industry recognized term that describes a device's adherence to the minimum electrical and timing specifications of PCI. Any other term used to describe this condition should be investigated for its meaning. PCI compliance is the condition that insures full functionality of a device on the bus. The PCI Local Bus Standard specification contains a checklist which, if adhered, will ensure PCI compliance. This checklist demonstrates the minimum amount of work required in order to claim compliance. PCI compliance is considered a must in systems that are to be sold in the market in order to attain highest performance from a system.

The PCI bridge, which is necessary to interface the peripherals with the processor local bus, can contain multiple master and target devices depending on the complexity of the board design. The PCI specification states that a PCI agent or target device should have a minimum of 47 pins to implement the protocol. However, implementing the PCI protocol is not restricted to the duties of one large device. A valid alternative is to use a combination of CPLDs and SPLDs to perform separate tasks of the protocol. For instance, a MACH445 can be used for bus addressing while a PALCE16V8 can perform the task of Interrupt Controller. A 5 Volt only checklist is included in Appendix A of the application PCI compliance for note and shows the MACH210A-7/10 devices.

66 MHz PCI

PCI Revision 2.1 has defined electrical specifications for boards to operate up to a maximum clock speed of 66 MHz. Access to a 66 MHz system clock for PCI provides connectivity to very high bandwidth applications such as advanced video and 3-D graphics.

The DC and AC specifications are the same as the 3.3 Volt specifications for 33 MHz PCI. The only difference between 33 and 66 MHz PCI entails the requirement for faster timing parameters and redefined measuring conditions.

The flexibility of the PCI bus standard allows for coexistence between 33 MHz devices and 66 MHz busses or vice-versa because the slower device or bus will dictate the timing functionality of PCI. However, to ensure this coexistence, PCI devices must meet both 66 and 33 MHz PCI electrical and timing requirements. While the 33 MHz PCI bus drivers are defined by their V/I curves, 66 MHz PCI bus drivers are defined by their AC and DC drive points, timing parameters and slew rate. The PCI Special Interest Group has given definition to the minimum and maximum drive points:

The minimum AC drive point defines an acceptable first step voltage and must be reached within the maximum Tval time. The maximum AC drive point limits the amount of overshoot and undershoot in the system. The DC drive point specifies steady state conditions. The minimum slew rate and the timing parameters guarantee 66 MHz operation. The maximum slew rate minimizes system noise.

Since the specifications for 66 MHz PCI are so strict, many silicon manufacturers will need to design new devices to meet the requirements.

PCI Bus Interface Design using the MACH465

The purpose of this design is to provide a simple master and slave interface onto the PCI bus. The master interface should be able to support burst accesses. In order to implement this design, the following assumptions were made:

- 1. The MACH465 device provides an interface between the PCI bus and a proprietary local bus on an adapter card or embedded application.
- Any application specific data buffering is implemented outside of this design.
- 3. Dedicated configuration registers are implemented outside of this device.

The implemented basic features are:

- 1. Single and burst master reads and writes.
- 2. Access to memory or I/O space.
- 3. Signal parity generation and checking.
- 4. The ability to respond to Target Aborts and Retry.
- 5. The ability to suspend the transaction on Master Abort.

Since the PCI bus is a synchronous bus, the back-end signals are synchronized to the PCI clock as well. Table 5 shows a list of the backend signals used in the design.

Table 5. Back-End Signal Summary

Signal Name	Туре	Description
AD[31:0]	t/s	Address and Data.
C/BE[3:0]	t/s	Bus Command and Byte Enable.
BURST	input	Burst, indicates that the master transfer is burst access.
CNFG_RD	output	Configuration Read. The slave access was decoded as a configuration read.
CNFG_RDY	input	Configuration Ready. This input terminates the configuration access.
CNFG_WR	output	Configuration Write. The slave access was decoded as a configuration write.
DATA[310]	t/s	Data bus.
DEV_REQ	input	Master Request. The back-end device wants to perform a PCI bus access.
DEV_ACK	output	Master Acknowledge. The interface logic indicates that the PCI bus access has completed.
M_ABORT	output	Master Abort. If a PCI access is attempted and no target responds, a master abort signal is asserted to inform the back-end I/O device.
MEM/IO	input	Memory I/O. This signal indicates whether the access is destined to memory or I/O space.
NEXT	output	Next. This signal dictates whether the access is to memory or I/O space.
RETRY	output	Retry. An indication that the target can not proceed at the current time.
RD/WR	input	Read/Write. The master transfer is a read or a write access.
T_ABORT	output	Target Abort. The current target has indicated a fatal error.

Signal Type Definitions

in = Standard input-only signal.

out = Totem Pole Output.

t/s = Tri-state.

s/t/s = Sustained Tri-state. It must be driven high for one clock before floating.

o/d = Open Drain which allows multiple devices to share as a wire-OR.

State Machine Description

A simple state machine performs the main control between the PCI interface and the back-end interface (Figure 5). The state machine contains a total of 10 states. The idle state, or State 0 as shown in Figure 5, designates an inactive period when no relevant PCI slave or master data transfers are executed. The transition of states 1 through 7 depends on the type of read or write access executed by a PCI bus master. Whether it be a single or burst transaction, both are supported by the state machine design. If errors occur during the transfer, the state machine allows escape routes back to the idle state. States 8 through 10 provide the interface of a slave or configuration access.




Figure 5. State Machine Diagram

In the idle state, both the PCI interface and the back-end interface of the MACH465 are examined to determine whether a master or configuration access is required from the PCI bus. If a master access is requested, the state machine moves to state 1 where the data of the ADDR[31..0] pins is transferred to the AD[31..0] pins of the PCI bus. The address is actually latched in state 0 until enabled to the address pins of the bus in state 1. The subsequent state is state 2 which acts as the hub of the state machine because transition from this state is determined by the nature of the transaction. The different types of transactions that can occur are single access, burst access, target aborted transfer, and read or write access. If the requested transaction is a burst access, the state machine then proceeds to state 4. There are several instances when the state machine can move to state 5, all of which are target initiated, such as target abort, retry, disconnect and transfer complete. State 5 is the final state of the master transfer before returning to the idle state. If the transaction is not completed in a single data cycle, the state machine transitions to state 3. State 3 performs the same function as state 2 with two exceptions. As defined in the PCI Local Bus Specification, revision 2.1, parity can be implemented on both the address and data phases as long as

its available one cycle after the given phase. Thus, the address parity must be made available during state 2. However, if a write access occurs, then parity is enabled during state 3 because the parity signal should only be enabled for data on write accesses. The other difference between States 2 and 3 is the influence of an internal counter which is used to prohibit the PCI bus from locking during an invalid transaction. If a master requests an access to a non-existent target or memory, the current transaction must complete gracefully and not lock the bus. All PCI transactions must complete within four cycles. If a target has not responded in this time frame, then the transaction is forced to retire at state 7. A transaction enters state 4 if a burst access is initiated. This state serves the purpose of adding a wait state into the burst access. The burst will continue for as long as the burst signal is asserted by the back-end device. State 5, as mentioned earlier, is the final state before returning to the idle state. All PCI signals that have been driven during the transaction are de-asserted during the idle state.

A transition from state 0 to state 8 occurs when a configuration access is requested by the PCI bus. The first action required is for the back-end device to release its local bus. If the back-end device is requesting a PCI

master transfer during its release of the local bus, then the request must be aborted. The state machine will proceed from state 8 to either state 9 or 10 depending on whether the transfer is a configuration read or write, respectively. When the back-end I/O device asserts the CNFG_RDY signal to indicate the completion of the configuration access, the state machine will transition back to the idle state.

Logic Compilation using the MicroSim Development Tool

A logic compiler used for large designs such as the interface example just described, can have a significant impact on the final device selection and implementation. AMD supplies a wide array of different compilers ranging from the basic MACHXL to the more graphically enhanced OEM tools such as MicroSim. The interface design example was implemented using the MicroSim PLD compiler, and for various reasons. Since the example is an I/O intensive design, verification is crucial before commitment to Printed Circuit Board (PCB) layout. A development tool such as MicroSim should provide an easy mechanism for modification, the capability of fitting designs into different devices, and the ability to simulate all aspects of the implementation. However, the main reason for using MicroSim is because a large number of the signals on this design are bi-directional. Historically, many of the basic logic compilers had a problem in simulating busses and bidirectional signals.

The MicroSim development platform is a Windows based tool. The software package integrates the schematic and text features of the MicroSim tool with the Minc compiler. Functional simulation of the design can be performed as part of the development flow. Device selection and the fitting process are executed only when the design is complete.

Device selection based on different criteria can be selected by placing constraints on the compiler. Devices can be selected based on a specific architecture, vendor, package or speed. A design is considered complete once the tool selects the appropriate device or devices, compiles the design, and fits the design within the device or devices selected. The ten best fitting options based on the user's criteria are displayed once the fitting process is compiler. One of the many useful features of this compiler is its ability to partition designs across multiple devices. The PCI interface design example fits into a MACH465 device. However, if the design is intended for an embedded, enclosed PCI application, it may be necessary to partition the design across several MACH® devices or standard PLDs, or a combination of both. The MicroSim package is capable of producing a JEDEC file for each device if this is the only alternative. Once the fit is found, simulation should be re-executed in order to include the timing information of the selected device.

The primary entry mechanism for MicroSim is via a schematic, although text entry is also permissible. Appendix B contains the schematic capture file for the design example, while Appendix C contains the text file. Appendix D contains the simulation output of a basic master read, master write, burst read, burst write, configuration read and configuration write.

Device Selection

The complete design utilizes a relatively large programmable logic resource. The design requirements are:


Input Pins 9
Clock Pins 1
Output Pins 118
Buried Macrocells 21
Logical Product Terms 525
Total Logic Macrocells 146
An implementation using the MACH465 utilizes:

Percent of available resources:

Input Pins 7	50%
Clock Pins 1	25%
Output pins 126	98%
Macrocells 146	57%
Logical Product Terms 525	41%

Less than half of the available logic is used within the design. As a result, enough space is available within the MACH465 for any proprietary back-end interface. The MACH465 provides the required pin count and I/O necessary to fit the design into a single CPLD. The MACH465 is a 196 pin CPLD which contains 256 macrocells, 128 input registers, 128 I/O pins, 14 dedicated input pins and 4 clock pins all supplied in a PQFP package. The internal architecture is based around the classic MACH family with 16 PAL34V16 building blocks. Each macrocell of the PAL[®] block can utilize up to 20 product terms before encountering any impact on the device's performance. The block diagram can be seen in Figure 6.





Since the device is supplied in a PQFP package, programming the device via a programmer can pose a problem due to the finer lead pitches. Once the device is mounted on a PCB it is impossible to remove the device safely without damaging the quality of the pins. To alleviate this problem from occurring, AMD has employed the industry standard JTAG interface to all MACH devices over 84 pins in size. JTAG not only allows in-system testing, but AMD has also used the interface, together with an extra 5V enable pin, to perform in-system programming.

Closing Statements

The main focus of this application note is the design example which should help designers implement the PCI protocol using AMD's MACH465. The rest of the document should serve as a brief synopsis of PCI fundamentals. For a more thorough discussion on any of the topics included in the document, please consult the PCI *Local Bus Specification, Revision 2.1.*

AMD has a wide assortment of devices to choose from to meet your PCI needs. To obtain any further information on any of AMD's PCI devices, please consult with your local AMD sales office. Characterization data for any of AMD's PCI compliant PLDs is avai'able upon request. Please consult with your local sales office for further information.

2 1

APPENDIX


PCI COMPONENT ELECTRICAL CHECKLIST

This cl	necklist applies to the following Component/Manufacturer:	MACH210	A-7/10
All iten	ns were verified over the following range of junction temperatures:	26°C min	103°C max
5 V S	ignaling		
CE1.	Component supports 5 V signaling environment?		yes <u>X</u> no
CE2.	Component operates over voltage range 5V± 5%?		yes <u>X</u> no
CE3.	Voltages between 2.0 V and $V_{cc+0.5}$ V are recognized as logic high?		yes <u>X</u> no
CE4.	Voltages between -0.5 V and 0.8 V are recognized as logic low?		yes <u>X</u> no
CE5.	All inputs sink less than 70 μ A when pulled to 2.7 V DC?		yes <u>X</u> no_
CE6.	All inputs source less than 70 μA when pulled to 0.5 V DC?		yes <u>X</u> no_
CE7.	All outputs drive to 2.4 V (min) in the high state while sourcing 2 mA?		yes <u>X</u> no_
CE8.	All outputs drive to 0.55 V (max) in the low state, sinking 3 or 6 mA?		yes <u>X</u> no_
CE9.	Outputs source at least 44 mA at 1.4 V in the high state?		yes <u>X</u> no
CE10.	Outputs source no more than 142 mA at 3.1 V in the high state?		yes <u>X</u> no_
CE11.	Outputs sink at least 95 mA at 2.2 V in the low state?		yes <u>X</u> no
CE12.	Outputs sink no more than 206 mA at 0.71 V in the low state?		yes <u>X</u> no_
CE13.	REQ, GNT outputs source at least 22 mA at 1.4 V in the high state?		yes <u>X</u> no
CE14.	REQ, GNT outputs sink at least 47 mA at 2.2 V in the low state?		yes <u>X</u> no
CE15.	Clamps on all signals source at least 25 mA at –1 V, and 91 mA at –2 V?		yes <u>X</u> no
CE16.	Unloaded edge rates are no lower than 1 V/ns between 0.4 and 2.4 V?		yes <u>X</u> no
CE17.	Unloaded fall times are no lower than 1 V/ns between 2.4 and 0.4 V?		yes <u>X</u> no_
Load	ing and Device Protection		
CE35.*	Capacitance on all PCI signals (except CLK, IDSEL) is less than or equal to 10 pF?		yes <u>X</u> no
CE36.*	Capacitance on CLK signal is between 5 and 12 pF?		yes <u>X</u> no
CE37.*	Capacitance on IDSEL signal is less than 8 pF?		yes <u>X</u> no
CE38.	Read, understand section "Maximum AC Ratings and Device Protection"?		yes <u>X</u> no

*Met by device specifications.

Timing Specification CE39.* Component is operational at any frequency between DC and 33 MHz? yesX no CE40.* Component is operational with a CLK High Time of 12 ns? yes<u>X</u> no CE41.* Component is operational with a CLK Low Time of 12 ns? yes X no_ CE42.* All bussed signals are driven valid between 2 ns and 11 ns after CLK? yes X no CE43. REQ and GNT signals are driven valid between 2 ns and 12 ns after CLK? yes X no CE44.* All Tri-state signals become active no earlier than 2 ns after CLK? yes X no CE45. All Tri-state signals float no later than 28 ns after CLK? yes X no CE46.* All bussed inputs require no more than 7 ns setup to CLK? yes<u>X</u> no CE47. REQ requires no more than 12 ns setup to CLK? yes X no CE48.* GNT requires no more than 10 ns setup to CLK? yes X no CE49.* All inputs require no more than 0 ns of hold time after CLK? yes X no CE50. All outputs are Tri-stated within 40 ns after RST goes low? yes X no CE51 Component senses, during RST active, its connection to 64-bit wires? yes X no CE52. 64-bit signals will be stable when not connected? yes X no

*Met by device specifications.



APPENDIX

MICROSIM SCHEMATIC CAPTURE FILE

Appendix B

4-41

APPENDIX

MICROSIM TEXT FILE

Л

PROCEDURE PCI CONT(INPUT IDSEL; **INPUT RST;** INPUT STOP; **INPUT GNT:** INPUT CLK; INPUT CNFG_RDY; INPUT DEV_REQ; INPUT RD WR; INPUT MEM IO; **INPUT BURST; OUTPUT DEVSEL CLOCKED BY CLK ENABLED BY TRST4;** OUTPUT Q[3..0] CLOCKED_BY CLK RESET_BY /RST; OUTPUT REQ CLOCKED_BY CLK PRESET_BY /RST; OUTPUT DEV_ACK CLOCKED_BY CLK PRESET_BY /RST; OUTPUT NEXT CLOCKED_BY CLK PRESET_BY /RST; OUTPUT CNFG_RD CLOCKED_BY CLK PRESET_BY /RST; **OUTPUT CNFG WR CLOCKED BY CLK PRESET BY /RST; OUTPUT M_ABORT;** OUTPUT T ABORT CLOCKED BY CLK RESET BY /RST; OUTPUT RETRY CLOCKED BY CLK RESET BY /RST; OUTPUT TIMER[1..0] CLOCKED_BY CLK PRESET_BY /DEVSEL; BIPUT C_BE[3..0] CLOCKED_BY CLK ENABLED_BY TRST1; BIPUT BE[3..0] CLOCKED_BY CLK ENABLED_BY TRST4; **BIPUT FRAME CLOCKED BY CLK ENABLED BY TRST1;** BIPUT IRDY CLOCKED_BY CLK ENABLED_BY TRST3; BIPUT TRDY CLOCKED_BY CLK ENABLED_BY TRST4; OUTPUT PERR CLOCKED_BY CLK PRESET_BY RST ENABLED_BY PERR_OE; BIPUT ADDR[31..0] ENABLED_BY TRST7; BIPUT AD[31..0] CLOCKED_BY CLK ENABLED_BY TRST2; BIPUT DATA[31..0] CLOCKED BY CLK ENABLED BY TRST5; **BIPUT PAR ENABLED_BY TRST6);** NODE TRST1, TRST3, TRST4;

NODE TRST1; TRST3; TRST4; NODE TRST2; NODE TRST5, PERR1; NODE PERR_OE, PAR1, PAR2, PAR3, PAR4, PAR5, PAR6 CLOCKED_BY CLK; NODE TRST6, TRST7;

STATE_MACHINE MASTER STATE_BITS Q CLOCKED_BY CLK;

STATE ZERO [0000B]: IF (/FRAME * GNT * C_BE[3] * /C_BE[2] * C_BE[1] * IDSEL */AD[1] * /AD[0]) THEN GOTO EIGHT; ELSIF (/DEV_REQ * /GNT * FRAME * IRDY) THEN GOTO ONE; ELSIF (/DEV_REQ * GNT * (/FRAME + /IRDY)) THEN GOTO ZERO; ELSIF (DEV_REQ * FRAME) THEN GOTO ZERO; END IF;

STATE ONE [0001B]: GOTO TWO;

STATE TWO [0010B]: IF (BURST * /DEVSEL * /TRDY * STOP) THEN **GOTO FIVE;** ELSIF (/BURST * /DEVSEL * /TRDY * STOP) THEN **GOTO FOUR;** ELSIF (/DEVSEL * /TRDY * /STOP) THEN **GOTO FIVE:** ELSIF (/DEVSEL * TRDY * /STOP) THEN GOTO FIVE; ELSIF (DEVSEL * /STOP) THEN **GOTO FIVE;** ELSIF (/DEVSEL * TRDY * STOP * RD WR) THEN GOTO SIX; **ELSIF (DEVSEL * STOP) THEN GOTO THREE;** END IF; STATE THREE [0011B]: IF (BURST * /DEVSEL * /TRDY * STOP) THEN **GOTO FIVE:** ELSIF (/BURST * /DEVSEL * /TRDY * STOP) THEN **GOTO FOUR;** ELSIF (/BURST * /DEVSEL * TRDY * /IRDY * STOP) THEN GOTO THREE; ELSIF (/DEVSEL * /TRDY * /STOP) THEN GOTO FIVE; ELSIF (/DEVSEL * TRDY * /STOP) THEN GOTO FIVE; **ELSIF (DEVSEL * /STOP) THEN GOTO FIVE;**

GOTO FIVE; ELSIF (DEVSEL * STOP * /TIMER[1] * /TIMER[0]) THEN GOTO SEVEN; END IF;

STATE FOUR [0100B]: GOTO THREE;

STATE FIVE [0101B]: GOTO ZERO;

STATE SIX [0110B]: IF (/TRDY) THEN GOTO FIVE; ELSE GOTO SIX; END IF;

STATE SEVEN [0111B]: GOTO ZERO;

STATE EIGHT [1000B]: IF (/DEV_REQ) THEN GOTO EIGHT;

TRST1 = /Q[3] * /Q[2] * /Q[1] * Q[0] + /Q[3] * /Q[2] * Q[1] * /Q[0] + /Q[3] * /Q[2] * Q[1] * Q[0]

+ /Q[3] * /Q[2] * Q[1] * /Q[0] * TIMER[1] * TIMER[0] + /Q[3] * /Q[2] * Q[1] * Q[0] * TIMER[1] * TIMER[0]; TIMER[0] = /Q[3] * /Q[2] * /Q[1] * Q[0] + /Q[3] * /Q[2] * Q[1] * /Q[0] * TIMER[1] * /TIMER[0] + /Q[3] * /Q[2] * Q[1] * Q[0] * TIMER[1] * /TIMER[0]; FRAME =/(/Q[3] * /Q[2] * /Q[1] * /Q[0] * /DEV_REQ * /GNT * FRAME * IRDY

TIMER[1] = /Q[3] * /Q[2] * /Q[1] * Q[0] + /Q[3] * /Q[2] * Q[1] * /Q[0] * TIMER[1] * TIMER[0]

+/Q[3] */Q[2] */Q[1] * Q[0] */BURST +/Q[3] */Q[2] * Q[1] */Q[0] */BURST +/Q[3] */Q[2] * Q[1] * Q[0] */BURST +/Q[3] * Q[2] * Q[1] * (Q[0] */BURST);

GOTO ZERO; STATE THIRTEEN [1101B]: GOTO ZERO; STATE FOURTEEN [1110B]:

GOTO ZERO;

STATE FIFTEEN [1111B]: GOTO ZERO;

END MASTER:

END IF; STATE ELEVEN [1011B]: GOTO ZERO;

STATE TWELVE [1100B]:

IF (/CNFG_WR) THEN GOTO TEN; ELSE GOTO ZERO;

GOTO ZERO; END IF; STATE TEN [1010B]:

END IF; STATE NINE [1001B]: IF (/CNFG_RD) THEN GOTO NINE; ELSE

ELSIF (DEV_REQ * /CNFG_RD) THEN GOTO NINE; ELSIF (DEV_REQ * CNFG_RD * /CNFG_WR) THEN

GOTO TEN;

4-44

 $BE[3..0] = C_BE[3..0];$

DEVSEL = /(Q[3] * /Q[2] * /Q[1] * /Q[0] + Q[3] * /Q[2] * /Q[1] * Q[0] * /CNFG_RD + Q[3] * /Q[2] * Q[1] * /Q[0] * /CNFG_WR);

TRST4 = Q[3] * /Q[2] * /Q[1] * Q[0]+ Q[3] * /Q[2] * Q[1] * /Q[0];

TRDY = /(Q[3] * /Q[2] * /Q[1] * Q[0] * /CNFG_RDY + Q[3] * /Q[2] * Q[1] * /Q[0] * /CNFG_RDY);

TRST3 = /Q[3] * /Q[2] * Q[1] * /Q[0] + /Q[3] * /Q[2] * Q[1] * Q[0] + /Q[3] * Q[2] * Q[1] * /Q[0] + /Q[3] * Q[2] * /Q[1] * /Q[0] + /Q[3] * Q[2] * /Q[1] * Q[0];

IRDY = /(/Q[3] * /Q[2] * /Q[1] * Q[0] + /Q[3] * /Q[2] * Q[1] * /Q[0] * (TRDY + DEVSEL) + /Q[3] * /Q[2] * Q[1] * Q[0] * (TRDY + DEVSEL) + /Q[3] * Q[2] * Q[1] * /Q[0] * (TRDY + DEVSEL) + /Q[3] * Q[2] * /Q[1] * /Q[0] * (TRDY + DEVSEL) + /Q[3] * Q[2] * /Q[1] * /Q[0] * BURST);

 $C_{BE[0]} = /Q[3] * /Q[2] * /Q[1] * /Q[0] * /RD_WR$ +/Q[3] */Q[2] */Q[1] * Q[0] * BE[0] +/Q[3] */Q[2] * Q[1] */Q[0] * BE[0] +/Q[3] */Q[2] * Q[1] * Q[0] * BE[0] +/Q[3] * Q[2] * Q[1] * /Q[0] * BE[0] +/Q[3] * Q[2] */Q[1] */Q[0] * BE[0]; $C_BE[1] = /Q[3] * /Q[2] * /Q[1] * /Q[0]$ +/Q[3] */Q[2] */Q[1] * Q[0] * BE[1] +/Q[3] */Q[2] * Q[1] */Q[0] * BE[1] +/Q[3] */Q[2] * Q[1] * Q[0] * BE[1] +/Q[3] * Q[2] * Q[1] * /Q[0] * BE[1] +/Q[3] * Q[2] * /Q[1] * /Q[0] * BE[1]; C_BE[2] = /Q[3] * /Q[2] * /Q[1] * /Q[0] * /MEM_IO + /Q[3] * /Q[2] * /Q[1] * Q[0] * BE[2] +/Q[3] */Q[2] * Q[1] */Q[0] * BE[2] +/Q[3] */Q[2] * Q[1] * Q[0] * BE[2] +/Q[3] * Q[2] * Q[1] * /Q[0] * BE[2] +/Q[3] * Q[2] */Q[1] */Q[0] * BE[2]; $C_BE[3] = /Q[3] * /Q[2] * /Q[1] * Q[0] * BE[3]$ +/Q[3] */Q[2] * Q[1] */Q[0] * BE[3] +/Q[3] */Q[2] * Q[1] * Q[0] * BE[3] +/Q[3] * Q[2] * Q[1] * /Q[0] * BE[3] +/Q[3] * Q[2] * /Q[1] * /Q[0] * BE[3];

 $REQ = /(/Q[3] * /Q[2] * /Q[1] * /Q[0] * /DEV_REQ * GNT);$

+/Q[3] * Q[2] * Q[1] */Q[0] +/Q[3] * Q[2] * /Q[1] */Q[0];

NEXT = /(/Q[3] * /Q[2] * Q[1] * /Q[0] * /TRDY * /DEVSEL * /BURST +/Q[3] */Q[2] * Q[1] * Q[0] */TRDY */DEVSEL */BURST); $DEV_ACK = /(/Q[3] * Q[2] * /Q[1] * Q[0]);$ $T_ABORT = /Q[3] * /Q[2] * Q[1] * /Q[0] * /STOP * DEVSEL$ + /Q[3] * /Q[2] * Q[1] * Q[0] * /STOP * DEVSEL + /Q[3] * Q[2] * Q[1] * /Q[0] * /STOP * DEVSEL * /Q[3] * Q[2] * /Q[1] * /Q[0] * /STOP * DEVSEL; RETRY = /Q[3] * /Q[2] * Q[1] * /Q[0] * /STOP * /DEVSEL +/Q[3] */Q[2] * Q[1] * Q[0] */STOP */DEVSEL + /Q[3] * Q[2] * Q[1] * /Q[0] * /STOP * /DEVSEL * /Q[3] * Q[2] * /Q[1] * /Q[0] * /STOP * /DEVSEL; CNFG_RD = /(/Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME * C_BE[3] * /C_BE[2] * C_BE[1] * /C_BE[0] * IDSEL * /AD[1] * /AD[0] + Q[3] * /Q[2] * /Q[1] * /Q[0] * /CNFG RD +Q[3] * /Q[2] * /Q[1] * Q[0] * CNFG_RDY * TRDY); CNFG_WR = /(/Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME * C_BE[3] * /C_BE[2] * C_BE[1] * C_BE[0] * IDSEL * /AD[1] * /AD[0] + Q[3] * /Q[2] * /Q[1] * /Q[0] * /CNFG WR +Q[3] */Q[2] * Q[1] */Q[0] * CNFG_RDY * TRDY); $M_ABORT = /Q[3] * Q[2] * Q[1] * Q[0];$ AD[0] = ADDR[0] * /Q[3] * /Q[2] * /Q[1] * /Q[0]+ DATA[0] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[0] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[0] * /Q[3] * /Q[2] * Q[1] * Q[0] + DATA[0] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[0] * Q[3] * /Q[2] * /Q[1] * Q[0] ; AD[1] = ADDR[1] * /Q[3] * /Q[2] * /Q[1] * /Q[0]+ DATA[1] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[1] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[1] * /Q[3] * /Q[2] * Q[1] * Q[0] + DATA[1] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[1] * Q[3] * /Q[2] * /Q[1] * Q[0] ; AD[2] = ADDR[2] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[2] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[2] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[2] * /Q[3] * /Q[2] * Q[1] * Q[0] + DATA[2] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[2] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

AD[3] = ADDR[3] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[3] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[3] * /Q[3] * /Q[2] * Q[1] * /Q[0]

+ DATA[3] * /Q[3] * /Q[2] * Q[1] * Q[0] + DATA[3] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[3] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

$$\begin{split} \mathbf{AD}[4] &= \mathbf{ADDR}[4] * /Q[3] * /Q[2] * /Q[1] * /Q[0] \\ &+ \mathbf{DATA}[4] * /Q[3] * /Q[2] * /Q[1] * Q[0] \\ &+ \mathbf{DATA}[4] * /Q[3] * /Q[2] * Q[1] * /Q[0] \\ &+ \mathbf{DATA}[4] * /Q[3] * /Q[2] * Q[1] * /Q[0] \\ &+ \mathbf{DATA}[4] * /Q[3] * Q[2] * Q[1] * Q[0] \\ &+ \mathbf{DATA}[4] * Q[3] * /Q[2] * /Q[1] * Q[0] ; \end{split}$$

AD[5] = ADDR[5] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[5] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[5] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[5] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[5] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[5] * Q[3] * /Q[2] * /Q[1] * Q[0];

 $\begin{array}{l} AD[6] = ADDR[6] * /Q[3] * /Q[2] * /Q[1] * /Q[0] \\ + DATA[6] * /Q[3] * /Q[2] * /Q[1] * Q[0] \\ + DATA[6] * /Q[3] * /Q[2] * Q[1] * /Q[0] \\ + DATA[6] * /Q[3] * /Q[2] * Q[1] * /Q[0] \\ + DATA[6] * /Q[3] * Q[2] * Q[1] * Q[0] \\ + DATA[6] * Q[3] * /Q[2] * /Q[1] * Q[0] \\ + DATA[6] * Q[3] * /Q[2] * /Q[1] * Q[0] ; \\ \end{array}$

AD[7] = ADDR[7] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[7] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[7] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[7] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[7] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[7] * Q[3] * /Q[2] * /Q[1] * Q[0];

AD[8] = ADDR[8] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[8] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[8] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[8] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[8] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[8] * Q[3] * /Q[2] * /Q[1] * Q[0];

AD[9] = ADDR[9] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[9] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[9] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[9] * /Q[3] * /Q[2] * Q[1] * Q[0] + DATA[9] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[9] * Q[3] * /Q[2] * /Q[1] * Q[0];

AD[10] = ADDR[10] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[10] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[10] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[10] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[10] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[10] * Q[3] * /Q[2] * /Q[1] * Q[0];

AD[11] = ADDR[11] * /Q[3] * /Q[2] * /Q[1] * /Q[0]

+ DATA[11] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[11] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[11] * /Q[3] * /Q[2] * Q[1] * Q[0] + DATA[11] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[11] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

AD[12] = ADDR[12] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[12] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[12] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[12] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[12] * /Q[3] * Q[2] * /Q[1] * (Q[0] + DATA[12] * Q[3] * /Q[2] * /Q[1] * Q[0];

AD[13] = ADDR[13] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[13] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[13] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[13] * /Q[3] * /Q[2] * Q[1] * Q[0] + DATA[13] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[13] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

AD[14] = ADDR[14] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[14] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[14] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[14] * /Q[3] * /Q[2] * Q[1] * (Q[0] + DATA[14] * /Q[3] * (Q[2] * /Q[1] * /Q[0] + DATA[14] * Q[3] * /Q[2] * /Q[1] * (Q[0] ;

AD[15] = ADDR[15] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[15] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[15] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[15] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[15] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[15] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

AD[16] = ADDR[16] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[16] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[16] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[16] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[16] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[16] * Q[3] * /Q[2] * /Q[1] * Q[0];

AD[17] = ADDR[17] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[17] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[17] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[17] * /Q[3] * /Q[2] * Q[1] * Q[0] + DATA[17] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[17] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

AD[18] = ADDR[18] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[18] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[18] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[18] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[18] * /Q[3] * Q[2] * /Q[1] * Q[0] + DATA[18] * Q[3] * /Q[2] * /Q[1] * Q[0] ; AD[19] = ADDR[19] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[19] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[19] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[19] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[19] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[19] * Q[3] * /Q[2] * /Q[1] * Q[0];

AD[20] = ADDR[20] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[20] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[20] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[20] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[20] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[20] * Q[3] * /Q[2] * /Q[1] * Q[0];

AD[21] = ADDR[21] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[21] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[21] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[21] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[21] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[21] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

AD[22] = ADDR[22] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[22] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[22] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[22] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[22] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[22] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

AD[23] = ADDR[23] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[23] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[23] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[23] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[23] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[23] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

AD[24] = ADDR[24] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[24] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[24] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[24] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[24] * Q[3] * (Q[2] * /Q[1] * /Q[0] + DATA[24] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

AD[25] = ADDR[25] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[25] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[25] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[25] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[25] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[25] * Q[3] * /Q[2] * /Q[1] * Q[0];

AD[26] = ADDR[26] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[26] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[26] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[26] * /Q[3] * /Q[2] * Q[1] * Q[0]

ADDR[28] = AD[28] * O[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME

ADDR[29] = AD[29] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[29] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[30] = AD[30] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[30] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[31] = AD[31] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[31] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

+ /Q[3] * /Q[2] * Q[1] * Q[0] * /RD_WR + /Q[3] * Q[2] * /Q[1] * /Q[0] * /RD_WR + Q[3] * /Q[2] * /Q[1] * /Q[0];

+ DATA[31] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[31] * Q[3] * /Q[2] * /Q[1] * Q[0] ; TRST2 = /Q[3] * /Q[2] * /Q[1] * Q[0] + /Q[3] * /Q[2] * Q[1] * /Q[0] * /RD_WR

AD[30] = ADDR[30] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[30] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[30] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[30] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[30] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[30] * Q[3] * /Q[2] * /Q[1] * Q[0]; AD[31] = ADDR[31] * /Q[3] * /Q[2] * /Q[1] * /Q[0]

+ DATA[31] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[31] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[31] * /Q[3] * /Q[2] * Q[1] * Q[0]

AD[29] = ADDR[29] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[29] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[29] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[29] * /Q[3] * /Q[2] * Q[1] * Q[0] + DATA[29] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[29] * Q[3] * /Q[2] * /Q[1] * Q[0] ;

+ DATA[27] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[27] * Q[3] * /Q[2] * /Q[1] * Q[0] ; AD[28] = ADDR[28] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[28] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[28] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[28] * /Q[3] * /Q[2] * Q[1] * Q[0]

+ DATA[28] * /Q[3] * Q[2] * /Q[1] * /Q[0] + DATA[28] * Q[3] * /Q[2] * /Q[1] * Q[0];

[27] = ADDR[27] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[27] * /Q[3] * /Q[2] * /Q[1] * Q[0] + DATA[27] * /Q[3] * /Q[2] * Q[1] * /Q[0] + DATA[27] * /Q[3] * /Q[2] * Q[1] * Q[0] + DATA[27] * /Q[3] * Q[2] * /Q[1] * /Q[0]

+ DATA[26] * Q[3] * /Q[2] * /Q[1] * Q[0] ; AD[27] = ADDR[27] * /Q[3] * /Q[2] * /Q[1] * /Q[0] + DATA[27] * /Q[3] * /Q[2] * /Q[1] * Q[0]

+ DATA[26] * /Q[3] * Q[2] * /Q[1] * /Q[0]

ADDR[10] = AD[10] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME

ADDR[11] = AD[11] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[11] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[12] = AD[12] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[12] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[13] = AD[13] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[13] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[14] = AD[14] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[14] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[15] = AD[15] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[15] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[16] = AD[16] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[16] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[17] = AD[17] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[17] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[18] = AD[18] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[18] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[19] = AD[19] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[19] * Q[3] * /Q[2] * (/CNFG RD + /CNFG WR) * FRAME;

ADDR[20] = AD[20] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[20] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[21] = AD[21] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[21] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[22] = AD[22] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[22] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[23] = AD[23] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[23] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[24] = AD[24] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[24] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[25] = AD[25] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[25] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[26] = AD[26] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[26] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[27] = AD[27] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[27] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

+ ADDR[28] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

TRST6 = /Q[3] * /Q[2] * Q[1] * /Q[0] + /Q[3] * /Q[2] * Q[1] * Q[0] * /RD_WR + /Q[3] * Q[2] * /Q[1] * Q[0] * /RD_WR;

PAR = (PAR1 (+) PAR2) (+) (PAR3 (+) PAR4) (+) PAR5 (+) PAR6;

 $\begin{array}{l} PAR1 = AD[0] (+) AD[1] (+) AD[2] (+) AD[3] (+) AD[4] (+) AD[5];\\ PAR2 = AD[6] (+) AD[7] (+) AD[8] (+) AD[9] (+) AD[10] (+) AD[11];\\ PAR3 = AD[12] (+) AD[13] (+) AD[14] (+) AD[15] (+) AD[16] (+) AD[17];\\ PAR4 = AD[18] (+) AD[19] (+) AD[20] (+) AD[21] (+) AD[22] (+) AD[23];\\ PAR5 = AD[24] (+) AD[25] (+) AD[26] (+) AD[27] (+) AD[28] (+) AD[29];\\ PAR6 = AD[30] (+) AD[31] (+) C_BE[0] (+) C_BE[1] (+) C_BE[2] (+) C_BE[3]; \end{array}$

TRST5 = /Q[3] * Q[2] * /Q[1] * Q[0] * RD_WR + /Q[3] * Q[2] * /Q[1] * /Q[0] * RD_WR + Q[3] * /Q[2] * Q[1] * /Q[0];

DATA = AD;

TRST7 = /CNFG_RD + /CNFG_WR;

ADDR[0] = AD[0] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[0] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[1] = AD[1] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[1] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[2] = AD[2] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[2] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[3] = AD[3] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[3] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[4] = AD[4] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[4] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[5] = AD[5] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[5] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[6] = AD[6] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[6] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[7] = AD[7] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[7] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[8] = AD[8] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[8] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

ADDR[9] = AD[9] * Q[3] * /Q[2] * /Q[1] * /Q[0] * /FRAME + ADDR[9] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

+ ADDR[10] * Q[3] * /Q[2] * (/CNFG_RD + /CNFG_WR) * FRAME;

4-53

* (PAR (+) PERR1);


END PCI_CONT;

.


PERR1 = PAR1 (+) PAR2 (+) PAR3 (+) PAR4 (+) PAR5 (+) PAR6;

PERR_OE = /Q[3] * Q[2] * /Q[1] * /Q[0] * RD_WR * BURST + /Q[3] * Q[2] * /Q[1] * Q[0] * RD_WR;








4-56




Appendix D







4-60



Appendix D

Introduction to JTAG and Five-Volt Programming with MACH 3 and 4 Devices

Advanced Micro Devices

Application Note

Certain members of the second-generation, high-performance, high-density, MACH devices contain features that require a formal introduction: JTAG testing capabilities and five-volt programming. Any MACH device with more than 84 pins will contain the JTAG and programming enhancements. These devices presently include the MACH445, the MACH355, and the MACH465.

The purpose of this application note is to provide the user with the basic knowledge required to understand the topics of JTAG and five-volt, on-board programming. A listing of AMD and third-party support tools is also included. Descriptions of the associated AMD MACHXL programming software files are found in the AMD MACHPRO[™] software manual. An additional application note containing advanced system-level reconfiguration techniques is available for more exotic applications.

A BRIEF HISTORY OF JTAG

JTAG is the commonly used acronym for the IEEE Standard 1149.1-1990. The concept for this standard was proposed by a group of European companies known as the Joint European Test Action Group, or JETAG, in 1985. A year later, this group was expanded to include companies from North America and the name was changed to Joint Test Action Group, or JTAG. This group developed a standard so that circuit connectivity could be checked using a boundary-scan register approach. This standard was adopted by the Institute of Electrical and Electronics Engineers, or IEEE, in 1990. An amendment, Supplement "A", was passed in 1993 and included corrections, clarifications, and additions to the original standard.

Before the standard for boundary scan was developed, many companies were implementing their own serial or parallel scan testing methods. The JTAG standard was developed as a means of providing both board-level and device-level testing. The JTAG standard defines input and output pins, logic control functions, and instructions. To use JTAG for testing, all that is required is a four- or five-wire interface to accommodate a serial data stream and the software to drive that interface. JTAG allows access and control of each node of each JTAG-compatible integrated circuit, or IC, in order to test board connections as well as board functionality.

There are a number of benefits associated with the JTAG approach. As IC manufacturers reduce the size and increase the complexity of their devices, testing becomes more difficult with conventional methods. Printed Circuit Board, or PCB, traces have decreased in width by a factor of ten and IC package pin sizes have decreased by a factor of eight, increasing the probability of damage to the leads during conventional testing with bulky test probes. The internal array of Boundary-Scan Cells, or BSCs, become a virtual "bed-of-nails"

Publication# 18935 Nov. A Amendment/0 Issue Date: March 1994 multi-point test set-up which makes it possible to test PCB connections and circuit logic functionality independently. The structured approach of JTAG enables the research and development testing to be easily transferred to manufacturing on conventional bed-of-nails testers.

JTAG Boundary – Scan Architecture

Figure 1 illustrates an example of a device containing JTAG circuitry. The core logic remains intact, but a separate boundary scan control circuit is added to perform the JTAG functions. The five JTAG pins are used to access the state machine, instruction register, and data registers. These five pins are known as the Test Access Port, or TAP. The TMS and TCK pins drive the state-machine-based TAP controller. A boundary-scan cell is paired with every important node in the device. These nodes include all inputs, all outputs, and enable control lines. The ENABLE* pin is a dedicated, optional non-JTAG programming pin that is utilized by AMD to enable programming a MACH device.




Figure 1. Boundary-Scan Architecture

The five JTAG pins and associated functions are defined in Table 1. The ENABLE* programming pin is included in the definitions, but is not considered part of the JTAG TAP. Details on programming appear later in this application note. The TRST* and ENABLE* pins are active LOW inputs as denoted by the asterisk.

Tuble II IA	r in Descriptions
TCK (Test Clock)	This pin controls the state machine and data transfer operations
TMS (Test Mode Select)	Selects the boundary scan test mode, which controls the state machine test operations
TDI (Test Data Input)	Receives serial instruction codes and data on the rising edge of the TCK signal
TDO (Test Data Output)	Shifts serial output data on the falling edge of the TCK signal
TRST* (Test Reset)	Optional JTAG pin used to reset the state machine
ENABLE* (Program)	Non-JTAG pin used for programming MACH devices

Table 1. TAP Pin Descriptions

JTAG TAP Controller

All implementations of JTAG are required to contain three key elements for the TAP controller. These elements include the state machine, the instruction register and the data registers. The synchronous finite state machine controls the function of the various JTAG registers. The state machine determines whether the device is in reset mode, receiving an instruction, receiving data, or idling. The state machine, as illustrated in Figure 2, is completely controlled by the TCK, TMS, and TRST* pins. The value of TMS on the edge of TCK is located next to each transition in Figure 2.

The TAP controller shifts and updates the individual JTAG registers. The data enters on the TDI pin and exits through the TDO pin. After the data is shifted into place, the TAP controller updates the register to make the data current. As stated earlier, there are boundary-scan cells on all of the inputs into the core logic and on all of the outputs from the core logic. The TAP controller manipulates both the input and the output BSCs. This allows the capability to drive inputs and capture outputs or vice versa. The pause states are included so that the shifting of data can be temporarily stopped.

When power is applied to the device, the TAP controller is forced into the Test Logic Reset state and the IDCODE register is initialized. Note that from any state position in the state machine, five consecutive ones on the TMS pin will reset the logic without the use of the optional TRST* pin. If standard four-pin JTAG is desired, tie the TRST* pin high. To disable the JTAG circuitry entirely, tie the TRST* pin low.

The second required element is an instruction register, or IR, which holds the instruction word. The instruction word length in a MACH device is six bits. The instruction decoder interprets the instruction word held in the IR. The instruction in the instruction register dictates which JTAG register acts as the data register being shifted and updated.






Figure 2. TAP Controller State Machine

The third element is the data registers, or DR, which could be the boundary-scan register, the IDCODE register, the USERCODE register, the row register, the column register, or the bypass register, depending on the individual instruction.

The registers illustrated in Figure 3 are part of the JTAG circuitry, with the exception of the row and column registers. The MACH device instruction register, as defined earlier, holds the six-bit instruction words. The Boundary-Scan Register is a term for the sum of all of the BSCs, so the size of this register varies with the size of the device. The IDCODE register is an optional register that contains a 32-bit word with three components: the manufacturer identification, the device identification, and the revision number. The USERCODE register is a user-specified, 32-bit word. The bypass register is a single shift register stage which provides a serial path between the TDI and TDO pins.





The row and column registers implemented by AMD are not actually part of the JTAG standard but have been included here for educational purposes. The row register contains the row address when programming or verifying the device. The column register contains the column data during programming or verification.

JTAG Testing Procedure

The actual JTAG testing procedure will not be addressed in this application note. The purpose of this note is to introduce the concept of JTAG and the various components that comprise the feature. AMD does not directly support JTAG testing, however, there are a number of third-party vendors that specialize in JTAG testing hardware and software packages. These vendors include bed-of-nails manufactures such as Gen-Rad and Teradyne, as well as exclusive JTAG testers manufactured by Texas Instruments and Corelis. A listing of presently available JTAG support contacts is provided at the end of this document.

FIVE-VOLT PROGRAMMING

Another benefit from the JTAG circuitry that AMD has derived is the ability to use the JTAG TAP for five-volt

programming. This allows the device to be soldered to the board before programming. Once the device is attached, the delicate Plastic Quad Flat Pack, or PQFP, leads are protected from programming and testing operations that could potentially damage them. Programming and verification of the device is done serially which is ideal for on-board programming since it only requires the use of the TAP, along with the additional ENABLE* pin.

The ENABLE* pin is used for extra programming security. If desired, the ENABLE* pin can be connected to ground, and the device programmed with only the TAP. If TRST* is not used in the system, it too, can be removed by connecting it to V_{CC} .

Programming is the process where MACH devices are loaded with a pattern defined in a JEDEC file obtained from MACHXL software or third-party software. Programming the MACH device after it has been placed on a circuit board is a relatively simple task. Programming is accomplished by initially placing the device into programming mode, using the MACHPRO programming software provided by AMD through MACHXL or thirdparty software. The device is initially bulk erased and the JEDEC file is then loaded. After the data is transferred into the device, the PROGRAM instruction is loaded and the ENABLE* pin is pulsed to complete the programming sequence. Further programming details can be found in the additional advanced application note.

On-Board Programming Options

Since the MACHPRO software performs these steps automatically, the following programming options are published for educational purposes.

The configuration file, which is also known as the chain file, defines the MACH device scan path. The file contains the information concerning which JEDEC file is to be placed into which device, the state which the outputs should be placed, and whether the security fuses should be programmed. The configuration file is discussed in detail in the MACHPRO software manual.

The state of the I/Os during programming can be controlled by preloading the boundary-scan cells at the I/Os into a known state or by disabling the Output Enable for each I/O giving the I/Os a high-impedance output. This preload value is obtained from the configuration file.

There are two optional security bits for the MACH devices. The first one is the program and verify security bit. Once this bit has been programmed, all of the programming and verification options are disabled until the device is erased. Programming the second bit also prohibits the option to preload and observe the macrocell registers of the device. This allows the user to protect proprietary patterns and designs.

Program verification of a MACH device involves reading back the programmed pattern and comparing it with the original JEDEC file. The AMD method of program verification performed on the MACH devices permits the verification of only one device at a time.

Accidental Programming or Erasure Protection

It is virtually impossible to program or erase a MACH device inadvertently. The following conditions must be met before programming actually takes place:

- The device must be in the password-protected program mode
- The programming or bulk erase instruction must be in the instruction register
- The ENABLE* pin must be low

If the above conditions are not met, the programming circuitry cannot be activated. Even if the device is in program mode with a programming instruction in the register, an internal pull-up resistor on the ENABLE* pin prevents any accidental pulses from occurring.

To ensure that the AMD ten year device data retention guarantee applies, the following programming conditions should be observed:


- 100 program/erase cycle limit should not be exceeded
- Programming should not be done above 35°C ambient

These devices cannot be reprogrammed instantaneously or "on the fly" if the ambient temperature is too high. The system ambient temperature should be cooled until at least 35° C ambient before in-system programming is initiated.

Programming Multiple MACH Devices

There will often be more than one JTAG-compatible MACH device in a circuit and these devices will be connected to form a scan path. The simplest scan path is when all JTAG-compatible devices have their TMS, TCK and TRST* pins connected in parallel. The TDI and TDO pins are connected serially, where the TDO of one device is connected to the TDI of the next device. The ENABLE* pins may be connected in parallel or remain separate for individual MACH device programming access. More complex scan paths could involve multiple TDI and TDO paths or multiple TMS paths. Multiple device programming does not imply multiple device verification since verification is performed one device at a time. The user specifies which devices in the scan path to program, and the MACHPRO software will program them.

Figure 4 illustrates a map of the scan path which contains each device and its position in the chain. Any device in a scan path which has not been selected for programming must be bypassed for the entire programming and program verification cycle. This is done by loading the appropriate instruction into the device any time new instructions are loaded. Additionally, the bypass register must be taken into account any time data is being shifted through the path.





The order in which program and program verification is completed is from the first device in the scan path to the last device in the chain.

Programming Hardware

The hardware interface for supporting both the JTAG and five-volt programming features requires six pins for the TAP and ENABLE* pins. Additional pins to accommodate power and ground, as well as specialized functions such as in-circuit reconfigurability and multiple scan path configurations, may be desirable.

A parallel printer port of any IBM-compatible Personal Computer, or PC, is sufficient to interface with the target board containing the MACH devices. AMD supplies a cable that could be used to adequately program and test the MACH devices.

Some PC systems have software keys connected to the parallel port. Please remove these keys before using the supplied software.

The AMD cable contains the five required interface signals, plus the ENABLE* signal for programming and a ZCTL signal for advanced in-circuit configuration applications. If in-circuit reconfigurability is not required, ZCTL should be tied to ground. There is also a V_{CC} pin and two ground connections for signal integrity.

The target board cable connector is a 10 (5x2) pin female connector. The connector chosen by AMD is manufactured by Dupont and their connector number is 71602-010. The suggested target board male connector is Dupont number 71918-110 which is a 10-pin header with latches that allow for a quick disconnect. Figure 5

AMD 🎝

illustrates the cable header connector pinout locations. There is a locator key opposite of pin 5 for safety purposes.




Figure 5. Board Header Cable Connector Pin Locations

The pin locations of the board header were chosen to minimize crosstalk between the wires in the ribbon cable. This header-pin configuration is supported by AMD, but individual applications may require an alternate header-pin arrangement. The AMD cable is six feet in length. If the distance from the user's computer to the target application is more than six feet, proper cable design rules should be followed in order to reliably program the MACH devices.

The connector for the computer end of the cable is a standard DB-25 male connector. The connections are illustrated in Figure 6.

12345678910111213				
141516171819200	212232425			
Pin 1 - TRST* (STROBEB)	Pin 2 - TCK (D0)			
Pin 3 - TDI (D1)	Pin 4 - TMS (D2)			
Pin 11 - TDO (PRINTER_BUSY)	Pin 12 - Vcc (PE)			
Pin 17 - ENABLE* (ACT_SELB)	Pin 23 - GND			
Pin 24 - GND	Pin 25 - GND			
	18935A-6			

Figure 6. Computer Port Cable Connector Pin Locations

A third-party programmer could also provide programming support for the MACH devices. The programmer also uses the AMD cable which plugs into a 28-pin socket on the programmer instead of the PC parallel port. An assortment of programmer manufacturers are listed at the end of this document.

There are a number of additional programming scenarios that could also be considered. Programming practices used while protyping could vary significantly from final production methods. A number of bed-of-nails tester vendors, including GenRad and Teradyne, support MACH device programming. Contact individual vendors listed at the end of this application note for more information.

Software Support Tools

AMD's MACHXL software includes support for programming MACH devices. This software is an easy to use tool that supports the design entry, fitting, and simulation of MACH device applications. Once the design has been completed, it may be downloaded to the MACH device through the programming operation.

The five-volt programming software in MACHXL software supports multiple MACH devices and allows the user to combine AMD MACH devices with other JTAG devices in a chain. A listing of third-party software support appears at the end of this note. The FusionPLD Catalog contains a complete list of available third-party software support.

Programming Procedure Overview

This section provides an overview of a typical programming procedure using the MACHPRO software. This assumes that the MACH devices are already placed on the board and are linked in a serial chain with the other JTAG devices. Additional details of the programming process are available in the MACHXL software documentation as well as in the advanced application note.

Initially, the JEDEC files for the MACH devices to be programmed are generated using MACHXL or other third-party tools. Next, a serial chain description file, listing the JTAG devices in the chain and the actions to be performed on each device, is written. Then, the target board is connected to a power supply and the JTAG programming cable is attached to both the PC parallel port and the board. Finally, after the target board supply is switched on, the MACHPRO software with the associated chain file is used to program the MACH devices.

Please refer to the MACHPRO software manual for more information on writing a chain description file.

Boundary Scan Description Language File

The Boundary Scan Description Language, or BSDL, file describes the pinout of an IC. The file also describes the instruction codes and layout of the boundary-scan cells. The file does not describe the JTAG scan path. The MACHXL software creates the BSDL file from the JEDEC file.

The BSDL file declares TAP pin locations, instruction codes, register length/structure, device ID code, and whether there is a TRST* pin. To test a JTAG board, a

collection of all of the BSDL files for the JTAG ICs is required along with a netlist describing how these ICs are connected.

Additional information on BSDL files may be obtained from the Suggested Reading section.

SUGGESTED READING

IEEE Standard 1149.1-1990

IEEE Standard 1149.1-1990 Supplement A

The Boundary-Scan Handbook by Kenneth Parker

Meeting the Challenge of Boundary Scan by GenRad

Preliminary JTAG and/or Programming Support for MACH Devices

Manufacturer	Bed-of-Nails Tester Tools
GenRad 300 Baker Avenue Concord, MA 01742 508-369-4400	Model 2272
Teradyne 179 Lincoln Street Boston, MA 617-422-3567	Victory Software
Hewlett Packard Loveland, CO 80539	3070 Series

Manufacturer	JTAG Analyzer
Corelis 12607 Hidden Creek Way Suite H Cerritos, CA 90701 310-926-6727	SCANIO/280 SCANTEST Software
Texas Instruments P.O. Box 869305 Plano, TX 75086 214-575-6396	Asset

Manufacturer	Software Development System
Advanced Micro Devices P.O. Box 3453 Sunnyvale. CA 94086 (800) 222-9323	MACHXL
Data I/O 10525 Willows Road N.E P.O. Box 97046 Redmond, WA 98073-9746 (800) 332-8246 or (206) 881-6444	ABEL5
MINC Incorporated 6755 Earl Drive, Suite 200 Colorado Springs, CO 80918 (719) 590-1155	PLDesigner

Manufacturer	Programmer Support
BP Microsystems 1000 N. Post Rd. Houston, TX 77055-7237 (800) 225-2102 or (713)688-4600	BP1200
Data I/O 10525 Wiilows Road N.E P.O. Box 97046 Redmond, WA 98073-9746 (800) 332-8246 or (206) 881-6444	UniSite Model 3900 AutoSite
System General 510 S. Park Victoria Dr. Milpitas, CA 95035 (408) 263-6667	Turpro-1

Advanced In-circuit Programming Guidelines for MACH 3 and 4 Devices

Application Note

by Kenneth Cuy, Applications Engineer, Programmable Logic Division and David Stoenner, Member of the Technical Staff, Field Applications

INTRODUCTION

This application note serves as a guideline for using the JTAG interface on selected MACH 3 and 4 devices to perform in-circuit programming via a microcontroller. Although this application note will concentrate on an in-circuit programming example with an AMD Am29240[™] RISC microcontroller, the information contained within can be extended to other such applications.

An additional application note entitled Introduction to JTAG and Five-Volt Programming with MACH 3 and 4 Devices is available to provide the basic knowledge required to understand the topics of JTAG and five-volt, on-board programming.

System Configuration

The parallel port of a standard PC was chosen as the initial tool to interface with the JTAG port for programming control. The ubiquitous availability of PCs provide a universal development environment for the MACH 3 and 4 devices that support JTAG.

The standard parallel port on a PC is composed of two register addresses in the I/O space of the PC. The two ports are the data port and the control port. The control port consists of two signals; Control which writes to the address and Status which reads to the address.

The six JTAG lines were placed on the parallel port in the following manner. TMS, TCLK and TDI are positive true, output only lines and thus were chosen to be put on the data port. As a convenience for the programmer, the data port is a positive true interface. TRST* and ENABLE* are negative true, output only lines and thus were chosen to be put on the control port. Besides being a negative true interface, the control port is always reset to a known value on power-up. TRST* and ENABLE* were selected to be Strobe and Printer Initiate signals respectively.

The only input needed is for TDO, which was selected as input on the Status Register bit D7, the Printer Busy bit.

The interfacing PAL device, that is used for in-circuit programming, was developed to mimic the parallel port, except that only the bits needed were implemented. This allows the entire control to be put in one PAL device for simplicity, cost, and board space considerations. The example design uses a PALCE22V10 to implement the in-circuit programmability interface for the 29240 microprocessor. The design file for the 22V10 is included in Appendix A.

Interfacing PAL Device

The PALCE22V10 contained in the file JTAG.V10 has been designed to look like a standard microprocessor peripheral using a Chip Select (\overline{CS}), I/O Read (\overline{RD}), I/O Write (\overline{WR}) and A0. The 22V10 is composed of two sections, one to support the data port and the other to support the control and status port. The A1 bit is used in the Am29240. A higher order chip select (PIACS0) is provided with A23–A0. This allows the chip select to occupy 16 megabytes of address space. A1 is used in the equations so the MACH device can be accessed independent of the JTAG controller.

In the Am29240, the two registers (normally byte oriented) are configured on word (32 bit) boundaries for both the Am29240 hardware and the C software. Therefore, the A0 bit in the JTAG.V10 design is connected to the Am29240 address bit A2, and A1 in the 22V10 is connected to A3 of the Am29240.

The PALCE22V10 has only one clock input (pin 1) which can be used to clock any of the macrocells within the PALCE22V10. However, two registers in the design require different clocks. To solve this problem, the clock pin is used to clock the data register and the control register is implemented as transparen: latches arranged in a master/slave configuration. The equation WR_CLK is used to generate the clock for the data register and is externally looped back to pin 1. The equation for WR_CLK is simply the chip select ANDED with I/O write at the correct address. D0, D1 and D2 are then registered into TDI, TCLK and TMS respectively. This is the same bit order that is used in the PC printer port configuration. These outputs are controlled by the term TRI_DISABLE which in turn is controlled by the parallel port cable. If the cable is plugged in then the outputs of the PALCE22V10 are disabled to prevent output contention. This arrangement can even be used in a manufacturing system for both development as well as in field updates.

The TRST* signal is generated from a reset input as well as the master latch called TRST_LAT. The input pin RESET will not only reset all the registers and latches but will also enable TRST* on the interface to reset the JTAG state machine in the selected MACH 3 or 4 device. In the design file, the latch equations are surrounded by MINIMIZE_OFF and MINIMIZE_ON. This is done because of the cross terms in the latch equations

that are necessary to hold the output stable as the latch enable term goes false.

The slave latches are controlled only by chip select (CS) so any activity with the interfacing PAL device will hold TRST* and ENABLE* stable.

The remainder of the PALCE22V10 design is very straight forward in its implementation and can be followed in the design file.

System Dependent Source Code

The software written for the Am29240 interface consists of a group of low level drivers written in pseudo ANSI C for the 29K[™] family and is included in Appendix B. These drivers are the only ones that change from system to system. If a different interface was chosen for the JTAG port, these drivers are all that is needed to be rewritten for the target system. These drivers are written so that they can directly interface to the C compiler for the 29K family and adhere to the 29K calling convention.

Please contact your local sales office for details on a supplement entitled *MACHPRO[™] Downloading Software: C Source Code* which contains the C source code for AMD's MACHPRO programming software. MACHPRO uses the JTAG circuitry on selected MACH devices to program and verify the devices via the PC parallel port. The required drivers listed below need to be integrated with the existing MACHPRO software so that programming may now be performed via a microcontroller.

Required Drivers

Listed below are all of the low level drivers necessary to implement in-circuit programming with the selected JTAG compatible MACH devices. An effort was made to keep the drivers simple and easy to embed for the user.

_JTAG_reset_interface()

This routine is called at the beginning of the main program and establishes the JTAG interface to a known state.

This state is:

ENABLE*	FALSE (Logic High)
TRST*	FALSE (Logic High)
TMS	FALSE (Logic Low)
TCLK	TRUE (Logic High)
TDI	FALSE (Logic Low)

_JTAG_reset()

This routine will pulse the TRST* pin for a reset pulse

_JTAG_pgm_pulse(pulse_width)

This routine will pulse the ENABLE* pin for the duration of the input variable pulse_width in milliseconds. For the 29K there is a system call to the Host Interface (HIF) that will return a clock with a resolution of 1 millisecond. So this routine will set the ENABLE* pin true and then call the clock routine once to establish a starting time and then it will loop calling the clock routine again until the correct time has elapsed. It will then set the ENABLE* pin false and return.

_JTAG_pgm_set(value)

This routine will set the ENABLE* pin to the value specified in the D3 bit position of the input variable.

JTAG_shift(TDI_value, TMS_value)

This routine will shift out one bit on to the TDI line and at the end will read the TDO input and return this value. The routine will first set TCLK low, TDI to the value specified in the TDI_value variable and TMS to the value specified in the TMS_value variable. Then the TCLK pin will be set high and then set low and the D7 bit will be read and right justified in the return register.

_setup()

This routine simply sets up the PIA port of the Am29240 for 3 clock cycle wait state operation. This is also compatible with the $Am29200^{TM}$.

REFERENCES

Introduction to JTAG and Five-Volt Programming with MACH 3 and 4 Devices

MACH 3 and 4 Family Data Book

MACHPRO[™] Programming Software Manual

Am29240[™], Am29245[™], and Am29243[™] RISC Microcontrollers User's Manual and Data Sheet

IEEE Standard 1149.1-1990

IEEE Standard 1149.1–1990 Supplement A

APF	PEND		
	Α		
; PAL	ASM	Design Description	
;			- Declaration Segment
REVI: AUTH	ERN SION OR	JTAG.V10	I 3XX AND MACH4XX PAL FAMILY
DATE		06/21/93	
CHIP	i	tag PAL22V10	
			- PIN Declarations
;			- PIN Declarations
PIN		CLK	1
PIN		/CS	;
PIN PIN		/RD /WR	
PIN		AO	
PIN		Al	
	7	DO	
	8	D1	
	9	D2	
PIN		D3	
PIN	11	/RESET	;
PIN	12	GND	;
PIN	13	/TRI_DISABLE	;
PIN	14	D7	;
PIN	15	/ PRM_EN	;
PIN		TRST_LAT	7 .
	17	PRM_EN_LAT	;
PIN		/TRST	;
PIN		TDO	;
PIN		TDI	· · · · · · · · · · · · · · · · · · ·
	21	TMS	
PIN		TCLK	
PIN PIN	23	/WR_CLK	;
PIN NODE	24 1	VCC GLOBAL	;
	-		
;			Boolean Equation Segment
EQUA		· · · · · ·	

.

GLOBAL.RSTF = RESET

MINIMIZE_OFF

,

```
TRST = RESET
      + TRST_LAT*/CS*/RESET
      + TRST*TRST_LAT*/RESET
      + TRST*CS*/RESET
PRM_EN =
          PRM_EN_LAT*/CS*/RESET
         + PRM_EN*PRM_EN_LAT
         + PRM_EN*CS*/RESET
TRST_LAT = CS*WR*A0*D0*/A1*/RESET
          + TRST_LAT*/(CS*WR*A0*/A1)*/RESET
          + TRST_LAT*D0*/RESET
PRM_EN_LAT = CS*WR*A0*/A1*D3*/RESET
           + PRM_EN_LAT*/(CS*WR*A0*/A1)*/RESET
            + PRM_EN_LAT*D3*/RESET
MINIMIZE_ON
WR_CLK = CS*WR*/A0*/A1*/RESET
; NOTE PIN 23 ( WR_CLK ) IS EXTERNALLY CONNECTED TO PIN 1 ( CLK ) FOR
; THE CLOCKED REGISTER.
TDI := D0
TCLK := D1
TMS := D2
D7 = TDO
D7.TRST = CS*RD*/A1*A0*/RESET
TRST.TRST = /TRI_DISABLE*/RESET
TDI.TRST = /TRI_DISABLE*/RESET
TCLK.TRST = /TRI_DISABLE*/RESET
PRM_EN.TRST = /TRI_DISABLE*/RESET
```



LOW LEVEL DRIVERS

Л

```
pragma On(Pointers_compatible_with_ints);
```

volatile int *Data_Reg ; volatile int *Command_Reg ; volatile int *Status_Reg ; volatile int *PIA_Control;

#define	TRST	0x1
#define	PGM_EN	0x8
#define	TDI	0x1
#define	TCLK	0x2
#define	TMS	0x4

extern clock();

void JTAG_reset_interface()

/* We will give the interface a reset pulse and then do 5 TCLK with TMS
= 1 which will reset the state machine to reset if the reset pulse
did not work. It will then leave the interface with the command
register = 0 and the data register = tclk = 0 tdi = 0 and tms = 1. */

```
{
```

```
*Command_Reg = TRST;
*Command_Reg = 0;
*Data_Reg = TMS;
*Data_Reg = TMS | TCLK;
*Data_Reg = TMS;
```

Ŀ.

```
recur
```

```
}
```

```
void JTAG_reset()
```

```
{
```

```
*Command_Reg = TRST;
*Command_Reg = 0;
```

return;

```
}
```

```
void JTAG_pgm_pulse(w)
```

int w;

```
int start;
/* Now that the program enable is on we will start the timeout in
  milliseconds for the pulse width. A system call to clock ( HIF
   service call 273 ) will return the time in milliseconds in gr96, so
   we will just do a compare to the pulse width value and loop till the
   time has passed. */
    start = clock();
    *Command_Reg = PGM_EN;
/* now do another system clock call and start the timeout loop */
    while(clock()-start < w){;}</pre>
    *Command_Reg=0;
   return;
}
void JTAG_pgm_set(in)
int in;
{
    *Command_Reg = (in & 0x1) <<3;
    return;
}
int JTAG_shift(tdi,tms)
    int tms,tdi;
{
    int temp;
  temp = ( tms & 1 ) << 2 | ( tdi & 1 );</pre>
    *Data_Reg = temp:
    *Data_Reg = temp | TCLK;
    *Data_Reg = temp;
    return(( *Status_Reg & 0x80 ) >> 7 );
}
void setup()
/* This routine sets up the PIA controller on the 292XX microcontroller
   to the needed values. For any race conditions we will set the IO
   extend bit and make the interface 3 wait states so that both the
   29200 and 29240 behave identical. This port is at 0x80000020. We will
   only affect PIACSO so we will leave the other set up as is. */
{
    Data_Reg = 0x90000000;
    Command_Reg = 0x90000004;
    Status_Reg = 0 \times 90000004;
    PIA_Control = 0x80000020;
    *PIA_Control = ( *PIA_Control & 0x00ffffff ) | 0x83<<24;
    return;
}
```

1

MACH 1, 2, 3, and 4 Data Book and Design Guide

1

MACH 1, 2, 3, and 4 Data Book and Design Guide

.

1

1

4 1

'n

Sales Offices

North American

ALABAMA	(205) 830-9192
ARIZONA	(602) 242-4400
CALIFORNIA,	
Calabasas	
Irvine	
Sacramento (Roseville)	
San Diego	
CANADA, Ontario,	
Kanata	
Willowdale	
COLORADO	
CONNECTICUT	
FLORIDA.	
Boca Raton	
Clearwater	
GEORGIA	
IDAHO	
ILLINOIS, Chicago (Itasca)	
KENTUCKY	
MARYLAND	
MASSACHUSETTS	
MINNESOTA	
NEW JERSEY.	(,
Cherry Hill	
NEW YORK.	
NORTH CAROLINA,	
OHIO,	(,
OREGON	• •
PENNSYLVANIA	
TEXAS.	(2.2, 220 0000
Austin	
Dallas	
International	• •
BELGILIM Antwerpon TEL	(03) 248-4300


BELGIUM, Antwerpen	TEL	(03) 248-4300 (03) 248-4642
CHINA,	1 00	
Beijing	. TEL	(861) 465-1251
Shanghai	. TEL	(8621) 267-8857
		(8621) 267-9883
FINLAND, Helesinki	TEL	(358) 0 881 3117
	FAX	(358) 0 804 1110
FRANCE, Paris		(1) 49-75-1010
	FAX	(1) 49-75-1013
GERMANY,		
Bad Homburg		(06172)-92670
	FAX	(06172)-23195
München	. TEL	(089) 450530
	FAX	(089) 406490
HONG KONG, Kowloon		
ITALY, Milano		(Ó2) 339-0541
· · · · · · · · · · · · · · · · · · ·	FAX	

JAPAN,		
Osaka	. TEL	(06) 243-3250
	FAX	(06) 243-3253
Tokyo		
	FAX	
KOREA, Seoul		
,	FAX	
SINGAPORE, Singapore		
	FAX	
SWEDEN.		()
Stockholm area	. TEL	(08) 98-6180
(Bromma)	FAX	
TAIWAN, Taipei		
	FAX	
UNITED KINGDOM,		
London area	TEL	(01483) 74-0440
(Woking)	FAX	
Manchesterarea	TEL	
(Warrington)	FAX	(01925) 83-0204
		• •

North American Representatives

A DIZONA	
ARIZONA THORSON DESERT STATES, INC	(602) 998-2444
CALIFORNIA	
Chula Vista – SONIKA ELECTRONICA	(619) 498-8340
CANADA,	. ,
Burnaby, B.C. – DAVETEK MARKETING	(604) 430-3680
Kanata, Ontario - VITEL ELECTRONICS	(613) 592-0090
Mississauga, Ontario – VITEL ELECTRONIC	
Lachine, Quebec - VITEL ELECTRONICS	(514) 636-5951
ILLINOIS Skokie – INDUSTRIAL REPS, INC	(708) 967-8430
INDIANA	(700) 307-0400
Kokomo – SCHILLINGER ASSOC.	(317) 457-7241
IOWA	· ·
LORENZ SALES	(319) 377-4666
KANSAS,	
Merriam – LORENZ SALES	(913) 469-1312
Wichita – LORENZ SALES	(316) 721-0500
MEXICO,	
Guadalajara – SONIKA ELECTRONICA	
Mexico City – SONIKA ELECTRONICA	
Monterrey – SONIKA ELECTRONICA	(528) 358-9280
MICHIGAN,	(0.4.0) 0.07 0.007
Brighton – COM-TEK SALES, INC	
Holland - COM-TEK SALES, INC	(616) 335-8418
MINNESOTA MEL FOSTER TECH. SALES, INC	(610) 041 0700
MISSOURI	(012) 941-9790
LORENZ SALES	(314) 997-4558
NEBRASKA	(014) 007 4000
LORENZ SALES	(402) 475-4660
NEW YORK.	(402) 170 1000
Hauppauge – COMPONENT	
CONSULTANTS, INC	(516) 273-5050
East Syracuse - NYCOM	
Fairport - NYCOM	
оню,	• •
Centerville – DOLFUSS ROOT & CO	(513) 433-6776
Westlake – DOLFUSS ROOT & CO	(216) 899-9370
PUERTO RICO	
COMP REP ASSOC, INC	(809) 746-6550
UTAH	
FRONT RANGE MARKETING	(801) 288-2500
WASHINGTON	
ELECTRA TECHNICAL SALES	(206) 821-7442
WISCONSIN Brookfield – Industrial Representatives, Inc	(414) 574-0303
Brookneid – industrial nepresentatives, inc	
den de la desta de la companya de desta en el de marca de la companya de la companya de la companya de la comp	

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.





RECYCLED & RECYCLABLE

囚

ADVANCED MICRO

DEVICES, INC. One AMD Place P.O. Box 3453 Sunnyvale, California 94088-3453 (408) 732-2400 (800) 538-8450 TWX: 910-339-9280 TELEX: 34-6306

APPLICATIONS HOTLINE & LITERATURE ORDERING USA (408) 749-5703 JAPAN (03) 3346-7600 UK & EUROPE 44-(0)256-811101 TOLL FREE USA (800) 222-9323 FRANCE 0590-8621 GERMANY 0130-813875 ITALY 1678-77224

http://www.amd.com



RECYCLED & RECYCLABLE

Printed in USA BAN-60M-5/95-0 19829A