

# 20-Bit, Stereo D/A Converter for Digital Audio

### **Features**

- 20-Bit Resolution
- 112 dB Signal-to-Noise-Ratio (EIAJ)
- Complete Stereo DAC System
  - 128X Interpolation Filter
  - Delta-Sigma DAC
  - Analog Post Filter
- 105 dB Dynamic Range
- Low Clock Jitter Sensitivity
- Filtered Line-Level Outputs
  - Linear Phase Filtering
  - Zero Phase Error Between Channels
- Adjustable System Sampling Rates
  - including 32 kHz, 44.1 kHz & 48 kHz
- Digital De-emphasis for 32 kHz, 44.1 kHz, & 48 kHz

### **Description**


The CS4329 is a complete stereo digital-to-analog output system. In addition to the traditional D/A function, the CS4329 includes a digital interpolation filter followed by an 128X oversampled delta-sigma modulator. The modulator output controls the reference voltage input to an ultra-linear analog low-pass filter. This architecture allows for infinite adjustment of sample rate between 1 and 50 kHz while maintaining linear phase response simply by changing the master clock frequency.

The CS4329 also includes an extremely flexible serial port utilizing mode select pins to support multiple interface formats.

The master clock can be either 256, 384, or 512 times the input sample rate, supporting various audio environments.

### **ORDERING INFORMATION**

CS4329-KP -10° to 70° C 20-pin Plastic DIP CS4329-KS -10° to 70° C 20-pin Plastic SSOP CDB4329 Evaluation Board



Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.



**ANALOG CHARACTERISTICS** ( $T_A = 25^{\circ}C$ ; Full-Scale Differential Output Sine wave, 997 Hz; Fs = 48 kHz; Input Data = 20 Bits; SCLK = 3.072 MHz;  $R_L = 10k\Omega$ ; VD+ = VA+ = 5V; Logic "1" = VD+ Logic "0" = DGND; Measurement Bandwidth is 10 Hz to 20 kHz; unweighted; unless otherwise specified.)

Pai	rameter		Symbol	Min	Тур	Max	Units
Resolution				16	-	20	Bits
Specified Temperature Oper	ating Range		TA	-10	-	70	°C
Dynamic Performance							
Dynamic Range (Note 1)	20-Bit			TBD	102	-	dB
	40 D:	(A-Weighted)		TBD	105	-	dB
	18-Bit	(A-Weighted)		-	101 104	-	dB dB
	16-Bit	(A Weighted)		-	94	-	dB
		(A-Weighted)		-	96	-	dB
Total Harmonic Distortion +	,		THD+N				
	20-Bit	0 dB		TBD	-97	-	dB
		-20 dB -60 dB		TBD TBD	-82 -42	-	dB dB
	18-Bit	-00 dB -0 dB		-	-96	_	dB
		-20 dB		-	-81	-	dB
		-60 dB		-	-41	-	dB
	16-Bit	0 dB		-	-93 -74	-	dB
		-20 dB -60 dB		-	-74	-	dB dB
Idle Channel Noise / Signal-	to-Noise-Ratio	(Note 2)		_	112	_	dBFS
Interchannel Isolation	(1 kHz)	(11111 _)		-	-110	-	dB
Combined Digital and Ana	log Filter Chara	ncteristics	1		l	II.	1
Frequency Response 10 Hz	to 20 kHz	(Note 3)		-	±0.1	-	dB
Deviation from linear phase					±0.5		deg
Passband: to -0.1 dB corner		(Note 3)		0	-	21.77	kHz
Passband Ripple				-	-	±0.001	dB
StopBand		(Note 3)		26.23	-	-	kHz
StopBand Attenuation		.(Note 3)		75	-	-	dB
Group Delay		(Note 4)		-	25/Fs	-	S
De-emphasis Error				-	-	±0.3	dB
dc Accuracy					I		
Interchannel Gain Mismatch				-	0.1	-	dB
Gain Error				-	-	±5	%
Gain Drift				-	200	-	ppm/°C
Power Supplies							
Power Supply Current:	N	ormal Operation	IA+ ID+	-	26 11	TBD TBD	mA mA
		Power-down	IA+	-	150	-	μΑ
			ID+	-	350	-	μΑ
Power Dissipation	N	ormal Operation Power-down		- -	185 2.5	TBD -	mW mW
Power Supply Rejection Rat	io (1 kHz)		PSRR	-	60	-	dB



**ANALOG CHARACTERISTICS (Continued)** 


Parameter	•	Symbol	Min	Тур	Max	Units
Analog Output		Cymbol		. , , p	max	Cinto
Differential Full Scale Output Voltage	(Note 5)		1.90	2.0	2.10	Vrms
Maximum Output Current			-	250	-	μΑ
Output Common Mode Voltage	·		-	2.2	-	V
Differential Offset			-	-	TBD	mV
Differential Offset Drift			-	TBD	-	mV/°C

- Notes: 1. TBDF Dithered Data
  - 2. AUTO-MUTE active. See parameter definitions
  - 3. The passband and stopband edges scale with frequency. For input sample rates, Fs, other than 48 kHz, the passband edge is 0.4535xFs and the stopband edge is 0.5465xFs.
  - 4. Group Delay for Fs = 48 kHz 25/48kHz=520μs
  - 5. Specified for a fully differential output  $\pm$ (( AOUT+) (AOUT-)). See Figure 12.


## **SWITCHING CHARACTERISTICS** ( $T_A = 25 \, ^{\circ}\text{C}$ ; VA+ = 5.0V; Inputs: Logic 0 = 0V, Logic 1 = VA+, $C_L = 20 pF$ )

Parameter	Symbol	Min	Тур	Max	Units
Input Sample Rate	Fs	1	-	50	kHz
MCLK Pulse Width High MCLK / LRCK = 512		10	-	-	ns
MCLK Pulse Width Low MCLK / LRCK = 512		10	-	-	ns
MCLK Pulse Width High MCLK / LRCK = 384		21	-	-	ns
MCLK Pulse Width Low MCLK / LRCK = 384		21	-	-	ns
MCLK Pulse Width High MCLK / LRCK = 256		31	-	-	ns
MCLK Pulse Width Low MCLK / LRCK = 256		31	-	-	ns
External SCLK Mode					
SCLK Pulse Width Low	t <sub>sclkl</sub>	20	-	-	ns
SCLK Pulse Width High	t <sub>sclkh</sub>	20	-	-	ns
SCLK Period	<sup>t</sup> sclkw	1 128(Fs)	-	-	ns
SCLK rising to LRCK edge delay	t <sub>slrd</sub>	20	-	-	ns
SCLK rising to LRCK edge setup time	t <sub>slrs</sub>	20	-	-	ns
SDATA valid to SCLK rising setup time	t <sub>sdlrs</sub>	20	-	-	ns
SCLK rising to SDATA hold time	<sup>t</sup> sdh	20	-	-	ns
Internal SCLK Mode					
SCLK Period SCLK / LRCK = 64	<sup>t</sup> sclkw	$\frac{1}{64(Fs)}$	-	-	ns
SDATA valid to SCLK rising setup time	<sup>t</sup> sdlrs	$\frac{1}{512(Fs)} + 10$	-	-	ns
SCLK rising to SDATA hold time  MCLK / LRCK = 256 or 512	<sup>t</sup> sdh	$\frac{1}{512(Fs)} + 15$	-	-	ns
SCLK rising to SDATA hold time MCLK / LRCK = 384	<sup>t</sup> sdh	$\frac{1}{384(Fs)} + 15$	-	-	ns





**External Serial Mode Input Timing** 



**Internal Serial Mode Input Timing** 

\* The SCLK pin must be terminated to ground. The SCLK pulses shown are internal to the CS4329.



# **DIGITAL CHARACTERISTICS** (TA = 25 °C; VD+ = 5V $\pm$ 5%)

Parameter	Symbol	Min	Тур	Max	Units
High-Level Input Voltage	VIH	70%VD+	-	-	V
Low-Level Input Voltage	VIL	-	-	30%VD+	V
Input Leakage Current	Vin	-	-	± 10.0	μΑ
Digital Input Capacitance		-	TBD	-	pF

# **ABSOLUTE MAXIMUM RATINGS** (AGND = 0V, all voltages with respect to ground.)

	Symbol	Min	Max	Units	
DC Power Supply:	VA+ VD+	-0.3 -0.3 0.0	6.0 6.0 0.4	V V V	
Input Current, Any Pin E	Except Supplies	l <sub>in</sub>	-	±10	mA
Digital Input Voltage		V <sub>IND</sub>	-0.3	(VD+)+0.4	V
Ambient Operating Tem	TA	-55	125	°C	
Storage Temperature	T <sub>stg</sub>	-65	150	°C	


WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

# **RECOMMENDED OPERATING CONDITIONS**

(DGND = 0V; all voltages with respect to ground)

Parameter		Symbol	Min	Тур	Max	Units
DC Power Supply:	Positive Digital Positive Analog  VA+ - VD+	VD+ VA+	4.75 4.75 -	5.0 5.0 -	5.25 5.25 0.4	V V V





\* SCLK must be connected to DGND for operation in Internal SCLK Mode

Figure 1. Typical Connection Diagram



### GENERAL DESCRIPTION

The CS4329 is a complete stereo digital-to-analog system including 128× digital interpolation, fourth-order delta-sigma digital-to-analog conversion, 128× oversampled one-bit delta-sigma modulator and analog filtering. This architecture provides a high insensitivity to clock jitter. The DAC converts digital data at any input sample rate between 1 and 50 kHz, including the standard audio rates of 48, 44.1 and 32 kHz.

The primary purpose of using delta-sigma modulation techniques is to avoid the limitations of laser trimmed resistive DAC architectures by using an inherently linear 1-bit DAC. The advantages of a 1-bit DAC include: ideal differential linearity, no distortion mechanisms due to resistor matching errors and no linearity drift over time and temperature due to variations in resistor values.

### Digital Interpolation Filter

The digital interpolation filter increases the sample rate by a factor of 4 and is followed by a 32× digital sample-and hold to effectively achieve a 128× interpolation filter. This filter eliminates images of the baseband audio signal which exist at multiples of the input sample rate, Fs. This allows for the selection of a less complex analog filter based on out-of-band noise attenuation requirements rather than anti-image filtering. Following the interpolation filter, the resulting frequency spectrum has images of the

input signal at multiples of 128× the input sample rate. These images are removed by the external analog filter.


### Delta-Sigma Modulator

The interpolation filter is followed by a fourthorder delta-sigma modulator which converts the 24-bit interpolation filter output into 1-bit data at 128× Fs.

### Switched-Capacitor Filter

The delta-sigma modulator is followed by a digital-to-analog converter which translates the 1-bit data into a series of charge packets. The magnitude of the charge in each packet is determined by sampling of a voltage reference onto a switched capacitor, where the polarity of each packet is controlled by the 1-bit signal. This technique greatly reduces the sensitivity to clock jitter and is a major improvement over earlier generations of 1-bit digital-to-analog converters where the magnitude of charge in the D-to-A process is determined by switching a current reference for a period of time defined by the master clock.

The CS4329 incorporates a differential output to maximize the output level to minimize the amount of gain required in the output analog stage. The differential output also allows for the cancellation of common mode errors in the differential to singled-ended converter.





### SYSTEM DESIGN

### Master Clock

The Master Clock, MCLK, is used to operate the digital interpolation filter and the delta-sigma modulator. MCLK must be either 256×, 384× or 512× the desired Input Sample Rate, Fs. Fs is the frequency at which digital audio samples for each channel are input to the DAC and is equal to the LRCK frequency. The MCLK to LRCK frequency ratio is detected automatically during the initialization sequence by counting the number of MCLK transitions during a single LRCK period. Internal dividers are then set to generate the proper clocks for the digital filter, delta-sigma modulator and switched-capacitor filter. Table 1 illustrates the standard audio sample rates and the required MCLK frequencies.

Fs	MCLK (MHz)							
(kHz)	256x 384x 512x							
32	8.1920	12.2880	16.3840					
44.1	11.2896	16.9344	22.5792					
48	12.2880	18.4320	24.5760					

**Table 1. Common Clock Frequencies** 

### Serial Data Interface

The Serial Data interface is accomplished via the serial data input, SDATA, serial data clock, SCLK, and the left/right clock, LRCK. The CS4329 supports seven serial data formats which are selected via the digital input format pins DIF0, DIF1 and DIF2. The different formats control the relationship of LRCK to the serial data and the edge of SCLK used to latch the data into the input buffer. Table 2 lists the seven formats, along with the associated figure number. The serial data is represented in 2's-complement format with the MSB-first in all seven formats.

Formats 0, 1 and 2 are shown in Figure 3. The audio data is right-justified, LSB aligned with the trailing edge of LRCK, and latched into the serial input data buffer on the rising edge of SCLK. Formats 0, 1 and 2 are 16, 18 and 20-bit versions and differ only in the number of data bits required.

Formats 3 and 4 are 20-bit left justified, MSB aligned with the leading edge of LRCK, and are identical with the exception of the SCLK edge used to latch data. Data is latched on the falling edge of SCLK in Format 3 and the rising edge of SCLK in Format 4. Both formats will support 16 and 18-bit inputs if the data is followed by four or two zeros to simulate a 20-bit input as shown in Figures 4 and 5. A very small offset will result if the 18 or 16-bit data is followed by static non-zero data.

Formats 5 and 6 are compatible with the I<sup>2</sup>S serial data protocol and are shown in Figures 6 and 7. Notice that the MSB is delayed 1 period of SCLK following the leading edge of LRCK and LRCK is inverted compared to the previous formats. Data is latched on the rising edge of SCLK. Format 5 is 16-bit I<sup>2</sup>S while Format 6 is 20-bit I<sup>2</sup>S. 18-bit I<sup>2</sup>S can be implemented in Format 6 if the data is followed by two zeros to simulate a 20-bit input as shown in Figure 7. A very small offset will result if the 18-bit data is followed by static non-zero data.

DIF2	DIF1	DIF0	Format	Figure
0	0	0	0 0	
0	0	1	1	3
0	1	0	2	3
0	1	1	3	4
1	0	0	4	5
1	0	1	5	6
1	1	0	6	7
1	1	1	Calibrate	-

**Table 2. Digital Input Formats** 






Figure 3. Digital Input Format 0, 1 and 2.




Figure 4. Digital Input Format 3.

7 | [19] | 7

2 1 0

5 4 3






Figure 7. Digital Input Format 6.



### Serial Clock

The serial clock controls the shifting of data into the input data buffers. The CS4329 supports both external and internal serial clock generation modes.

### External Serial Clock

The CS4329 will enter the external serial clock mode if 15 or more high\low transitions are detected on the SCLK pin during any phase of the LRCK period. When this mode is enabled, internal serial clock mode cannot be accessed without returning to the power down mode.

### Internal Serial Clock

In the Internal Serial Clock Mode, the serial clock is internally derived and synchronous with MCLK. The internal SCLK / LRCK ratio is always 64 and operation in this mode is identical to operation with an external serial clock synchronized with LRCK. The SCLK pin must be connected to DGND for proper operation.

The internal serial clock mode is advantageous in that there are situations where improper serial clock routing on the printed circuit board can degrade system performance. The use of the internal serial clock mode simplifies the routing of the printed circuit board by allowing the serial clock trace to be deleted and avoids possible interference effects.

### Mute Functions

The CS4329 includes an auto-mute function which will initiate a mute if 8192 consecutive 0's are input on both the Left and Right channels. The mute will be released when non-zero input data is applied to the DAC. The auto-mute function is useful for applications, such as compact disk players, where the idle channel noise must be minimized. This feature is active only if the AUTO\_MUTE pin is low and is independent

of the status of MUTE\_L and MUTE\_R. Either channel can also be muted instantaneously with the MUTE\_L or MUTE\_R.

### **De-Emphasis**

Implementation of digital de-emphasis requires reconfiguration of the digital filter to maintain the filter response shown in Figure 8 at multiple sample rates. The CS4329 is capable of digital de-emphasis for 32, 44.1 or 48 kHz sample rates. Table 3 shows the de-emphasis control inputs for DEM 0 and DEM 1.

DEM 1	DEM 0	De-emphasis
0	0	32 kHz
0	1	44.1 kHz
1	0	48 kHz
1	1	OFF

Table 3. De-Emphasis Filter Selection




Figure 8. De-emphasis Filter Response

### Initialization, Calibration and Power-Down

Upon initial power-up, the DAC enters the power-down mode. The interpolation filters and delta-sigma modulators are reset, and the internal voltage reference, one-bit D/A converters and switched-capacitor low-pass filters are powered down. The device will remain in the power-down mode until MCLK and LRCK are presented. Once MCLK and LRCK are detected, MCLK occurrences are counted over one LRCK

period to determine the MCLK / LRCK frequency ratio. Power is applied to the internal voltage reference, the D/A converters, switched-capacitor filters and the DAC will then enter a calibration mode to properly set the common mode bias voltage and minimize the differential offset. This initialization and calibration sequence requires approximately 2700 cycles of LRCK.

A offset calibration can also be invoked by taking the Format select pins, DIF0, DIF1 and DIF2, to a logic 1 as shown in Table 2. During calibration, the differential outputs are shorted together and the common-mode voltage appears at the output with approximately an 8 kohm output impedance. Following calibration, the analog output impedance becomes less than 10 ohms and the common mode voltage will move to approximately 2.2V.

The CS4329 will enter the power-down mode, within 1 period of LRCK, if either MCLK or LRCK is removed. The initialization sequence, as described above, occurs when MCLK and LRCK are restored.

### Combined Digital and Analog Filter Response

The frequency response of the combined analog switched-capacitor and digital filters is shown in Figures 9, 10 and 11. The overall response is clock dependent and will scale with Fs. Note that the response plots have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs, such as 48 kHz.




Figure 9. CS4329 Combined Digital and Analog Filter Stopband Rejection




Figure 10. CS4329 Combined Digital and Analog Filter Stopband Rejection





Figure 11. CS4329 Combined Digital and Analog Filter
Transition Band



### Analog Output and Filtering

The analog output should be operated in a differential mode which allows for the cancellation of common mode errors including noise, distortion and offset voltage. Each output will produce a nominal 2.83 Vpp (1 Vrms) output for a full scale digital input which equates to a 5.66 Vpp (2 Vrms) differential signal as shown in Figure 12.

Figure 13 displays the CS4329 output noise spectrum. The noise beyond the audio band can be further reduced with additional analog filtering. The applications note "Design Notes for a 2-Pole Filter with Differential Input " discusses the second-order Butterworth filter and differential to signal-ended converter which was implemented on the CS4329 evaluation board, CDB4329. The CS4329 filter is a linear phase design and does not include phase or amplitude compensation for an external filter. Therefore, the DAC system phase and amplitude response will be dependent on the external analog circuitry.



Full Scale Input level= (AIN+) - (AIN-)= 5.66 Vpp **Figure 12. Full Scale Input Voltage** 




Figure 13. CS4329 Output Noise Spectrum


### Grounding and Power Supply Decoupling

As with any high resolution converter, the CS4329 requires careful attention to power supply and grounding arrangements to optimize performance. Figure 1 shows the recommended power arrangements with VA+ connected to a clean +5 volt supply. VD+ should be derived from VA+ through a 10 ohm resistor. VD+ should not be used to power additional digital circuitry. This technique minimizes digital noise and insures proper power supply matching and sequencing. Decoupling capacitors should be located as near to the CS4329 as possible.

The printed circuit board layout should have separate analog and digital regions with individual ground planes. Extensive use of ground plane fill on both the analog and digital sections of the circuit board will yield large reductions in radiated noise effects. An application note "Layout and Design Rules for Data Converters" is printed in the 1994 Audio Data book.



### PIN DESCRIPTIONS



### **Power Supply Connections**

### VA+ - Positive Analog Power, PIN 3.

Positive analog supply. Nominally +5 volts.

### **VD+** - Positive Digital Power, PIN 6.

Positive supply for the digital section. Nominally +5 volts.

### AGND - Analog Ground, PIN 4.

Analog ground reference.

### **DGND - Digital Ground, PIN 5.**

Digital ground for the digital section.

### **Analog Outputs**

### AOUTR+, AOUTR- - Differential Right Channel Analog Outputs, PIN 14, PIN 13.

Analog output connections for the Right channel differential outputs. Nominally 2 Vrms (differential) for full-scale digital input signal.

### **AOUTL+**, **AOUTL-** - Differential Left Channel Analog Outputs, PIN 18, PIN 17.

Analog output connections for the Left channel differential outputs. Nominally 2 Vrms (differential) for full-scale digital input signal.

### Digital Inputs

### MCLK - Clock Input, PIN 8.

The frequency must be either 256×, 384× or 512× the input sample rate (Fs).

### LRCK - Left/Right Clock, PIN 7.

This input determines which channel is currently being input on the Serial Data Input pin, SDATA. The format of LRCK is controlled by DIF0, DIF1 and DIF2.



### SCLK - Serial Bit Input Clock, PIN 9.

Clocks the individual bits of the serial data in from the SDATA pin. The edge used to latch SDATA is controlled by DIF0, DIF1 and DIF2.

### SDATA - Serial Data Input, PIN 10.

Two's complement MSB-first serial data of either 16, 18 or 20 bits is input on this pin. The data is clocked into the CS4329 via the SCLK clock and the channel is determined by the LRCK clock. The format for the previous two clocks is determined by the Digital Input Format pins, DIF0, DIF1 and DIF2.

### DIF0, DIF1, DIF2 - Digital Input Format, PINS 20, 19, 12

These three pins select one of seven formats for the incoming serial data stream. These pins set the format of the SCLK and LRCK clocks with respect to SDATA. The formats are listed in Table 2.

### DEM0, DEM1 - De-Emphasis Select, PINS 1, 2.

Controls the activation of the standard 50/15us de-emphasis filter for either 32, 44.1 or 48 kHz sample rates.

### **AUTO-MUTE - Automatic Mute on Zero-Data, PIN 11.**

When Auto-Mute is low the analog outputs are muted following 8192 consecutive LRCK cycles of 0 data. Mute is canceled with the return of non-zero input data.

### MUTE R, MUTE L Mute, PINS 15, 16.

MUTE\_L low activates a muting function for the Left channel. MUTE\_R low activates a muting function for the Right channel.



### PARAMETER DEFINITIONS

### **Dynamic Range**

The ratio of the full scale rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth made with a -60 dbFs signal. 60dB is then added to the resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not effect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307.

### **Total Harmonic Distortion + Noise**

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10Hz to 20kHz), including distortion components. Expressed in decibels.

### Idle Channel Noise / Signal-to-Noise-Ratio

The ratio of the rms analog output level with 1kHz full scale digital input to the rms analog output level with all zeros into the digital input. Measured A-weighted over a 10Hz to 20kHz bandwidth. Units in decibels. This specification has been standardized by the Audio Engineering Society, AES17-1991, and referred to as Idle Channel Noise. This specification has also been standardized by the Electronic Industries Association of Japan, EIAJ CP-307, and referred to as Signal-to-Noise-Ratio.

### **Interchannel Isolation**

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with all zeros to the input under test and a full-scale signal applied to the other channel. Units in decibels.

### **Frequency Response**

A measure of the amplitude response variation from 10Hz to 20kHz relative to the amplitude response at 1kHz. Units in decibels.

### **De-Emphasis Error**

A measure of the difference between the ideal de-emphasis filter and the actual de-emphasis filter response. Measured from 10Hz to 20kHz. Units in decibels.

### **Interchannel Gain Mismatch**

The gain difference between left and right channels. Units in decibels.

### **Gain Error**


The deviation from the nominal full scale analog output for a full scale digital input.

### **Gain Drift**

The change in gain value with temperature. Units in ppm/°C.





### PACKAGE DIMENSIONS



# SSOP Package Dimensions

**TOP VIEW** 






### Notes:

- 1. "D" and "E 1" are reference datums and do not include mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20mm per side.
- 2. Dimension b does not include dambar protrusion/intrusion.
  Allowable dambar protrusion shall be 0.13mm total in excess of b dimension at maximum material condition. Dambar intrusion shall not reduce dimension b by more than 0.07mm at least material condition.
- 3. These dimensions apply to the flat section of the lead between 0.10 and 0.25mm from lead tips.

	MILL	IMETE	RS	IN	ICHES		]
DIM	MIN	NOM	MAX	MIN	NOM	MAX	Note
Α	-	-	2.13	-	-	0.084	
A1	0.05	0.15	0.25	0.002	0.006	0.010	
A 2	1.62	1.75	1.88	0.064	0.070	0.074	
b	0.22	0.30	0.38	0.009	0.012	0.015	2, 3
D	see other table		see o	1			
E	7.40	7.80	8.20	0.291	0.307	0.323	
E <sub>1</sub>	5.00	5.30	5.60	0.197	0.209	0.220	1
е	0.61	0.65	0.69	0.024	0.026	0.027	
L	0.63	0.90	1.03	0.025	0.035	0.040	
N	see other table			see o	other tab	ole	
$\infty$	0°	4°	8°	0°	4°	8°	

			D									
		MILL	MILLIMETERS INCHES									
	N	MIN	NOM	MAX	MIN	NOM	MAX	Note				
Γ	20	6.90	7.20	7.50	0.272	0.283	0.295	1				
Γ	28	9.90	10.20	10.50	0.390	0.402	0.413	1				







### NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS SHALL BE WITHIN
  0.25mm (0.010") AT MAXIMUM MATERIAL CONDITION, IN
  RELATION TO SEATING PLANE AND EACH OTHER.
  2. DIMENSION & ATO CENTER OF LEADS WHEN FORMED PARALLEL.
  3. DIMENSION E1 DOES NOT INCLUDE MOLD FLASH.

	MII	LIMET	ERS		INCHES	3
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	3.94	-	4.57	0.155	-	0.180
A1	0.51	0.80	1.02	0.020	0.030	0.040
В	0.38	0.46	0.56	0.015	0.018	0.022
B <sub>1</sub>	1.27	1.52	1.78	0.050	0.060	0.070
C	0.20	0.25	0.38	0.008	0.010	0.015
D	24.38	25.40	26.42	0.960	1.000	1.040
E1	6.10	6.35	6.60	0.240	0.250	0.260
e 1	2.41	2.54	2.67	0.095	0.100	0.105
ед	7.62	7.92	8.25	0.300	0.312	0.325
L	3.18	3.30	3.81	0.125	0.130	0.150
~	0°	-	15°	0°	-	15°
S	0.76	1.40	2.03	0.030	0.055	0.080



• Notes •

# A STITIST MANAGEMENT OF THE PROPERTY OF THE PR