# Vortex86SX 32-BIT x86 Embedded SoC 

Brief Datasheet (v1.001)
CONTENTS
1 Overview ..... 3
2 Features ..... 3
3 Block Diagram ..... 4
3.1 System Block Diagram ..... 4
3.2 Functions Block Diagram ..... 5
3.3 PCI Device List ..... 5
4 PIN Function List ..... 6
4.1 BGA Ball Map ..... 6
4.2 Signal Description ..... 7
5 Rreference Design Schematic ..... 22
6 Package Information ..... 31

## 1 Overview

Vortex86SX is the x86 SoC (System on Chip) with 0.13 micron process and ultra low power consumption design (less than 1 watt). This comprehensive SoC has been integrated with rich features, such as various I/O (RS-232, Parallel, USB and GPIO), BIOS, WatchDog Timer, Power Management, MTBF counter, LoC (LAN on Chip),JTAG etc., into a $27 \times 27 \mathrm{~mm}$, 581-pin BGA packing single chip.

The Vortex86SX is compatible with Win CE, Linux and DOS. It integrates 32 KB write through direct map L1 cache, 16 -bit ISA bus, PCI Rev. 2.1 32-bit bus interface at 33 MHz , SDRAM, DDR2, ROM controller, IPC (Internal Periphera Controllers with DMA and interrupt timer/counter included),

SPI (Serial Peripheral Interface), Fast Ethernet MAC, FIFO UART, USB2.0 Host and IDE controller into a System-on-Chip (SoC) design.

Furthermore, this outstanding Vortex86SX SoC can not only meet the requirements of embedded applications, such as Electronics Billboard, Firewall Router, Industrial Single-Board-Computers, Receipt Printer Controller, Thin Client PC, Auto Vehicle Locator, Finger Print Identification, Web Camera Thin Server, RS232-to-TCP Transmitter. but also can meet the critical temperature demand, spanning from -40 to $+85{ }^{\circ} \mathrm{C}$.

2 Features
x86 Processor Core
6 stage pipe-line

- Embedded I/D Separated L1 Cache

16K I-Cache, 16K D-Cache

- SDRAM/DDRII Control Interface
- 16 bits data bus
- Support DLL for clock phase auto-adjustion
- SDRAM support up to 133 MHz
- SDRAM support up to 128 Mbytes
- DDRII support up to 166 MHz
- DDRII support up to 256Mbytes
- IDE Controller Support 2 channels Ultra-DMA 100 (Disk x 4)
- LPC (Low Pin Count) Bus Interface
- Support 2 programable registers to decode LPC address
- MAC Controller x 1
- PCI Control Interface
- Up to 3 sets PCI master device
- $\quad 3.3 \mathrm{~V}$ I/O
- ISA Bus Interface
- AT clock programmable
- 8/16 Bit ISA device with Zero-Wait-State
- Generate refresh signals to ISA interface during DRAM refresh cycle
- DMA Controller
- Interrupt Controller


## - Counter/Timers

- 2 sets of 8254 timer controller
- Timer output is 5 V tolerance $\mathrm{I} / \mathrm{O}$ on $2^{\text {nd }}$ Timer
- MTBF Counter
- Real Time Clock
- Below 2uA power comsuption on Internal Mode (Estimation Value)
FIFO UART Port x 5 (5 sets COM Port)
- Compatible with 16C550/16C552
- Default internal pull-up
- Supports the programmable baud rate generator with the data rate from 50 to 460.8 K bps
- The character options are programmable for 1 start
bits; 1, 1.5 or 2 stop bits; even, odd or no parity; 5~8 data bits
- Support TXD_En Signal on COM1/COM2
- Port 80 h output data could be sent to COM1 by software programming


## - Parallel Port x 1

- Support SPP/EPP/ECP mode
- General Chip Selector
- 2 sets extended Chip Selector
- I/O-map or Memory-map could be configurable
- I/O Addressing: From 2 byte to 64 K byte
- Memory Address: From 512 byte to 4G Byte

General Programmable I/O

- Supports 40 dedicated programmable I/O pins
- Each GPIO pin can be individually configured to be an input/output pin
- USB 2.0 Host Support
- Supports HS, FS and LS
- 4 port
- PS/2 Keyboard and Mouse Interface Support Compatible with 8042 controller
Redundant System Support
- Speaker out
- Embedded 256KB Flash
- For BIOS storage
- The Flash could be disable \& use external Flash ROM
■ JTAG Interface supported for S.W. debugging
■ Input clock
- 14.318 MHz
- $\quad 32.768 \mathrm{KHz}$

■ Output clock

- $\quad 24 \mathrm{MHz}$
- $\quad 25 \mathrm{MHz}$
- Operating Voltage Range
- Core voltage: $1.2 \mathrm{~V} \sim 1.4 \mathrm{~V}$
- I/O voltage: $1.8 \mathrm{~V} \pm 5 \%, 3.3 \mathrm{~V} \pm 10 \%$
- Operating temperature
$-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$
- Package Type
- $\quad 27 \times 27 \mathrm{~mm}, 581$ ball BGA


## 3 Block Diagram

### 3.1 System Block Diagram



Vortex86SX
32-Bit x86 Embedded SoC

### 3.2 Function Block Diagram (Internal)



### 3.3 PCI Device List

| Device\# | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDSEL | AD11 | AD12 | AD13 | AD14 | AD15 |  |  | AD18 | AD19 |  | AD21 | AD22 | AD23 |  |  |
| Function <br> 0 | NB | PCI SLOT1 | PCI <br> SLOT2 | $\mathrm{PCl}$ | PCI SLOT4 |  |  | SB | MAC |  | $\begin{aligned} & \text { USBO } \\ & \text { OHCI } \end{aligned}$ | $\begin{aligned} & \text { USB1 } \\ & \text { OHCI } \end{aligned}$ | IDE |  |  |
| Function 1 |  |  |  |  |  |  |  |  |  |  | USB0 <br> EHCI | $\begin{aligned} & \text { USB1 } \\ & \text { EHCI } \end{aligned}$ |  |  |  |

## 4 PIN Function List

### 4.1 BGA Ball Map



Vortex86SX

### 4.2 Signal Description

This chapter provides a detailed description of Vortex86SX signals. A signal with the symbol "n" at the end of itself indicates that this pin is low active. Otherwise, it is high active.

The following notations are used to describe the signal types:
I Input pin
O Output pin
OD Output pin with open-drain
I/O Bi-directional Input/Output pin

## - System (7 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| AA26 | PWRGOOD | I | Power-Good Input. This signal comes from Power Good of the power supply <br> to indicate that the power is available. The Vortex86SX uses this signal to <br> generate reset sequence for the system. |
| AB26 | 25MOUT | O | 25MHz Clock output. |
| Y26 | XOUT_14.318 | O | Crystal-out. Frequency output from the inverting amplifier (oscillator). |
| Y25 | XIN_14.318 | I | Crystal-in. 14.318MHz frequency input, within 100 ppm tolerance, to the <br> amplifier (oscillator). |
| AA25 | MTBF |  | MTBF Flag output. |
| AB25 | CLK24MOUT | O | 24MHz Clock output |
| Y23 | SPEAKER | O | Speaker Output. This pin is used to control the Speaker Output and should <br> be connected to the Speaker |

- SDRAM /DDRII Interface (44 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| B9 | SDRAMCLK | O | Clock output. This pin provides the fundamental timing for the SDRAM /DDR <br> controller. |
| A9 | SDRAMCLKN | O | Clock output. This pin provides the fundamental timing for the SDRAM /DDR <br> controller. |
| D13 | RAS_ | O | Row Address Strobe. When asserted, this signal latches row address on <br> positive edge of the SDRAM/DDR clock. This signal also allows row access <br> and pre-charge. |
| E12 | CAS_ | O | Column Address Strobe. When asserted, this signal latches column address <br> on the positive edge of the SDRAM/DDR clock. This signal also allows <br> column access and pre-charge. |
| C13 | WE_ | O | Memory Write Enable. This pin is used as a write enable for the memory <br> data bus. |
| B13, E13 | CS_[1:0] | O | Chip Select CS[1:0]. These two pins activate the SDRAM devices. First Bank <br> of SDRAM accepts any command when the CS0_n pin is active low. Second <br> Bank of SDRAM accepts any command when the CS1_n pin is active low. <br> Far DDRII, only CS0_n activates the DDR device. |
| B14, D17 | DQM[1:0] | O | Data Mask DQM[1:0]. These pins act as synchronized output enables during <br> read cycles and byte masks during write cycles. |
| E16, D14 | DQS[1:0] | I/O | Data Strobe DQS[1:0 for DDR only. Output with write data, input with the <br> read data for source synchronous operation. |


| F12, D12 | BA[1:0]/Strap[17:16] | 0 | Bank Address BA[1:0]. These pins are connected to SDRAM/DDR as bank address pins. <br> Strap[17:16]. Memory Select, Default pull high. |
| :---: | :---: | :---: | :---: |
| C12 | BA[2] | 0 | Bank Address [2]. These pins are connected to SDRAM/DDR as bank address pins. |
| $\begin{gathered} \hline \text { D16, C17, C14, } \\ \text { D15, C15, E14, } \\ \text { C16, E15, B15, } \\ \text { A13, A14, A17, } \\ \text { A16, A15, B16, } \\ \text { B17 } \\ \hline \end{gathered}$ | MD[15:0] | I/O | Memory Data MD[15:0]. These pins are connected to the SDRAM/DDR data bus. |
| A10 | MA[0] | 0 | Memory Address MA[0]. Normally, these pins are used as the row and column address for SDRAM/DDR. |
| A11 | MA[1]/Strap[1] | 0 | Memory Address MA[1]. Normally, these pins are used as the row and column address for SDRAM/DDR. <br> Strap[1]. <br> Pull it high to enable GPIO2. Default pull high. <br> Pull it low to enable Address[31:24]. |
| C9 | MA[2] | 0 | Memory Address MA[2]. Normally, these pins are used as the row and column address for SDRAM/DDR. |
| B10 | MA[3] /Strap[3] | O | Memory Address MA[3]. Normally, these pins are used as the row and column address for SDRAM/DDR. <br> Strap[3]. PLL_TEST_OUT_EN_, Default pull low. <br> Pull it high to enable PLL_TEST_OUT_EN_. <br> Pull it low to disable PLL_TEST_OUT_EN_. |
| C10 | MA[4] /Strap[4] | 0 | Memory Address MA[4]. Normally, these pins are used as the row and column address for SDRAM/DDR. <br> Strap[4]/[10]. SDRAM/DDR clock, Default pull high. |
| C11,B12,B11 | MA[7:5]/Strap[7:5] | I/O | Memory Address MA[7:5]. Normally, these pins are used as the row and column address for SDRAM/DDR. <br> Strap[7:5] / CPU Clock <br> 3b'000 / Bypass mode <br> 3b'001 / SYN_DISABLE_ (CPU clock same to SDRAM Clock) <br> 3b'010 / 233MHz <br> 3b'011 / 266MHz <br> 3b'100 / 300MHz (Internal default) <br> 3b'101 / 333MHz <br> 3b'110 / 366MHz <br> 3b'111 / 400MHz |
| F9 | MA[8]/Strap[8] | I/O | Memory Address MA[8]. Normally, these pins are used as the row and column address for SDRAM/DDR. <br> Strap[8]. Pull it high to enable Vortex86SX JTAG. Default internal pull-high. |

Vortex86SX

| D11 | MA[9]/Strap[9] | I/O | Memory Address MA[9]. Normally, these pins are used as the row and column address for SDRAM/DDR. <br> Strap[9]. Pulled low: 33 PINS is for IDE2. <br> Pulled high: 33 PINS is for COM3/4 and Parallel Port. Default internal pull-high. |
| :---: | :---: | :---: | :---: |
| A12 | MA[10]/Strap[10] | I/O | Memory Address MA[10]. Normally, these pins are used as the row and column address for SDRAM/DDR. <br> Strap[4]/[10]. SDRAM/DDR clock, Default pull low. |
| E11 | MA[11]/Strap[11] | I/O | Memory Address MA[11]. Normally, these pins are used as the row and column address for SDRAM/DDR. <br> Strap[11]. Pulled low is Internal RTC. Default internal pull-low. <br> Pulled high is External RTC |
| F11,F10 | MA[13:12]/ <br> Strap[13:12] | I/O | Memory Address MA[13:12]. Normally, these pins are used as the row and column address for SDRAM/DDR. <br> Strap[13:12]. 00 : flash-8bits <br> 01: flash-16bits <br> 11: Internal SPI. Default internal pull-high. |

- USB 0, 1, 2, 3 (10 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| N26 | USB0_DP <br> N25 | I/O | Universal Serial Bus Controller 0 Port 0. These are the serial data pair <br> for USB Port 0.15k pull down resistors are connected to DP and DM <br> internally. |
| M26 <br> M25 | USB1_DP <br> USB1_DM | I/O | Universal Serial Bus Controller 0 Port 1. These are the serial data pair <br> for USB Port 1. 15k $\Omega$ pull down resistors are connected to DP and DM <br> internally. |
| T26 | USB2_DP |  |  |
| T25 | USB2_DM | I/O | Universal Serial Bus Controller 1 Port 0. These are the serial data pair <br> for USB Port 2. 15k $\Omega$ pull down resistors are connected to DP and DM <br> internally. |
| R26 | USB3_DP | I/O | Universal Serial Bus Controller 1 Port 1. These are the serial data pair <br> for USB Port 3. 15k $\Omega$ pull down resistors are connected to DP and DM <br> internally. |
| R25 | USB3_DM | I | Universal Serial Bus Controller 0 External Reference Resistance. $510 \Omega$ <br> $\pm 10 \%$ |
| U26 | REXT[0]: | Universal Serial Bus Controller 1 External Reference Resistance. $510 \Omega$ <br> $\pm 10 \%$ |  |

- PCI Bus Interface (56 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| B19, B18, C18 | PREQ_[2:0] | I | PCI Bus Request. These signals are the PCI bus request signals used as <br> inputs by the internal PCI arbiter. |
| D19, D18, C19 | PGNT_[2:0] | O | PCI Bus Grant. These signals are the PCI bus grant output signals generated <br> by the internal PCI arbiter. |
| D26 | PCIRST_ | O | PCI Reset. This pin is used to reset PCI devices. When it is asserted low, all <br> the PCI devices will be reset. |
| A19 | PCICLK_0 <br> A18 <br> A20 | PCICLK_1 <br> PCICLK_2 | O |
| PCI Clock Output. This clock is used by all of the Vortex86SX logic that is in <br> the PCI clock domain. |  |  |  |


| C20, B20, A21 A22, A23, A24, A25, B26, D20, E20, C21, B21, C22, B22, C23, B23, E24, E25, E26, H22, G23, F26, F25, H21, G25, J22, G26, H25, H26, J25, J26, H24 | AD[31:0] | I/O | PCI Address and Data. The standard PCI address and data lines. The address is driven with PCI Frame assertion and data is driven or received in the following clocks. |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { B25, B24, G22, } \\ \text { F24 } \end{gathered}$ | CBE_[3:0] | I/O | Bus Command and Byte Enables. During the address phase, C/BE_n[3:0] define the Bus Command. During the data phase, C/BE[3:0]_n define the Byte Enables. |
| C24 | FRAME_ | I/O | PCI Frame. This pin is driven by a PCI master to indicate the beginning and duration of a PCl transaction. |
| C25 | IRDY_ | I/O | PCI Initiator Ready. This pin is asserted low by the master to indicate that it is able to transfer the current data transfer. A data was transferred if both IRDY_n and TRDY_n are asserted low during the rising edge of the PCI clock. |
| C26 | TRDY_ | I/O | PCI Target Ready. This pin is asserted low by the target to indicate that it is able to receive the current data transfer. A data was transferred if both IRDY_n and TRDY_n are asserted low during the rising edge of the PCI clock. |
| D24 | DEVSEL_ | I/O | Device Select. This pin is driven by the devices which have decoded the addresses belonging to them. |
| D25 | STOP_ | I/O | PCI Stop. This pin is asserted low by the target to indicate that it is unable to receive the current data transfer. |
| G24 | PAR | I/O | PCI Parity. This pin is driven to even parity by PCI master over the AD[31:0] and C/BE_n[3:0] bus during address and write data phases. It should be pulled high through a weak external pull-up resistor. The target drives parity during data read. |
| H23 | INTA_ | I | PCI INTA_. PCI interrupt input A. It connects to PCI INTA_n when normal modes of $\overline{\mathrm{P}} \mathrm{Cl}$ Interrupts are supported. |
| F19 | INTB | I | PCI INTB_. PCI interrupt input B. It connects to PCI INTB_n when normal modes of $\overline{\mathrm{P}} \mathrm{Cl}$ Interrupts are supported. |
| F20 | INTC_ | 1 | PCI INTC_. PCI interrupt input C. It connects to PCI INTC_n when normal modes of $\overline{\mathrm{P}} \mathrm{Cl}$ Interrupts are supported. |
| E19 | INTD_ | 1 | PCI INTD_. PCI interrupt input D. It connects to PCI INTD_n when normal modes of PCI Interrupts are supported. |

- EXTERNAL SPI/PORT[3-0] Interface (4 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| W21 | E_SPI_CS_/GPIO_P3[0] | I/O | External SPI Chip Select <br> General-Purpose Input/Output P3[0] |
| W22 | E_SPI_CLK/GPIO_P3[1] | I/O | External SPI Clock <br> General-Purpose Input/Output P3[1] |
| Y21 | E_SPI_DO/GPIO_P3[2] | I/O | External SPI Data Ouput <br> General-Purpose Input/Output P3[2] |
| Y22 | E_SPI_DI/GPIO_P3[3] | I/O | External SPI Data Input <br> General-Purpose Input/Output P3[3] |

- ISA Bus Interface ( 87 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| AA13 | IOCHCK_ | I | I/O Channel Check. Provides the system board with parity (error) information <br> about memory or devices on the I/O channel. |
| AE16, AF16, AD10, <br> AF15, AF14, AEE11, <br> AE10, AD12,Y6, <br> AD14, Y4, AA14, | SD[15:0] | I/O | ISA high and low byte slot data bus. These are the system data lines. <br> These signals read data and vectors into CPU during memory or I/O read <br> cycles or interrupt acknowledge cycles and outputs data from CPU during |


| $\begin{gathered} \hline \text { AA16, AC14, Y1, } \\ \text { AA7 } \end{gathered}$ |  |  | memory or I/O write cycles. |
| :---: | :---: | :---: | :---: |
| AE8 | IOCHRDY_ | I | ISA system ready. This input signal is used to extend the ISA command width for the CPU and DMA cycles. |
| AB8 | AEN | O | ISA address enable. This active high output indicates that the system address is enabled during the DMA refresh cycles. |
| AA3, AA1, AB2, <br> AD2,AA2, AD3, <br> AB7, AE5, AC7, <br> AD6, AC2, AE13, <br> AB11, AA12, AB13 <br> AF12, AC3 | SA[16:0] | O | ISA slot address bus. These signals are high impedance during hold acknowledge. |
| AA9, AD5, AB9 | SA[19:17] | 0 | ISA slot address bus. ISA slot address bus for 62-pin slot. |
| AC13 | SBHE_ | O | ISA Bus high enable. In master cycle, it is an input polarity signal and is driven by the master device. |
| AC15, AD13, AE14, AA15, AD15, AB15, AE9 | LA[23:17] | O | ISA latched address bus. These are input signal during ISA master cycle. |
| AF9 | MEMR_ | 0 | ISA memory read. This signal is an input during ISA master cycle. |
| AE12 | MEMW | 0 | ISA memory write. This signal is an input during ISA master cycle. |
|  | RST_DRV | 0 | Driver Reset. This output signal is driven active during system power up. |
| $\begin{gathered} \text { AF4, AF2, } \\ \text { AC8, AF3, AE6, } \\ \text { AB14, } \\ \text { AE7, AC1, AD7, } \\ \text { AD1, AE2 } \end{gathered}$ | $\begin{aligned} & \operatorname{IRQ}[7: 3], \\ & \text { IRQ[12:9], } \\ & \text { IRQ[15:14] } \end{aligned}$ | 1 | Interrupt request signals. These are interrupt request input signals. |
| AE15, AF11, AA11, <br> Y5, AC9, AD4, AB12 | $\begin{aligned} & \text { DRQ[7:5], } \\ & \text { DRQ[3:0] } \end{aligned}$ | 1 | DMA device request. These are DMA request input signals. |
| AD8 | OWS_ | 1 | ISA zero wait state. This is the ISA device zero-wait state indicator signal. This signal terminates the CPU ISA command immediately. |
| AA10 | SMEMR_ | O | ISA system memory read. This signal indicates that the memory read cycle is for an address below 1M byte address. |
| AA8 | SMEMW_ | 0 | ISA system memory write. This signal indicates that the memory write cycle is for an address below 1M byte address. |
| Y2 | IOW | 0 | ISA I/O write. This signal is an input during ISA master cycle. |
| AB16 | IOR | 0 | ISA I/O read. This signal is an input during ISA master cycle. |
| $\begin{gathered} \text { AF7, AD11, AB10, } \\ \text { Y3, AF13, AB3, } \\ \text { AD9 } \end{gathered}$ | $\begin{aligned} & \text { DACK_[7:5], } \\ & \text { DACK_[3:0] } \end{aligned}$ | O | DMA device acknowledge signals. These are DMA acknowledge demultiplex select signals. Input function is for hardware setting. |
| AF6 | REFRESH_ | O | Refresh cycle indicator. ISA master uses this signal to notify DRAM needs refresh. During the memory controller's self-acting refresh cycle, M6117D drives this signal to the I/O channels. |
| AF10 | SYSCLK | 0 | System Clock Output. This signal clocks the ISA bus. |
| AF5 | TC | O | DMA end of process. This is the DMA channel terminal count indicating signal. |
| AE4 | BALE | O | Bus address latch enable. BALE indicates the presence of a valid address at I/O slots. |
| AE1 | MEMCS16 | I | ISA 16-bit memory device select indicator signal. |
| AE3 | IOCS16 | 1 | ISA 16-bit I/O device select indicator signal. |
| AF8 | OSC14M | 0 | 14.318 MHz clock out |

## - Chip Selection Interface (3 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| AC16 | GPCS__ | O | ISA Bus Chip Select 0. This pin is the chip select for ISA bus. |
| AD16 | GPCS1_ | O | ISA Bus Chip Select 1. This pin is the chip select for ISA bus. |
| G21 | ROMCS_SPICS_ | O | ROM Chip Select. This pin is used as a ROM chip select. <br> SPI Chip Select. This pin is used as SPI flash chip select. |

- Redundant (4 PIN)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| U21 | EXTSYSFAILIN_ | I | External system fail input. This pin is the system fail in for redundant. |
| U22 | SYSFAILOUT__ | O | System fail output. This pin is the system fail out for redundant. |
| V22 | EXT_SWITCH_FAIL_ | I | External switch fail. This pin is the switch input for redundant. |
| V21 | EXT_GPCS_ | I | External GPCS input. This pin is the GPCS in for redundant. |

- KBD/MOUSE Interface (4 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| V13 | KBCLK/KBRST | I/O | Keyboard Clock. This pin is keyboard clock when used internal 8042. <br> Keyboard Reset. This pin is Keyboard reset when used external 8042. |
| V16 | KBDAT/A20GATE | I/O | Keyboard Data. This pin is keyboard data when used internal 8042. <br> Address Bit 20 Mask. This pin is A20 mask when used external 8042. |
| V14 | MSCLK | I/O | Mouse Clock. This pin is mouse clock when used internal 8042. |
| V15 | MSDAT | I/O | Mouse Data. This pin is mouse data when used internal 8042. |

- RTC/PORT3[7-4] Interface (7 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :---: |
| N21 | $\begin{gathered} \text { RTC_AS } \\ \text { /GPIO_P3[7] } \end{gathered}$ | I/O | RTC Address Strobe. This pin is used as the RTC Address Strobe and should be connected to the RTC. <br> General-Purpose Input/Output GPIO P3[7]. |
| P22 | $\begin{aligned} & \text { RTC_RD_} \\ & \text { /GPIO_P3[6] } \end{aligned}$ | I/O | RTC Read Command. This pin is used as the RTC Read Command and should be connected to the RTC. <br> General-Purpose Input/Output GPIO P3[6]. |
| T21 | $\begin{aligned} & \text { RTC_WR_- } \\ & \text { /GPIO_P3[5] } \end{aligned}$ | I/O | RTC Write Command. This pin is used as the RTC Write Command and should be connected to the RTC. <br> General-Purpose Input/Output GPIO P3[5]. |
| R22 | $\begin{aligned} & \text { RTC_IRQ8_ } \\ & \text { /GPIO_P3[4] } \end{aligned}$ | I/O | RTC Interrupt Input. This pin is used as the RTC Interrupt input. General-Purpose Input/Output GPIO P3[4]. |
| T22 | RTC_PS | 1 | RTC Battery Power Sense. |
| V25 | RTC_XOUT | 0 | Crystal-out. |
| V26 | RTC_XIN | 1 | Crystal-in. |

## - COM1/PORT4 Interface (9 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| AE21 | SIN1/GPIO_P4[4] | I/O | Receive Data. FIFO UART receiver serial data input signal. <br> General-Purpose Input/Output GPIO port4 [4]. |
| AE22 | SOUT1/GPIO_P4[1] | I/O | Transmit Data. FIFO UART transmitter serial data output from the serial port. <br> General-Purpose Input/Output GPIO port4 [1]. |
| AF22 | RTS1/GPIO_P4[2] | I/O | Request to Send. Active low Request to Send output for UART port. <br> A handshake output signal notifies the modem that the UART is ready to <br> transmit data. This signal can be programmed by writing to bit 1 of Modem <br> Control Register (MCR). The hardware reset will clear the RTS_n signal to be <br> inactive mode (high). It is forced to be inactive during the loop-mode <br> operation. <br> General-Purpose Input/Output GPIO port4 [2]. |


| AE23 | CTS1/GPIO_P4[7] | I/O | Clear to Send. This active low input for the primary and secondary serial ports. A handshake signal notifies the UART that the modem is ready to receive data. The CPU can monitor the status of the CTS_n signal by reading bit 4 of Modem Status Register (MSR). A CTS_n signal states the change from low to high after the last MSR read sets bit $\overline{0}$ of the MSR to a " 1 ". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when CTS_n changes the state. The CTS_n signal has no effect on the transmitter. Note: Bit 4 of the MSR is the complement of CTS_n. <br> General-Purpose Input/Output GPIO port4 [7]. |
| :---: | :---: | :---: | :---: |
| AF23 | DSR1/GPIO_P4[6] | I/O | Data Set Ready. This active low input is for the UART ports. A handshake signal notifies the UART that the modem is ready to establish the communication link. The CPU can monitor the status of the DSR_n signal by reading bit5 of the Modem Status Register (MSR). A DSR_n signal states the change from low to high after the last MSR read sets bit1 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DSR_n changes state. <br> Note: Bit 5 of the MSR is the complement of DSR_n. <br> General-Purpose Input/Output GPIO port4 [6]. |
| AF24 | DCD1/GPIO_P4[0] | I/O | Data Carrier Detect. This active low input is for the UART ports. A handshake signal notifies the UART that the carrier signal is detected by the modem. The CPU can monitor the status of the DCD_n signal by reading bit 7 of the Modem Status Register (MSR). A DCD_n signal states the change from low to high after the last MSR read sets bit $\overline{3}$ of the MSR to a " 1 ". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DCDJ changes state. <br> Note: Bit 7 of the MSR is the complement of DCD_n. <br> General-Purpose Input/Output GPIO port4 [0]. |
| AD22 | RI1/GPIO_P4[3] | I/O | Ring Indicator. This active low input is for the UART ports. A handshake signal notifies the UART that the telephone ring signal is detected by the modem. The CPU can monitor the status of the RI_n signal by reading bit 6 of the Modem Status Register (MSR). An RI_n signal states the change from low to high after the last MSR read sets bit $\overline{2}$ of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when RI_n changes state. <br> Note: Bit 6 of the MSR is the complement of RI_n. <br> General-Purpose Input/Output GPIO port4 [3]. |
| AD23 | DTR1/GPIO_P4[5] | I/O | Data Terminal Ready. This is an active low output for the UART port. A handshake output signal signifies the modem that the UART is ready to establish data communication link. This signal can be programmed by writing to bit 0 of Modem Control Register (MCR). The hardware reset will clear the DTR_n signal to be inactive during the loop-mode operation. <br> General-Purpose Input/Output GPIO port4 [5]. |
| AD21 | TXD_EN1 | 1/0 | COM1 TX Status. This pin will be high when COM1 is trnamitting. |

Vortex86SX

- COM2/PWM Interface (9 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :---: |
| AF25 | SIN2/PWM2CLK | I | COM2 Receive Data. FIFO UART receiver serial data input signal. <br> PWM Timer2 Clock. This pin is PWM timer2 external clock input when SB register COh bit2 is 1 (PINs for PWM). |
| AE24 | SOUT2/PWM0OUT | 0 | COM2 Transmit Data. FIFO UART transmitter serial data output from the serial port. <br> PWM Timer0 Output. This pin is PWM timer0 output when SB register COh bit2 is 1 (PINs for PWM). |
| AD25 | RTS2/PWM1OUT | 0 | Request to Send. Active low Request to Send output for UART port. A handshake output signal notifies the modem that the UART is ready to transmit data. This signal can be programmed by writing to bit 1 of Modem Control Register (MCR). The hardware reset will clear the RTS_n signal to be inactive mode (high). It is forced to be inactive during the loop-mode operation. <br> PWM Timer1 Output. This pin is PWM timer1 output when SB register COh bit2 is 1 (PINs for PWM). |
| AD26 | CTS2/PWM1GATE | 1 | Clear to Send. This active low input for the primary and secondary seria ports. A handshake signal notifies the UART that the modem is ready to receive data. The CPU can monitor the status of the CTS_n signal by reading bit 4 of Modem Status Register (MSR). A CTS_n signal states the change from low to high after the last MSR read sets bit $\overline{0}$ of the MSR to a " 1 ". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when CTS_n changes the state. The CTS_n signal has no effect on the transmitter. Note: Bit 4 of the MSR is the complement of CTS_n. <br> PWM Timer1 Gate. This pin is PWM timer1 gate mask when SB register COh bit2 is 1 (PINs for PWM). |
| AE26 | DSR2/PWM0GATE | 1 | Data Set Ready. This active low input is for the UART ports. A handshake signal notifies the UART that the modem is ready to establish the communication link. The CPU can monitor the status of the DSR_n signal by reading bit5 of the Modem Status Register (MSR). A DSR_n signal states the change from low to high after the last MSR read sets bit1 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DSR_n changes state. <br> Note: Bit 5 of the MSR is the complement of DSR_n. <br> PWM Timer0 Gate. This pin is PWM timer0 gate mask when SB register COh bit2 is 1 (PINs for PWM). |
| AC26 | DCD2/PWM0CLK | 1 | Data Carrier Detect. This active low input is for the UART ports. A handshake signal notifies the UART that the carrier signal is detected by the modem. The CPU can monitor the status of the DCD_n signal by reading bit 7 of the Modem Status Register (MSR). A DCD_n signal states the change from low to high after the last MSR read sets bit 3 of the MSR to a " 1 ". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DCDJ changes state. <br> Note: Bit 7 of the MSR is the complement of $D C D \_n$. <br> PWM Timer0 Clock. This pin is PWM timer0 external clock input when SB register COh bit2 is 1 (PINs for PWM). |

Vortex86SX
32-Bit x86 Embedded SoC

| AD24 | RI2/PWM1CLK |  | Ring Indicator. This active low input is for the UART ports. A handshake <br> signal notifies the UART that the telephone ring signal is detected by the <br> modem. The CPU can monitor the status of the RI n signal by reading bit 6 of <br> the Modem Status Register (MSR). An RI_n signal states the change from low <br> to high after the last MSR read sets bit 2 of the MSR to a "1". If bit 3 of the <br> Interrupt Enable Register is set, the interrupt is generated when RI_n changes <br> state. <br> Note: Bit 6 of the MSR is the complement of RI_n. <br> PWM Timer1 Clock. This pin is PWM timer1 external clock input when SB |
| :---: | :---: | :--- | :--- |
| register COh bit2 is 1 (PINs for PWM). |  |  |  |

- COM3, 4, 9 (6 PIN)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| G3 | SIN3 | I | COM3 Receive Data. FIFO UART receiver serial data input signal. |
| G2 | SOUT3 | O | COM3 Transmit Data. FIFO UART transmitter serial data output from the <br> serial port. |
| N6 | SIN4 | I | COM4 Receive Data. FIFO UART receiver serial data input signal. |
| M6 | SOUT4 | O | COM4 Transmit Data. FIFO UART transmitter serial data output from the <br> serial port. |
| K6 | SIN9 | I | COM9 Receive Data. FIFO UART receiver serial data input signal. |
| J6 | SOUT9 | O | COM9 Transmit Data. FIFO UART transmitter serial data output from the <br> serial port. |

- IDE 0, 1/COM3,4,PRINT1 Interface (58 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| K4, K5, L5, <br> M4, K3, M2, <br> L2, K2 | PD[7:0]/SDD[7:0] | I/O | Parallel port data bus bit. Refer to the description of the parallel port for the <br> definition of this pin in ECP and EPP mode. <br> IDE Secondary Channel Data Bus. |
| N5 | SLCT/SDD8 | I/O | SLCT. An active high input on this pin indicates that the printer is selected. <br> Refer to the description of the parallel port for definition of this pin in ECP and <br> EPP mode. <br> IDE Secondary Channel Data Bus. |
| L6 | PE/SDD9 | I/O | PE. An active high input on this pin indicates that the printer has detected the <br> end of the paper. Refer to the description of the parallel port for the definition <br> of this pin in ECP and EPP mode. <br> IDE Secondary Channel Data Bus. |
| M5 | BUSY/SDD10 | I/O | BUSY. An active high input indicates that the printer is not ready to receive <br> data. Refer to the description of the parallel port for definition of this pin in <br> ECP and EPP mode. <br> IDE Secondary Channel Data Bus. |


| L4 | ACK_/SDD11 | I/O | ACK_. An active low input on this pin indicates that the printer has received data and is ready to accept more data. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. <br> IDE Secondary Channel Data Bus. |
| :---: | :---: | :---: | :---: |
| M3 | SLIN_/SDD12 | $\begin{aligned} & \text { SLIN_: OD } \\ & \text { SDD12: I/O } \end{aligned}$ | SLIN_. Output line for detection of printer selection. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. <br> IDE Secondary Channel Data Bus. |
| J1 | INIT_/SDD13 | $\begin{aligned} & \text { INIT_OD } \\ & \text { SDD13: I/O } \end{aligned}$ | INIT_. Output line for the printer initialization. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. <br> IDE Secondary Channel Data Bus. |
| N4 | ERR_/SDD14 | I/O | $E R R_{\text {_ }}$ An active low input on this pin indicates that the printer has encountered an error condition. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. <br> IDE Secondary Channel Data Bus. |
| L3 | AFD_/SDD15 | $\begin{aligned} & \text { AFD:OD } \\ & \text { SDD15: I/O } \end{aligned}$ | AFD_. An active low output from this pin causes the printer to auto feed a line after a line is printed. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. <br> IDE Secondary Channel Data Bus. |
| H3 | RTS3_/SRST_ | 0 | Request to Send. Active low Request to Send output for UART port. A handshake output signal notifies the modem that the UART is ready to transmit data. This signal can be programmed by writing to bit 1 of Modem Control Register (MCR). The hardware reset will clear the RTS_n signal to be inactive mode (high). It is forced to be inactive during the loop-mode operation. <br> IDE Secondary Channel Reset. |
| J2 | DCD3_/SDRQ | 1 | Data Carrier Detect. This active low input is for the UART ports. A handshake signal notifies the UART that the carrier signal is detected by the modem. The CPU can monitor the status of the DCD_n signal by reading bit 7 of the Modem Status Register (MSR). A DCD_n signal states the change from low to high after the last MSR read sets bit 3 of the MSR to a " 1 ". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DCDJ changes state. <br> Note: Bit 7 of the MSR is the complement of $D C D \_n$. IDE Secondary ChanneI DMA Request. |
| P6 | CTS4_SIOW_ | I/O | Clear to Send. This active low input for the primary and secondary serial ports. A handshake signal notifies the UART that the modem is ready to receive data. The CPU can monitor the status of the CTS_n signal by reading bit 4 of Modem Status Register (MSR). A CTS_n signal states the change from low to high after the last MSR read sets bit $\overline{0}$ of the MSR to a " 1 ". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when CTS_n changes the state. The CTS_n signal has no effect on the transmitter. Note: Bit 4 of the MSR is the complement of CTS_n. <br> IDE Secondary Channel IO Write Strobe. |
| H2 | CTS3_/SIOR_ | I/O | Clear to Send. This active low input for the primary and secondary serial ports. A handshake signal notifies the UART that the modem is ready to receive data. The CPU can monitor the status of the CTS_n signal by reading bit 4 of Modem Status Register (MSR). A CTS_n signal states the change from low to high after the last MSR read sets bit $\overline{0}$ of the MSR to a " 1 ". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when CTS_n changes the state. The CTS_n signal has no effect on the transmitter. Note: Bit 4 of the MSR is the complement of CTS_n. <br> IDE Secondary Channel IO Read Strobe. |


| G1 | RI3/SIORDY | I | Ring Indicator. This active low input is for the UART ports. A handshake signal notifies the UART that the telephone ring signal is detected by the modem. The CPU can monitor the status of the RI_n signal by reading bit 6 of the Modem Status Register (MSR). An RI_n signal states the change from low to high after the last MSR read sets bit 2 of the MSR to a " 1 ". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when RI_n changes state. <br> Note: Bit 6 of the MSR is the complement of RI_n. <br> IDE Secondary Channel IO Channel Ready. |
| :---: | :---: | :---: | :---: |
| F1 | DTR3_/SDACK_ | O | Data Terminal Ready. This is an active low output for the UART port. A handshake output signal signifies the modem that the UART is ready to establish data communication link. This signal can be programmed by writing to bit 0 of Modem Control Register (MCR). The hardware reset will clear the DTR_n signal to be inactive during the loop-mode operation. <br> IDE Secondary ChanneI DMA Acknowledge. |
| U6 | RTS4_/SINT | I/O | Request to Send. Active low Request to Send output for UART port. A handshake output signal notifies the modem that the UART is ready to transmit data. This signal can be programmed by writing to bit 1 of Modem Control Register (MCR). The hardware reset will clear the RTS_n signal to be inactive mode (high). It is forced to be inactive during the loop-mode operation. <br> IDE Secondary Channel Interrupt. |
| V5 | RI4/SA1 | I/O | Ring Indicator. This active low input is for the UART ports. A handshake signal notifies the UART that the telephone ring signal is detected by the modem. The CPU can monitor the status of the RI_n signal by reading bit 6 of the Modem Status Register (MSR). An RI_n signal states the change from low to high after the last MSR read sets bit 2 of the MSR to a " 1 ". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when RI_n changes state. <br> Note: Bit 6 of the MSR is the complement of RI_n. <br> IDE Secondary Channel Device Address. |
| H1 | DSR3_/SCBLID_ | 1 | Data Set Ready. This active low input is for the UART ports. A handshake signal notifies the UART that the modem is ready to establish the communication link. The CPU can monitor the status of the DSR_n signal by reading bit5 of the Modem Status Register (MSR). A DSR_n signal states the change from low to high after the last MSR read sets bit1 of the MSR to a "1". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DSR_n changes state. <br> Note: Bit 5 of the MSR is the complement of DSR_n. <br> IDE Secondary Channel Cable Assembly Type Identifier. |
| V6 | DTR4_SA0 | O | Data Terminal Ready. This is an active low output for the UART port. A handshake output signal signifies the modem that the UART is ready to establish data communication link. This signal can be programmed by writing to bit 0 of Modem Control Register (MCR). The hardware reset will clear the DTR_n signal to be inactive during the loop-mode operation. <br> IDE Secondary Channel Device Address. |
| R6 | DCD4_/SA2 | 1 | Data Carrier Detect. This active low input is for the UART ports. A handshake signal notifies the UART that the carrier signal is detected by the modem. The CPU can monitor the status of the DCD_n signal by reading bit 7 of the Modem Status Register (MSR). A DCD_n signal states the change from low to high after the last MSR read sets bit 3 of the MSR to a " 1 ". If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when DCDJ changes state. <br> Note: Bit 7 of the MSR is the complement of DCD_n. <br> IDE Secondary Channel Device Address. |

$\left.\begin{array}{|c|c|c|l|}\hline \text { L1 } & \text { STB_ISCS_0 } & \begin{array}{l}\text { STB_: OD } \\ \text { SCC_0: I }\end{array} & \begin{array}{l}\text { STB_. An active low output is used to latch the parallel data into the printer. } \\ \text { Refer to the description of the parallel port for the definition of this pin in ECP } \\ \text { and EPP mode. } \\ \text { IDE Secondary Channel Chip Select. }\end{array} \\ \hline \text { T6 } & \text { DSR4_/SCS1_ } & \text { I } & \begin{array}{l}\text { Data Set Ready. This active low input is for the UART ports. A handshake } \\ \text { signal notifies the UART that the modem is ready to establish the } \\ \text { communication link. The CPU can monitor the status of the DSR_n signal by } \\ \text { reading bit5 of the Modem Status Register (MSR). A DSR_n signal states the } \\ \text { change from low to high after the last MSR read sets bit1 of the MSR to a "1". } \\ \text { If bit 3 of the Interrupt Enable Register is set, the interrupt is generated when } \\ \text { DSR_n changes state. } \\ \text { Note: Bit 5 of the MSR is the complement of DSR_n. }\end{array} \\ \hline \text { M1 } & \text { PRST_ } & \text { O } & \text { IDE Secondary Channel Chip Select. }\end{array}\right\}$

- LPC Bus Interface (7 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| W24 | SERIRQ | I/O | Serial Interrupt Request. This pin is used to support the serial interrupt <br> protocol of common architecture. |
| W23, V23, U23, <br> T23 | LAD[3:0] | I/O | LPC Command, Address and Data LAD[3:0]. These pins are used to be <br> command/address/data pins of Low-Pin-Count Function. |
| U18 | LFRAME_ | O | Low Pin Count FRAME_n Signal. This signal is used as a frame signal of <br> low pin count protocol.. |
| V18 | LDRQ_ | I | Low Pin Count DMA Request Signal. This signal is used as a DMA request <br> signal of low pin count protocol. |

Vortex86SX

## - GPIO Interface (24 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| AA18, AA17, AE18, <br> AE17, AF18, AF17, <br> AC17, AD17, | GPIO_P0[7:0] | I/O | General-Purpose Input/Output P0[7-0] and P1[7-0]. Those pins can be <br> programmed input or output individually. |
| AA19, AC19, AD19, <br> AE19, AB18, AC18, <br> AB17, AF19 | GPIO_P1[7:0] |  |  |
| AA20, AB20, AD20, <br> AE2, AD18, AF20, <br> AF21, AB19 | GPIO_P2[7:0]/Addre <br> ss[31:24] | I/O | General-Purpose Input/Output P2[7-0] . Those pins can be programmed <br> input or output individually. |

## - Ethernet Interface (24 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :---: |
| L22 | Link/Active |  | Link/Active: Link/active status |
| K22 | Duplex |  | Duplex: Duplex status |
| J24 | ISET |  | ISET: External resistor connecting pin for BIAS |
| F22 | ATSTP |  | ATSTP: VGA and ADC testing pin for input and output (positive) |
| F21 | ATSTN |  | ATSTN: VGA and ADC testing pin for input and output (negative) |
| K25 | TXN |  | TXN: 10B-T/100BT transmitting output pin/ reveiving input pin (positive) |
| K26 | TXP |  | TXP: 10B-T/100BT transmitting output pin/ reveiving input pin (negative) |
| L25 | RXN |  | RXN: 10B-T/100BT reveiving input pin/ transmitting output pin (positive) |
| L26 | RXP |  | RXP: 10B-T/100BT reveiving input pin/ transmitting output pin (negative) |
| J16 | MDC | 0 | MDC: MII management data clock is sourced by the Vortex86SX to the external PHY devices as a timing reference for the transfer of information on the MDIO signal. |
| K16 | MDIO | I/O | MDIO: MII management data input/output transfers control information and status between the external PHY and the Vortex86SX. |
| L16 | COLO | 1 | COLO: This pin functions as the collision detection. When the external physical layer protocol (PHY) device detects a collision, it asserts this pin. |
| M21 | RXC0 | I | RXCO: Supports the receive clock supplied by the external PMD device. This clock should always be active. |
| $\begin{gathered} \text { M18, M17, } \\ \text { L17, L18 } \end{gathered}$ | RXD0_[3:0] | 1 | RXDO_[3:0]: Four parallel receiving data lines. This data is driven by an external PHY attached to the media and should be synchronized with the RXC signal. |
| L21 | RXDV0 | I | RXDVO: Data valid is asserted by an external PHY when the received data is present on the RXD[3:0] lines and is de-asserted at the end of the packet. This signal should be synchronized with the RXC signal. |
| J21 | TXC0 | 1 | TXCO: Supports the transmit clock supplied by the external PMD device. This clock should always be active. |
| $\begin{aligned} & \text { J18, J17, } \\ & \text { K17, K18 } \end{aligned}$ | TXD0_[3:0] | 0 | TXDO_[3:0]: Four parallel transmit data lines. This data is synchronized to the assertion of the TXC signal and is latched by the external PHY on the rising edge of the TXC signal. |
| K21 | TXEN0 | 0 | TXENO: This pin functions as Transmit Enable. It indicates that a transmission to an external PHY device is active on the MII port. |

- JTAG Interface (4 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| G6 | TDO | O | TDO: JTAG Test Data Output pin. |
| J9 | TMS | I | TMS: JTAG Test Mode Select pin. |
| G7 | TCK | I | TCK: JTAG Test Clock Input pin. |
| H6 | TDI | I | TDI: JTAG Test Data Input pin. |

- TEST PIN (10 PIN)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| J3 | TESTCLK | I/O | For Testing used |
| E22, E21, D22, <br> E23, F2, F3, | TEST[8:0] | I/O | For Testing used. <br> Test 3 and Test 4 must pull high to 3.3V. |

- 1.2V POWER (14 PINs)

| PIN No. | Symbol | Type |  |
| :---: | :---: | :---: | :--- |
| D9, D10 | VDDLL (2 PINs) | I | DLL power |
| E9, E10 | GNDDLL (2 PINs) | I | DLL ground |
| F8,F13,F14,G4, <br> J14,K14,L14,N9 <br> ,$M 14$, P9 | VCCK (10 PINs) | I | Core power |
| E7,E8,E17,J10, <br> J11,J12,K9, <br> K10,K11,K12, <br> L9,L10,L11, <br> L12,M9,M10, <br> M11 | GNDK (17 PINs) | I | Code ground |

- 1.8V POWER (57 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :--- |
| C4,C5,C6,C7, <br> D4,D7,D8,E4 | VCCO (8 PINs) | I | SDR/DDRII power (3.3V/1.8V) |
| D5,D6,E5,E6, <br> F4,F5,F6,F7, <br> G5 | GNDO (9 PINs) | I | SDR/DDRII gound |
| AA21,AA22, <br> AA23,AC4, <br> AC5,AC6,T11, <br> T12,U10,V10 | Vdd_core (10 PINs) | I | Core power |
| T16, T11, T18, <br> U11, U12, U13, <br> U14, U15, U16, <br> V4, V11, V12, | Vss_core (18 PINs) | I | Core ground |
| AB4, AB5, AB6, <br> AC10, AC1, AC12 |  |  |  |
| N22, R24, <br> R23, W26 | AVDD[3:0] | I | Analog power |
| N24, P23, <br> T24, W25 | AVSS[3:0] | I | Analog gound |
| V24, N23 | AVDDPLL[1:0] | I | USB PLL power |
| U25, P25 | AVSSPLL[1:0] | I | USB PLL ground |

- Battery POWER (2 PIN)

| PIN No. | Symbol | Type |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| P21 | VBat | I | Battery power for RTC |  |
| R21 | VBatGnd | I | Battery gound for RTC |  |

- 3.3V Power (87 PINs)

| PIN No. | Symbol | Type | Description |
| :---: | :---: | :---: | :---: |
| H4, J4 | VPLL (2 PINs) | I | Analog power |
| H5, J5 | GNDPLL (2 PINs) | I | Analog gound |
| AA24, AB24 | Vdd_pll (2 PINs) | I | Analog power |
| Y24, AC24 | Vss_pll (2 PINs) | 1 | Analog gound |
| $\begin{aligned} & \hline \text { E18, F18, J15, } \\ & \text { K15, L15, M15, } \\ & \text { M16, P10, P11, } \\ & \text { P12, P13, P14 } \\ & \hline \end{aligned}$ | VCC3V (12 PINs) | 1 | Analog power |
| $\begin{aligned} & \text { F15, F16, F17, } \\ & \text { J13, K13, L13, } \\ & \text { M12, M13, N10, } \\ & \text { N11, N12, N13, } \\ & \text { N14, N15, N16 } \end{aligned}$ | GND_R3 (15 PINs) | 1 | Analog gound |
| AA4, AA5, AA6, AC21, AC22, AC23, N17, N18, P15, P16, R9, R10, R13, R14, V3, W3, W4 | Vdd_io (17 PINs) | 1 | IO power |
| $\begin{gathered} \hline \text { P17, P18, R11, } \\ \text { R12, R15, R16, } \\ \text { R17, R18,T9, } \\ \text { T10, T13, T14, } \\ \text { T15, U9, U17, } \\ \text { V9, V17, W5, } \\ \text { W6, AB21, AB22, } \\ \text { AB23, AC20 } \\ \hline \end{gathered}$ | Vss_io (23 PINs) | 1 | 1 O gound |
| K23 | VSSAPLL | 1 | Analog ground |
| J23 | VCCAPLL | I | Analog power |
| M22 | VSSABG | 1 | Analog gound |
| M23 | VCCABG | 1 | Analog power |
| K24 | VCCAO | 1 | Analog power |
| L23 | VSSA0 | I | Analog gound |
| L24 | VCCA1 | I | Analog power |
| M24 | VSSA1 | 1 | Analog gound |
| P24 | AVDD33_0 | 1 | Analog power |
| U24 | AVDD33_1 | 1 | Analog power |
| F23 | VCC_SPI | I | SPI flash power |
| D21 | GND_SPI (2 PINs) | I | SPI flash ground |

## 5. Package Information



## 6. Reference Design Schematic










Find price and stock options from leading distributors for vortex86sx on Findchips.com:
https://findchips.com/search/vortex86sخ

