



## PCML I/Os

### 0.50 MICRON ASIC FAMILY

## 1.0 INTRODUCTION

As CMOS technology advances to deep sub-micron channel lengths, the internal core is now able to operate at system clock speeds greater than 100 MHz. With the proliferation of high speed, wide bus designs, system designers are now seeking to transfer large amounts of data at 100 Mb/s or above. This application note describes the PCML (Pseudo Current Mode Logic) I/O buffers, available for Fujitsu's 0.5 micron CE/CG51 High Performance ASIC family. These high speed buffers are capable of operating at frequencies in excess of 250 MHz.

These buffers can easily be customized for specific applications, both the center (or reference) voltage, and voltage swing are fully adjustable. This wide range of adjustment is a unique feature and allows Fujitsu's PCML I/O buffers to be used to interface with other types of I/Os, e.g. PECL, LVTTTL, etc.

## 2.0 PCML I/O CIRCUIT OVERVIEW

A typical PCML I/O interface circuit is shown in Fig. 1, with external components R1, R2, and R3, and supplied voltages Vt1, Vt2, Vt3 and Vr. Single ended PCML input buffer can be implemented by connecting Signal- to an external reference voltage, Vref, through a Vref pin. Only Vref pin can supply the reference voltage to the PCML input buffers. At present, there is no plan for offering a single ended PCML output buffer.

The on-chip bias circuits are used to generate the necessary reference voltages for the PCML output buffers. The bias circuits consist of a main bias circuits and local bias circuits. One main bias circuit can support up to 14 local bias circuits. Each PCML output has one local bias circuit.

Each individual PCML input buffer has a terminal (C) to turn off the short circuit current for I<sub>DDs</sub> testing. This terminal (C) will be set at low level for the normal operation, and will be set at high during the I<sub>DDs</sub> test. For this reason, a dedicated external input pin and a dedicated input buffer, GIVTEST1, is required when PCML input buffers are used. Connections to terminal (C)'s of PCML input buffers are automatic, and these connections will not be shown in the schematic or netlist.

External components and external supplied voltages are required for the PCML output buffers. R1 and R2 are termination resistors connected to Vt. For 50 Ω transmission line, 50 Ω resistors are used at the receiving end, or 100 Ω resistors are used at both ends of a bus line.




Fig. 1. A typical PCML I/O Interface Circuit Connection

### 3.0 PCML I/O OPTIONS

There are 3 types of PCML I/O buffers available:

- Single-ended Input Buffer with separate Vref input.
- Differential Input Buffer.
- Differential Output Buffer, 50  $\Omega$  termination termination.

#### 3.1 Interface Levels for PCML Input Buffers

Each type of input buffer has 3 options for Vcenter values: 1.3V, 1.6V and 2.0V. They are intended for the following interfaces:

Vcenter = 1.3V: optimized for interfacing with other Fujitsu ASICs with PCML I/O buffers.

Vcenter = 1.6V: CTT (Center Tap Termination) levels, e.g. T-LVTTL levels.

Vcenter = 2.0V: PECL levels.

#### 3.2 Interfacing Levels for PCML Output Buffers

VoL and VoH levels can be set as follows:

$$V_{OH} = V_{t1}$$

$$V_{OL} = V_r, \quad \text{for } V_{t1} = V_{t3} \text{ and } R_1 = R_2$$

$$V_{OL} = 2V_r - V_{t1} \quad \text{for } V_{t1} = V_{t3} \text{ and } R_1 = R_2/2$$

Fig. 2 shows an example of a PCML output interfacing with T-LVTTL input of another chip.




Fig. 2. Example of PCML output interfacing with a T-LVTTL input

## 4.0 ELECTRICAL CHARACTERISTICS

The following conditions are used unless noted otherwise:

$$V_{DD} = 3.3 \text{ V}, T_j = 25^\circ \text{C}.$$

The DC levels are expected not to vary with supply voltage, temperature and process variations. They follow  $V_{t1}$ ,  $V_{t2}$ ,  $V_{t3}$ ,  $V_r$  and the external components  $R_1$  and  $R_2$ . The variations of these external parameters are expected to be about  $\pm 100 \text{ mV}$ .

### 4.1 Differential/Single-Ended Input ( $V_{center} = 1.3\text{V}$ )

DC Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Input Voltage Swing	Vswing	300	400 or 800	$V_{DD}$	mV	
Input High Voltage	$V_{IH}$	1.35	1.4 or 1.6	$V_{DD}$	V	
Input Low Voltage	$V_{IL}$	$V_{SS}$	1.0 or 0.8	1.05	V	
Reference Voltage	Vref	1.25	1.3	1.35	V	Single-Ended
Input Leak Current	$I_{LI}$	-10		10	$\mu\text{A}$	
Input Capacitance	$C_{IN}$	2		4	pF	excluding package

### 4.2 Differential/Single-Ended Input ( $V_{center} = 1.6\text{V}$ )

DC Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Input Voltage Swing	Vswing	300	400 or 800	$V_{DD}$	mV	
Input High Voltage	$V_{IH}$	1.75	1.8 or 2.0	$V_{DD}$	V	
Input Low Voltage	$V_{IL}$	$V_{SS}$	1.4 or 1.2	1.45	V	
Reference Voltage	Vref	1.55	1.6	1.65	V	Single-Ended
Input Leak Current	$I_{LI}$	-10		10	$\mu\text{A}$	
Input Capacitance	$C_{IN}$	2		4	pF	excluding package

### 4.3 Differential/Single-Ended Input ( $V_{center} = 2.0\text{V}$ )

DC Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Input Voltage Swing	Vswing	300	400 or 800	$V_{DD}$	mV	
Input High Voltage	$V_{IH}$	2.15	2.2 or 2.4	$V_{DD}$	V	
Input Low Voltage	$V_{IL}$	$V_{SS}$	1.8 or 1.6	1.85	V	
Reference Voltage	Vref	1.95	2.0	2.05	V	Single-Ended
Input Leak Current	$I_{LI}$	-10		10	$\mu\text{A}$	
Input Capacitance	$C_{IN}$	2		4	pF	excluding package

### 4.4 Differential Output

DC Parameter	Symbol	Min.	Typ.	Max.	Unit
Output Voltage Swing	Vswing	300	400 or 800	850	mV
Terminal Voltage	$V_T$	1.40		2.40	V
Terminal Resistor	$R_T$		50		$\Omega$
Output High Voltage	$V_{OH}$	$V_T - 0.05$ ( $I_{OH} = 1\text{mA}$ )		$V_T + 0.05$ ( $I_{OH} = -1\text{mA}$ )	V
Output Low Voltage	$V_{OL}$	$V_T - 0.8$ ( $I_{OL} = 16\text{mA}$ )		$V_T - 0.4$ ( $I_{OL} = 8\text{mA}$ )	V

### 4.5 Bias Input

DC Parameter	Symbol	Min.	Typ.	Max.	Unit
Bias (Low)	Vilow	0.8		1.8	V
Bias (Dummy)	Dummy	Vilow (Min)		Vilow (Max)	V

## 5.0 ADDITIONAL COMMENTS

This application note presents a brief overview of Fujitsu's PCML I/Os. For further details, consult with your local Fujitsu field application engineer or contact FMI's (Fujitsu Microelectronics, Inc.) ASIC Design Center at (408)456-1000.

### Sales Offices

#### CALIFORNIA

##### **Santa Clara Sales Office**

2880 Lakeside Drive, #250  
Santa Clara, CA 95054  
(408) 982-1800

##### **Irvine Sales Office**

Century Center  
2603 Main Street, #510  
Irvine, CA 92714  
(714) 724-8777

#### **COLORADO (Denver Sales Ofc.)**

12000 North Washington Street, #370  
Thornton, CO 80241  
(303) 254-9901

#### **GEORGIA (Atlanta Sales Ofc.)**

3500 Parkway Lane, #210  
Norcross, GA 30092  
(404) 449-8539

#### **ILLINOIS (Chicago Sales Ofc.)**

One Pierce Place, #1245 West  
Itasca, IL 60143-2662  
(708) 250-8580

#### **MASSACHUSETTS (Boston Sales Ofc.)**

1000 Winter Street, #2500  
Waltham, MA 02154  
(617) 487-0029

#### **MINNESOTA (Minneapolis Sales Ofc.)**

3800 West 80th Street, #430  
Bloomington, MN 55431-4419  
(612) 893-5570

#### **NEW YORK (New York Sales Ofc.)**

898 Veterans Memorial Highway  
Building 2, Suite 310  
Hauppauge, NY 11788  
(516) 582-8700

#### **OREGON (Portland Sales Ofc.)**

15220 N.W. Greenbrier Parkway, #360  
Beaverton, OR 97006  
(503) 690-1909

#### **TEXAS (Dallas Sales Ofc.)**

14785 Preston Rd., #274  
Dallas, TX 75240  
(214) 233-9394



FUJITSU MICROELECTRONICS, INC.  
3545 North First Street, San Jose, CA 95134-1804  
(408) 922-9000 FAX: 408 432-9044

ASIC-AN-10014-9/95