

1984
CMOS
DATABOOK


TREDENNICK INC.

Hughes Solid State Products reserves the right to make revisions at any time without advance notice.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor infringement on patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

TABLE OF CONTENTS


## Gate Arrays

| Device | $\begin{aligned} & \text { Number of } \\ & \text { Gates } \end{aligned}$ | Total Pads | $\begin{gathered} 10 \\ \text { Pads } \end{gathered}$ | \% - Packaging Options |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | DIP | LCC | Pin Grid Array | Flat Pack |
| H2084 | 2K | 84 | 80 | 24-64 | 68-84 | 68, 84 | - |
| H4120 | 4K | 120 | 116 | 28-64 | 68, 84, 100 | 84, 120 | - |
| H6152 | 6K | 152 | 148 | - | 120 | 156 | - |
| H8180 | 8K | 180 | 172 | - | - | 180 | 180 |

## CMOS EEPROMs

| Device | Size | Organization | Access Time (Typ.) | Voltage | Erasel Write Byte Time | Endurance (Typ.) | Data Retention | CS Function To Enable EEPROM | No. Of Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H3104 | 4096 | $512 \times 8$ | 500 ns | 4-6V | 1 ms | $10^{4}$ cycles | 10 yrs. @ $125^{\circ} \mathrm{C}$ | No | 24 |
| H3108 | 8192 | $1024 \times 8$ | 500 ns | 4-6V | 1 ms | $10^{4}$ cycles | 10 yrs. @ $125^{\circ} \mathrm{C}$ | Yes | 24 |
| H3300 | 256 | $32 \times 8$ | 550 ns | 5 V | 1 ms | $10^{4}$ cycles | 10 yrs. @ $125^{\circ} \mathrm{C}$ | No | 18 |
| HB3108 | 8192 | $1024 \times 8$ | 700 ns | 4-6V | 1 ms | $10^{4}$ cycles | 10 yrs. @ $125^{\circ} \mathrm{C}$ | Yes | 24 |

## Nonvolatile RAM



CMOS LCD Drivers

| Device | Type of Drive | Input | Output | Buffer Size | Supply Voltage | Cascadable | No. of Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H0437 | Direct Segment | 4 Bit BCD | 28 Segments ( $4 \times 7$ ) | 28 Bits | $3-10 \mathrm{~V}$ | Yes | 40 |
| H7211-1 | Direct Segment | 4 Bit Multiplexed | Hexidecimal 28 Segments ( $4 \times 7$ ) | 28 Bits | $3-6 \mathrm{~V}$ | Yes | 40 |
| H7211-2 | Direct Segment | 4 Bit Multiplexed | Code B 28 Segments ( $4 \times 7$ ) | 28 Bits | $3-6 \mathrm{~V}$ | Yes | 40 |
| H7211-3 | Direct Segment | 4 Digit Select Microprocessor Interface | Hexidecimal 28 Segments ( $4 \times 7$ ) | 28 Bits | $3-6 \mathrm{~V}$ | Yes | 40 |
| H7211-4 | Direct Segment | 4 Digit Select Microprocessor Interface | Code B <br> 28 Segments ( $4 \times 7$ ) | 28 Bits | $3-6 \mathrm{~V}$ | Yes | 40 |
| H0438A | Direct Segment | 1 Bit Serial | 32 Segments | 32 Bits | $3-10 \mathrm{~V}$ | Yes | 40 |
| H0439 | Direct Segment | 1 Bit Serial | 32 Segments | 32 Bits | $4.5-10 \mathrm{~V}$ | Yes | 40 |
| H0488 | Multiplexed | 4 Bit Parallel | 16 Rows $\times 16$ Columns | 32 Bits | $3-8 \mathrm{~V}$ | Yes | 40 |
| H0538A | Multiplexed | Serial | 8 Rows $\times 26$ Columns | 34 Bits | $3-10 \mathrm{~V}$ | Yes | 40 |
| H0539A | Multiplexed | Serial | 34 Columns | 34 Bits | $3-10 \mathrm{~V}$ | Yes | 40 |
| H0540 | Multiplexed | Serial | 32 Rows or 32 Columns | 31 Bits | $3-12 \mathrm{~V}$ | Yes | 40 |
| H0541 | Multiplexed | 4 Bit Parallel | 8 Rows $\times 23$ Columns | 32 Bits | $3-12 \mathrm{~V}$ | Yes | 40 |
| H0542 | Multiplexed | 4 Bit Parallel | 32 Columns | 32 Bits | 3-12V | Yes | 40 |
| H0548 | Multiplexed | Serial | 16 Rows $\times 16$ Columns | 200 Bits | $3-12 \mathrm{~V}$ | Yes | 40 |
| H0607A | Multiplexed | Serial | 4 Rows $\times 30$ Columns | 34 Bits | $3-12 \mathrm{~V}$ | Yes | 40 |
| H0515 | Multiplexed/ Auto-Refresh | Serial | 8 Rows $\times 25$ Columns | 32 Bits | $5-10 \mathrm{~V}$ | Yes | 40 |
| H0550 | Multiplexed/ Auto-Refresh | 8 Bit Parallel/ASCII | 8 Rows $\times 12$ Columns | 32 Char | $3-10 \mathrm{~V}$ | Yes | 40 |
| H0551 | Multiplexed/ Auto-Refresh | Serial | 34 Columns | 34 Bits | $3-10 \mathrm{~V}$ | Yes | 40 |
| HM0438A | Direct Segment | 1 Bit Serial | 32 Segments | 32 Bits | $3-10 \mathrm{~V}$ | Yes | 40 |

## PRODUCT SELECTION GUIDE

CMOS ROMs

| Device | Size | Organization | Access Time (Typ.) |  | Temperature Range |  | Supply Voltage |  | Ouput | $\begin{aligned} & \text { No. } \\ & \text { of } \\ & \text { Pins } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 V | 10 V | Ceramic | Plastic | Low Voltage | High Voltage |  |  |
| H1831 | 4096 | $512 \times 8$ | 850 ns | 400 ns | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 3-state | 24 |
| H1832 | 4096 | $512 \times 8$ | 850 ns | 400 ns | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 3-state | 24 |
| H1833 | 8192 | $1024 \times 8$ | 650 ns | 350 ns | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 3-state | 24 |
| H1834 | 8192 | $1024 \times 8$ | 575 ns | 350 ns | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 3-state | 24 |
| H1835 | 16384 | $2048 \times 8$ | 900 ns | - | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 3-state | 24 |
| H23C16 | 16834 | $2048 \times 8$ | 900 ns | - | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 3-state | 24 |
| H1837 | 32768 | $4096 \times 8$ | 750 ns | - | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 3-state | 24 |
| H23C32 | 32768 | $4096 \times 8$ | 750 ns | - | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 3-state | 24 |
| H23C64 | 65536 | $8192 \times 8$ | 300 ns | - | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 3-state | 24 |
| H23C65 | 65536 | $8192 \times 8$ | 300 ns | - | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 3-state | 28 |
| HM1831 | 4096 | $512 \times 8$ | 850 ns | 400 ns | -55 to $+125^{\circ} \mathrm{C}$ | - | 4-6.5V | 4-10.5V | 3-state | 24 |
| HM1833 | 8197 | $1024 \times 8$ | 650 ns | 350 ns | -55 to $+125^{\circ} \mathrm{C}$ | - | 4-6.5V | 4-10.5V | 3-state | 24 |

## CMOS RAMs

| Device | Size | Organization | Access Time (Typ.) |  | Temperature Range |  | Supply Voltage |  | Ouput | No. of Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 V | 10 V | Ceramic | Plastic | Low Voltage | High Voltage |  |  |
| H1822 | 1024 | $256 \times 4$ | 250 ns | - | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 3-state | 22 |
| H1823 | 1024 | $128 \times 8$ | 250 ns | - | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 3-state | 24 |
| H1824 | 256 | $32 \times 8$ | 400 ns | 200 ns | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 3-state | 18 |

1800 Microprocessor Family

| Device | Description | Temperature Range |  | Voltage Range |  | $\begin{gathered} \text { No. } \\ \text { of } \\ \text { pins } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Ceramic | Plastic | Low Voltage | High Voltage |  |
| H1802A | CPU - 8 Bit Parallel with 3.2 MHz clock @ 5V. | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 40 |
| H1802B | CPU - 8 Bit Parallel with 5 MHz clock @ 5 V . | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 40 |
| H1822 | RAM - $256 \times 4$ (1024) with a typ. access time of 250 ns @ 5 V . | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 22 |
| H1823 | RAM - $128 \times 8$ (1024) with a typ. access time of 250 ns @ 5 V . | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 24 |
| H1824 | RAM - $32 \times 8$ (256) with a typ. access time of 400 ns @ $5 \mathrm{~V} / 200 \mathrm{~ns}$ @ 10 V . | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 18 |
| H1831 | ROM - $512 \times 8$ (4096) with a typ. access time of 850 ns @ $5 \mathrm{~V} / 400 \mathrm{~ns}$ @ 10 V . | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 24 |
| H1832 | ROM $-512 \times 8$ (4096) with a typ. access time of 850 ns @ $5 \mathrm{~V} / 400 \mathrm{~ns}$ @ 10 V . | -55 to $+125^{\circ} \mathrm{C}$ | - | 4-6.5V | 4-10.5V | 24 |
| H1833 | ROM - $1024 \times 8$ (8192) with a typ. access time of $575 \mathrm{~ns} @ 5 \mathrm{~V} / 350 \mathrm{~ns} @ 10 \mathrm{~V}$. | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 24 |
| H1834 | ROM - $1024 \times 8$ (8192) with a typ. access time of $575 \mathrm{~ns} @ 5 \mathrm{~V} / 350 \mathrm{~ns}$ @ 10 V . | -55 to $+125^{\circ} \mathrm{C}$ | - | 4-6.5V | 4-10.5V | 24 |
| H1835 | ROM - $2048 \times 8$ (16384) with a typ. access time of $900 \mathrm{~ns} @ 5 \mathrm{~V} / 500 \mathrm{~ns} @ 10 \mathrm{~V}$. | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 24 |
| H1837 | ROM - $4096 \times 8$ (32768) with a typ. access time of $750 \mathrm{~ns} @ 5 \mathrm{~V} / 450 \mathrm{~ns} @ 10 \mathrm{~V}$. | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | - | 24 |
| H1852 | INPUT/OUTPUT PORT - 8 Bit Parallel with mode programmable 3-state data bus. | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 24 |
| H1853 | N -BIT DECODER - 1 of 8 Decoder for 1/O Expansion. | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 16 |
| H1854A | UART - Full duplex organization with serial/ parallel inputs/outputs. | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 40 |
| H1855 | MULTIPLY/DIVIDE $-8 \times 8$ Multiply of $16 \div 8$ Divide with bi-directional 3 -state data bus. | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 28 |
| H1856/57 | BUFFER/SEPARATOR - 4 Bit with bi-directional 3-state data bus. | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 16 |
| H1858/59 | LATCH/DECODER - 4 Bit Memory Address to select 1 K RAMS. | -55 to $+125^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ | 4-6.5V | 4-10.5V | 16 |
| HM1831 | ROM - $128 \times 8$ (1024) processed to Mil. Std. 883B. | -55 to $+125^{\circ} \mathrm{C}$ | - | 4-6.5V | 4-10.5V | 24 |
| HM1833 | ROM - $1024 \times 8$ (8192) processed to Mil. Std. 883B. | -55 to $+125^{\circ} \mathrm{C}$ | - | 4-6.5V | 4-10.5V | 24 |

## MICROPROCESSOR/PERIPHERALS



## NONVOLATILE MEMORIES/CMOS MEMORIES



## LCD DRIVERS

| HUGHES P/N |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| H0437 <br> 4 DIGIT DRIVER |  | DD7211 | 7211IPL |  |  |
| H7211-1 <br> 4 Digit Driver |  | DD7211A | 7211AIPL |  |  |
| H7211-2 <br> 4 Digit Driver |  |  | 7211MIPL |  |  |
| H7211-3 <br> 4 Digit Driver |  |  |  |  |  |
| H7211-4 <br> 4 Digit Driver |  |  |  | 58438 |  |
| H0438A <br> Serial Input Driver | S4521 |  |  |  |  |
| H0488 <br> Parallel Input Driver |  |  |  |  |  |
| H0538A/0539A <br> Serial Input Drivers |  |  |  |  |  |
| H0540 <br> Serial Input Driver |  |  |  |  |  |
| H0541/0542 <br> Parallel Input Drivers |  |  |  |  |  |
| H0548 <br> Serial Input Driver |  |  |  |  |  |
| H0515 <br> Auto Refresh Driver |  |  |  |  |  |
| H0550/0551 <br> Intelligent Controller |  |  |  |  |  |
| H0607A <br> Serial Input Driver |  |  |  |  |  |

PRODUCT PAGE
41
H 0437
H 0438A ..... 53
H 0488 ..... 57
H 0515 ..... 81
H 0538A ..... 61
H 0539A ..... 61
H 0540 ..... 65
H 0541 ..... 69
H 0542 ..... 69
H 0548 ..... 73
H 0550 ..... 89
H 0551 ..... 89
H 0607A ..... 77
H 1084A ..... 13
H 1802A ..... 147
H 1802B ..... 147
H 1822 ..... 101
H 1823 ..... 105
H 1824 ..... 109
H 1831 ..... 113
H 1832 ..... 117
H 1833 ..... 113
H 1834 ..... 117
H 1835 ..... 121
H 1837 ..... 125
H 1852 ..... 163
PRODUCTPAGE
H 1853 ..... 167
H 1854A ..... 171
H 1855 ..... 187
H 1856 ..... 199
H 1857 ..... 199
H 1858 ..... 203
H 1859 ..... 203
H 2084 ..... 13
H 3104 ..... 21
H 3108 ..... 27
H 4120 ..... 13
H 6152 ..... 13
H 7211 ..... 45
H 8180 ..... 13
H 23C16 ..... 129
H 23C32 ..... 133
H 23C64 ..... 137
H 23C65 ..... 141
H 3000 ..... 35
H 3300 ..... 33
H 3500 ..... 34
H 0550 K-16 ..... 97
HB 3108 ..... 215
HM 0438A ..... 221
HM 1831 ..... 225

## STATUS NOTICES

Preliminary Information: indicates guidance values for evaluation purposes. Some electrical parameters are subject to change.
Advance Information: indicates design objectives. Some functional characteristics are subject to change.

## NOMENCLATURE

Hughes is in the process of re-defining our nomenclature. For more detailed information, contact Hughes or Hughes' representatives.


## Example

HM 23C64-C-L-000 = Hughes Military 23C64, 4-6.5 voltage range, in a leadless chip carrier package, standard device.

Product Type
000 = Standard Product $X Y Z=$ Custom Product *

Variable Modifier*
One character modifier for speed, power, processing, etc.

## Packages

L = Leadless Chip Carrier
D = Ceramic Dip
$H$ = Devices in Chip Form
P = Plastic Dip
$\mathrm{Y}=$ Cerdip

Product Flow
C = Commercial
I = Industrial
$B=$ Hi Reliability
$M=$ Military
$S=$ Special ${ }^{*}$

[^0]
## TABLE OF CONTENTS



## HCMOS Configurable Gate Arrays

## DESCRIPTION

Hughes' Quad Logic ${ }^{\circledR}$ Array family of Configurable Gate Arrays utilize an oxide-isolated, double metal HCMOS process. The devices range in complexity from 2,000 to 8,000 gates.

The basic Quad Logic cell is a four gate equivalent, consisting of 10 n -channel and 10 p -channel transistors arranged as two back-to-back 2 -input and 3 -input gate equivalents(see figure below). This architecture, combined with double layer metal interconnections, minimizes the number of gates necessary to implement macro functions and ensures efficient interconnection and routing.

The Quad Logic Array family is fully supported by Hughes Design Automation software tools which include an extensive macro function library, logic capture, simulation and verification tools, testability analysis and fault modeling. Hughes' proprietary Gate Array Layout Automation system (GALA) allows for automatic placement of macros and routing of the interconnection patterns. The HCMOS process provides switching speeds exceeding that of Schottky/TTL while providing low power consumption, high noise immunity, and ease of design.
The Quad Logic Array family is available in a variety of ceramic and plastic DIPs, leadless chip carriers and pin grid arrays. See page 5 for more details.

## FEATURES

- High Performance $3 \mu$ HCMOS Silicon Gate Technology
- TTL and CMOS I/O Compatibility
- Output Buffer Options Provide Drive Currents of up to 16 mA
- Standard Process is MIL. STD. 883
- Up to 172 I/O Buffers Available
- P Channel and $N$ Channel Sizes for Symmetrical Switching $\left(W_{p}=2 W_{n}\right)$


## Quad Logic Array Family

- Extensive Macro Library Available
- Two Levels of Metal Interconnection
- Propagation Delays of 1.4 Nanoseconds and Data Rates up to 35 MHz

| DEVICE | H2088 | H4120 | $H 6152$ | $H 8180$ |
| :--- | :---: | :---: | :---: | :---: |
| Number of Gates | 2 K | 4 K | 6 K | 8 K |
| Total Pads | 88 | 120 | 152 | 180 |
| I/O Pads | 84 | 116 | 148 | 172 |
| PACKAGING OPTIONS |  |  |  |  |
| DIP | $24-64$ | $28-64$ | - | - |
| LCC | 68,84 | $68,84,100$ | 120 | - |
| Pin Grid Array | 68,84 | 84,120 | 156 | 180 |
| Flat Pack | - | 80 | - | $180^{*}$ |



* In development


## ABSOLUTE MAXIMUM RATINGS

(Referenced to Ground)
DC Supply-Voltage Range (VDD) ....... -0.3 to +7.5 Volts
Input Voltage $\left(V_{I}\right) \ldots \ldots . . . . . . . . . . . .$.
DC Input Current (I) . ...................... $\pm 10 \mathrm{~mA}$
Storage Temperature Range (TSTG)
Ceramic ............................ -65 to $+150^{\circ} \mathrm{C}$
Plastic ................................. . 40 to $+125^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

| Operating Ambient Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) |  |
| :---: | :---: |
| Military | -55 to $+125^{\circ} \mathrm{C}$ |
| Industrial | -40 to $+85^{\circ} \mathrm{C}$ |
| Commercial | 0 to $+70^{\circ} \mathrm{C}$ |
| DC Supply Voltage (VDD) | +3 to +6 Volts |

D.C. CHARACTERISTICS, Specified at $V_{D D}=5 \mathrm{~V} \pm 10 \%$ (referenced to Ground), $\mathrm{T}_{\mathrm{A}}=-\mathbf{5 5}$ to $+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETERS | CONDITIONS | Min. | Typ. | Max. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Low Level Input Voltage TTL Inputs | - | - | - | 0.8 | V |
|  | CMOS Inputs | - | - | - | 1.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High level Input Voltage TTL Inputs | - | 2.2 | 1.7 | - | V |
|  | CMOS Inputs | - | 3.5 | 2.5 | - |  |
| In | Input Current CMOS, TTL Inputs | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ | $-10$ | 1 | 10 | $\mu \mathrm{A}$ |
|  | Inputs with pull-down resistors | $V_{\text {IN }}=V_{\text {DD }}$ | - | 150 | 800 |  |
|  | CMOS Inputs | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | -10 | 1 | 10 |  |
|  | TTL Inputs \& Inputs with Pull-Up Resistors | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | -800 | -150 | - |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage Type T1 | $\mathrm{I}^{\mathrm{OH}}=1.6 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |
|  | Type T2 | $\mathrm{I}^{\mathrm{OH}}=3.2 \mathrm{~mA}$ | 2.4 | 4.5 | - |  |
|  | Type T3 | $\mathrm{I}_{\mathrm{OH}}=4.8 \mathrm{~mA}$ | 2.4 | 4.5 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Range Type T1 | $1 \mathrm{OL}=2.0 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | Type T2 | $1 \mathrm{OL}=4.0 \mathrm{~mA}$ | - | 0.2 | 0.4 |  |
|  | Type T3 | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ | - | 0.2 | 0.4 |  |
| loz | Three-State Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=+\mathrm{V}$ or GND | -10 | 1 | 10 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current Type T3 | $\begin{aligned} & +\mathrm{V}=5 \mathrm{~V}, \mathrm{~V}_{0}=+\mathrm{V} \\ & +\mathrm{V}=5 \mathrm{~V}, \mathrm{~V}_{0}=\mathrm{VV} \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ -7 \\ \hline \end{array}$ | - | $\begin{array}{r} 90 \\ -\quad 28 \\ \hline \end{array}$ | mA |
| 'DD | Quiescent Supply Current | $\mathrm{V}_{\text {IN }}=+\mathrm{V}$ or GND | Design Dependent |  |  |  |
| $\mathrm{Cl}_{\text {IN }}$ | Input Capacitance | Any Output (design dependent/typical) | - | 5 | - | pF |
| COUT | Output Capacitance | Any input (design dependent/typical) | - | 8 | - | pF |

A.C. CHARACTERISTICS (Typical Values), Supply Voltage $(+\mathrm{V})=\mathbf{5 V}, \mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| MACROTVPE | SYMBOL | Atpp 1Gate Load ns | $\Delta$ tpo per Gate Load ns Gate | $\Delta$ PD mm Metal $\mathrm{ns} / \mathrm{mm}$ | $\begin{aligned} & \Delta \text { tpD } \\ & \text { ns tp/ty } \\ & \text { nsins } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1X Inverter | $\mathrm{tPHL}$ $t_{P L H}$ | $\begin{aligned} & .74 \\ & .82 \end{aligned}$ | $\begin{aligned} & .27 \\ & .36 \end{aligned}$ | $\begin{aligned} & .23 \\ & .30 \end{aligned}$ | $\begin{aligned} & .08 \\ & .14 \end{aligned}$ |
| 2 X Inverter | $\begin{aligned} & \text { tpHL } \\ & \text { tPLH } \end{aligned}$ | $\begin{aligned} & \hline .60 \\ & .63 \\ & \hline \end{aligned}$ | $\begin{array}{r} .13 \\ .17 \\ \hline \end{array}$ | $\begin{array}{r} .12 \\ .14 \\ \hline \end{array}$ | $\begin{aligned} & .06 \\ & .11 \\ & \hline \end{aligned}$ |
| 4X Inverter | $\begin{aligned} & \text { tpHL } \\ & \text { tpLH } \end{aligned}$ | $\begin{aligned} & .53 \\ & .56 \\ & \hline \end{aligned}$ | $\begin{aligned} & .06 \\ & .08 \end{aligned}$ | $\begin{aligned} & .06 \\ & .08 \\ & \hline \end{aligned}$ | $\begin{aligned} & .05 \\ & .09 \\ & \hline \end{aligned}$ |
| NAND, 2- Input | ${ }^{\text {tPHL }}$ ${ }^{\text {tPLH }}$ | $\begin{aligned} & 1.42 \\ & 1.11 \end{aligned}$ | $\begin{aligned} & .40 \\ & .30 \end{aligned}$ | $\begin{aligned} & .38 \\ & .31 \end{aligned}$ | $\begin{aligned} & .07 \\ & . ~ \end{aligned}$ |
| NAND, 3- Input | ${ }^{\text {tpHL }}$ tpLH | $\begin{aligned} & 2.43 \\ & 1.41 \end{aligned}$ | $\begin{aligned} & .57 \\ & .31 \end{aligned}$ | $\begin{aligned} & .57 \\ & .29 \end{aligned}$ | $\begin{aligned} & .04 \\ & .17 \end{aligned}$ |
| NOR, 2- input | $\mathrm{tPHL}$ $t_{\mathrm{PLLH}}$ | $\begin{gathered} \hline .80 \\ 1.53 \\ \hline \end{gathered}$ | $\begin{array}{r} .23 \\ .61 \\ \hline \end{array}$ | $\begin{aligned} & .20 \\ & .60 \\ & \hline \end{aligned}$ | $\begin{aligned} & .08 \\ & .17 \\ & \hline \end{aligned}$ |
| NOR, 3- Input | $\begin{aligned} & \text { tpHL } \\ & \text { tpLH } \\ & \hline \end{aligned}$ | $\begin{gathered} 1.15 \\ 3.4 \\ \hline \end{gathered}$ | $\begin{aligned} & .26 \\ & .92 \\ & \hline \end{aligned}$ | $\begin{aligned} & .25 \\ & \hline \end{aligned}$ | $\begin{aligned} & .13 \\ & .09 \\ & \hline \end{aligned}$ |
| D Flip/Flop | ${ }^{\text {tPHL }}$ <br> ${ }^{\text {tpLH }}$ ts $t^{t}$ | $\begin{aligned} & 2.60 \\ & 2.30 \\ & 2.83 \end{aligned}$ | $\begin{aligned} & .32 \\ & .40 \\ & \hline \end{aligned}$ | $\begin{aligned} & .36 \\ & .40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.19 \\ & 0.15 \end{aligned}$ |
| Input Buffer, R1 | ${ }^{\text {tPHL }}$ tpliH | $\begin{aligned} & 3.13 \\ & 4.95 \end{aligned}$ | $\begin{array}{r} .39 \\ 1.38 \end{array}$ | $\begin{gathered} .45 \\ 1.25 \end{gathered}$ | $\begin{aligned} & 0.15 \\ & 0.17 \end{aligned}$ |

A.C. CHARACTERISTICS, cont.

| OUTPUT LOADING | SYMBOL | 15pF | 50pF | 100pF | 150pF | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output, T1 | $\begin{aligned} & \text { tpHL } \\ & { }^{\text {tpLH }} \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.96 \\ & 3.66 \end{aligned}$ | $\begin{gathered} 13.83 \\ 8.95 \end{gathered}$ | $\begin{gathered} 25.03 \\ 16.5 \end{gathered}$ | $\begin{aligned} & 36.2 \\ & 24.5 \end{aligned}$ | ns |
| Output, T2 | tpHL <br> ${ }^{\text {tpLH }}$ | $\begin{aligned} & 5.55 \\ & 3.08 \\ & \hline \end{aligned}$ | $\begin{aligned} & 9.66 \\ & 5.75 \end{aligned}$ | $\begin{gathered} 15.30 \\ 9.53 \\ \hline \end{gathered}$ | $\begin{array}{r} 21.0 \\ 13.30 \end{array}$ | ns |
| Output, T3 | tpHL ${ }^{\text {tpLH }}$ | $\begin{aligned} & 6.12 \\ & 3.25 \end{aligned}$ | $\begin{aligned} & 9.10 \\ & 5.08 \end{aligned}$ | $\begin{aligned} & 13 \\ & 7.6 \end{aligned}$ | $\begin{gathered} 16.8 \\ 10.13 \end{gathered}$ | ns |

## DESIGN AUTOMATION

The heart of Quad Logic Array implementation is the well-documented macro library. The figure below depicts the parallel paths for LSI and macro developments.

Each developmental step is supported by the software indicated and the designer may choose to enter the development cycle at any step as long as the data bases are compatible. New macros are continuously being added to the library and are available for general use after verification and simulation.


## POWER DISSIPATION ESTIMATES

The most important elements of power dissipation in HCMOS circuits are the charging and discharging of circuit capacitances and output loading. Power dissipation due to leakage currents and switching overlap currents are normally negligible over the standard logic operating conditions.
The capacitive switching power is equivalent to $P=f C V^{2}$; where $P=$ power dissipation, $f=$ switching frequency, $\mathrm{C}=$ capacitance being switched, and $\mathrm{V}=$ the voltage change across the capacitance. The following guide can be used for initial estimation of power dissipation of the Quad Logic Array family.

1. Equivalent gate dissipation $\mathrm{PG}_{\mathrm{G}}=0.016 \mathrm{~mW} / \mathrm{MHz}$
(2-input NAND with fanout $=2$ and 2 mm of interconnect)
2. 

| Output <br> Type | Dissipation <br> $\mathrm{mW} / \mathrm{MHz} / \mathrm{pf}$ |
| :---: | :---: |
| T1 | 0.026 |
| T2 | 0.0265 |
| T3 | 0.027 |

## Example for Power Dissipation Estimation

1. Internal logic dissipation:
a) No. of equivalent gates utilized 6,500
b) Percent switching each cycle 15\%
c) No. of gates switching each cycle 975
d) Power per gate $/ \mathrm{MHz} \quad 0.016 \mathrm{~mW} / \mathrm{MHz}$

Total internal logic dissipation $=15.6 \mathrm{~mW} / \mathrm{MHz}$
2. Output power dissipation:
a) No. of T3 outputs utilized 72
b) Output load capacitance (avg) 50 pF
c) No. of outputs switching (avg) 18
d) Power per output of $\mathrm{MHz} \quad 1.35 \mathrm{~mW} / \mathrm{MHz}$

Total output power dissipation $=24.3 \mathrm{~mW} / \mathrm{MHz}$
3. Total power per $\mathrm{MHz}(1+2)=39.9 \mathrm{~mW} / \mathrm{MHz}$
@ 10 MHz Power $=399 \mathrm{~mW}$
Use the above estimation technique during initial design. More accurate power dissipation estimates can be made with actual interconnect capacitances as determined from routing data and from nodal switching as determined during logic simulation.

## PROPAGATION DELAY ESTIMATION

The tabulation of typical AC Characteristics provides a method of estimating the propagation delays through the logic circuitry by summing the effects of gate fanout, interconnect loading and input rise and fall times for each node of interest.

The macro library data sheets provide curves and data for worse case ( $\mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ ); best case ( $\mathrm{VDD}=5.5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ ) and nominal case ( $\mathrm{V} D \mathrm{DD}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) conditions. To estimate delays at other conditions, the following multipliers may be used to account for temperature and supply voltage variations.

| Temperature | $-55^{\circ} \mathrm{C}$ | $\sqrt{3}-30^{\circ} \mathrm{C}$ | $\quad 0^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ | $\sqrt{5 \times 125^{\circ} \mathrm{C}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplier | 0.76 | 0.83 | 0.93 | 1.0 | 1.18 | 1.3 |


| Voltages | +3.0V | + 4.0V | +4.5V | + 4.75 V | +5.0V | +5.25V | +5.5V | +6.0V | +7.0v |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplier | 1.7 | 1.3 | 1.15 | 1.07 | 1.0 | 0.93 | 0.89 | 0.78 | 0.70 |

The above consideration for gate loading, gate input rise and fall times, temperature variations and supply voltage variations are all determined for nominal production conditions. Estimating "worse case" and "best case" delays should include a $40 \%$ factor for lot-to-lot manufacturing variations.

## DEVELOPMENT CYCLE

Hughes offers several levels of design interface. Your engineers may do the entire design or Hughes' engineers can do the design work. The chart below details the levels of interface.

—_ CUSTOMER AND HUGHES ----- = HUGHES

- = CUSTOMER OR HUGHES -. -... = CUSTOMER


## PACKAGING

The standard packages listed below are available for the Quad Logic Array family of High Performance Gate Arrays. The primary package used for each type is further highlighted. Pin grid array packages are preferred for prototype evaluation. Package types other than those listed may be available upon request.

| DEVICE | $\begin{aligned} & \text { DIP TVPES } \\ & \text { 0.100' } \\ & \text { CENTER } \end{aligned}$ | $\begin{aligned} & \text { LCC TYPES } \\ & \text { O.050 } \\ & \text { CENTERS } \end{aligned}$ | $\begin{aligned} & \text { PIN GRID ARRAY } \\ & \text { 0.100' } \\ & \text { CENTERS } \end{aligned}$ | FLAT PACKS |
| :---: | :---: | :---: | :---: | :---: |
| H2088 | 24 to 64 | 68,84 | 68,84 | - - |
| H4120 | 28 to 64 | 68, 84, 100, 120 | 84, 120 | 80 (0.050" centers) |
| H6152 | - | - | 156 | - |
| H8180 | - | - | 180 | 180* (0.035" centers) |

[^1]TABLE OF CONTENTS

$512 \times 8$ CMOS EEPROM

## DESCRIPTION

Hughes' 3104 is a CMOS Electrically Erasable and Programmable Read Only Memory (EEPROM) organized $512 \times 8$. It is ideal for applications where large amounts of data must occasionally be altered and then stored during power down conditions such as program storage, data tables or data collection.

Data modification is accomplished by first raising the power voltage, $\mathrm{V}_{\mathrm{DD}}$ to $+\mathrm{V}_{P P}$ and selecting the device with CS high $(+5 \mathrm{~V})$. Then, erasing or writing is controlled with T2L level signals to the appropriate control inputs $\overline{\mathrm{OE}}$ (Erase) and $\overline{\mathrm{CE}}$ (Write).
All read operations are performed with VDD at 5 volts. With CS at a high level, the falling edge of the Chip Enable signal ( $\overline{C E}$ ) latches a valid address input and initiates the accessing of data. The information is enabled on the bus when Output Enable ( $\overline{(\mathrm{OE})}$ is a low level.
The Chip Select (CS) input for this device is functional in all modes, allowing for chip selection in the Read, Erase, or Write modes independent of $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ inputs.
The 3104 is available in a 24 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( P suffix), cerdip (Y suffix) or leadless chip carriers, (L suffix).

## FEATURES

- $512 \times 8$ COS EEPROM
- TTL Level Erase/Byte Write Controls
- 1 ms Erase/Write times
- 10,000 Erase/Write cycles
- 10 year Data Retention
- 3-Line Control Architecture
- $10 \mu \mathrm{~W}$ Typical Quiescent Power Dissipation
- JEDEC Approved 24 pin DIP


## FUNCTIONAL DIAGRAM

PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage Range ........ -0.3 to +18 Volts
(All Voltages referenced to GND terminal)
Input Voltage Range . ............... . - 0.3 to VDD +0.3 Volts
Storage Temperature Range ....... -65 to $+150^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

|  |  | Read Mode | Write or Erase Mode |
| :--- | :--- | :--- | :--- |
| VDD Supply Voltage |  | $5 \pm 1$ Volts | $16 \pm 1$ Volts |
| Temperature Range | HC3104 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | HI 3104 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## DC OPERATING CHARACTERISTICS

Read: VDD = 6V Unless Otherwise Specified

| Re | Uniess Otherwise | erified | - HC3 |  | H13 | $104 \times$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | +25 ${ }^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to | +70 ${ }^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to | ${ }^{+}+85^{\circ} \mathrm{C}$ |  | TEST A ${ }^{+}$ |
| SYMBOL | PARAMETER | TYPICAL ${ }^{\text {a }}$, | MIN. | MAX | MIN. | MAX. | UNITS | CONDITIONS |
| ICC1 | Standby Current | 2 | - | 100 | - | 100 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0$ or $V_{\text {DD }}$ |
| ICC1A | Active Current ${ }^{1}$ | 2 | - | 100 | - | 100 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=0$ |
| VOL | Output Low Voltage | 0.25 | - | 0.45 | - | 0.45 | V | $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2.1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 4.5 | 2.4 | - | 2.4 | - | V | $V_{D D}=4.75 \mathrm{~V}, \mathrm{I}^{\prime}=-400 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | - | - | 0.6 | - | 0.6 | V | $V_{D D}=4.75 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | - | 2.4 | - | 2.4 | - | V | $V_{D D}=5.25 \mathrm{~V}$ |
| l LI | Input Leakage Current ${ }^{1}$ | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}_{\text {DD }}$ |
| ILO | Output Leakage Current ${ }^{1}$ | $\pm 0.3$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=0$ or $\mathrm{V}_{\mathrm{DD}}$ |

## Erase or Write: VDD = 17V Unless Otherwise Specified

|  |  |  | HC3104 |  | H1 3104 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\sqrt{4}+\sqrt{4}$ | C, | $25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to | +70\% | $-40^{\circ} \mathrm{C}$ | $0+85^{\circ} \mathrm{C}$ |  | TEST + , |
| SYMBOL | PARAMETER | T. TYPICAL, | MIN. | MAX. | MIN. | MAX | UNITS | CONDITIONS |
| ICC2 | Prog. Current | 3 | - | 5 | - | 5 | mA | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}_{\text {DD }}$ |
| ICC2A | Prog. Current | 25 | - | 30 | - | 30 | mA | $V_{I N}=5 \mathrm{~V}$ |
| $V_{\text {IL }}$ | Input Low Voltage | - | - | 0.6 | - | 0.6 | V | - |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | - | 3.8 | - | 3.8 | - | V | - |
| lıI | Input Leakage Current ${ }^{1}$ | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}_{\text {DD }}$ |
| Lo | Output Leakage Current ${ }^{1}$ | $\pm 0.3$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $V_{O}=0$ or $V_{D D}$ |

AC OPERATING CHARACTERISTICS
H 3104
Read: VDD = 5V Unless Otherwise Specified

| Read: VDD = 5V Unless Otherwise Specified |  |  | $\frac{\mathrm{HC} 3104}{0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}}$ |  | $\frac{\mathrm{HI} 3104}{-40 \text { to }+85^{\circ} \mathrm{C}}$ |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | $25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
|  |  | TYPICAL ${ }^{1}$ | MIN. | MAX. | MIN. | MAX. |  |  |
| ${ }^{\text {taSU }}$ | Address Set Up Time | 0 | 75 | - | 75 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}$ |
| ${ }^{\text {taH }}$ | Address Hold Time | 100 | 200 | - | 200 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}$ |
| ${ }^{\text {t }}$ ACE | Access Time from $\overline{\mathrm{CE}}$ | 500 | - | 800 | - | 825 | ns | $C S=V_{H}, \overline{\mathrm{OE}}=V_{L}$ |
| t $\overline{\mathrm{OE}}$ | Output Enable Time | 250 | - | 375 | - | 400 | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{L}}$ |
| ${ }^{\text {t ACS }}$ | Access Time from CS | 550 | - | 800 | - | 825 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{L}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{L}}$ |
| $t_{\text {dF }}$ | $\overline{\mathrm{OE}}$ to High Impedence | 350 | - | 450 | - | 475 | ns | $\overline{C E}=V_{L}, C S=V_{H}$ |
| ${ }^{\text {toH }}$ | Output Hold from $\overline{O E}, \overline{C E}$, or $C S$ which ever occurs first | 0 | 0 | - | 0 | - | ns | - |
| ${ }^{t}$ CEH | $\overline{\text { CE High Time }}$ | 0.5 | 1.4 | - | 1.4 | - | $\mu \mathrm{s}$ | - |
| ${ }^{\text {I CC3 }}$ | Dynamic Current | 1.0 | - | 1.2 | - | 1.2 | mA | $\mathrm{f}=100 \mathrm{KHz}$ |

READ TEST CONDITIONS
Output Load: $C_{L}=50 \mathrm{pF} \quad$ Timing Measurement Reference Levels: $\operatorname{Input}=$ Output $=50 \%$
Input Levels: $V_{H}=2.4$ Volts, $V_{L}=0.45$ Volts

Erase and Write, VDD $=16 \mathrm{~V}$ Unless Otherwise Specified

| SYMBOL | PARAMETER | $\frac{25^{\circ} \mathrm{C}}{\text { TYPICAL' }}$ | $\begin{gathered} \mathrm{HC} 3104 \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { HI } 3104 \\ -40 \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  | MIN. | MAX | MIN. | MAX. |  |  |
| tVPS | Program Set Up Time ${ }^{1}$ | - | 5 | - | 5 | - | $\mu \mathrm{s}$ | - |
| tep | Erase Pulse Width ${ }^{2}$ | 1 | 1 | 10 | 1 | 10 | ms | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{H}}$ |
| tWP | Write Pulse Width ${ }^{2}$ | 1 | 1 | 10 | 1 | 10 | ms | $C S=V_{H}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{H}}$ |
| ${ }^{\text {t }}$ S | Data Set Up Time ${ }^{1}$ | 200 | 260 | - | 260 | - | ns | $C S=V_{H}, \overline{O E}=V_{H}$ |
| ${ }_{\text {t }} \mathrm{DH}$ | Data Hold Time ${ }^{1}$ | 200 | 260 | - | 260 | - | ns | $C S=V_{H}, \overline{\mathrm{OE}}=V_{H}$ |
| $\mathrm{t}_{\text {ASP }}$ | Address Set Up Time ${ }^{1}$ | 200 | 260 | - | 260 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}$ |
| $t_{\text {AHP }}$ | Address Hold Time ${ }^{1}$ | 200 | 260 | - | 260 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}$ |

PROGRAMMING TEST CONDITIONS
Input Levels: $V_{H}=3.8$ Volts, $V_{L}=0.6$ Volts
Timing Measurement Reference Levels: Input $=$ Output $=50 \%$ Input Rise and Fall Times: $t_{r}=t_{f}=10 \mathrm{~ns}$

## NONVOLATILE CHARACTERISTICS

|  |  |  | $\begin{array}{c\|} \hline \text { HC3104 } \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{gathered} \text { HI } 3104 \\ \hline-40 \text { to }+85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | $25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
|  |  | TYPICAL ${ }^{1}$ | MIN. | MAX. | MIN. | MAX. |  |  |
| E | Endurance ${ }^{1,3}$ | 100,000 | 10,000 | - | 10,000 | - | Cycles/Byte | $\begin{gathered} V_{D D}=16 \mathrm{~V} \\ \mathrm{t} E \mathrm{~F}=\mathrm{tWP}=1 \mathrm{~ms} \end{gathered}$ |
| TR | Retention ${ }^{1,4}$ | - | 10 | - | 10 | - | Years | $\mathrm{V}_{\mathrm{DD}}=0$ to 5 V |

NOTES:

1. This parameter is only sampled and is not $100 \%$ tested.
2. Erase and Write time is a function of $+V_{P P}$. See characteristic curve.
3. Endurance is the maximum number of erase/write cycles per byte.
4. Retention is the amount of time the data is retained in the memory without power being supplied.

## TIMING WAVEFORMS

Read


## Chip Erase/Byte Write (CS = VH)



PROGRAM CHARACTERISTICS VS. SUPPLY VOLTAGE


## OPERATING MODES

The 3104 has three modes of operation: Read, Block Erase and Byte Write, all enabled when the chip is selected (CS = high). In the Read Mode the 3104 functions as a normal CMOS ROM. When the power input (VDD) is raised to + VPP, the Erase or Program Mode is enabled. In the Erase Mode, all bytes are reset to a logic low (GND). In the Program Mode, bits of the addressed byte may be set to a logic high. An Erase Operation is required before re-writing over previously Programmed data. Detailed procedures for each mode follow:
READ MODE: The circuit reads addresses on the falling edge of $\overline{C E}$ and latches the accessed data until $\overline{C E}$ goes high again. The latched data will appear at the outputs whenever $\overline{\mathrm{CE}}$ is low, CS is high, and $\overline{\mathrm{OE}}$ is low. A read is initiated with CS going high if $\overline{\mathrm{CE}}$ is already low.
ERASE MODE: A Block Erase (all O's in memory) is accomplished by setting $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ high, raising the positive supply to + VPP and then pulsing $\overline{O E}$ low. When the circuit internally senses the + VPP voltage, it floats the outputs, preventing + VPP level signals from appearing on the data I/O bus. Erasure can also be controlled by $C S$ if $\overline{O E}$ is already low.
WRITE MODE: A write consists of programming 1 's into bits that contain a 0 . A byte is programmed by setting $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ high, raising the positive supply to + VPP, and pulsing $\overline{\mathrm{CE}}$ low. The address lines must have valid data when CE falls and the data to be programmed must be valid on the data I/O lines while $\overline{C E}$ is low. A write operation can follow an Erase while holding + VDD at + VPP, and several or all the bytes can be programmed with $+\mathrm{V}_{\text {DD }}$ held at +VPP . A write can also be controlled by $C S$ if $\overline{C E}$ is already low.

| State | $\overline{C E}$ | CS | OE | VDD | 1/O Bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Standby (unselected) ${ }^{5}$ | $X$ | 0 | $X$ | $x$ | Floating |
| Standby (unselected) ${ }^{5}$ | 1 | 1 | 1 | X | Floating |
| Standby (selected) | 1 | 1 | 0 | +5 | Floating |
| Read | 0 | 1 | 0 | +5 | Floating |
| Read | 0 | 1 | 0 | +5 | Data Out |
| Erase | 1 | 1 | 0 | +VPP | Floating |
| Program | 0 | 1 | 1 | +VPP | Data Input |
| Prohibited State | 0 | 1 | 0 | +VPP | Data Input |

## PIN DESCRIPTIONS

MA 0-MA 8: Address inputs which select one of 512 bytes of memory for either Read or Program. The addresses need to be valid only during the falling edge of $\overline{C E}$.
I/O 0-I/O 7: Bidirectional three-state data lines that are Data outputs during Read operation and Data inputs during Program operation.
GND: Negative supply terminal and $V=0$ reference.
VDD: Positive supply terminal. It is raised to + VPP for Erase and Program operations.
CS: Chip Select. A Logic Low disables all control inputs in all modes.
$\overline{\mathbf{O E}}$ : Output Enable. A Logic High disables the Data Output Drivers in normal operation. If $\mathrm{V} D \mathrm{D}=$ + VPP, a Logic Low causes a block erase. This input is active only when CS operates high.
$\overline{\mathbf{C E}}$ : Chip Enable. This input causes the circuit to read the addresses at its falling edge for both Read and Program operations. For the Read operation, accessed data is latched and valid as long as $\overline{\mathrm{CE}}$ is held at Logic Low. If VDD $=+$ VPP, a Logic Low causes a byte program operation. This input is active only when CS is high.
Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES : SOLID STATE PRODUCTS

$1024 \times 8$ CMOS EEPROM

## DESCRIPTION

Hughes' H3108 is a CMOS Electrically Erasable and Programmable Read Only Memory (EEPROM) organized $1024 \times 8$. It is ideal for applications where large amounts of data must occasionally be altered and then stored during power down conditions such as program storage, data tables or data collection.

Data modification is accomplished by first raising the power voltage, $\mathrm{V}_{\mathrm{DD}}$ to $+\mathrm{V}_{P P}$ and selecting the device with CS high $(+5 \mathrm{~V})$. Then, erasing or writing is controlled with T2L level signals to the appropriate control inputs $\overline{\mathrm{OE}}$ (Erase) and $\overline{\mathrm{CE}}$ (Write).
All read operations are performed with VDD at 5 volts. With CS at a high level, the falling edge of the Chip Enable signal ( $\overline{\mathrm{CE}}$ ) latches a valid address input and initiates the accessing of data. The information is enabled on the bus when Output Enable ( $\overline{(\mathrm{OE})}$ is a low level.
The Chip Select (CS) input for this device is functional in all modes, allowing for chip selection in the Read, Erase, or Write modes independent of $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ inputs.

Hughes' H3108 is available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request. Information on Hughes' HB3108, 1K x 8 Military EEPROM is available upon request.

## FEATURES

- $1 \mathrm{~K} \times 8$ CMOS EEPROM
- TTL Level Erase/Byte Write Controls
- 1 ms Erase/Write times
- 10,000 Erase/Write cycles
- 10 year Data Retention
- 3-Line Control Architecture
- $10 \mu \mathrm{~W}$ Typical Quiescent Power Dissipation
- JEDEC Approved 24 pin DIP

FUNCTIONAL DIAGRAM

PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage Range .......... -0.3 to +18 Volts
(All Voltages referenced to GND terminal)
Input Voltage Range $\qquad$ -0.3 to VDD +0.3 Volts
Storage Temperature Range ....... -65 to $+150^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

|  |  | Read Mode | Write or Erase Mode |
| :--- | :--- | :--- | :--- |
| VDD Supply Voltage |  | $5 \pm 1$ Volts | $16 \pm 1$ Volts |
| Temperature Range | HC3108 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | HI 3108 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## DC OPERATING CHARACTERISTICS

Read: VDD = 6V Unless Otherwise Specified

| Read: VD | s | cified |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $+25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{Ct}$ | $70^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |  | TESTA |
| SYMBOL | PARAMETER | TYPICAL | MIN: | MAX. | MIN. | MAX. | UNITS | CONDITIONS |
| ICC1 | Standby Current | 2 | - | 100 | - | 100 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0$ or $V_{\text {DD }}$ |
| ICC1A | Active Current ${ }^{1}$ | 2 | - | 100 | - | 100 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=0$ |
| VOL | Output Low Voltage | 0.25 | - | 0.45 | - | 0.45 | V | $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}, 1 \mathrm{O}=2.1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 4.5 | 2.4 | - | 2.4 | - | V | $V_{D D}=4.75 \mathrm{~V}, \mathrm{I}_{0}=-400 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | - | - | 0.6 | - | 0.6 | V | $V_{D D}=4.75 \mathrm{~V}$ |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage | - | 2.4 | - | 2.4 | - | V | $V_{D D}=5.25 \mathrm{~V}$ |
| LLI | Input Leakage Current ${ }^{1}$ | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $V_{\text {IN }}=0$ or $V_{\text {DD }}$ |
| ILO | Output Leakage Current ${ }^{1}$ | $\pm 0.3$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $V_{O}=0$ or $V_{D D}$ |

## Erase or Write: VDD = 17V Unless Otherwise Specified




## READ TEST CONDITIONS

Output Load: $C_{L}=50 \mathrm{pF} \quad$ Timing Measurement Reference Levels: $\operatorname{Input}=$ Output $=50 \%$
Input Levels: $\mathrm{V}_{\mathrm{H}}=2.4$ Volts, $\mathrm{V}_{\mathrm{L}}=0.45$ Volts

## Erase and Write, VDD $=16 \mathrm{~V}$ Unless Otherwise Specified

|  |  |  | HC3108 |  | H1 3108 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | -40 to | +85\% |  | TEST |
| SYMBOL | PARAMETER | TYPICAL | MIN. | MAX | MIN. | MAX. | UNITS | CONDITIONS |
| tVPS | Program Set Up Time ${ }^{1}$ | - | 5 | - | 5 | - | $\mu \mathrm{s}$ | - |
| ${ }^{\text {teP }}$ | Erase Pulse Width ${ }^{2}$ | 1 | 1 | 10 | 1 | 10 | ms | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{H}}$ |
| tWP | Write Pulse Width ${ }^{2}$ | 1 | 1 | 10 | 1 | 10 | ms | $C S=V_{H}, \overline{O E}=V_{H}$ |
| ${ }^{\text {t }}$ D | Data Set Up Time ${ }^{1}$ | 200 | 260 | - | 260 | - | ns | $C S=V_{H}, \overline{O E}=V_{H}$ |
| tDH | Data Hold Time ${ }^{1}$ | 200 | 260 | - | 260 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{H}}$ |
| ${ }^{\text {taSP }}$ | Address Set Up Time ${ }^{1}$ | 200 | 260 | - | 260 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}$ |
| ${ }^{\text {t AHP }}$ | Address Hold Time ${ }^{1}$ | 200 | 260 | - | 260 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}$ |

## PROGRAMMING TEST CONDITIONS

Input Levels: $V_{H}=3.8$ Volts, $V_{L}=0.6$ Volts $\quad$ Timing Measurement Reference Levels: $\operatorname{Input}=$ Output $=50 \%$ Input Rise and Fall Times: $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$

NONVOLATILE CHARACTERISTICS

| NONVOLA | Le CHARA |  | HC3 | 108 | 413 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $25^{\circ} \mathrm{C}$ | $0 . \mathrm{C} 10$ | +70 ${ }^{\circ} \mathrm{C}$ | -40 to | $85^{\circ} \mathrm{C}$ |  | TEST |
| SYMBOL | PARAMETER | TYPICAL | MIN. | MAX. | MIN. | MAX. | UNITS | CONDITIONS |
| E | Endurance ${ }^{1,3}$ | 100,000 | 10,000 | - | 10,000 | - | Cycles/Byte | $\begin{gathered} V_{D D}=16 \mathrm{~V} \\ t_{E P}=t_{W P}=1 \mathrm{~ms} \end{gathered}$ |
| TR | Retention ${ }^{1,4}$ | - | 10 | - | 10 | - | Years | $\mathrm{V}_{\mathrm{DD}}=0$ to 5 V |

## NOTES:

1. This parameter is only sampled and is not $100 \%$ tested.
2. Erase and Write time is a function of +Vpp . See characteristic curve.
3. Endurance is the maximum number of erase/write cycles per byte.
4. Retention is the amount of time the data is retained in the memory without power being supplied.

## TIMING WAVEFORMS

Read


Chip Erase/Byte Write ( $\mathbf{C S}=\mathrm{V}_{\mathrm{H}}$ )


PROGRAM CHARACTERISTICS VS. SUPPLY VOLTAGE


## OPERATING MODES

The 3108 has three modes of operation: Read, Block Erase and Byte Write, all enabled when the chip is selected (CS = high). In the Read Mode the 3108 functions as a normal CMOS ROM. When the power input (VDD) is raised to + VPP, the Erase or Program Mode is enabled. In the Erase Mode, all bytes are reset to a logic low (GND). In the Write Mode, bits of the addressed byte may be set to a logic high. An Erase Operation is required before re-writing over previously Programmed data. Detailed procedures for each mode follow:
READ MODE: The circuit reads addresses on the falling edge of $\overline{C E}$ and latches the accessed data until $\overline{C E}$ goes high again. The latched data will appear at the outputs whenever $\overline{\mathrm{CE}}$ is low, CS is high, and $\overline{\mathrm{OE}}$ is low. A read is initiated with CS going high if $\overline{\mathrm{CE}}$ is already low.
ERASE MODE: A Block Erase (all O's in memory) is accomplished by setting $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ high, raising the positive supply to + VPP and then pulsing $\overline{O E}$ low. When the circuit internally senses the + VPP voltage, it floats the outputs, preventing + VPP level signals from appearing on the data I/O bus. Erasure can also be controlled by CS if $\overline{O E}$ is already low.
WRITE MODE: A Write consists of programming 1 's into bits that contain a 0 . A byte is written by setting $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ high, raising the positive supply to + VPP, and pulsing $\overline{\mathrm{CE}}$ low. The address lines must have valid data when $\overline{C E}$ falls and the data to be programmed must be valid on the data I/O lines while $\overline{C E}$ is low. A Write operation can follow an Erase while holding + VDD at + VPP, and several or all the bytes can be programmed with + VDD held at + VPP. A write can also be controlled by CS if $\overline{C E}$ is already low.

## SUMMARY OF OPERATING MODES

| State | CE | CS | OE | VDD | $1 / 0$ Bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Standby (unselected) ${ }^{5}$ | X | 0 | X | X | Floating |
| Standby (unselected) ${ }^{5}$ | 1 | 1 | 1 | X | Floating |
| Standby (selected) | 1 | 1 | 0 | +5 | Floating |
| Read | 0 | 1 | 1 | +5 | Floating |
| Read | 0 | 1 | 0 | +5 | Data Output |
| Erase | 1 | 1 | 0 | $+V_{P P}$ | Floating |
| Program | 0 | 1 | 1 | +VPP | Data Input |
| Prohibited State | 0 | 1 | 0 | +VPP | Data Input |

PIN DESCRIPTIONS
MA 0-MA 9: Address inputs which select one of 1024 bytes of memory for either Read or Program. The addresses need to be valid only during the falling edge of $\overline{\mathrm{CE}}$.
BUS 0-BUS 7: Bidirectional three-state data lines that are Data outputs during Read operation and Data inputs during Program operation.
GND: Negative supply terminal and $\mathrm{V}=0$ reference.
VDD: Positive supply terminal. It is raised to + VPP for Erase and Program operations.
CS: Chip Select. A Logic Low disables all control inputs in all modes.
OE: Output Enable. A Logic High disables the Data Output Drivers in normal operation. If $\mathrm{V}_{\mathrm{DD}}=$ + VPP, a Logic Low causes a block erase. This input is active only when CS operates high.
CE: Chip Enable. This input causes the circuit to read the addresses at its falling edge for both Read and Program operations. For the Read operation, accessed data is latched and valid as long as $\overline{\mathrm{CE}}$ is held at Logic Low. If $\mathrm{V}_{\mathrm{DD}}=+\mathrm{V}$ PP, a Logic Low causes a byte program operation. This input is active only when CS is high.
Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## 256 BIT CMOS EEPROM

## DESCRIPTION

Hughes' 3300 is a CMOS Electrically Erasable Programmable ROM (EEPROM), organized as $32 \times 8$. Read and Write operations are performed with a single 5 V power supply using simple TTL level control signals.
Writing data into nonvolatile storage is performed in a similar manner to the write control of a static RAM. A short logic low pulse to the $\overline{W E}$ pin (Write Enable) initiates the byte write operation which is completed with on-chip timing (a separate erase operation is not required). Addresses and data are internally latched to free the system bus for other tasks during the write period.
A Read operation is performed by presenting the byte address and enabling the chip with $\overline{\mathrm{CE}}$ (Chip Enable) low. The device uses a two-line control architecture, $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ (Output Enable), to eliminate bus contention in a system environment.
The 3300 is available in an 18 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Byte wide organization (32 x 8)
- Single 5V power supply (Read and Write)
- Very low power dissipation (CMOS)
- Byte programmable (no erase required)
- On chip timing for byte write
- On chip Address \& Data latches
- Simple and efficient 3-line control ( $\overline{\mathrm{CE}}, \overline{\mathrm{OE}}, \overline{\mathrm{WE}}$ )
- Fast access time: 450ns typical
- Fast Write time: 1 ms typical


## BLOCK DIAGRAM



PIN CONFIGURATION

| MA 4 | $\square$ | 1 | 18 | $\square$ | $V_{D D}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MA 3 | $\square$ | 2 | 17 | $\square$ | WE |
| MA 2 | $\square$ | 3 | 16 | $\square$ | OE |
| MA 1 | L | 4 | 15 | $\square$ | CE |
| MA 0 | $\square$ | 5 | 14 | $\square$ | BUS 0 |
| BUS 7 | $\square$ | 6 | 13 | $\square$ | BUS 1 |
| BUS 6 | - | 7 | 12 | $\square$ | BUS 2 |
| BUS 5 | $\square$ | 8 | 11 | $\square$ | BUS 3 |
| GND |  | 9 | 10 | $\square$ | BUS 4 |

## $64 \times 4$ CMOS Nonvolatile RAM

## DESCRIPTION

Hughes' 3500 is a CMOS Nonvolatile RAM organized as $64 \times 4$. The device consists of a conventional static CMOS RAM paralleled by a background Nonvolatile EEPROM array. This combination is useful for applications where the fast data access time and unlimited reprogramming capabilities of RAMs and the nonvolatile data storage of EEPROMs is required; for example, reconfigurable systems or fault protection (without battery back up).

Four modes of operation are provided: Read, Write, Store and Recall. Both Read and Write options are performed as in standard RAMs. A read is initiated by taking Chip Select ( $\overline{\mathrm{CS}}$ ) low or by a change of address while $\overline{C S}$ is low. A Write is initiated with $\overline{C S}$ low and pulsing the Write Enable ( $\overline{\mathrm{WE}}$ ) low.

Nonvolatile operations: A Store pulse transfers all of the data in the RAM cells, in parallel, to the background nonvolatile array. The Recall pulse restores this data from the nonvolatile array to the RAM cells.

All operations are performed at 5 V supply voltage with TTL level data, address and control inputs.
The 3500 is available in an 18 lead hermetic dual-in-line ceramic package ( D suffix), plastic package (P suffix), or leadless chip carrier (L suffix).

## FEATURES

- Nonvolatile Data Storage
- $64 \times 4$ Bit Organization
- Single 5 V operation in all modes
- Fast access/Cycle time

Access time - 300ns typical (from $\overline{\mathrm{CS}}$ )
Cycle time - 500 ns typical

- Standard pinout - 18 pin package

FUNCTIONAL BLOCK DIAGRAM


- Nonvolatile store operation - 10 ms
- Recall operation - $1 \mu \mathrm{~s}$
- Wide temperature range
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - Ceramic Package $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ - Plastic Package
- Very Low Current

Operational - 2 ma typical
Standby - 100 a typical

## PIN CONFIGURATION



## ERASER

 SIMULATOR PROGRAMMER

## Hughes H3000 Eraser, Simulator, Programmer

Hughes offers a complete low power unit to evaluate the capabilities of Hughes EEPROM family. The H3000 provides the necessary modes to erase, program, read, copy, simulate, modify, and compare Hughes H 3004, 3008, $3108,3704,3708$, and the future Hughes Nonvolatile Memories, as well as members of the industry standard 2700* family.

## HUGHES FEATURES

## Automatic Self Test

To insure proper operation, the unit runs an automatic selfcheck as power is activated and then displays the results.

## Easy to Operate

The H3000 unit leads the operator (without the aid of the manual) through each mode of operation by requesting information via prompter messages on the 16 character display and the eight function keys.

## Software Controlled Selection

The H3000, a microprocessor controlled unit, requires no personality boards, hardware changes or switch settings for selection of PROM types or data transfer port characteristics. The last selected parameters remain in the memory until they are altered or the power is turned off.

## Smart and Adaptive Programming

The H3000 has an $8 \mathrm{~K} \times 8$ static RAM buffer. The starti address for the buffer is software selectable in 4 K rang $\epsilon$ Programming and editing are possible on any PROM by using available memory. For example, a $16 \mathrm{~K} \times 8$ PROM can be programmed or edited using an $8 \mathrm{~K} \times 8$ buffer.
The programming sequence is designed to minimize the possible programming time. Complete or partial programming is done automatically after the compare test. The H3000 is an intelligent unit; it decides

what byte(s) need to
be programmed and whether the programming can be done without erasure. Also, while programming (on selected PROMs), the H3000 pulses word for 10 ms at a time and tests the word after each pul Once the unit adequately retains the information, it is ov programmed one more time. The unit rejects the PRON more than five pulses are required to program. This $s m *$ and adaptive programming sequence saves significant til in programming any EPROM. The erase function can $b$ enabled to activate automatically in the case of EEPRO when the programming is not possible without erasure. I compare operation is performed at the end of each programming cycle for verification.

## werful Editor

Edit mode allows very fast scrolling back and forth ugh the entire work space. In addition to the Examine Replace commands, the editor supports many text ing commands such as Move block, Find byte(s), Write all 0 s or 1 s , and Compare.


A $24 / 28$-pin simulator cable plugs into user's PROM socket, allowing his programs to run through the H 3000 RAM buffer. Access time is 350 nsec or less. The simulator speeds up the elopment cycle by avoiding the need to erase and ogram PROMs.

## rial and Parallel I/O

t data transfer in both directions is allowed through an 232C and a parallel port. Start and end addresses the block can be user specified. 1 the serial transfer, baud rate, parity bits/character, etc. keyboard selectable.

## ers Application

ers can employ the programmer to support their own ,lication programs and additional PROMs via a special nmand to the H1802 microprocessor in the unit's fer.

The H 3000 can provide a number of useful functions such as an aid in program development and check-out, a functional tester for incoming inspection, a remote programming unit, a field service tool, a production programmer, and many more.
The unique capabilities of the H3000 are established by using Hughes CMOS devices including the 1800 Microprocessor Family, the 8K EEPROM for program storage and an Intelligent LCD Controller/ Driver chip set (H 0550/0551). These latter units allow a very simple interface between the microprocessor and the display.

## Product Demonstration and Evaluation

The H3000 also offers a number of programs to demonstrate capabilities of Hughes EEPROM devices, Intelligent LCD Controller/Driver (H 0550/0551) and 1800 Microprocessor Family.
Operators can use resident subroutines to create new programs and apply the capabilities of the H3000 for their needs. ASCII data can be entered or read in the H3000 without having a ASCII keyboard.

## Interactive Diagnostics

A series of interactive programs help the user to diagnose a fault in the H3000 if it is suspected that the unit is not functioning properly.


TABLE OF CONTENTS




CMOS LCD DRIVERS
Direct Drive LCD Drivers
Dot Matrix LCD Drivers Auto-Refresh Controllers/Drivers

## 8







Shatoranconany



## Four Digit LCD Driver

## DESCRIPTION

Hughes' 0437 is a CMOS/LSI circuit that drives a 4-digit LCD display from multiplexed BCD information. The inputs are four positive true strobe (digit select) signals and four BCD data lines. Such signals are generated by several LSI counting circuits including the Hughes' 4010 and 6010. The input levels are compatible with $T^{2}$ L and NMOS as well as CMOS.
The outputs are four sets of seven segment drive lines with AC waveform and a backplane signal. Input data is loaded into latches upon the positive edge of the appropriate strobe signal. The hexidecimal codes of 0 through 9 give the usual seven segment characters, 15 causes a blank, and 10 through 14 form the letters A, C, d, E, and F. The LCD $\Phi$ pin controls an internal oscillator that determines the LCD drive frequency. A capacitor must be attached at this point. The LCD $\Phi$ pin can be over driven by an external signal or the backplane signal of another 0437, allowing the use of a display of over four characters. The backplane signal is, thus, the same polarity as the impressed LCDФ signal.
The 0437 is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package ( P suffix), cerdip (Y suffix) or leadless chip carrier ( $L$ suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Drives a 4-digit LCD display
- CMOS construction for:

Wide supply voltage range
Low power operation
High noise immunity
Wide temperature range

- CMOS, NMOS, and $T^{2}$ L compatible inputs
- Cascadable for larger displays
- On chip oscillator


## BLOCK DIAGRAM



PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

NOTE:Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\text {DD }}= \pm 5$ unless otherwise noted.

| PARAMETER | SYMBOL | CONDITION | MIN. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDD |  | 3 | 10 | V |
| Supply Current | $\begin{aligned} & \text { IDD1 } \\ & \text { IDD2 } \end{aligned}$ | LCD $\Phi$ Osc at $<15 \mathrm{KHz}$ LCD $\Phi$ Driven |  | $\begin{aligned} & 65 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input High Level | $\mathrm{V}_{\text {IH }}$ |  | . $5 \mathrm{~V}_{\text {DD }}$ | $\mathrm{V}_{\text {DD }}$ | V |
| Input Low Level | $\mathrm{V}_{\text {IL }}$ |  | $+\mathrm{V}_{\text {DD }}-15$ | . $2 \mathrm{~V}_{\text {DD }}$ | V |
| Input Current | IL |  |  | 5 | uA |
| Input Capacitance | $\mathrm{C}_{1}$ |  |  | 5 | pf |
| Segment Output Impedance | RON | $I L=10 \mu \mathrm{~A}$ |  | 50 | $\mathrm{K} \Omega$ |
| Backplane Output Impedance | RON |  |  | 3 | $\mathrm{K} \Omega$ |
| Strobe Rate | $f$ | 25\% Duty Cycle | DC | 500 | KHz |
| BCD Set-up Time | ${ }^{\text {t }} \mathrm{DS}$ | BCD Data change to Strobe rising edge | 0 |  | nsec |
| BCD Hold Time | ${ }^{\text {t }} \mathrm{DH}$ | Strobe rising edge to BCD Change | 300 |  | nsec |
| DS Rise Time | $\mathrm{t}_{\mathrm{R}}$ |  |  | 100 | nsec |
| LCD¢ Input High Level | VIN |  | . 8 V DD |  | V |
| LCD $\Phi$ Input Low Level | $\mathrm{V}_{\text {IL }}$ |  |  | . $2 \mathrm{~V}_{\text {DD }}$ | V |
| LCD $\Phi$ Input Impedance | RIN | Typical |  |  | $\mathrm{M} \Omega$ |

## TIMING DIAGRAMS




## OPERATING NOTES

1. The latches load on the rising edge of Digit Strobe (DS) signals.
2. To cascade units, either connect the Backplane of one chip to LCD $\Phi$ of another chip (thus one capacitor provides frequency control for all chips) or connect LCD $\Phi$ of all chips to a common driving signal. If the former is chosen, don't tie all backplanes together (just use one of them) and drive LCD $\Phi$ with a Backplane output that doesn't go to the actual backplane. This reduces the DC component of driving signals.
3. The supply voltage of the 0437 is equal to half the peak driving voltage of the LCD. If the 0437 supply voltage is less than the swing of the input logic signals, the positive supply leads of the logic circuitry and the 0437 should be tied in common, but not the ground (or negative) supply leads. Be careful that the input level specifications are met.
4. The LCD $\Phi$ pin can be used in two modes, driven or oscillating. If the $L C D \Phi$ is driven, the backplane will repeat its frequency. If the LCD $\Phi$ pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the LCD driving waveforms have a frequency $2^{8}$ slower that the oscillator itself. The relationship is shown graphically.

## OPERATING NOTES, cont.

5. Each DS signal loads latches that control 7 outputs, but the assignment of which character in the display corresponds to which DS is arbitrary. The circuit does not have a requirement that certain characters in the display must come from certain output pins.
6. All LCD Output signals are square wave of amplitude equal to the supply voltage. Compared to the backplane signal, on segments are out of phase and off segments are in phase.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

Four Digit LCD<br>Decoder/Drivers

## DESCRIPTION

Hughes' 7211 devices are configured to drive conventional 4 digit, 7 segment LCD displays. They feature on-chip oscillator, divider chain, backplane driver, and 28 segment drivers. These devices simplify the task of implementing a cost effective alphanumeric 7 segment display for microprocessor systems since they latch data and perform character encoding.
Two input configurations are available. One provides four data bit inputs and four digit select inputs. This configuration (7211-1, 7211-2) is suitable for interfacing with multiplexed BCD or binary output devices such as counters. The microprocessor oriented interface (7211-3, 7211-4) devices provide data input latches and digit select code latches under control of chip select inputs.
Two different decoder configurations are available. One configuration (7211-1, 7211-3) will decode four bit binary input into a seven segment alphanumeric hexadecimal output. The other (7211-2, 7211-4) versions will provide the output code 0-9, dash, E, H, L, P, blank. Either device will correctly decode BCD to seven segment decimal outputs.
The 7211-1/7211-2/7211-3/7211-4 are available in a 40 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- CMOS Circuitry

Wide supply voltage range Low power operation High noise immunity Wide temperature range

- Four digit non-multiplexed 7 segment LCD display outputs with backplane driver
- Complete onboard RC oscillator to generate backplane frequency
- Backplane input/output allows simple synchronization of slave-device segment outputs to a master backplane signal

- 7211-1, 7211-2 provide separate digit select inputs to accept multiplexed BCD input
- 7211-3, 7211-4 provide data and digit select code input latches controlled by chip select inputs to provide direct microprocessor interface.
- 7211-1, 7211-3: decode binary to hexadecimal
- 7211-2, 7211-4: decode binary to code B (0-9, dash, E, H, L, P, blank)

7211-3, 7211-4

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS

```
Power Dissipation1 ............ 0.5 W at 700}\textrm{C
Supply Voltage ....................6.5 Volts
Input Voltage 2 .................. V V + 0.3 Volts, Ground - 0.3 Volts
    (Any Terminal)
Operating Temperature Range... - 20 % C to + 85 %
Storage Temperature Range .... - 55 ' C to + 125 ' C
Lead Temperature ............. 300 }\mp@subsup{}{}{\circ}\textrm{C
    (Soldering 10 sec.)
```

NOTE 1: This limit refers to that of the package and will not be realized during normal operation.
NOTE 2: Due to the SCR structure inherent in the CMOS process, connecting any terminal to voltages greater than $\mathrm{V}^{+}$or less than Ground may cause destructive device latchup. For this reason, it is recommended that no inputs from external sources not operating on the same power supply be applied to the device before its supply is established, and that in multiple supply systems, the supply to the 7211 devices be turned on first

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=$ Full temperature range. All parameters measured with $\mathrm{V}+=\mathbf{5 V}$.

| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Voltage Range | VSUPP |  | 3 | 5 | 6 | $\checkmark$ |
| Operating Current | IOP | Test circuit, Display blank |  | 10 | 50 | $\mu \mathrm{A}$ |
| Oscillator Input Current | IOSCI | Pin 36 |  | $\pm 2$ | $\pm 10$ |  |
| Segment Rise/Fall Time | tRFS | $C_{L}=200 \mathrm{pF}$ |  | 0.5 |  | $\mu \mathrm{s}$ |
| Backplane Rise/Fall Time | trFB | $\mathrm{C}_{\mathrm{L}}=5000 \mathrm{pF}$ |  | 1.5 |  |  |
| Oscillator Frequency | fosc | Pin 36 Floating |  | 16 |  | KHz |
| Backplane Frequency | ${ }_{\text {fBP }}$ | Pin 36 Floating |  | 125 |  | Hz |
| Logical "1" input voltage | VIH |  | 3 |  |  | V |
| Logical "0" input voltage | $V_{\text {IL }}$ |  |  |  | 1 |  |
| Input Leakage current | IILK | Pins 27-34 |  | $\pm .01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Input capacitance | CIN | Pins 27-34 |  | 5 |  | pF |
| $B P / B r i g h t n e s s ~ i n p u t ~ l e a k a g e ~$ | IBPLK | Measured at Pin 5 with Pin 36 at GND |  | $\pm .01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| BP/Brightness input capacitance | $\mathrm{C}_{\mathrm{BPI}}$ | All Devices |  | 200 |  | pF |

AC CHARACTERISTICS - MULTIPLEXED INPUT CONFIGURATION

| Digit Select Active Pulse Width | tSA | Refer to Timing Diagrams | 1 |  |  | $\mu \mathrm{~s}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Setup Time | tDS |  | 500 |  |  | ns |
| Data Hold Time | tDH |  | 200 |  |  |  |
| Inter-Digit Select Time | tIDS |  | 2 |  |  | $\mu \mathrm{~s}$ |

AC CHARACTERISTICS - MICROPROCESSOR INTERFACE

| Chip Select Active Pulse Width | tCSA | Other chip select either held active, or <br> both driven together | 200 |  |  | ns |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Data Setup Time | tDS |  | 100 |  |  |  |
| Data Hold Time | tDH |  | 10 | 0 |  |  |
| Inter-Chip Select Time | $\mathrm{I}_{\mathrm{ICS}}$ |  | 2 |  |  | $\mu \mathrm{~s}$ |

(a) Multiplexed Input Timing

(b) Microprocessor Interface Input Timing


## DIGITAL WAVEFORMS



## FUNCTIONAL DESCRIPTION

The LCD devices in the 7211-1,7211-2, 7211-3, 7211-4 family provide outputs suitable for driving conventional four digit by seven segment LCD displays. They include 28 individual segment drivers, a backplane driver, and a self-contained oscillator and divider chain to generate backplane frequency.
The segment and backplane drivers consist of a CMOS inverter, with the $n$ - and $p$-channel devices ratioed to provide identical on resistances, and thus equal rise and fall times. This eliminates any dc component which could arise from different rise and fall times, and ensures maximum display life.
The backplane output devices can be disabled by connecting the oscillator input (pin 36) to the negative supply. This allows the 28 segment outputs to be synchronized directly to a signal input at the BP terminal (pin 5 ). In this manner, several slave devices may be cascaded to the backplane output of one master device or the backplane may be derived from an external source. This allows the use of displays with more than 4 digits and a single backplane. The limitation on how many devices that can be slaved to one master device backplane driver is the additional load represented by the larger backplane of displays of more than four digits, and the effect of that load on the backplane rise and fall times. The backplane driver devices of one device should handle the backplane to a display of 16 one-half-inch characters without the rise and fall times exceeding $5 \mu$ s. (i.e. 3 slave devices and the display backplane driven by a fourth master device). It is recommended that if more than four devices are to be slaved together, that the backplane signal be derived externally and all the 7211 devices be slaved to it. This external signal should be capable of driving very large capacitive loads with short ( $1-2 \mu \mathrm{~s}$ ) rise and fall times. The maximum frequency for a backplane signal should be about 125 Hz although this may be too fast for optimum display response at lower display temperatures, depending on the display used.

7211-1, 7211-2


7211-3, 7211-4


(d) 80C48/8048/8748 Microcomputer Interface


The onboard oscillator is designed to free run at approximately 16 KHz at microampere power levels. The oscillator frequency is divided by 128 to provide the backplane frequency, which will be approximately 125 Hz with oscillator free-running. The oscillator frequency may be reduced by connecting an external capacitor to the oscillator terminal (pin 36). The oscillator may also be overdriven if desired, although care must be taken to ensure that the backplane driver is not disabled during the negative portion of the overdriving signal (which could cause a d.c. component to the display). This can be done by driving the oscillator input between the positive supply and a level out of the range where the backplane disable is sensed, about one fifth of the supply voltage above the negative supply. Another technique for overdriving the oscillator (with a signal swinging the full supply) is to skew the duty cycle of the overdriving signal such that the negative portion has a duration shorter than about 1 microsecond. The backplane disable sensing circuit will not respond to signals of this duration.

## INPUT CONFIGURATION AND OUTPUT CODES

| Part Number | Input Contiguration | Output Code |
| :---: | :--- | :--- |
| $7211-1 \mathrm{P}$ | Multiplexed 4-bit | Hexadecimal |
| $7211-2 \mathrm{P}$ | Multiplexed 4-bit | Code B |
| $7211-3 \mathrm{P}$ | Microprocessor <br> Interface | Hexadecimal |
| $7211-4 \mathrm{P}$ | Microprocessor <br> Interface | Code B |

OUTPUT CODES
SEGMENT ASSIGNMENT BINARY

| B 3 | B 2 | B 1 | B 0 | HEXADECIMAL | CODE B |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 | 8 |
| 0 | 0 | 1 | 1 | 3 | 3 |
| 0 | 1 | 0 | 0 | 4 | 4 |
| 0 | 1 | 0 | 1 | 5 | 5 |
| 0 | 1 | 1 | 0 | 8 | 8 |
| 0 | 1 | 1 | 1 | 7 | 7 |
| 1 | 0 | 0 | 0 | 8 | 8 |
| 1 | 0 | 0 | 1 | 9 | 9 |
| 1 | 0 | 1 | 0 | A | - |
| 1 | 0 | 1 | 1 | $b$ | $E$ |
| 1 | 1 | 0 | 0 | C | H |
| 1 | 1 | 0 | 1 | d | L |
| 1 | 1 | 1 | 0 | E | $p$ |
| 1 | 1 | 1 | 1 | $F$ | (BLANK) |


| A1, A2, A3, A4 | - Outputs directly connected to the " "a" segments of LCD |
| :--- | :--- |
| B1, B2, B3, B4 | - Outputs directly connected to the " "b" segments of LCD |
| C1, C2, C3, C4 | - Outputs directly connected to the "c" segments of LCD |
| D1, D2, D3, D4 | - Outputs directly connected to the "d" segments of LCD |
| E1, E2, E3, E4 | - Outputs directly connected to the "e" segments of LCD |
| F1, F2, F3, F4 | - Outputs directly connected to the " f " segments of LCD |
| G1, G2, G3, G4 | - Outputs directly connected to the " g " segments of LCD |
|  |  |
| B0, B1, B2, B2 | - Data input bits select appropriate output code B0 is the least significant bit |
| D1, D2, D3, D4 | - Digit selects bits (7211-1, 7211-2) D1 is the least significant bit |
| DS1, DS2 | - Two bit digit select code $(7211-3,7211-4)$ DS 1 is the least significant bit |


| DS 2 | DS 1 |  |
| :---: | :---: | ---: |
| 0 | 0 | selects D 4 |
| 0 | 1 | selects D 3 |
| 1 | 0 | selects D 2 |
| 1 | 1 | selects D 1 |

$\overline{C S} 1, \overline{C S} 2 \quad$ - Chip select signals (7211-3, 7211-4): when both $\overline{C S 1}, \overline{C S 2}$ are low, the data at the Data Inputs (B 0-B 4) and Digit Select Inputs (D 1-D 4) are written into the input latches. On the rising edge of either chip select, the data is decoded and written into the output latches.

OSC

- Oscillator input can be floating or tied to external capacitor. When grounded, disables BP output devices, allowing segments to be synched to an external signal input at the $B P$ terminal.

BP $\quad$ - See OSC pin above.

## APPLICATIONS:

(a) Cascading and Synchronization:

(b) 4 1/2 Digit LCD DPM With Digit Blanking on Overrange


Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

Serial Input LCD Driver

## DESCRIPTION

The 0438A is a CMOS/LSI circuit which drives an LCD display, usually under microprocessor control. The part acts as a smart peripheral, driving up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The 0438A can drive any standard or custom parallel drive LCD display whether it be field effect or dynamic scattering, $7,9,14$ or 16 segment characters, decimals, leading + or - , or special symbols. Several 0438A's can be cascaded. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the LCD $\Phi$ input, which controls the frequency of an internal oscillator.

The 0438A can also be used as a column driver in a multiplexed LCD display. In this application, timing and refresh must be supplied externally.

The 0438A is available in a 40 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( P suffix), cerdip ( Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available on request.

## FEATURES

- Drives up to 32 LCD segments of arbitrary configuration
- CMOS construction for:

Wide supply voltage range
Low power operation
High noise immunity
Wide temperature range

- CMOS, NMOS, and $T^{2}$ L compatible inputs
- Cascadable
- On chip oscillator
- Requires only 3 control lines

PIN CONFIGURATION
COAD
LOG 32

ABSOLUTE MAXIMUM RATINGS
VDD ............................... . -3 to +15 V
Inputs (Clk, Data In, Load) . . . . . . . + VDD - 15 to + VDD + .3V
LCD $\Phi$ Input . . . . . . . . . . . . . . . . . . . -.3 to + VDD $+.3 V$
Power Dissipation . . . . . . . . . . . . . . 250 mW
Operating Temperature
Plastic Package . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
Ceramic Package . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V} D \mathrm{CD}=5 \mathrm{~V}$ unless otherwise noted

| PARAMETER | SYMBOL | CONDITION | MIN. | MAX. | UnITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDD |  | 3 | 10 | V |
| Supply Current | IDD1 | LCD $\Phi$ Osc < 15 KHz |  | 60 | $\mu \mathrm{A}$ |
| Quiescent Current | IQ | $V_{D D}=10 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| Input High Level | $\mathrm{V}_{\mathrm{IH}}$ |  | . $5 \mathrm{~V}_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Low Level Clock, | $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\text {DD }} 15$ | . $2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Input Current | IL |  |  | 5 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{1}$ |  |  | 5 | pf |
| Segment Output Impedance | Ron | $\mathrm{L}=10 \mu \mathrm{~A}$ |  | 40 | K $\Omega$ |
| Backplane Output Impedance | Ron |  |  | 3 | K $\Omega$ |
| Data-Out Output Impedance | Ron |  |  | 3 | K $\Omega$ |
| Clock Rate | f | $50 \%$ Duty Cycle, V ${ }_{\text {DD }}=10$ | DC | 1.5 | MHz |
| Data Set-up Time | tDS | Data change to CIk falling edge, $\mathrm{V}_{\mathrm{DD}}=10$ | 150 |  | nsec |
| Data Hold Time | tDH | $V_{D D}=10$ | 50 |  | nsec |
| Load Pulse Width | tpW | $V_{D D}=10$ | 175 |  | nsec |
| Data Out Prop. Delay | tPD | $\mathrm{C}_{\mathrm{L}}=55 \mathrm{pf}, \mathrm{V}_{\mathrm{DD}}=10$ |  | 500 | nsec |
| LCD¢ Input High Level | $\mathrm{V}_{\text {IN }}$ |  | . 9 V DD |  | V |
| LCD $\Phi$ Input Low Level | $\mathrm{V}_{\text {IL }}$ |  |  | .1V ${ }_{\text {DD }}$ | V |
| LCD $\Phi$ Input Current Level | IL | Driven |  | 10 | $\mu \mathrm{A}$ |



TIMING DIAGRAM


## OPERATING NOTES

1. The shift register loads, shifts, and outputs on the falling edge of Clock.
2. A logic 1 on Data In causes a segment to be visible.
3. A logic 1 on Load causes a parallel load of the data in the shift register into latches that control the segment drivers.
4. If $\operatorname{LCD} \Phi$ is driven, it is in phase with the Backplane Output.
5. To cascade units, either connect Backplane of one circuit to LCD $\Phi$ of all other circuits (thus one capacitor provides frequency control for all circuits) or connect LCD $\Phi$ of all circuits to a common driving signal. If the former is chosen, tie just one Backplane to the LCD and use a different Backplane output to drive the $\operatorname{LCD} \Phi$ inputs. Either the data can be loaded to all circuits in parallel or Data Out can be connected to Data In to form a long serial shift register.
6. The supply voltage of the 0438A is equal to half the peak driving voltage of the LCD. If the 0438A supply voltage is less than the swing of the controlling logic signals, the positive supply leads of the logic circuitry and the 0438A should be tied in common, not the ground (or negative) supply leads. Be careful that input level specifications are met.
7. The $\operatorname{LCD} \Phi$ pin can be used in two modes, driven or oscillating. If $\operatorname{LCD} \Phi$ is driven, the circuit will sense this condition and pass the $\operatorname{LCD} \Phi$ input to the Backplane output. If the LCD $\Phi$ pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the LCD driving waveforms have a frequency $2^{8}$ slower than the oscillator itself. This relationship is shown in Figure 1. The frequency is nearly independent of supply voltage. If $\operatorname{LCD} \Phi$ is oscillating, it is important to keep coupling capacitance to backplane and segments as low as possible. Similarly, it is recommended that the load capacitance on $\operatorname{LCD} \Phi$ be as large as is practical.
8. There are two obvious signal races to be avoided in this circuit, (1) changing Data In when Clock is falling, and (2) changing load when Clock is falling.
9. The number of a segment corresponds to how many clock pulses have occurred since its data was present at the input. For example, the data on Seg 19 was input 19 clock pulses earlier.
10. It is acceptable to tie the load line high. In this case the latches are transparent. Also, remote control would only require two signal lines, Clock and Data In.


FIGURE 1
Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

# Parallel Input Dot Matrix <br> LCD Driver 

## DESCRIPTION

Hughes' 0488 is a CMOS/LSI circuit that drives a rectangular matrix LCD displays under microcomputer control. The display itself may be a standard $x-y$ array or a custom array that geometrically is not regular at all. Applications include games, bar graphs, and various custom patterns. The 0488 is organized as 16 rows and 16 columns. It will drive an LCD display of up to 16 x 16 directly and can be cascaded for larger displays.

Data is input 4 bit parallel to minimize the time required to load in data. This circuit drives (using a multiplexed scheme) the display with proper voltage level waveforms, but does not handle refresh, character encoding, or AC generation. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer.

The 0488 is available in a 40 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Direct drive of matrix LCDs
- Cascadable for large displays
- On chip precision voltage divider
- CMOS construction for:

Wide supply voltage range Low power operation High noise immunity Wide temperature range

- CMOS, NMOS, and PMOS compatible inputs
- Architecture allows arbitrary display patterns
- 4 bit parallel input


## PIN CONFIGURATION

| Row $4{ }^{1}$ | 1 - | 40 |  | + $\mathrm{V}_{\mathrm{DD}}$ |
| :---: | :---: | :---: | :---: | :---: |
| Row 5 2 | 2 | 39 |  | Row 1 |
| Row 6 3 |  | 38 |  | Row 2 |
| Data CIk ${ }^{4}$ | 4 | 37 |  | Row 3 |
| Latch Pulse 5 | 5 | 36 |  | Col 1 |
| Data $0{ }^{6}$ | 6 | 35 |  | Col 2 |
| Data $1 \mathrm{~F}^{7}$ | 7 | 34 |  | Col 3 |
| Data 288 |  | 33 |  | Col 4 |
| Data 39 |  | 32 |  | Col 5 |
| Row 16 | 10 | 31 |  | Col 6 |
| Row 15 | 11 | 30 |  | Col 7 |
| Row 14 - 1 | 12 | 29 |  | Col 8 |
| Row 13 1 | 13 | 28 |  | Col 9 |
| Row 12 1 | 14 | 27 |  | Col 10 |
| Row 11.1 | 15 | 26 |  | Col 11 |
| Row 10 1 | 16 | 25 |  | Col 12 |
| Row 9 1 | 17 | 24 |  | Col 13 |
| Row 8 1 | 18 | 23 |  | Col 14 |
| Row 7 1 | 19 | 22 |  | Col 15 |
| GND ${ }^{2}$ | 20 | 21 |  | Col 16 |


| VDD | . 3 to +17 Volts |
| :---: | :---: |
| Inputs | + VDD - 17 to + VDD +.3 Volts |
| Power Dissipation | 250 mW |
| Operating Temperature |  |
| Ceramic Package | -55 to $+125^{\circ} \mathrm{C}$ |
| Plastic Package | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to $+125^{\circ} \mathrm{C}$ |

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=\mathbf{5 V}$ unless otherwise noted.

| PARAMETER | SYMBOL | CONDITION | MIN. | MAX. | UnITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Supply Current | $V_{D D}$ IDD |  | 3 | $\begin{gathered} 8 \\ 1.5 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| Input High Level Input Low Level Input Leakage Input Capacitance | $\begin{aligned} & V_{I H} \\ & V_{I L} \\ & I_{L} \\ & C_{I} \end{aligned}$ |  | $\begin{gathered} \text { VDD- } .5 \\ -12 \end{gathered}$ | $\begin{gathered} \text { VDD } \\ \mathrm{V}_{\mathrm{DD}}-2 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pf} \end{aligned}$ |
| Output High Selected Output Low Selected | $\mathrm{V}_{\mathrm{OH}}$ <br> VOL |  | $\begin{gathered} \mathrm{VDD}_{\mathrm{D}}-.05 \\ \hline \end{gathered}$ | $\begin{gathered} \text { VDD } \\ .05 \end{gathered}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Output High Unselected Output Low Unselected | $\begin{aligned} & V_{2 / 3} \\ & V_{1 / 3} \end{aligned}$ |  | $\begin{aligned} & 2 / 3 \mathrm{~V} D-.05 \\ & 1 / 3 \mathrm{VDD}-.05 \end{aligned}$ | $\begin{aligned} & 2 / 3 V_{D D}+.05 \\ & 1 / 3 V_{D D}+.05 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Row and Column Output Impedence | RON | $\mathrm{L}=10 \mu \mathrm{~A}$ |  | 15 | $\mathrm{K} \Omega$ |
| Data in Setup Time Data in Hold Time Latch Pulse Width | tDS <br> ${ }^{t} \mathrm{DH}$ <br> tpw | Data Change to clock fall Clock Fall to data change |  | $\begin{aligned} & 500 \\ & 250 \\ & 500 \end{aligned}$ | nsec <br> nsec <br> nsec |

## TYPICAL WAVEFORMS




TYPICAL SYSTEM BLOCK DIAGRAM USING 0488


## OPERATING NOTES

1. The addressed latches load when $\overline{\text { Data Clk }}$ is low.
2. A logic 1 on Data In selects a row or causes a segment to be visible.
3. A parallel transfer of data from the addressed latches to the holding latches occurs whenever Latch Pulse is high and Data CIk is high.
4. Output drive polarity is inverted upon the falling edge of Latch Pulse if $\overline{\text { Data CIk }}$ is low.
5. Latch Pulse, when high, resets the $\div 8$ latch address counter.
6. When they are selected Row and Column waveforms are full swing and out of phase with each other. Unselected rows swing from $1 / 3$ to $2 / 3$ of supply out of phase with a selected row waveform. Unselected columns operate analogously.
7. The intended mode of operation is as follows: (see timing diagram)
A. The Polarity signal (internal to circuit) has a frequency slightly above the flicker rate. 30 Hz to 50 Hz is adequate.
B. The Polarity signal should be a square wave of precisely $50 \%$ duty cycle to keep DC off the display.
C. The latch pulse is exactly periodic with a frequency of Polarity frequency $\times 2 \times$ number of backplanes utilized, plus 2 extra pulses per Polarity period. These extra pulses are associated with a change of Polarity. The state of Data CIk must change from high to low between these first and second closely spaced pulses.
D. Each time increment contains 8 rising edges of $\overline{\text { Data CIk }}$.
8. To synchronize two circuits driving a large display, set Latch Pulse and Data 0 high with Data Clk low, drop Data 0 , then begin normal timing. This initializes the Polarity FF.
9. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
10. Input order of 0488 :

| Clk Pulse < 1 e < 2, |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data 0 | R1 | R 5 | R 9 | R 13 | C 1 | C 5 | C 9 | C 13 |
| Data 1 | R 2 | R 6 | R 10 | R 14 | C 2 | C 6 | C 10 | C 14 |
| Data 2 | R 3 | R 7 | R 11 | R 15 | C 3 | C 7 | C 11 | C 15 |
| Data 3 | R 4 | R 8 | R 12 | R 16 | C 4 | C 8 | C 12 | C 16 |

11. The RMS drive voltages supplied by this IC to an N backplane LCD are as follows:

$$
V_{O F F}=V_{D D} / 3 \quad V_{O N}=\frac{V_{D D}}{3} \sqrt{\frac{N+8}{N}}
$$

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES : SOLID STATE PRODUCTS

## DESCRIPTION

Hughes' 0538A and 0539A are a set of CMOS/LSI circuits that drive a dot matrix LCD display under microcomputer control. The intended display is a $5 \times 7$ or $5 \times 8$ alphanumeric dot matrix with nearly any number of characters. Other matrix displays, such as games and custom arrays, could also be driven by this set of circuits.
The 0538A is organized as 8 rows $\times 26$ columns, and thus can handle up to five characters by itself. The 0539A is organized as 0 rows $\times 34$ columns and is used in addition to the 0538A when more than 26 columns are required. Data is serially input to maximize the number of output pins and minimize the number of control pins. This circuit set drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer.
The 0538A and 0539A are available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for:

Wide supply voltage range Low power operation High noise immunity Wide temperature range 0538A
PIN CONFIGURATION
CV
DATA IN
CLK
LCD
GND

- CMOS, NMOS, and T2L compatible inputs
- Requires only 3 control lines
- Flexible organization allows arbitrary display patterns
- Interrupt output to request data from microcomputer


## 0539A <br> PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS



Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=+\mathbf{+ 2 5 ^ { \circ }}$ and $\mathrm{V}_{\mathrm{DD}}=\mathbf{5 V}$ unless otherwise noted.

| PARAMETER | SYMBOL | CONDITION | 4. MIN | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Supply Current | VDD IDD |  | 3 | $\begin{gathered} 10 \\ 750 \end{gathered}$ | $\underset{\mu A}{V}$ |
| Input High Level Input Low Level Input Leakage Input Capacitance | $\begin{aligned} & V_{I H} \\ & V_{I L} \\ & L_{L} \\ & C_{1} \\ & \hline \end{aligned}$ |  | $\begin{gathered} .8 V_{D D} \\ V_{D D}-15 \end{gathered}$ | $\begin{gathered} \mathrm{V} D D^{.} \\ .5 \mathrm{~V}_{\mathrm{DD}} \\ 5 \\ 5 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{pf} \end{gathered}$ |
| Row and Column Output Impedance Interrupt Output Impedence | $\begin{aligned} & \text { RON } \\ & \text { RON } \\ & \hline \end{aligned}$ | $\begin{aligned} & L_{L}=10 \mu \mathrm{~A} \\ & \mathrm{~L}=100 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} 40 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{K} \Omega \\ & \mathrm{~K} \Omega \end{aligned}$ |
| Clock Rate <br> Data in Setup Time Data in Hold Time LCD $\Phi$ to Interrupt Output Delay | $\begin{aligned} & \text { f } \\ & \text { tDS } \\ & \text { tDH } \\ & t_{D} \end{aligned}$ | Data change to clock fall Clock fall to data change | $\begin{aligned} & \text { DC } \\ & 300 \\ & 100 \\ & 600 \\ & \hline \end{aligned}$ | 1.5 | MHz nsec. nsec. nsec. |
| LCD $\Phi$ High Level <br> LCD $\Phi$ Low Level <br> LCD $\Phi$ Input Impedance | $\begin{aligned} & V_{I H} \\ & V_{I L} \\ & R_{I N} \end{aligned}$ |  | $\begin{gathered} .9 \mathrm{~V}_{\mathrm{DD}} \\ 0 \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{VDDD}^{.1 V_{D D}} \\ 3 \end{gathered}$ | $\begin{aligned} & V \\ & \mathrm{~V} \\ & \mathrm{M} \Omega \end{aligned}$ |
| DC Offset Voltage, Any Display Element | VofF |  |  | 15 | mV |
| Row Output High <br> Row Output Low <br> Row Output Unselected | $\mathrm{V}_{\mathrm{OH}}$ <br> VOL <br> VOM | Typical <br> Typical <br> Typical | $\begin{gathered} \mathrm{v}_{\mathrm{DD}} \\ 0 \\ 0 \\ .5 \mathrm{~V}_{\mathrm{DD}} \\ \hline \end{gathered}$ |  | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| Column Output High Column Output Low | $\mathrm{V}_{\mathrm{OH}}$ VOL | Typical <br> Typical | $\begin{aligned} & .68 \mathrm{~V}_{\mathrm{DD}} \\ & .32 \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ |  | $\begin{aligned} & v \\ & v \end{aligned}$ |

## TYPICAL WAVEFORMS




## TYPICAL SYSTEM BLOCK DIAGRAM



## TIMING DIAGRAM



## OPERATING NOTES

1. The Shift register loads and shifts on the falling edge of clock.
2. A logic 1 on Data In causes a segment to be visible.
3. A parallel transfer of data from the shift register to the latches occurs upon the rising edge of Interrupt Output.
4. Row waveforms are out of phase with Interrupt Output if selected and at midpoint voltage otherwise. Levels are VDD, 0 , and VDD/2.
5. Column waveforms are in phase with Interrupt Output if selected and out of phase if not selected. Levels are $.32 \mathrm{~V}_{\mathrm{DD}}$ and .68 VDD .
6. The intended mode of operation is as follows:
a. Interrupt Output frequency is the minimum no flicker frequency ( $>30 \mathrm{~Hz}$ ) times the number of backplanes utilized.
b. Interrupt Output is exactly $50 \%$ duty cycle (to keep DC off the display) and is synchronized with loading the data from shift register to latches.
c. In between each Interrupt Output rising edge, serial data is loaded for the next row to await the next Interrupt Output rising edge, which causes parallel transfer from shift register to display latches.
d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or else the microcomputer drives the LCD $\Phi$ input with $50 \%$ duty cycle.
e. Backplanes are addressed sequentially and individually.
7. The LCD $\Phi$ pin can be used in two modes. If LCD $\Phi$ is driven, the Interrupt Output will follow it. LCD $\Phi$ will also oscillate if a resistor and capacitor are connected in parallel to ground.

The resistor value should be at least $1 \mathrm{M} \Omega$. The approximate relationship is fout $=\frac{1}{R C}$, which appears at Interrupt Output.
8. To cascade and synchronize several circuits, either connect Interrupt Output of one circuit to LCDФ of all other circuits (thus one oscillator provides frequency control for all circuits) or connect LCD $\Phi$ of all circuits to a common driving signal. Then connect all clock lines together to the clock signal and connect each Data In to a different line of the data bus, allowing a parallel loading of all circuits' serial data. It is also possible to tie all data lines together and drive each clock individually like a chip select.
9. There are two obvious signal races to be avoided.
a. Changing data when clock is falling, and
b. Allowing Interrupt Output rising edge to be very close to clock falling edge.
10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
11. Output locations correspond to a clockwise advancing shift register, thus R 1 is the last data loaded and C 30 is the first data loaded.
12. The RMS voltages this circuit delivers to individual LCD pixels depends on VDD and the number of backplanes $(\mathrm{N})$ used according to the following equations:


Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## Serial Input

## Dot Matrix LCD Driver

## DESCRIPTION

Hughes' 0540 is a CMOS/LSI circuit that drives rectangular matrix LCD displays under microcomputer control. The display itself may be a standard $x-y$ array or a custom array that geometrically is not regular at all. Applications include games, bar graphs, and various custom patterns.
The 0540 can be externally programmed as either 32 rows or 32 columns, under control of the Row/Col pin. Thus, two 0540s with opposite selections can drive a $32 \times 32$ display. Data is serially input to maximize the number of output pins and minimize the number of control pins. This circuit set could be referred to as a dumb driver because it drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer.
The 0540 is available in a 40 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( $P$ suffix), cerdip ( $Y$ suffix) or leadless chip carrier ( $L$ suffix). Devices in chip form ( $H$ suffix) are available upon request.

## FEATURES

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for:

Wide supply voltage range
Low power operation
High noise immunity
Wide temperature range

- CMOS, NMOS, and T²L compatible inputs
- Requires only 3 control lines
- Flexible organization allows arbitrary display patterns
- Interrupt Output to request data from microcomputer

PIN CONFIGURATION

ABSOLUTE MAXIMUM RATINGS
VDD.................................................. -3 to +15 volts
Inputs........................................ V DD -17 to $+V_{\text {DD }}+.3$ volts
Power Dissipation ........................ 250 mW
Operating Temperature
Ceramic Package........................ -55 to $+125^{\circ} \mathrm{C}$
Plastic Package........................ -40 to $+85^{\circ} \mathrm{C}$
Storage Temperature................... -65 to $+125^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5}{ }^{\circ} \mathrm{C}$ and $\mathrm{V}_{\text {DD }}=\mathbf{5 V}$ unless otherwise noted.

| PARAMETER $C, C \square$ | SYMBOL | $L^{C}$ CONDITION | MIN. | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Supply Current | $\begin{aligned} & \text { VDD } \\ & \text { IDD } \end{aligned}$ |  | 3 | $\begin{gathered} 12 \\ 750 \end{gathered}$ | $\begin{gathered} V \\ \mu \mathrm{~A} \end{gathered}$ |
| Input High Level Input Low Level Input Leakage Input Capacitance | $\begin{aligned} & \mathrm{V}_{\text {IH }} \\ & \mathrm{V}_{\text {IL }} \\ & \mathrm{I}_{\mathrm{L}} \\ & \mathrm{C}_{\mathrm{I}} \end{aligned}$ |  | $\begin{gathered} .75 V_{D D} \\ \mathrm{~V}_{\mathrm{DD}}-15 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ .25 \mathrm{~V}_{\mathrm{DD}} \\ 5 \\ 5 \\ \hline \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> pf |
| Row Output High <br> Row Output Low <br> Row Output Unselected | $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{VOL}_{\mathrm{OL}}$ <br> $V_{\text {OM }}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}-.05 \\ 0 \\ .5 \mathrm{~V}_{\mathrm{DD}}-.05 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{VDD} \\ .05 \\ .5 \mathrm{VDD}^{+.} .05 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Column Output High Column Output Low | $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ |  | $\begin{aligned} & .68 \mathrm{~V}_{\mathrm{DD}}-.05 \\ & .32 \mathrm{VDD}^{-.05} \end{aligned}$ | $\begin{aligned} & .68 \mathrm{~V}_{\mathrm{DD}^{+} .05} \\ & .32 \mathrm{VD}^{+.} 05 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Row and Column Output Impedance Interrupt Output Impedance | RON RON | $\begin{aligned} & I_{L}=10 \mu A \\ & I L=100 \mu A \end{aligned}$ |  | $\begin{gathered} 40 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{K} \Omega \\ & \mathrm{~K} \Omega \end{aligned}$ |
| Clock Rate Data in Setup Time Data in Hold Time | $\begin{aligned} & \text { f } \\ & \text { tps }^{\text {tng }} \end{aligned}$ | Data change to clock fall Clock fall to data change | $\begin{aligned} & \text { DC } \\ & 300 \\ & 100 \\ & \hline \end{aligned}$ | 1.5 | MHz nsec. nsec. |
| LCD $\Phi$ High Level <br> LCD $\Phi$ Low Level <br> LCD $\Phi$ Input Impedance | $\mathrm{V}_{\mathrm{IH}}$ <br> $V_{\text {IL }}$ <br> $\mathrm{R}_{\text {IN }}$ |  | $\begin{gathered} .9 V_{D D} \\ 0 \\ 1 \end{gathered}$ | $\begin{aligned} & \text { VDD } \\ & .1 V_{D D} \end{aligned}$ $3$ | $\begin{gathered} V \\ V \\ M \Omega \end{gathered}$ |

## TYPICAL WAVEFORMS





TYPICAL SYSTEM BLOCK DIAGRAM


## OPERATING NOTES

1. The Shift register loads and shifts on the falling edge of the clock.
2. A logic 1 on Data in causes a segment to be visible.
3. A parallel transfer of data from the shift register to the latches occurs upon the rising edge of Interrupt Output.
4. Row waveforms are out of phase with the Interrupt Output if selected and at midpoint voltage otherwise. Levels are $\mathrm{V}_{\mathrm{DD}}, 0$, and $V_{D D} / 2$. Selection of the 0540 as a row driver is accomplished by $\mathrm{V}_{\mathrm{CC}}$ on pin 7.
5. Column waveforms are in phase with the Interrupt Output selected and out of phase if not selected. Levels are .32 VDD and .68 VDD. Selection of the 0540 as a column driver is accomplished by $\mathrm{V}_{\mathrm{SS}}$ on pin 7.
6. The intended mode of operation is as follows:
a. Interrput Output frequency is the minimum no flicker frequency ( $>30 \mathrm{~Hz}$ ) times the number of backplanes utilized.
b. Interrupt Output is exactly $50 \%$ duty cycle (to keep DC off the display) and is synchronized with loading the data from the shift register to latches.
c. In between each Interrupt Output rising edge, serial data is loaded for the next row to await the next Interrupt Output rising edge, which causes parallel transfer from shift register to display latches.
d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or else the microcomputer drives the LCD $\Phi$ input with $50 \%$ duty cycle.
e. Backplanes are addressed sequentially and individually.
7. The LCDФ pin can be used in two modes. If LCD $\Phi$ is driven, the Interrput Output will follow it. LCD $\Phi$ will also oscillate if a resistor and capacitor are connected in parallel to ground.

The resistor value should be at least $1 \mathrm{M} \Omega$. The approximate relationship is fout $=\frac{1}{\mathrm{RC}}$, which
appears at Interput Output.
8. To cascade and synchronize several circuits, either connect Interrupt Output of one circuit to LCDФ of all other circuits (thus one oscillator provides the frequency control for all circuits) or connect LCD $\Phi$ of all circuits to a common driving signal. Then connect all clock lines together to the clock signal and connect each Data In to a different line of the data bus, allowing a parallel loading of all the circuits' serial data. It is also possible to tie all data lines together and drive each clock individually like a chip select. Another alternative is to use the clock enable to allow reading data into specific circuits.
9. There are two obvious signal races to be avoided:
a. Changing data when the Clock is falling, and
b. Allowing Interrupt Output rising edge to be very close to clock falling edge.
10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
11. Output locations correspond to a clockwise advancing shift register, thus Seg 1 is the last data loaded and Seg 32 is the first data loaded.
12. If the $N$ backplanes are utilized, this IC drives the LCD with the following RMS voltages:


Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## Parallel Input Dot Matrix LCD Driver

## DESCRIPTION

Hughes' 0541 and 0542 are a set of CMOS/LSI circuits which drive a dot matrix LCD display under microcomputer control. The intended display is a $5 \times 7$ or $5 \times 8$ alphanumeric dot matrix with nearly any number of characters. Other matrix displays, such as games and custom arrays, could also be driven by this set of circuits.
The 0541 is organized as 8 rows $\times 23$ columns, and thus can handle up to four characters by itself. The 0542 is organized as 0 rows $\times 32$ columns and is used in addition to the 0541 when more than 23 columns are required. Data is input 4 bit parallel to minimize the time required to load in data. This circuit drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer.
The 0541 and 0542 are available in a 40 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for:

Wide supply voltage range Low power operation High noise immunity Wide temperature range

0541 PIN CONFIGURATION

| +V | $1 \bullet$ | 40 | $\square \mathrm{R} 7$ |
| :---: | :---: | :---: | :---: |
| LCD $\Phi$ | 2 | 39 | R 6 |
| GND | 3 | 38 | R 5 |
| INTERRUPT | 4 | 37 | R 4 |
| CLK | 5 | 36 | R 3 |
| D 0 | 6 | 35 | R 2 |
| D 1 | 7 | 34 | $\square \mathrm{R} 1$ |
| D 2 | 8 | 33 | R 0 |
| D 3 | 9 | 32 | $C 0$ |
| C 22 | 10 | 31 | C 1 |
| C 21 | 11 | 30 | C 2 |
| C 20 | 12 | 29 | C 3 |
| C 19 | 13 | 28 | $\square{ }^{-} 4$ |
| C 18 | 14 | 27 | C 5 |
| C 17 | 15 | 26 | C 6 |
| C 16 | 16 | 25 | C 7 |
| C 15 | 17 | 24 | C 8 |
| C 14 | 18 | 23 | C 9 |
| C 13 | 19 | 22 | C 10 |
| C 12 | 20 | 21 | - C 11 |

- CMOS, NMOS, and PMOS compatible inputs
- Flexible organization allows arbitrary display patterns
- Interrupt Output to request data from microcomputer


## ABSOLUTE MAXIMUM RATINGS

| VDD | -.3 to +17 volts |
| :---: | :---: |
| Inputs | $+V_{D D}-17$ to + VDD +.3 volts |
| Power Dissipation | 250 mW |
| Operating Temperature |  |
| Ceramic Package | -55 to $+125^{\circ} \mathrm{C}$ |
| Plastic Package | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to $+125^{\circ} \mathrm{C}$ |

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | SYMBOL | CONDITION | MIN. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Supply Current | VDD <br> IDD |  | 3 | $\begin{gathered} 12 \\ 600 \end{gathered}$ | $\begin{aligned} & V \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input High Level Input Low Level Input Leakage Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{IL}^{\mathrm{C}_{\mathrm{I}}} \end{aligned}$ |  | $\begin{gathered} .75 \mathrm{~V}_{\mathrm{DD}} \\ \mathrm{~V}_{\mathrm{DD}}-15 \end{gathered}$ | $\begin{gathered} \text { VDD } \\ .25 V_{D D} \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { V } \\ & \mu \mathrm{A} \\ & \mathrm{pf} \end{aligned}$ |
| Row Output High Row Output Low Row Output Unselected | V OH <br> VOL <br> VOM |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}-.05 \\ 0 \\ .5 \mathrm{~V}_{\mathrm{DD}}-.05 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ .05 \\ .5 \mathrm{~V}_{\mathrm{DD}}+.05 \end{gathered}$ | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ |
| Column Output High Column Output Low | $\mathrm{V}_{\mathrm{OH}}$ $\mathrm{v}_{\mathrm{OL}}$ |  | $\begin{aligned} & .68 \mathrm{VDD}-.05 \\ & .32 \mathrm{~V}-.05 \end{aligned}$ | $\begin{aligned} & .68 \mathrm{VDD}^{+.05} \\ & .32 \mathrm{VDD}^{+.05} \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Row and Column Output Impedance Interrupt Output Impedence | RON RON | $\begin{aligned} & I_{L}=10 \mu \mathrm{~A} \\ & \mathrm{~L}=100 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} 30 \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{K} \Omega \\ & \mathrm{~K} \Omega \end{aligned}$ |
| Clock Rate <br> Data in Setup Time <br> Data in Hold Time <br> LCD $\Phi$ to Interrupt Output Delay | $\begin{aligned} & f \\ & \text { tDS } \\ & \text { tDH } \\ & \text { tD } \end{aligned}$ | Data change to clock fall Clock fall to data change | $\begin{aligned} & \text { DC } \\ & 300 \\ & 150 \\ & 300 \end{aligned}$ | 1.0 | MHz <br> nsec. <br> nsec. <br> nsec. |
| LCD $\Phi$ High Level <br> LCD $\Phi$ Low Level <br> LCD $\Phi$ Input Impendence | $\mathrm{V}_{\mathrm{IH}}$ <br> VIL <br> RIN |  | $\begin{gathered} .9 V_{D D} \\ 0 \\ 1 \end{gathered}$ | $\begin{gathered} \text { VDD } \\ .1 V_{D D} \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{M} \Omega \end{aligned}$ |

## TYPICAL WAVEFORMS




## BLOCK DIAGRAM



TYPICAL SYSTEM BLOCK DIAGRAM


## OPERATING NOTES

1. The addressed latches load when clock is high.
2. A logic 1 on Data In selects a row or causes a segment to be visible.
3. A parallel transfer of data from the addressed latches register to the holding latches occurs upon the rising edge of Interrupt Output. Also, the $\div 8$ counter is reset.
4. Row waveforms are out of phase with Interrupt Output if selected and at midpoint voltage otherwise. Levels are VDD, 0 , and VDD/2.
5. Column waveforms are in phase with Interrupt Output if selected and are out of phase if not selected. Levels are . 32 VDD and .68 VDD.
6. The intended mode of operation is as follows:
a. Interrupt Output frequency is the minimum no flicker frequency $(\approx 30 \mathrm{~Hz}$ ) times the number of backplanes utilized.
b. Interrupt Output is exactly $50 \%$ duty cycle (to keep DC off the display) and is synchronized with loading the data from addressed latches to holding latches.
c. In between each Interrupt Output rising edge, 4 bit parallel data is clocked in with 8 clock pulses for the next time slot to await the next Interrupt Output rising edge, which causes the parallel transfer.
d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or else the microcomputer drives the LCDФ input.
e. Backplanes are addressed sequentially and individually.
7. The LCD $\Phi$ pin can be used in two modes, driven or oscillating. If LCD $\Phi$ is driven, the Interrupt Output will follow it. If the LCD $\Phi$
pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the Interrupt Output waveform has a frequency half that of the oscillator itself. The approximate relationship is fout $(\mathrm{KHz})=$ 380/ c (pf). The frequency is nearly independent of supply voltage.
8. To cascade units, either connect Interrupt Output of one circuit to LCDФ of all other circuits (thus one capacitor provides frequency control for all circuits) or connect LCD $\Phi$ of all circuits to a common driving signal. Then tie all corresponding data inputs together and clock each circuit individually when its data is on the bus. In the case of two driver circuits and an 8 bit microcomputer, the clocks could be common and each Data In tied to a different line of the data bus.
9. There are two obvious signal races to be avoided:
a. Changing data when clock is falling, and b. Allowing Interrupt Output rising edge to be very close to clock falling edge.
10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
11. Input order of 0541.

| Cik Pulse | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data 0 | R 0 | R 4 | C0 | C 4 | C 8 | C 12 | C 16 | C 20 |
| Data 0 | R1 | R 5 | C 1 | C 5 | C 9 | C 13 | C 17 | C 21 |
| Data 2 | R2 | R 6 | C 2 | C 6 | C 10 | C 14 | C 18 | C 22 |
| Data 3 | R 3 | R 7 | C 3 | C 7 | C 11 | C 15 | C 19 |  |

12. Input order of 0542 is similar, but starts at C0 (Pulse 1, Data 0) and ends at C 31 (Pulse 8, Data 3).

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUGTS

Serial Input Dot Matrix LCD Driver

## DESCRIPTION

Hughes' 0548 is a CMOS/LSI circuit which drives rectangular matrix LCD displays under microcomputer control. The display itself may be a standard $x-y$ array or a custom array that geometrically is not regular at all. Applications include games, bar graphs, and various custom patterns.

The 0548 is organized as 16 rows and 16 columns. It will drive an LCD display of up to $16 \times 16$ directly and can be cascaded for larger displays with additional 0548's or other Hughes LCD drivers. Data is input serially to maximize the number of output pins and minimize the number of control pins. This circuit drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer. The 0548 can be used with an 0539 to drive a display that has up to 16 rows and an arbitrary number of columns.
The 0548 is available in a 40 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( P suffix), cerdip (Y suffix) or leadless chip carrier ( L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for:

Wide supply voltage range
Low power operation
High noise immunity Wide temperature range

- CMOS, NMOS, and T²L compatible inputs
- Requires only 3 control lines
- Flexible organization allows arbitrary display patterns
- Interrupt Output to request data from microcomputer

PIN CONFIGURATION
+V
DATA IN

## ABSOLUTE MAXIMUM RATINGS

VDD $\ldots \ldots \ldots \ldots \ldots \ldots \ldots+.3$ to +17 volts
Inputs $\ldots \ldots \ldots \ldots \ldots+V_{D D}-17$ to + VDD +.3 volts
Power Dissipation $\ldots \ldots \ldots 250 \mathrm{~mW}$
Operating Temperature
$\quad$ Ceramic Package $\ldots \ldots-55$ to $+125^{\circ} \mathrm{C}$
$\quad$ Plastic Package $\ldots \ldots-40$ to $+85^{\circ} \mathrm{C}$
Storage Temperature $\ldots \ldots-65$ to $+125^{\circ} \mathrm{C}$

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | SYMBOL | CONDITION | MIN. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Supply Current | VDD <br> IDD |  | 3 | $\begin{gathered} 12 \\ 750 \end{gathered}$ | $\begin{aligned} & V \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input High Level Input Low Level Input Leakage Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{IL}^{2} \\ & \mathrm{C}^{2} \end{aligned}$ |  | $\begin{gathered} .75 V_{D D} \\ V_{D D}-15 \end{gathered}$ | $\begin{gathered} \text { VDD } \\ .25 V_{D D} \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pf} \end{aligned}$ |
| Row Output High Row Output Low Row Output Unselected | V OH <br> VOL <br> VOM |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}-.05 \\ 0 \\ .5 \mathrm{~V}_{\mathrm{DD}}-.05 \end{gathered}$ | $\begin{gathered} \text { VDD } \\ .05 \\ .5 \mathrm{~V}_{D D^{+} .05} \end{gathered}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| Column Output High Column Output Low | $\mathrm{VOH}$ $\mathrm{V}_{\mathrm{OL}}$ |  | $\begin{aligned} & .68 \mathrm{~V}_{\mathrm{DD}}-.05 \\ & .32 \mathrm{~V}_{\mathrm{DD}}-.05 \end{aligned}$ | $\begin{aligned} & .68 \mathrm{VDD}^{+} .05 \\ & .32 \mathrm{VDD}^{+} .05 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Row and Column Output Impedance Interrupt Output Impedence | RON RON | $\begin{aligned} & I_{L}=10 \mu \mathrm{~A} \\ & I_{L}=100 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{K} \Omega \\ & \mathrm{~K} \Omega \end{aligned}$ |
| Clock Rate <br> Data in Setup Time Data in Hold Time | $\begin{aligned} & f \\ & \text { tDS } \\ & \text { tDH } \end{aligned}$ | Data change to clock fall Clock fall to data change | $\begin{aligned} & \text { DC } \\ & 300 \\ & 100 \end{aligned}$ | 1.5 | MHz <br> nsec. <br> nsec. |
| LCD $\Phi$ High Level LCD $\Phi$ Low Level LCD $\Phi$ Input Impedance | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{R}_{\mathrm{IN}} \end{aligned}$ |  | $\begin{gathered} .9 V_{D D} \\ 0 \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{VDD} \\ .1 \mathrm{VDD}_{\mathrm{DD}} \\ 3 \end{gathered}$ | V <br> V <br> $M \Omega$ |

## TYPICAL WAVEFORMS




TIMING DIAGRAM
CLKEN


TYPICAL SYSTEM BLOCK DIAGRAM


## OPERATING NOTES

1. The Shift register loads and shifts on the falling edge of clock.
2. A logic 1 on Data In causes a segment to be visible.
3. A parallel transfer of data from the shift register to the latches occurs upon the rising edge of Interrupt Output.
4. Row waveforms are out of phase with Interrupt Output if selected and at midpoint voltage otherwise. Levels are VDD, 0 , and $\mathrm{V}_{\mathrm{DD}} / 2$.
5. Column waveforms are in phase with Interrupt Output if selected and out of phase if not selected. Levels are .32 VDD and 68 VDD.
6. The intended mode of operation is as follows:
a. Interrupt Output frequency is the minimum no flicker frequency ( $>30 \mathrm{~Hz}$ ) times the number of backplanes utilized.
b. Interrupt Output is exactly $50 \%$ duty cycle (to keep DC off the display) and is synchronized with loading the data from shift register to latches.
c. In between each Interrupt Output rising edge, serial data is loaded for the next row to await the next Interrupt Output rising edge, which causes parallel transfer from shift register to display latches.
d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or the microcomputer drives the LCD $\Phi$ input with $50 \%$ duty cycle.
e. Backplanes are addressed sequentially and individually.
7. The LCD $\Phi$ pin can be used in two modes. If LCD $\Phi$ is driven, the Interrupt Output will follow it. $\operatorname{LCD} \Phi$ will also oscillate if a resistor and capacitor are connected in parallel to ground.

The resistor value should be at least $1 \mathrm{M} \Omega$. The approximate relationship is fout $=\frac{1}{R C}$, which appears at Interrupt Output.
8. To cascade and synchronize several circuits, either connect Interrupt Output of one circuit to LCDक of all other circuits (thus one oscillator provides frequency control for all circuits) or connect LCD $\Phi$ of all circuits to a common driving signal. Then connect all clock lines together to the clock signal and connect each Data In to a different line of the data bus, allowing a parallel loading of all circuits' serial data. It is also possible to tie all data lines together and drive each clock individually like a chip select. Another alternative is to use the clock enable to allow reading data into specific circuits.
9. There are two obvious signal races to be avoided.
a. Changing data when clock is falling, and
b. Allowing Interrupt Output rising edge to be very close to clock falling edge.
10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
11. Output locations correspond to a clockwise advancing shift register, thus Row 1 is the last data loaded and Col 16 is the first data loaded.
12. The RMS voltages this circuit delivers to individual LCD pixels depends on VDD and the number of backplanes $(\mathrm{N})$ used according to the following equations:


Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## Serial Input Dot Matrix LCD Driver

## DESCRIPTION

Hughes' 0607A is a CMOS/LSI circuit that drives a matrix LCD display under microcomputer control. The intended display is a $4 \times 4$ ( 16 segment) alphanumeric matrix or a $4 \times 2$ or $3 \times 3$ numeric matrix, each with nearly any number of characters. Other matrix displays, such as games and custom arrays, could also be driven by this circuit.

The 0607A is organized as 4 rows $\times 30$ columns, and thus can handle 7 alphanumeric or 15 numeric characters by itself. The 0539A, organized as 0 rows $\times 34$ columns may be used in addition to the 0607A when more than 30 columns are required. Data is serially input to maximize the number of output pins and minimize the number of control pins. This circuit drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts costs and greater design flexibility, but puts more burden on the microcomputer.

The 0607A is available in a 40 lead hermetic dual-in-line ceramic package ( D suffix), plastic package ( P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for:

Wide supply voltage range
Low power operation
High noise immunity Wide temperature range

## BLOCK DIAGRAM



- CMOS, NMOS, and T2L compatible inputs
- Requires only 3 control lines
- Flexible organization allows arbitrary display patterns
- Interrupt Output to request data from microcomputer

ABSOLUTE MAXIMUM RATINGS

Inputs $\ldots \ldots \ldots \ldots \ldots \ldots+{ }^{2} \ldots \ldots$. 17 to $+V_{D D}+.3$ volts
Power Dissipation ......... 250 mW
Storage Temperature ..... - 65 to $+125^{\circ} \mathrm{C}$
Operating Temperature
Ceramic Package .... - 55 to $+125^{\circ} \mathrm{C}$
Plastic Package ...... -40 to $+85^{\circ} \mathrm{C}$

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ unless otherwise noted.


## TIMING DIAGRAM




TYPICAL SYSTEM BLOCK DIAGRAM


## OPERATING NOTES

1. The Shift register loads and shifts on the falling edge of clock.
2. A logic 1 on Data In causes a segment to be visible.
3. A parallel transfer of data from the shift register to the latches occurs upon the rising edge of Interrupt Output.
4. Row waveforms are out of phase with Interrupt Output if selected and at midpoint voltage otherwise. Levels are VDD, 0 , and VDD/2.
5. Column waveforms are in phase with Interrupt Output if selected and out of phase if not selected. Levels are $.32 V_{D D}$ and $68 V_{D D}$.
6. The intended mode of operation is as follows:
a. Interrupt Output frequency is the minimum no flicker frequency ( $>30 \mathrm{~Hz}$ ) times the number of backplanes utilized.
b. Interrupt Output is exactly $50 \%$ duty cycle (to keep DC off the display) and is synchronized with loading the data from shift register to latches.
c. In between each Interrupt Output rising edge, serial data is loaded for the next row to await the next Interrupt Output rising edge, which causes parallel transfer from shift register to display latches.
d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or else the microcomputer drives the LCD $\Phi$ input with $50 \%$ duty cycle.
e. Backplanes are addressed sequentially and individually.
7. The LCD $\Phi$ pin can be used in two modes. If LCD $\Phi$ is driven, the Interrupt Output will follow it. LCD9 will also oscillate if a resistor and capacitor are connected in
parallel to ground.
The resistor value should be at least $1 \mathrm{M} \Omega$. The approximate relationship is fout $=\frac{1}{\mathrm{RC}}$, which appears at Interrupt Output.
8. To cascade and synchronize several circuits, either connect Interrupt Output of one circuit to LCDD of all other circuits (thus one oscillator provides frequency control for all circuits) or connect LCD $\Phi$ of all circuits to a common driving signal. Then connect all clock lines together to the clock signal and connect each Data In to a different line of the data bus, allowing a parallel loading of all circuits' serial data. It is also possible to tie all data lines together and drive each clock individually like a chip select.
9. There are two obvious signal races to be avoided.
a. Changing data when clock is falling, and
b. Allowing Interrupt Output rising edge to be very close to clock falling edge.
10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
11. Output locations correspond to a clockwise advancing shift register, thus R 1 is the last data loaded and C 30 is the first data loaded.
12. The RMS voltages this circuit delivers to individual LCD pixels depends on VDD and the number of backplanes ( N ) used according to the following equations:



Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## Auto-Refresh CMOS <br> LCD Driver

## DESCRIPTION

Hughes' 0515 is a CMOS driver for multiplexed Liquid Crystal Displays. Each unit is capable of driving an LCD matrix of up to 8 rows $\times 25$ columns. This display could be a graphic array, custom array, or 5 characters in a $5 \times 7$ format. Multiple units may be cascaded for displays with more rows and/or more columns. The input is in a serial format (data is loaded in one row at a time) and requires the user to specify the on/off state of each pixel. Therefore, the user has great flexibility in displaying the shapes and figures he needs. The 0515 provides all the multi-level AC waveforms necessary for the LCD driver, automatically refreshes the display, and interfaces directly with most microprocessors and microcomputers.

The 0515 operates over a $5-10$ voltage range. The 0515 is available in a 40 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- CMOS circuitry

Low power dissipation
Wide temperature range
Wide supply range

- Microprocessor compatible
- CMOS and NMOS compatible
- Drives an $8 \times 25$ multiplexed LCD
- Automatic display refresh
- On-Chip oscillator
- Power down/blank display mode
- Number of backplanes is software programmable


## PIN CONFIGURATION

| ROW 0 |  | 40 |  | VDD |
| :---: | :---: | :---: | :---: | :---: |
| ROW 1 | 2 | 39 |  | OSC |
| ROW 2 - | 3 | 38 |  | CLOCK |
| ROW 3 | 4 | 37 |  | DATA IN |
| ROW 4 | 5 | 36 | - | CS |
| ROW 5 | 6 | 35 |  | DATA OUT |
| ROW 6 | 7 | 34 |  | COL 25 |
| ROW 7 | 8 | 33 | $\square$ | COL 24 |
| COL 1 | 9 | 32 |  | COL 23 |
| COL 2 | 10 | 31 | $\square$ | COL 22 |
| COL 3 | 11 | 30 |  | COL 21 |
| COL 4 | 12 | 29 | - | COL 20 |
| COL 5 | 13 | 28 | $\square$ | COL 19 |
| COL 6 | 14 | 27 |  | COL 18 |
| COL 7 | 15 | 26 |  | COL 17 |
| COL 8 | 16 | 25 |  | COL 16 |
| COL 9 | 17 | 24 |  | COL 15 |
| COL 10 | 18 | 23 |  | COL 14 |
| COL 11 | 19 | 22 |  | COL 13 |
| GND $\square$ | 20 | 21 |  | COL 12 |

TYPICAL SYSTEM INTERCONNECT


## ABSOLUTE MAXIMUM RATINGS

VDD Supply .............. -. 03 to +12 Volts
Input to Voltages .......... VDD -12 to $V_{D D}+.3$
Operating Temperature
Plastic Package ....... -40 to $+85^{\circ} \mathrm{C}$
Ceramic Package ...... -55 to $+125^{\circ} \mathrm{C}$
Storage Temperature ..... - 65 to $+125^{\circ} \mathrm{C}$

NOTE:Stresses above those listed under"Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {DD }}$ |  | 5 |  | 10 | V |
| Supply Current | IDD | $V_{D D}=5$ |  |  | 900 | $\mu \mathrm{A}$ |
| Input High Level | $\mathrm{V}_{\mathrm{IH}}$ | entire $V_{\text {DD }}$ range | . 75 V DD |  | VDD | V |
| Input Low Level | $\mathrm{V}_{\text {IL }}$ |  | VDD-12 |  | . $25 \mathrm{~V}_{\text {DD }}$ | V |
| Input Leakage | IL |  |  |  | 5 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{1}$ |  |  |  | 5 | pf |
| Row Output High (Sel) | $\mathrm{V}_{\mathrm{OH}}$ |  |  | VDD |  | V |
| Row Output Low (Sel) | VOL |  |  | 0 |  | V |
| Row Output High (Unsel) | VOUH |  |  | . 75 VDD |  | V |
| Row Output Low (Unsel) ${ }^{1}$ | VOUL |  |  | . 25 VDD |  | V |
| Column Output High | $\mathrm{V}_{\mathrm{OH}}$ |  |  | VDD |  | V |
| Column Output Low | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0 |  | V |
| Column Output (Unsel) | VOM |  |  | . 5 VDD |  | V |
| Data Output High Level | $\mathrm{V}_{\mathrm{OH}}$ | $40 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| Data Output Low Level | VOL | $\mathrm{I}_{\mathrm{L}}=1.6 \mu \mathrm{~A}$ |  |  | . 4 | V |
| Row Output Impedance | ROUTR | $\mathrm{LL}=10 \mu \mathrm{~A}$ |  |  | 10 | $\mathrm{K} \Omega$ |
| Column Output Impedance | ROUTC | $\mathrm{LL}=10 \mu \mathrm{~A}$ |  |  | 40 | $\mathrm{K} \Omega$ |
| Offset Voltage | VOFF |  |  |  | 50 | mV |

NOTE 1: See Output Waveforms

DYNAMIC ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$; VDD $=+5 \mathrm{~V}$ unless otherwise specified.

| PARAMETER | SYMBOL | MIN. | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Select enable time, chip select falling edge to clock falling edge | ten | 500 |  | nsec |
| Data Setup time, data valid prior to clock falling edge | tsu | 100 |  | nsec |
| Data hold time, data valid after clock falling edge | $\mathrm{th}_{\mathrm{H}}$ | 10 |  | nsec |
| Output Prop delay, clock-falling edge to data output valid | taCCESS |  | 200 | nsec |
| Disable time, chip select rising edge to data output hi-impedance | ${ }^{\text {t }}$ IS |  | 200 | nsec |
| Deselect time delay from clock falling edge to chip select rising edge | tend | 250 |  | nsec |



TIMING DIAGRAM


## SELECT AND MODE CONTROL

There are four modes of operation in the 0515:

1. Write buffer mode
2. Read buffer mode
3. Initialization mode - blank display
4. Initialization mode - visible display

A serial data string is presented to the Data In terminal for any operation. The data format is shown below:

| FIRST $\rightarrow$, $/$,,$T$, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 123 | 45 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 |
| Row Control (8 rows) | Mode control |  | Column Select ( 25 columns) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## ROW CONTROL

Data bits 1, 2, and 3 represent the address of the row to be selected or the total number of rows to be selected minus 1 depending on the mode controls. The row control information is in binary and controls 8 rows from 0 through 7. Data bit 1 is the MSB and data bit 3 is the LSB.

## MODE CONTROL

Data bits 4 and 5 represent the operational mode to be selected. Each mode is described separately in the Operational Mode Section.

## Data bit 4 5

Write into RAM storage buffer
Read from RAM storage buffer
Initialization with blank display
Initialization with visible display

## COLUMN SELECT

Data bits 6 through 30 represent the 25 individual column bits in the addressed row (bits 1-3) while in the write mode. Data bit 6 corresponds to column 1, data bit 7 corresponds to column $2 \ldots$, data bit 30 corresponds to column 25.

## OPERATIONAL MODES

1. Initialization Mode:

There are two modes available for initialization of the 0515. The main purpose for initialization is to define the total number of rows to be used in the display, and to make the display visible or blank.
a. Initialization with Blank Display (Bit $4=1$, Bit $5=0$ )

When this mode is selected, the display is blanked out and the total number of rows are selected via data bits 1,2 , and 3 . Column information may or may not be provided. If the column information is provided via data bits 6 through 30 , this mode also acts as a write into RAM storage mode writing a row of data into the RAM at the row selected by data bits 1, 2 and 3. (i.e., the last row of the display).
b. Initialization with Visible Display (Bit $4=1$, Bit $5=1$ )

In this mode, the first three data bits represent ( $\mathrm{N}-1$ ) where N is the total number of rows used in the display. Also it enables the display information to become visible. This mode can be terminated after five data bits, otherwise, it will read the column information of the row that is selected via the data-out line on successive clock inputs (i.e., the last row of the display).

## 2. Write Mode (Bit $4=0$, Bit $5=0$ )

This mode is used to write or update the data into the $8 \times 25$ RAM storage. Row address is provided by row control data bits 1,2 , and 3 , while 25 bit data for each column is provided via data bit 6 through bit 30 . The display can be made visible or blank depending upon the initialization mode previously selected.
3. Read mode (Bit 4 $=0$, Bit $5=1$ )

This mode is used to read the data from the $8 \times 25$ RAM storage and sequentially display it on the Data Out terminal. Row address is provided by row control data bits $1,2 \& 3$.
For each row address, column data is shifted serially on Data Out terminal from column 25 to column 1 on each successive clock.

## 4. Typical Mode Sequence

With power on, the display shows random data on the display. The initialization with blank display mode can be selected and the first write can be made on the last row during the same cycle by providing column data on bit 6 through bit 30 . Additional write modes will be selected to write into all the rows in the same manner. Once the final row is written, an initialization mode with visible display must be selected.

TYPICAL MODE SEQUENCE \& TIMING


NOTE 1: SEE EXPANDED TIMING BELOW

EXPANDED INITIALIZATION/WRITE WITH BLANK DISPLAY (30 BITS)


## SYNCHRONIZATION AND CASCADING

To cascade a number of 0515 s , which share rows, all units must be synchronized. This can be done by driving each Osc pin of the 0515 with the same external signal and initializing all units at the same time.

In Figure A, the 0515 is used to drive 8 rows $\times 25 \mathrm{~N}$ columns. Rows from one unit are tied to the display and rows on the other units are not used. The chip select signal also controls all the 0515 s at the same time on Data In pins. The different data (column data) is presented by the data bus to control different columns. In the initialization mode all 0515 s must be presented the same data on Data In pins by software. Alternatively, a common data line and individual chip selects could be used.

Theoretically any number of 0515 s can be cascaded together as shown. In reality, it depends on the characteristics of the display and the application. In a similar manner, one can utilize a number of 0515 s to drive 16 rows $\times \mathrm{m}$ column displays. For each $8 \times 25$ block, one 0515 is required as shown in Figure $B$.


Figure A


Figure $\mathbf{B}$

## SIGNAL DESCRIPTION

Row 0 - Row 7; Pin 1 - Pin 8 (Outputs): These eight outputs can be connnected directly to the row pins (backplanes) of the display.

Col 1 - Col 25; Pin 9 - Pin 19, Pin 21 - Pin 34 (Outputs): These twenty five outputs can be connected directly to the column pins of the display.

GND; Pin 20: Ground for display and display driver.
VDD; Pin 40: Most positive supply for the display and display driver.
Data Out; Pin 35 (Output): The Data Output pin produces data serially from the RAM buffer during the read buffer mode.
$\overline{\mathbf{C S}}$; Pin 36 (Input): The chip select input enables all operating modes of 0515 when $\overline{\mathrm{CS}}$ is low.
Data In; Pin 37: The data input pin is used for loading the RAM buffer data serially from an external system. Positive logic is used and a logic 1 makes a pixel visible.
Clock; Pin 38 (Input): Negative going edge on this pin clocks the data in or out, depending on the mode.
OSC; Pin 39 (Input): The timing for refresh waveforms for the LCD is determined by a capacitor connected to this pin. An external signal should be used to synchronize the oscillators while cascaded.

## OSCILLATOR FREQUENCY

To determine the proper frequency of operation, one must consider:

1) the external frequency is divided by two on-board.
2) number of backplanes selected (rows), and
3) 30 Hz minimum no-flicker frequency.
$f=\frac{1}{2 \times N \times 30}$

The external capacitor which will produce $f$ is:

$$
f=\frac{1}{50 K \times C}
$$

where the value of $C$ is in microfarads
Example: 8 backplanes, $\frac{1}{2 \times 8 \times 30}=\frac{1}{50 \mathrm{~K} \times \mathrm{C}}$, yields $\mathrm{C}=.01$ microfarads

## LCD DRIVER NOTES

1. RMS Drive Voltages: The On and Off RMS drive voltages supplied to each pixel by the 0515 depend on the number of backplanes, N , as follows:

$$
\begin{aligned}
& V_{R M S} O N=\frac{V_{D D}}{4} \sqrt{\frac{N+15}{N}} \\
& V_{R M S} O F F=\frac{V_{D D}}{4} \sqrt{\frac{N+3}{N}}
\end{aligned}
$$

The 0515 generates on-chip all required voltages to drive a multiplexed LCD with the $\mathrm{V} / 4$ drive scheme. The $\mathrm{V} / 4$ scheme requires the following voltages to be derived (when VDD is the supply voltage):

$$
\begin{gathered}
\mathrm{VDD} \\
.75 \mathrm{VDD} \\
.5 \mathrm{VDD} \\
.25 \mathrm{VDD} \\
0
\end{gathered}
$$

Note if the display requires a swing more negative than system ground, the VDD is tied in common with system VDD and the GND is taken sufficiently lower than system GND to provide the required swing. (The user must ensure that the 0515's $V_{\text {IL }}$ spec is not violated and that $V_{\text {OL }}$ 's can be read by the system.) Waveforms for the V/4 display drive scheme are shown below:

TYPICAL OUTPUT WAVEFORMS

2. Temperature Compensation: The 0515 can be used with displays requiring temperature compensation. The technique is to select a PTC (Positive Temp Compensation) thermistor with a temperature response which complements that of the display. The thermistor is inserted between the 0515's VSS and the negative reference source.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## Intelligent LCD

## Dot Matrix Controller/Driver

## DESCRIPTION

Hughes' 0550 and 0551 Chip Set will drive a $5 \times 7$ or $5 \times 8$ liquid crystal dot matrix of up to 32 characters. Control of the display is handled through an 8 bit bidirectional I/O port. The chip set handles character decode, display manipulation, cursor control, and all display drive functions including refresh and generation of multiple-level AC waveforms.
The 0550/0551 is available in a 40 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- CMOS circuitry Low power dissipation Wide supply variation High noise immunity
- Microcomputer compatible
- ASCII input format
- Display of 64 different characters
- Control of up to a 32 character display
- Generation of all drive waveforms
- Automatic refresh
- Cursor control

0550
PIN CONFIGURATION


- Display manipulation instructions to accomplish:

Shift
Rotate
Blank
Blink
Fast load
Power down

- Instructions to control output of:

Characters
Cursor position
Display control flags
Busy status

| + $\mathrm{V}_{\mathrm{CC}}$ (Pos. Supply) | $\square 1 \cdot$ | 40 |  | Col 1 |
| :---: | :---: | :---: | :---: | :---: |
| Data In | $\square 2$ | 39 |  | Col 2 |
| Clock | $\square 3$ | 38 |  | Col 3 |
| LCD $\Phi$ | $\square 4$ | 37 |  | Col 4 |
| - $\mathrm{V}_{551}$ (Neg Supply) | $\square 5$ | 36 | 1 | Col 5 |
| Data Out | $\square$ | 35 |  | Col 6 |
| Col 34 | 7 | 34 |  | Col 7 |
| Col 33 | $\square 8$ | 33 |  | Col 8 |
| Col 32 | 9 | 32 |  | Col 9 |
| Col 31 | $\square 10$ | 31 |  | Col 10 |
| Col 30 | $\square 11$ | 30 |  | Col 11 |
| Col 29 | 12 | 29 |  | Col 12 |
| Col 28 | 13 | 28 |  | Col 13 |
| Col 27 | $\square 14$ | 27 |  | Col 14 |
| Col 26 | $\square 15$ | 26 |  | Col 15 |
| Col 25 | $\square 16$ | 25 |  | Col 16 |
| Col 24 | $\square 17$ | 24 |  | Col 17 |
| Col 23 | $\square 18$ | 23 |  | Col 18 |
| Col 22 | $\square 19$ | 22 |  | Col 19 |
| Col 21 | 20 | 21 |  | Col 20 |

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage, (+VDD) ....... -3 V to +13 Volts
Input Voltage, $\left(\mathrm{V}_{1}\right) \ldots . . . . . . . \mathrm{V}_{\mathrm{DD}}-15$ to $\mathrm{V}_{\mathrm{DD}}+.3$ Volts
Operating Temperature, (TOP)
Plastic Package ........... -40 to $+85^{\circ} \mathrm{C}$
Ceramic Package ........ -55 to $+125^{\circ} \mathrm{C}$
Storage Temperature, (TSTO) .. -50 to $+125^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at TA $=+25^{\circ} \mathrm{C}$ unless otherwise specified ( $-V_{B U S}$ pin is considered GND) VDD = VCC + VDIS.

| PARAMETER | SYMBOL | CONDITION | MIN. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Environmental Power Supply Voltage | +V ${ }_{\text {DD }}$ |  | 5 | 10 | V |
| Power Supply Current (0550 and 0551) | IDD | Operating at 5V |  | 750 | $\mu \mathrm{A}$ |
| Quiescent Current (0550 and 0551) | ${ }^{\prime} \mathrm{Q}$ | 5V, Power Down Mode Inputs at Either Supply ${ }^{1}$ |  | 20 | $\mu \mathrm{A}$ |
| Inputs - 550 | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}}=3$ to 10 V | .8VDD | VDD | V |
| High Level $0550$ | VIL | 8 Data Bus | 0 | . 5 V DD | V |
| Low Level $\quad 8$ Data Bus | VIL | $\overline{\mathrm{CS}}, \overline{\mathrm{MRD}}, \overline{\mathrm{MWR}}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-15}$ | . $5 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Leakage $\quad \frac{C S}{M R D}$ | IL | $V_{I N}=0, V_{D D}=10$ |  | 5 | $\mu \mathrm{A}$ |
| Capacitance $\overline{\text { MWR }}$ | $\mathrm{CIN}^{\text {IN }}$ |  |  | 5 | pf |
| Inputs - 551 <br> High Level $0551$ | $\mathrm{V}_{\mathrm{IH}}$ |  | . 8 V DD | VDD | V |
| Low Level $\quad$ Inputs | VIL |  | $V_{D D}{ }^{-15}$ | . 5 V DD | V |
| Leakage LCD ${ }^{\text {a }}$ | LL | $\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\mathrm{DD}}=10$ |  | 5 | $\mu \mathrm{A}$ |
| Capacitance Clock . | CIN |  |  | 5 | pf |
| $\left.\begin{array}{ll}\text { Outputs } & \text { Signals to } \\ \text { High Level } & 0551 \\ \hline\end{array}\right\}$ | VOH |  | $\mathrm{V}_{C C}{ }^{-.} 05$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Low Level $\quad$ LCD $\Phi$ | $\mathrm{V}_{\mathrm{OL}}$ |  | - ${ }_{\text {DIS }}$ | $-\mathrm{V}_{\text {DIS }}+.05$ | V |
| Impedance Clock | RON | $5 \mathrm{~V}, \mathrm{I}=100 \mu \mathrm{~A}$ |  | 3 | $\mathrm{K} \Omega$ |
| Column Drive Impedance | ROUT | 5 V |  | 40 | $\mathrm{K} \Omega$ |
| Row Drive Impedance | ROUT | 5 V |  | 10 | $\mathrm{K} \Omega$ |
| Bus Drive High | $\mathrm{V}_{\mathrm{IH}}$ | $5 \mathrm{~V}, \mathrm{I}=1.6 \mathrm{~mA}$ source | 4 |  | V |
| Bus Drive Low | VIL | $5 \mathrm{~V}, \mathrm{I}=1.6 \mathrm{~mA}$ sink |  | . 4 | V |
| Timing (See Note 2) Data Set-up Time | ${ }^{\text {t }}$ D | Data valid to $\overline{\mathrm{MWR}}$ fall | 20 |  | nsec |
| Data Hold Time | tDH | $\overline{M W R}$ pulse to data change | 75 |  | nsec |
| $\overline{M W R}$ Pulse Width High | tpWH |  | 600 |  | nsec |
| $\overline{\text { MWR Pulse Width Low }}$ | tPWL |  | 600 |  | nsec |
| $\overline{\text { MRD Delay }}$ | tPD | $\overline{\mathrm{MRD}}$ fall to data valid | 600 |  | nsec |
| $\overline{\text { MRD Pulse Width High }}$ | tPWH |  | 600 |  | nsec |
| $\overline{\text { MRD }}$ Pulse Width Low | tPWL |  | 600 |  | nsec |

NOTE 1 - Oscillator high if driven
NOTE $2-\overline{M W R}$ and $\overline{M R D}$ negative pulses assumed to be coincident with or narrower than $\overline{\mathrm{CS}}$ negative pulse


## SYSTEM BLOCK DIAGRAM


(See Operating Notes, page 8, Variable Resistor (item 2) and Power Supply (item 4).

INPUT TIMING — 0550


## OUTPUT TIMING — 0550



Table 1

| Description | OP Code 76543210 (see note 1) | HEX <br> Code |  | Input or Output | Immed. Exec. | Creates Short Busy | Creates Long Busy | Not During PD | Not During Busy |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load Character | $\begin{gathered} \text { 001XXXXX } \\ \text { to } \\ 010 X X X X X \end{gathered}$ | $\begin{aligned} & 20 \\ & \text { to } \\ & 5 \mathrm{~F} \end{aligned}$ |  | 1 | - | - | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Load Cursor Location | 000XXXXX | $\begin{aligned} & 00 \\ & \text { to } \\ & 1 F \end{aligned}$ |  | 1 | $\checkmark$ | - | - | - | (see note 2) |
| Set Display Control Flag | 011XXXXY | $\begin{aligned} & 60 \\ & \text { to } \\ & 71 \end{aligned}$ |  | 1 | $\checkmark$ | - | - | - | - |
| Blink Cursor | $\begin{aligned} & 01100000 \text { - off } \\ & 01100010 \text { - on } \end{aligned}$ | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | 0 |  |  |  |  |  |  |
| Blink Display | $\begin{aligned} & 01100011 \text { - off } \\ & 01100011 \text { - on } \end{aligned}$ | $\begin{aligned} & 62 \\ & 63 \end{aligned}$ | 1 |  |  |  |  |  |  |
| Auto/Inc Dec | $\begin{aligned} & 01100100 \text { - off } \\ & 01100101 \text { - on } \end{aligned}$ | $\begin{aligned} & 64 \\ & 65 \end{aligned}$ | 2 |  |  |  |  |  |  |
| Up/Down | $\begin{aligned} & 01100110 \text { - off } \\ & 01100111 \text { - on } \end{aligned}$ | $\begin{aligned} & 66 \\ & 67 \end{aligned}$ | 3 |  |  |  |  |  |  |
| Blank Display | $\begin{aligned} & 01101000 \text { - off } \\ & 01101001 \text { - on } \end{aligned}$ | $\begin{aligned} & 68 \\ & 69 \end{aligned}$ | 4 |  |  |  |  |  |  |
| Visible Cursor | $\begin{aligned} & 01101010 \text { - off } \\ & 01101011 \text { - on } \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 71 \end{aligned}$ | 5 |  |  |  |  |  |  |
| Cursor Type | $\begin{aligned} & 01101100 \text { - off } \\ & 01101101 \text { - on } \end{aligned}$ | $\begin{aligned} & 72 \\ & 73 \end{aligned}$ | 6 |  |  |  |  |  |  |
| Busy | Output Only | - | 7 |  |  |  |  |  |  |
| Rapid Load | $\begin{aligned} & 01101110 \text { - off } \\ & 0110.1111 \text { - on } \end{aligned}$ | $\begin{aligned} & 76 \\ & 77 \end{aligned}$ | - |  |  |  |  |  |  |
| Power Down | $\begin{aligned} & 01110000 \text { - off } \\ & 01110001 \text { - on } \end{aligned}$ | - | - |  |  |  |  |  |  |
| Get Character | 10000100 | 84 |  | 0 | $\checkmark$ | - | - | $\sqrt{ }$ (see note 3) | $\sqrt{ }$ (see note 3) |
| Get Cursor Location | 10000010 | 82 |  | 0 | $\checkmark$ | - | - | - | - |
| Get Display Control Flags | 10000001 | 81 |  | 0 | $\checkmark$ | - | - | - | - |
| Inc/Dec Cursor | 1000100X | $\begin{aligned} & 88 \\ & 89 \end{aligned}$ |  | 1 | $\checkmark$ | - | - | - | $\begin{gathered} V \\ \text { (see note 2) } \\ \hline \end{gathered}$ |
| Shift Right | 10001111 | 8F |  | 1 | - | - | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Shift Left | 10001101 | 8D |  | 1 | - | - | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Rotate Right | 10001110 | 8E |  | 1 | - | $\checkmark$ | - | $\checkmark$ | $\checkmark$ |
| Rotate Left | 10001100 | 8C |  | 1 | - | $\checkmark$ | - | $\checkmark$ | $\checkmark$ |
| Clear | 10001010 | 8A |  | 1 | - | - | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Reset Busy (Abort) | 10001011 | 8B |  | 1 | $\checkmark$ | - | - | - | - |

NOTE: 1. Associated Bus Line for display control flags. Status appears on Bus Line on $\overline{M R D}$ input following a get control flags instruction.
2. Only if busy is due to Load Character.
3. See Instruction Set for special precautions.
$X=$ Variable Data $Y=$ Flag State
Short Busy is 5 to 10 periods of master oscillator, or $125 \mu \mathrm{sec}$. at 82 KHz . Long Busy is up to 160 periods of master oscillator, or 2 msec . at 82 KHz . Input Instructions are accomplished when $\overline{M W R}$ and $\overline{C S}$ are held low. Output Instructions are accomplished when MRD and $\overline{\mathrm{CS}}$ are held low. (An output instruction must have been previously written.)

## DISPLAY DRIVE L®I REQUIREMENTS

| Number ot Characters | $x^{2}+8$ | $16$ | $20$ | - $-32->$ |
| :---: | :---: | :---: | :---: | :---: |
| Number of 0550 Required | 1 | 1 | 1 | 1 |
| Number of 0551 Required | 1 | 2 | 3 | 5 |

## Load Character

This instruction loads a specific character into a previously specified location. The instruction code is $0 X X X X X X X$ where the 7 bit ASCII data must be the 64 character subset corresponding to hex addresses 20 through 5F. This instruction creates a long busy and cannot be performed during an existing busy condition or a power down. During the busy time, the ASCII data is loaded into a memory location which corresponds to the display position held in the cursor location register.

## Load Cursor Location

This instruction sets the cursor location. The instruction code is 000XXXXX where XXXXX can be any binary number 0 through 31. The cursor location serves as a pointer to one of the 32 display positions. Zero corresponds to the 1st location and 31 corresponds to the 32nd location. The left most position is the 0 location and displays of less than 32 characters use positions $0,1,2 \ldots . \mathrm{N}$.

## Set Display Control Flag

This instruction sets or resets the individual flags which control the display and enable special instructions. The instruction code is 011 XXXXY , where the XXXX is a binary number 0 through 8 which corresponds to one of the 9 flag registers, and the $Y$ is the flag state. Table II gives the flag, the flag address, and the I/O bus on which the flag contents appear after the get display control flag instruction.

## Get Character

This instruction enables an output command ( $\overline{\mathrm{MRD}}=0$ ) to fetch the ASCII code for the character pointed to by the cursor location register. After a load cursor location instruction, a time of 160 oscillator periods must be allowed before the Get Character instruction will output correct data. Bus 7 contains the Busy status.

## Get Cursor Location

This instruction enables a subsequent output command $\overline{\mathrm{MRD}}=0$ ) to fetch the cursor location. Bus 0-4 contain the cursor location, Bus 5-6 float, and Bus 7 contains the Busy status.

## Get Display Control Flags

This instruction enables an output command $\overline{(\overline{M R D}}=0)$ to fetch the status of the display control flag registers. See the Instruction Set Table on page 4 for details of the positioning of the flags on the bus.
Note: Any "Get" command need be given only once. Being stored on the chip, it may be used until a different "Get" instruction is needed.

## Inc/Dec Cursor

The instruction code is 1000100X, where $X=1$ will cause an immediate advancement of the cursor one position to the right, and $X=0$ will cause an immediate advancement of one position to the left.

## Shift

The shift right (left) instruction advances every character right (left) by one position and loads a blank into the first (last) position.

## Rotate

The rotate right (left) instruction advances every character right (left) by one position and moves the last (first) character to the first (last) position.

## Clear

This instruction loads a blank into every display location.

## Reset Busy

This instruction aborts any instruction execution which has caused a busy signal, resets the busy flag, and allows the immediate loading of any instruction. Of course the aborted instruction may or may not have been completed.

## TYPICAL OUTPUT WAVEFORMS



## SAMPLE PROGRAMS

Initialize - This sequence, performed after system power up, will initialize everything, blank the cursor and set it at the left most position, and be ready for character loading from left to right.


Rapid Load Display - This sequence will display a 16 character message using the rapid load feature. Assume initialization was done as in example.


## Blink Cursor

A "1" in this flag register causes the cursor (the position pointed to by the cursor location register) to blink at approximately 1 Hz . The cursor visible flag must be set. The blinking is an on/off flashing for the underline cursor or an alternation between the character and solid fill (all 35 dots) for the full character cursor.

## Blink Display

A "1" causes the entire display to flash on and off at approximately 1 Hz .

## Auto Inc/Dec.

A " 1 " in this flag register causes the cursor location register to automatically be changed by one every time a character is read from or written to the character register. (See Up/Down flag.)

## Up/Down

A " 1 " ("0") in this flag register works in conjunction with the Auto Inc/Dec flag to cause automatic incrementing (decrementing) of the cursor location register when a character is written to or read from the 0550.

## Blank Display

A "1" in this flag register blanks the display, but leaves the display memory intact.

## Visible Cursor

A " 1 " in this flag register causes the cursor (the position stored in the cursor location register) to be visible. The cursor cannot be blinked by the Cursor Blink flag unless it is made visible.

## Cursor Type

A " 1 " in this register selects an underline on row 8 for the cursor, and a " 0 " selects a filled character, all 35 dots visible.

## Power Down

A " 1 " in this flag register stops the oscillator and opens a switch in the resistor divider used in the multiple voltage generator circuit, so all LCD drive signals rise to the positive supply. To ensure ultra low power, the inputs should be near the power rails, and, if driven, OSC should be held high. During this condition memory is not lost, but the circuit will not respond properly to some instructions. See Table 1.

## Busy

The busy state means the circuit is processing a previous instruction and cannot be given certain other instructions (see Table 1 for details). Busy status will appear on Bus 7 during all output instructions, (hex. code 81, 82, and 84).

## Rapid Load

A " 1 " in this flag register stops the oscillator and resets the circuit. Each character load instruction loads a character starting with the 31st location until the mode is terminated. Rapid load can be initiated at any time and creates a busy signal. The Rapid Load instruction needs 32 loads to function properly. No other instructions should be given during a rapid load sequence. Rapid loading does not change the cursor location.

## OPERATING NOTES

## 1. Oscillator

The on-chip oscillator is controlled by an external capacitor. The frequency must be high enough (at least 50 KHz ) to ensure a flicker free display. The recommended frequency is 82 KHz for 64 Hz update rate and 1 Hz blink rate. The typical capacitor value is 50 pf when using a $1 \mathrm{~m} \Omega$ resistor.

## 2. The Variable Resistor

The variable resistor indicated in the system block diagram may not be necessary, but could assist in display drive optimization and is also meant to imply possible temperature compensation. The resistor may need capacitor bypass.

## 3. Input Signals

The 0550 will interface with signals that come from circuits with different power supply magnitudes, either higher or lower. The constraints are (1) no signal should go more positive than the positive supply (therefore positive common is recommended) and (2) input levels must be satisfied. Input swings which are more negative than supply are allowed and input levels are biased toward the positive supply. Note that input levels are referenced to $V_{D D}=\left(V_{C C}-\left(-V_{D I S}\right)\right)$.

## 4. Power Supply Voltages

Two negative voltages are supplied to this chip. The microcomputer ground ( $-\mathrm{V}_{\mathrm{BUS}}$ ) is used for the low output level on the I/O bus. The negative display supply ( $-\mathrm{V}_{\text {DIS }}$ ) is chosen to give proper levels to the LCD. -VDIS must be equal to or lower than -VBUS.

## 5. Initialization

This circuit doesn't power up in a particular state. The recommended power up sequence is a reset busy instruction (not necessary if a long busy time period is allowed to pass), setting of all display control flags, and a clear instruction.

## 6. Cascading Chips

If a display of over 32 characters is being driven and row lines are shared, two 0550's can be synchronized by giving them a fast load instruction simultaneously, and driving their oscillator pins with a common signal. The row drivers of one 0550 need not be used.

## 7. RMS Drive Voltages

The RMS voltages supplied to the LCD by the 0550 and 0551 Chip Set are as follows:
$\mathrm{V}_{\mathrm{DD}}=$ voltage across chip, ( $\left.\mathrm{V}_{C C}+\mathrm{V}_{\mathrm{DIS}}\right)$
$V_{\text {RMS }}$ on $=.424 \mathrm{VDD}$
$V_{\text {RMS }}$ off $=.293$ VDD

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUCHES SOLID STATE PRODUGTS

In Europe: Hughes Solid State Products

## DESCRIPTION

Hughes' Intelligent Controller Evaluation Kit allows ease of design by providing a p.c. board with a complete interface circuit between 16 character dot matrix Liquid Crystal Display and the Hughes' 0550/0551 Intelligent LCD Controller/Driver.
The p.c. board provides extra space (wire wrap) for users interface. Control of the display is handled through an 8 bit bi-directional I/O port. Completed circuit handles character decode, display manipulation, cursor control and all drive functions including refresh and generation of multi-level AC waveforms.

## FEATURES

- Low power CMOS circuitry with power down mode
- Microprocessor compatible parallel interface
- $5 \times 7$ dot matrix; 16 character display
- ASCII input format
- Generation of all drive waveforms
- Cursor control
- Display manipulation, Instruction to accomplish shift, rotate, blank, blink, fast load, and power down
- Instructions to control output of characters, cursor position, display control flags, and busy status, etc.
- $113 / 4^{\prime \prime} \times 23 / 4^{\prime \prime}$ p.c. board with users circuit space
- Low cost


## P.C. BOARD OUTLINE DRAWING



Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUGTS

## TABLE OF CONTENTS



## 1800 CMOS Microprocessor Family $256 \times 4$ Static RAM

$256 \times 4$ Static RAM - 1822C

## DESCRIPTION

Hughes' 1822C is a static CMOS Random Access Memory organized as 256 words of 4 bits. The 1822C has separate data inputs and outputs and operates over a 4-6.5 voltage supply, (VDD).
Two chip selects (CS 1 and CS 2) are provided to simplify expansion within a memory system. The Output Disable (OD) signal controls the output data disabling and is useful in Wire - OR connections and Common Input/Output systems.
The address is decoded on the chip to access a four bit data word. When the chip is selected $\overline{\text { (CS } 1}=$ low and CS $2=$ high) and the Output Disable signal is low (VSS), the accessed data appears on the data output lines (DO 0-DO 3) and remains until OD goes high or the device is deselected ( $\overline{\text { CS } 1}=$ high or CS $2=$ low). After valid data appears, the address inputs may be changed immediately to select another data word.
To write information, a valid address and data word is presented to the 1822 C with the memory write enabled ( $R / \bar{W}=$ low $)$, and the chip selected. When using a common input/output data bus, the Output Disable signal must be high.
The 1822C is available in a 22 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( P suffix), cerdip (Y suffix), or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static CMOS Circuitry - Low Quiescent and Operating Power
- Interfaces Directly to 1802A Microprocessor - No Precharge or Clock Required
- Fast Access Time

250 ns at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$

FUNCTONAL DIAGRAM


PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range (TA)
Ceramic Package -55 to $+125^{\circ} \mathrm{C}$
Plastic Package ......................... -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All Voltage values referenced to V SS terminal) 1822C
-0.5 to +7 Volts
Storage Temperature Range (Tstg) $\ldots .$. . -65 to $+150^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING CONDITIONS at TA = Full Package Temperature Range



NOTES: 1. Typical Values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal VDD. 2. Outputs are open circuited; cycle time $=1 \mu \mathrm{~s}$.

## DYNAMIC ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VDD}+5 \%, \mathrm{tr}, \mathrm{tf}=\mathbf{2 0 n s}$. See Timing Diagram

| CHARACTERISTICS | VDD |  | 1822 C |  | NITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T | (V) | Min 3 | Typ. 4 | Max | NITS |
| Read Cycle Times |  |  |  |  |  |
| Read Cycle, trC | 5 | 450 | 300 | - | ns |
| Access from Address, tADA | 5 | - | 250 | 450 | ns |
| Output Valid from Chip-Select 1, tDOA1 | 5 | - | 100 | 450 | ns |
| Output Valid from Chip-Select 2, tDOA2 | 5 | - | 100 | 450 | ns |
| Output Active from Output Disable, tDOA3 | 5 | - | 75 | 200 | ns |
| Output Hold from Chip-Select 1, tDOH1 | 5 | 20 | - | - | ns |
| Output Hold from Chip-Select 2, tDOH2 | 5 | 20 | - | - | ns |
| Output Hold from Output Disable, tDOH3 | 5 | 20 | - | - | ns |
| Write Cycle Times |  |  |  |  |  |
| Write Cycle, tWC | 5 | 500 | 300 | - | ns |
| Address Set-up, tAS | 5 | 200 | - | - | ns |
| Write Recovery, tWR | 5 | 50 | - | - | ns |
| Write, Width, tWRW | 5 | 250 | 70 | - | ns |
| Data input set-up, tDIS | 5 | 250 | 70 | - | ns |
| Data input Hold, tDIH | 5 | 100 | 70 | - | ns |
| Chip Select 1 Set-up, t̄̄SS1 | 5 | 250 | 100 | - | ns |
| Chip-Select 2 Set-up tCSS2 | 5 | 250 | 100 | - | ns |
| Output Disable Set-up toDS | 5 | 200 | - | - | ns |

[^2]Read cycle waveforms and timing diagram.


Write cycle waveforms and timing diagram.


NOTE 5: tODS is required for common I/O operation only; for separate I/O operations, Output Disable is Don't Care.

Low $V_{D D}$ data retention waveforms and timing diagram.


NOTE 6: $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}>1 \mu \mathrm{~S}$

## SIGNAL DESCRIPTION

MA 0-MA 7: The eight input address lines select one of 256 four bit words. They are statically decoded on the chip to access the memory array.
DI 0-DI 3: These four data inputs are read into the memory when the chip is selected and the Memory Write control ( $\mathrm{R} / \overline{\mathrm{W}}=$ low) is asserted.

DO 0-DO 3: These four data outputs reflect the accessed data when the chip is selected and the Output Disable control is inactive ( $\mathrm{OD}=\mathrm{low}$ ).

CS 1, CS 2: These two input chip select signals enable the RAM when CS1 is low and CS 2 is high. OD, R/产: These two input controls determine the mode of memory operation. Output Disable signal (OD) is inactive when performing a Read operation and enables the Data Output (DO 0-DO 3) three-state drivers. The Memory Write signal $(R / \bar{W})$ is activated to perform a Write operation. A detailed control table follows:

OPERATIONAL MODES

| Mode | Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Chip Select 1 CS 1 | Chip <br> Select 2 CS 2 | Output <br> Disable <br> OD | $\begin{aligned} & \text { Read } \\ & \text { Write } \\ & \text { R/ } \end{aligned}$ |  |
| Read | 0 | 1 | 0 | 1 | Read |
| Write | 0 | 1 | 0 | 0 | Data Input |
| Write | 0 | 1 | 1 | 0 | High Impedance |
| Standby | 1 | X | X | X | High Impedance |
| Standby | X | 0 | X | X | High Impedance |
| Output Disable | X | X | 1 | X | High Impedance |

Logic $1=$ High; Logic $0=$ Low; $\mathrm{X}=$ Don't Care
NOTES: 1 . When using an 1802A CPU controlled system, $\overline{M W R}$ is connected to $R / \bar{W}$ and $\overline{M R D}$ is connected to OD.
2. For $T^{2} \mathrm{~L}$ interfacing an external pull-up is recommended at each input.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## 1800 CMOS Microprocessor Family <br> $128 \times 8$ Static RAM

## 128 x 8 Static RAM - 1823C <br> DESCRIPTION

Hughes' 1823C is a static CMOS Random Access Memory organized as 128 words of 8 bits. The 1823 has 8 common data input and output terminals and operates over a 4-6.5 voltage supply, (VDD).
Five chip selects (CS 1, $\overline{\mathrm{CS} 2}, \overline{\mathrm{CS} 3}, \mathrm{CS} 4$ and $\overline{\mathrm{CS} 5}$ ) are provided to simplify expansion within a memory system. The Memory Read (MRD) signal controls the output data enabling and is useful in direct connection to a processor bidirectional data bus.
The address is decoded on the chip to access an 8 bit data word. When the chip is selected ( $\overline{C S} 2$, $\overline{\mathrm{CS} 3}$ and $\overline{\mathrm{CS} 5}=$ low and CS 1 and CS $4=$ high ) and the $\overline{\mathrm{MRD}}$ signal is low (VSS) the accessed data appears on the data output lines (DO 0-DO 7). They remain valid until $\overline{M R D}$ goes high or the device is de-selected. After valid data appears, the address inputs may be changed immediately to select another data word.
To write information a valid address and data word is presented to the 1823 C with the Memory Write enabled ( $\overline{\mathrm{MWR}}=$ low), and the chip selected. During a write operation, the $\overline{\mathrm{MRD}}$ signal must be high.
The 1823C is available in a 24 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static CMOS Circuitry
- Byte wide organization
- Interfaces directly to 1802A and most microprocessors.
- Fast access time 250ns at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$

FUNCTIONAL DIAGRAM


- Low quiescent and operating power
- No precharge or clock required
- Industry standard pinout

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

## Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) <br> Ceramic Package ................... -55 to $+125^{\circ} \mathrm{C}$ <br> Plastic Package ..................... -40 to $+85^{\circ} \mathrm{C}$ <br> DC SUPPLY-Voltage Range (VDD) <br> (All voltage values referenced to VSS terminal) <br> 1823C .............................. . -0.5 to +7 Volts <br> Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) $\ldots .-65$ to $+150^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING CONDITIONS at TA = Full Package Temperature Range



[^3]2. Outputs open circuited; cycle time $=1 \mu \mathrm{~s}$
3. Time required by a limit is to allow for the indicated function.


Figure 1 - Read cycle waveforms and timing diagram.


Figure 2 - Write cycle waveforms and timing diagram.


NOTE 6: $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}>1 \mu \mathrm{~S}$
Figure 3 - Low VDD data retention waveforms and timing diagram.

## SIGNAL DESCRIPTION

MA 0-MA 6: The seven input address lines select one of 128 eight bit words. They are statically decoded on the chip to access the memory array.
BUS 0-BUS 7: These eight data lines are read into the memory when the chip is selected and the Memory Write control is active (MWR = low). They become data outputs and carry the accessed data when the chip is selected and the Memory Read Control is active (MRD = low).
CS 1, $\overline{\mathrm{CS} 2}, \overline{\mathrm{CS} 3}, \mathbf{C S} 4, \overline{\mathrm{CS} 5}$ : These five input chip select signals enable the RAM when $\overline{\mathrm{CS} 2}, \overline{\mathrm{CS} 3}$, and $\overline{C S} 5$ are low and CS 1 and CS 4 are high.
$\overline{M R D}$, MWR: These two input controls determine the mode of memory operation. The memory read signal ( $\overline{\mathrm{MRD}}$ ) is active when performing a Read operation and enables the Data Output (BUS 0-BUS-7) three-state drivers. The Memory Write signal ( $\overline{\mathrm{MWR}}$ ) is activated to perform a Write operation. A detailed control table follows:

OPERATIONAL MODES

| FUNCTION | MRD | MWR | CS 1 | CS2 | CS 3 | CS 4 | CS 5 | BUS TERMINAL STATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | 0 | X | 1 | 0 | 0 | 1 | 0 | Storage State of Addressed Word |
| Write | 1 | 0 | 1 | 0 | 0 | 1 | 0 | Input High-Impedance |
| Stand-by | 1 | 1 | 1 | 0 | 0 | 1 | 0 | High-Impedance |
| Not Selected | X | X | 0 | X | X | X | X | High-Impedance |
|  | X | X | X | 1 | X | X | $x$ |  |
|  | X | X | X | X | 1 | X | X |  |
|  | X | X | X | X | X | 0 | X |  |
|  | X | X | X | X | X | X | 1 |  |

Logic $1=$ High Logic $0=$ Low $\quad X=$ Don't Care
NOTE: For $T^{2}$ L interfacing an external pull-up is recommended at each point.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## 1800 CMOS Microprocessor Family <br> $32 \times 8$ Static RAM

## $32 \times 8$ Static RAM - 1824

## DESCRIPTION

Hughes' 1824 is a static CMOS Random Access Memory organized as 32 registers of 8 bits, and contains a common bi-directional three state data bus enabled by the Memory Read (MRD) signal. Data is written into the RAM when the chip is selected $(\overline{C S}=0)$ and the Memory Write ( $\overline{\mathrm{MWR}})$ signal is asserted. Data is accessed by decoding the address lines and is transmitted onto the data bus when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{MRD}}$ are enabled. The 1824 is fully decoded and does not require a precharge or clocking signal. This RAM may be used to provide a data stack or buffer storage for small systems.
The 1824 operates over a $4-10.5$ voltage supply while the 1824 C operates over a $4-6.5$ voltage supply. The 1824 is available in an 18 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carriers (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static Silicon Gate CMOS Circuitry
- Interfaces Directly to 1802A Microprocessor without Additional Components
- Access Time 400ns typical at $V_{D D}=5 \mathrm{~V}$ 200 ns typical at $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$
- Single Voltage Supply
- Low Quiescent and Operating Power
- No Precharge or Clock Required


## PIN CONFIGURATION



## FUNCTIONAL DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ )
Ceramic Package
$\ldots . . . . . . . . . . .$.
Plastic Package . ..................... . -40 to $+85^{\circ} \mathrm{C}$
DC Supply - Voltage Range (VDD)
(All voltage values referenced to $\mathrm{V}_{\mathrm{SS}}$ terminal)
1824
-0.5 to +13 Volts
1824C .............................. -0.5 to +7 Volts
Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) $\ldots .-65$ to $+150^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING CONDITIONS at $T_{A}=$ Full Package Temperature Range Unless Otherwise Specified

| CHARACTERISTICS | CONDITIONS | Limits |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{D D}$ <br> (v) | 1824 |  | $1824 C$ |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| Supply Voltage Range | - | 4 | 10.5 | 4 | 6.5 | V |
| Recommended Input Voltage Range | - | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | V |
| Input Signal Rise and Fall Time, $\mathrm{tr}_{\mathrm{r}}$, $\mathrm{tf}_{\text {f }}$ | 5 | - | 5 | - | 5 | $\mu \mathrm{S}$ |
|  | 10 | - | 2 | - | - |  |


| CHARACTERISTICS | CONDITIONS |  |  | Limits |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{0} \\ & \text { (v) } \end{aligned}$ | $\begin{aligned} & V_{\text {IN }} \\ & (V) \end{aligned}$ | VDD <br> (V) | 1824 |  |  | 1824 C |  |  |  |
|  |  |  |  | Min. | Typ. ${ }^{1}$ | Max | Min. | Typ. ${ }^{\text {a }}$ | Max. |  |
| STATIC ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\text {A }}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$ |  |  |  |  |  |  |  |  |  |  |
| Quiescent Device Current, $\mathrm{I}_{\mathrm{L}}$ | - | - | 5 | - | 50 | 100 | - | 250 | 500 | $\mu \mathrm{A}$ |
|  | - | - | 10 | - | 250 | 500 | - | - | - |  |
| Output Voltage Low Level, $\mathrm{V}_{\mathrm{OL}}$ | 0.5 | - | 5 | - | 0 | 0.05 | - | 0 | 0.05 | v |
|  | 0, 10 | - | 10 | - | 0 | 0.05 | - | - | - |  |
| High Level, $\mathrm{V}_{\mathrm{OH}}$ | 0,5 | - | 5 | 4.95 | 5 | - | 4.95 | 5 | - |  |
|  | 0,10 | - | 10 | 9.95 | 10 | - | - | - | - |  |
| Input Voltage Low Level, VIL | - | 0.5, 4.5 | 5 | - | - | 1.5 | - | - | 1.5 | v |
|  | - | 1.9 | 10 | - | - | 3 | - | - | - |  |
| High Level, $\mathrm{V}_{\mathrm{IH}}$ | - | 0.5, 4.5 | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | - | 1.9 | 10 | 7 | - | - | - | - | - |  |
| Output Drive Current N -Channel (Sink) ID N | 0,5 | 0.4 | 5 | 1.8 | 2.2 | - | 1.8 | 2.2 | - | mA |
|  | 0, 10 | 0.5 | 10 | 3.6 | 4.5 | - | - | - | - |  |
| P-Channel (Source), IDP | 0,5 | 4.6 | 5 | -0.9 | -1.1 | - | -0.9 | -1.1 | - |  |
|  | 0, 10 | 9.5 | 10 | -1.8 | -2.2 | - | - | - | - |  |
| Input Leakage, ${ }_{\text {ILL }}$, $\mathrm{I}_{\mathrm{IH}}$ | Any Input | - | 5, 10 | - | $\pm 0.1$ | $\pm 1$ | - | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current IOUT | 0,5 | 0,5 | 5 | - | $\pm 0.2$ | $\pm 2$ | - | $\pm 0.2$ | $\pm 2$ | $\mu \mathrm{A}$ |
|  | 0, 10 | 0, 10 | 10 | - | $\pm 0.2$ | $\pm 2$ | - | - | - |  |
| DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \% ; \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{~K} \Omega$ |  |  |  |  |  |  |  |  |  |  |
| Read Operation |  |  |  |  |  |  |  |  |  |  |
| Access Time From Address Change, $t_{A A}$ | - | - | 5 | - | 400 | 710 | - | 400 | 710 | ns |
|  |  | - | 10 | - | 200 | 320 | - | - | - |  |
| Access Time From Chip Select, $\mathrm{t}_{A C^{2}}$ | - | - | 5 | - | 300 | 710 | - | 300 | 710 | ns |
|  |  | - | 10 | - | 150 | 320 | - | - | - |  |
| Output Active From $\overline{\text { MRD }}, \mathrm{t}_{\mathrm{AM}}{ }^{2}$ | - | - | 5 | - | 300 | 710 | - | 300 | 710 | ns |
|  |  | - | 10 | - | 150 | 320 | - | - | - |  |
| Write Operation |  |  |  |  |  |  |  |  |  |  |
| Write Pulse Width, tww | - | - | 5 | 390 | 200 | - | 390 | 200 | - | ns |
|  |  | - | 10 | 180 | 150 | - | - | - | - |  |
| Data Setup Time, tos | - | - | 5 | 390 | 100 | - | 390 | 100 | - | ns |
|  |  | - | 10 | 180 | 50 | - | - | - | - |  |
| Data Hold Time, tDH | - | - | 5 | 70 | 40 | - | 70 | 40 | - | ns |
|  |  | - | 10 | 35 | 20 | - | - | - | - |  |
| Chip Select Setup Time, tCS | - | - | 5 | 425 | 210 | - | 425 | 210 | - | ns |
|  |  | - | 10 | 215 | 110 | - | - | - | - |  |
| Address Setup Time, ${ }_{\text {t }}$ AS | - | - | 5 | 640 | 500 | - | 640 | 500 | - | ns |
|  |  | - | 10 | 390 | 300 | - | - | - | - |  |
| Address Hold Time, t ${ }_{\text {AH }}$ | - | - | 5 | - | 100 | - | - | 100 | - | ns |
|  |  | - | 10 | - | 50 | - | - | - | - |  |
| Power Dissipation, $\mathrm{P}_{\mathrm{D}}$ (Chip Selected) | - | - | 5 | - | 10 | - | - | 10 | - | mW |
|  |  | - | 10 | - | 40 | - | - | - | - |  |

NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$
2. $t_{A C}$ and $t_{A M}$ are given as minimum times for valid data outputs. Longer times will initiate an earlier but invalid input.

Read Operation


## Write Operation



Don't care condition.

The dynamic characteristic table and the above timing diagrams represent maximum performance capability of the 1824. When used in direct system interface with the 1802A microprocessor, the timing relation will be determined by the clock frequency and timing signal generation of the microprocessor. In the latter case the following general timing conditions hold.

$$
\begin{array}{lc}
\mathrm{t}_{\mathrm{W}} \mathrm{WW}=2 \mathrm{t}_{\mathrm{C}} & \mathrm{t}_{\mathrm{AH}}=1.0 \mathrm{t}_{\mathrm{C}} \quad \mathrm{t}_{\mathrm{AS}}=4.5 \mathrm{t}_{\mathrm{c}} \\
\mathrm{t}_{\mathrm{DH}}=1.0 \mathrm{t}_{\mathrm{C}} & \text { Data transfers from } 1802 \mathrm{~A} \text { to Memory } \\
\mathrm{t}_{\mathrm{DS}}=5.5 \mathrm{t}_{\mathrm{C}} &
\end{array}
$$

$\overline{\text { MRD }}$ occurs one clock period ( $\mathrm{t}_{\mathrm{c}}$ ) earlier than address bus MA 0-MA 7 $t_{C}=1 / 1802 \mathrm{~A}$ clock frequency

DATA RETENTION CHARACTERISTICS at $T_{A}=-\mathbf{4 0}$ to $+85^{\circ} \mathrm{C}$

| CHARACTERISTICS | CONDITIONS | VDD <br> (V) | 1824 |  | 1824C |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| Data Retention Voltage, V ${ }_{\text {DR }}$ | - | - | 2.5 | - | 2.5 | - | V |
| Data Retention Quiescent Current, IDD | $\mathrm{V}_{\mathrm{DR}}=2.5 \mathrm{~V}$ | - | - | 50 | - | 250 | $\mu \mathrm{A}$ |
| Chip Deselect to Data Retention Time, tCDR | $\mathrm{V}_{\mathrm{DR}}=2.5 \mathrm{~V}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 600 \\ & 300 \\ & \hline \end{aligned}$ | - | $600$ | - | ns |
| Recovery to Normal Operation Time, tre | $V_{D R}=2.5 \mathrm{~V}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 600 \\ & 300 \\ & \hline \end{aligned}$ | - | $600$ | - |  |


${ }^{t_{r}, t_{f}}>1 \mu \mathrm{~s}$
Low VDD data retention waveforms and timing diagram.

## SYSTEM INTERCONNECT


*Chip select may be derived through (1) address decode, (2) CEO signal from ROM, or (3) always enabled (GND) per system requirements.

For a microprocessor system requiring a minimal amount of writable storage, the 1824 can be used as an adequate scratch pad memory and as stack storage for a wide range of control applications. No additional interface elements are required.

## SIGNAL DESCRIPTION

MA 0-MA 4: These five input address lines select one of 32 eight bit words. They are statically decoded on the chip to directly access the register array.

BUS 0-BUS 7: These eight bi-directional three state data lines form a data bus common with the 1802A microprocessor. Data is written into the RAM or read from the RAM through these lines.
$\overline{\text { MRD, }} \overline{\text { MWR, }}, \mathbf{C S}$ : These three control signals determine chip selection bi-directional data control and operation of the chip when activated as follows:
$\overline{\overline{M R D}}=$ Memory Read
$\overline{M W R}=$ Memory Write
$\overline{C S}=$ Chip Select (allows memory expansion)

| FUNCTION | CS | MRD | MWR | DATALINES |
| :--- | :---: | :---: | :---: | :---: |
| Read | 0 | 0 | $X$ | Output Mode |
| Write | 0 | 1 | 0 | Input Mode |
| Not Selected | 1 | $x$ | $X$ | High Impedance Mode |
| Standby | 0 | 1 | 1 | High Impedance Mode |

Logic $1=$ High $\quad$ Logic $0=$ Low $\quad X=$ Don't Care
NOTE: $\overline{\text { MRD }}$ overrides $\overline{M W R}$
Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## 1800 CMOS Microprocessor Family Static ROM

## $512 \times 8$ Static ROM - 1831 <br> $1024 \times 8$ Static ROM - 1833

## DESCRIPTION

Hughes' 1831 and 1833 are static CMOS Mask Programmable Read Only Memories. The 1831 and 1833 respond to a 16 -bit address time multiplexed on the 8 address lines (MA 0-MA 7 ).

The eight most significant address lines are latched on chip by the clock input. This address may be decoded by a mask option to allow the 1831 to operate in any 512 word area, and the 1833 in any 1024 word area within the 65,536 byte memory space. In addition, three chip select signals may be decoded for simplified system interfacing. The Chip Enable Output (CEO) is activiated when the chip is selected and can be used as a disable control for the small RAM memory systems. Data is accessed from the memory by decoding the Address inputs and enabled on the data bus by the two Chip Selects (CS 2 and CS1), the Memory Read (MRD) and the upper address decode. The CEI signal may be used as an additional control of the ROM selected output signal, CEO, on the 1833.

The 1831 and 1833 operate over a 4-10.5 voltage range while the 1831C and 1833C operate over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package ( D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components
- Access Time 850 ns Typical at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
350 ns Typical at $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$
- Single Voltage Supply
- Low Quiescent and Operating Power
- Static - No Clocks Required
- Chip Select and Address Location Within 64K Memory Space, Mask Programmable

FUNCTIONAL DIAGRAM

$V_{D D}=24 \quad V_{D D}=12$

* No Connection on 1831

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range (TA)
Ceramic Package ........... -55 to $+125^{\circ} \mathrm{C}$
Plastic Package . .......... -40 to $+85^{\circ} \mathrm{C}$

DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal) 1831/1833 . . . . . . . . . . . . . . . . . . -0.5 to +13 V 1831C/1833C . . . . . . . . . . . . . . . -0.5 to +7 V
Storage Temperature Range (Tstg) . . -65 to $+150^{\circ} \mathrm{C}$

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING CONDITIONS at TA = Full Package Temperature Range Unless Otherwise Specified.

| CHARACTERISTICS | CONDITIONS | LIMITS |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VDD <br> (V) | 1831 |  | 1831 C |  | 1833 |  | 1833 C |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Supply Voltage Range (At $T_{A}=$ Full Package Temperature Range) | - | 4 | 10.5 | 4 | 6.5 | 0 | 10.5 | 4 | 6.5 | V |
| Recommended Input Voltage Range | - | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {SS }}$ | VDD | $\mathrm{V}_{\text {SS }}$ | V ${ }_{\text {DD }}$ | V |
| Clock Pulse Width (TPA), tPAW | 5 | 200 | - | 200 | - | 200 | - | 200 | - | ns |
|  | 10 | 70 | - | - | - | 70 | - | - | - |  |
| Address Setup Time, ${ }^{\text {t }}$ S | 5 | 50 | - | 50 | - | 75 | - | 75 | - | ns |
|  | 10 | 25 | - | - | - | 40 | - | - | - |  |
| Address Hold Time, ${ }_{\text {t }}$ AH | 5 | 150 | - | 150 | - | 100 | - | 100 | - | ns |
|  | 10 | 75 | - | - | - | 50 | - | - | - |  |

ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}= \pm 5 \%$ except as noted

| CHARACTERISTICS | CONDITIONS |  | 1831 |  |  | 1831 C |  |  | 1833 |  |  | 1833 C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{0} \\ & \mathrm{~V}) \end{aligned}$ | VDD <br> (V) | Min. | Typ* | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Quiescent Device Current, IL | - | 5 | - | 0.01 | 50 | - | 0.02 | 200 | - | 0.01 | 50 | - | 0.02 | 200 | $\mu \mathrm{A}$ |
|  | - | 10 | - | 1 | 200 | - | - | - | - | 1 | 200 | - | - | - |  |
| Output Drive Current, N-Channel (Sink), IDN | 0.4 | 5 | 0.55 | - | - | 0.55 | - | - | 0.8 | - | - | 0.8 | - | - | mA |
|  | 0.5 | 10 | 1.3 | - | - | - | - | - | 1.8 | - | - | - | - | - |  |
| P-Channel (Source), IDP | 4.6 | 5 | -0.35 | - | - | -0.35 | - | - | -0.8 | - | - | -0.8 | - | - |  |
|  | 9.5 | 10 | -0.65 | - | - | - | - | - | -1.8 | - | - | - | - | - |  |
| Output Voltage Low Level, $\mathrm{V}_{\mathrm{OL}}$ | - | 5 | - | 0 | 0.05 | - | 0 | 0.05 | - | 0 | 0.05 | - | 0 | 0.05 | V |
|  | - | 10 | - | 0 | 0.05 | - | - | - | - | 0 | 0.05 | - | - | - |  |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 5 | 4.95 | 5 | - | 4.95 | 5 | - | 4.95 | 5 | - | 4.95 | 5 | - | V |
|  | - | 10 | 9.95 | 10 | - | - | - | - | 9.95 | 10 | - | - | - | - |  |
| Input Leakage Current, $I_{I L}{ }^{\prime} \mathbf{I H}^{\prime}$ | - | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | - | 10 | - | - | $\pm 1$ | - | - | - | - | - | $\pm 1$ | - | - | - |  |
| 3-State Output Leakage Current, IOUT | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | 0,10 | 10 | - | - | $\pm 1$ | - | - | - | - | - | $\pm 1$ | - | - | - |  |

[^4]ELECTRICAL CHARACTERISTICS, Cont.

| CHARACTERISTICS | CONDITIONS |  | 1831 |  |  | 1831C |  |  | 1833 |  |  | 1833C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vo <br> (V) | VDD <br> (V) | Min. | Typ.* | Max. | Min. | Typ.* | Max. | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| DYNAMIC: $\mathbf{t}_{\mathbf{r}}, \mathbf{t}_{\mathbf{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{~K} \Omega$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Access Time From Address Change, tAA | - | 5 | - | 850 | 1000 | - | 850 | 1000 | - | 650 | 775 | - | 650 | 775 | ns |
|  | - | 10 | - | 350 | 400 | - | - | - | - | 350 | 425 | - | - | - |  |
| Access Time From Chip <br> Select, tACS | - | 5 | - | 700 | 800 | - | 700 | 800 | - | 500 | 625 | - | 500 | 625 | ns |
|  | - | 10 | - | 250 | 300 | - | - | - | - | 275 | 310 | - | - | - |  |
| CEO From Address Change, tcA | - | 5 | - | 500 | 600 | - | 500 | 600 | - | 120 | 170 | - | 120 | 170 | ns |
|  | - | 10 | - | 200 | 250 | - | - | - | - | 70 | 100 | - | - | - |  |
| Bus Contention Delay, ${ }^{t} D$ | - | 5 | - | 200 | 350 | - | 200 | 350 | - | 220 | 270 | - | 220 | 270 | ns |
|  | - | 10 | - | 100 | 150 | - | - | - | - | 130 | 150 | - | - | - |  |
| Daisy Chain Delay, $\mathrm{t}_{10}$ | - | 5 | - | - | - | - | - | - | - | 200 | 250 | - | 200 | 250 | ns |
|  | - | 10 | - | - | - | - | - | - | - | 100 | 150 | - | - | - |  |
| Read Delay, tMRD | - | 5 | - | 300 | 500 | - | 300 | 500 | - | 400 | 500 | - | 400 | 500 | ns |
|  | - | 10 | - | 100 | 150 | - | - | - | - | 200 | 275 | - | - | - |  |
| Chip Select Delay, tcs | - | 5 | - | 600 | 750 | - | 600 | 750 | - | 250 | 320 | - | 250 | 320 | ns |
|  | - | 10 | - | 200 | 300 | - | - | - | - | 125 | 180 | - | - | - |  |
| Chip Enable Output Delay Time From CS, tco | - | 5 | - | 400 | 500 | - | 400 | 500 | - | 200 | 250 | - | 200 | 250 | ns |
|  | - | 10 | - | 200 | 250 | - | - | - | - | 100 | 150 | - | - | - |  |
| Power Dissipation, $\mathrm{PD}_{\mathrm{D}}$ <br> Cycle time $=2.5 \mu \mathrm{~s}$ | - | 5 | - | 15 | - | - | 15 | - | - | 30 | - | - | 30 | - | mW |
|  | - | 10 | - | 60 | - | - | - | - | - | 120 | - | - | - | - |  |

* Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$

TIMING DIAGRAMS

H.O. = High Order Address L.O. = Low Order Address


INVALID OR DON'T CARE CONDITIONS

OUTPUT VALID ACTIVE DATA The dynamic characteristic table and the above timing diagrams represent maximum performance capability of the $1831 / 1833$. When used in direct system interface with the 1802A microprocessor, the timing relation will be determined by the clock frequency and timing signal generation of the microprocessor. In the latter case the following general timing conditions hold: $\mathrm{t}_{\mathrm{AH}}=0.5 \mathrm{t}_{\mathrm{c}}$

$$
\mathrm{tPAW}=1.0 \mathrm{t}_{\mathrm{c}}
$$

MRD occurs one clock period ( $\mathrm{t}_{\mathrm{c}}$ ) earlier than address bus MA $0-\mathrm{MA} 7$. $t_{c}=1 / 1802 \mathrm{~A}$ clock frequency.


## SIGNAL DESCRIPTION

MA 0 - MA 7: High order byte of a 16-bit memory address appears on the memory address lines (MA 0-MA 7) first. Those bits required by the memory system are strobed into internal address latches by Clock (TPA) input. The low order byte of 16 -bit address appears on the address lines after the termination of TPA.

BUS 0 - BUS 7: These eight bi-directional three state data lines form a common bus with the 1802A microprocessor.

CLOCK (TPA): A timing signal from 1802A microprocessor (trailing edge of TPA) is used to latch the high order byte of the 16 -bit memory address. The polarity of TPA is user mask programmable.

CS1, CS 2, MRD: Chip Select and Memory Read (output enable) signals. The polarity of the chip select signals are user mask programmable.

CEO, CEI: Chip Enable Output signal (CEO) is high when either the chip is selected or CEI is high ( 1833 only). CEO and CEI can be connected in daisy chain operation between several ROMs to control selection of RAM chips in a microprocessor system without additional components. The polarity of CEI is user mask programmable in the 1833.

## ORDERING INFORMATION

Contact Hughes for prices and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' Representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES : SOLID STATE PRODUCTS

## HUGHES SOLID STATE PRODUCTS

## 1800 CMOS Microprocessor Family

Static ROM

512x8 Static ROM - 1832
1024x8 Static ROM - 1834

## DESCRIPTION

Hughes' 1832 and 1834 are static CMOS Mask Programmable Read Only Memories. When an address is presented on lines MA 0-MA 8 (1832) or MA 0-MA 9 (1834) the decoded word location is accessed and presented to the output sense amplifiers. This 8 -bit word is enabled onto the lines by the CS signal in the 1832, or the CS 1 and CS 2 signals in the 1834, which can be used for memory expansion. The 1832 is a pin-for-pin compatible replacement for the 2704/8704 PROMs while the 1834 is a pin-for-pin compatible replacement for the 2708 PROM or 2308 ROM.

The 1832 and 1834 operate over a $4-10.5$ voltage range while the 1832C and 1834C operate over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static Silicon Gate CMOS Circuitry - Single Voltage Supply
- Compatible with 1802A microprocessor at maximum speed
- Access Time - 1832

850ns Typical at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
400 ns Typical at $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$

- Access Time - 1834

575ns Typical at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ 350 ns Typical at $V_{D D}=10 \mathrm{~V}$

FUNCTIONAL DIAGRAM


[^5]PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ )

Ceramic Package . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
Plastic Package ................. -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)

| 1832/1834 | -0.5 to +13 V |
| :---: | :---: |
| 1832C/1834C | -0.5 to + 7 V |
|  | -65 to $+150^{\circ} \mathrm{C}$ |

-0.5 to +13 V
1832C/1834C ......... -0.5 to +7 V
Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) . . . -65 to $+150^{\circ} \mathrm{C}$

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at $T_{A}=$ Full package temperature range unless otherwise specified

|  | CONDITI |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - CHARACTERISTICS | Y VD |  |  |  |  |  |  | 1 |  | UNITS |
| W4x | 1-(V) | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| STATIC |  |  |  |  |  |  |  |  |  |  |
| Supply Voltage Range (At $T_{A}=$ Full Package Temperature Range) | - | 4 | 10.5 | 4 | 6.5 | 4 | 10.5 | 4 | 6.5 | V |
| Recommended Input Voltage Range | - | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | VSS | VDD | $\mathrm{v}_{\text {SS }}$ | $V_{\text {DD }}$ | V |

ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V} D \mathrm{DD}= \pm 5 \%$ except as noted

| CHARACTERISTICS | CONDITIONS |  | 1832 |  |  | $18320$ |  |  | $1834$ |  |  | $1834 \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $v_{0}$ (V) | $Y 00$ $(V)$ | Min | Typ. | Max. | Min. | Typ: | Max. | Min. | Typ* | Max. | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Quiescent Device Current, IL | - | 5 | - | 0.01 | 50 | - | 0.02 | 200 | - | 0.01 | 50 | - | 0.02 | 200 | $\mu \mathrm{A}$ |
|  | - | 10 | - | 1 | 200 | - | - | - | - | 1 | 200 | - | - | - |  |
| Output Drive Current N-Channel (Sink), IDN | 0.4 | 5 | 0.55 | - | - | 0.55 | - | - | 0.8 | - | - | 0.8 | - | - | mA |
|  | 0.5 | 10 | 1.30 | - | - | - | - | - | 1.8 | - | - | - | - | - |  |
| P-Channel (Source), IDP | 4.6 | 5 | -0.35 | - | - | -0.35 | - | - | -0.8 | - | - | -0.8 | - | - |  |
|  | 9.5 | 10 | -0.65 | - | - | - | - | - | -1.8 | - | - | - | - | - |  |
| Output Voltage Low Level, $\mathrm{V}_{\mathrm{OL}}$ | - | 5 | - | 0 | 0.05 | - | 0 | 0.05 | - | 0 | 0.05 | - | 0 | 0.05 | V |
|  | - | 10 | - | 0 | 0.05 | - | - | - | - | 0 | 0.05 | - | - | - |  |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 5 | 4.95 | 5 | - | 4.95 | 5 | - | 4.95 | 5 | - | 4.95 | 5 | - | V |
|  | - | 10 | 9.95 | 10 | - | - | - | - | 9.95 | 10 | - | - | - | - |  |
| Input Leakage Current$I_{I L}, I_{I H}$ | - | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | - | 10 | - | - | $\pm 1$ | - | - | - | - | - | $\pm 1$ | - | - | - |  |
| 3 State Ouput Leakage Current, IOUT | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | 0,10 | 10 | - | - | $\pm 1$ | - | - | - | - | - | $\pm 1$ | - | - | - |  |
| DYNAMIC: $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{~K} \Omega$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Access Time From Address Change, t AA | - | 5 | - | 850 | 1000 | - | 850 | 1000 | - | 575 | 750 | - | 575 | 750 | ns |
|  | - | 10 | - | 400 | 500 | - | - | - | - | 350 | 425 | - | - | - |  |
| Access Time From Chip Select, tAC | - | 5 | - | 400 | 550 | - | 400 | 550 | - | 600 | 700 | - | 600 | 700 | ns |
|  | - | 10 | - | 200 | 250 | - | - | - | - | 325 | 410 | - | - | - |  |
| Chip Select Delay, tcs | - | 5 | - | 200 | 250 | - | 200 | 250 | - | 480 | 580 | - | 480 | 580 | ns |
|  | - | 10 | - | 100 | 130 | - | - | - | - | 250 | 340 | - | - | - |  |
| Power Dissipation, $\mathrm{P}_{\mathrm{D}}$ Cycle Time $=2.5 \mu \mathrm{~s}$ | - | 5 | - | 15 | - | - | 15 | - | - | 30 | - | - | 30 | - | mW |
|  | - | 10 | - | 60 | - | - | - | - | - | 120 | - | - | - | - |  |

[^6]

1834


INVALID OR DON'T CARE CONDITIONS

FUNCTIONAL OPERATION
These ROMs are completely static (no clocks are required). Decode of the input address selects a word from the storage array. The chip select signal enables the selected word to appear on the output bus line.

## SYSTEM INTERCONNECT



## SIGNAL DESCRIPTION

MA 0-MA 9: These address lines, MA 0-MA8 (1832) or MA 0-MA9 (1834), select a decoded word.
BUS 0-BUS 7: These eight bi-directional three-state data lines form a common bus with the 1802A microprocessor.
CS, CS1, CS 2: These chip select signals are provided for memory expansion. Outputs are enabled when $\overline{C S}=0$ in the 1832, while the polarity of CS1 and CS2 are user mask programmable in the 1834.

## ORDERING INFORMATION

Contact Hughes for prices and other information relating to the ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' representative.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES : SOLID STATE PRODUCTS

## 1800 CMOS Microprocessor Family <br> $2048 \times 8$ Static ROM

$2048 \times 8$ Static ROM—1835

## DESCRIPTION

Hughes' 1835 is a static CMOS Mask Programmable Read Only memory. The 1835 responds to a 16 bit address time multiplexed on the eight address lines (MA 0-MA 7). The eight most significant address lines are latched on chip by the Clock input's negative transition. This address may be decoded by mask option to allow the 1835 to operate in any 2048 byte area within the 65,636 byte memory space. In addition, three chip select signals may be decoded for simplified system interfacing. The Chip Enable Output (CEO) is activated when the chip is selected and can be used as a disable control for small memory systems. The CEI signal may be used as an additional control of the ROM selected output signal, CEO. Data is accessed from memory by decoding the Address inputs and enabled on the data bus by the two Chip Selects (CS 2 and CS 1), the Memory Read (MRD) and the upper address decode. The polarity of the CS 2 and CS 1 signals are mask programmable.

The 1835 operates over a 4-10.5 voltage range while the 1835 C operates over a $4-6.5$ voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components
- Access Time

900ns Typical at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
500 ns Typical at $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$

- Single Voltage
- Low Quiescent and Operating Power
- No Clocks Required
- Chip Select and Address Location within 64K Memory Space, Optionally Programmable

FUNCTIONAL DIAGRAM


PIN CONFIGURATION

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| MA 7 | $1{ }^{\bullet}$ | 24 | $\checkmark \mathrm{VDD}$ |
| MA 6 | 2 | 23 | CLOCK |
| MA 5 | 3 | 22 | CEI |
| MA 4 | 4 | 21 | CS1 |
| MA 3 | 5 | 20 | CS2 |
| MA 2 | 6 | 19 | MRD |
| MA 1 | 7 | 18 | CEO |
| MA 0 | 8 | 17 | BUS 7 |
| BUS 0 | 9 | 16 | BUS 6 |
| BUS $1{ }^{\circ}$ | 10 | 15 | ] BUS 5 |
| BUS 2 | 11 | 14 | BUS 4 |
| $\mathrm{V}_{\text {SS }}$ | 12 | 13 | BUS 3 |

## ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range (TA)
Ceramic Package ........................ -55 to $+125^{\circ} \mathrm{C}$
Plastic Package ........................... -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
1835 ....................................... . -0.5 to +11 Volts 1835C ....................................... -0.5 to +7 Volts
Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) ............ -65 to $+150^{\circ} \mathrm{C}$

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range Unless Otherwise Specified

| CHARACTERISTICS | CONDITIONS <br> VD <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1835 |  |  | 1835 C |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Supply Voltage Range ( $A_{t} T_{A}=$ full Package Temperature Range | - | 4 | - | 10.5 | 4 | - | 6.5 | V |
| Recommended Input Voltage Range | - | VSS | - | VDD | VSS | - | VDD | V |
| Clock Pulse Width (TPA), tPAW | 5 | 300 | - | - | 300 | - | - | ns |
|  | 10 | 150 | - | - | - | - | - |  |
| Address Setup Time, tas | 5 | 300 | - | - | 300 | - | - | ns |
|  | 10 | 150 | - | - | - | - | - |  |
| Address Hold Time, $\mathrm{t}_{\text {AH }}$ | 5 | 0 | - | - | 0 | - | - | ns |
|  | 10 | 0 | - | - | - | - | - |  |

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{VDD}= \pm \mathbf{5} \%$ except as noted.

| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1835 |  |  | $1835 C$ |  |  |  |
|  | $\begin{aligned} & \text { Vo } \\ & \text { (V) } \end{aligned}$ | $V_{D D}$ <br> (V) | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |  |  |  |
| Quiescent Device Current, IQ | - | 5 | - | 1 | 100 | - | 1 | 100 | $\mu \mathrm{A}$ |
|  | - | 10 | - | 10 | 400 | - | - | 400 |  |
| Input Voltage Low Level, VIL | - | 5 | - | - | 1.25 | - | - | 1.25 | V |
|  | - | 10 | - | - | 2.5 | - | - | - |  |
| Input Voltage High Level, $\mathrm{V}_{\text {IH }}$ | - | 5 | 3.75 | - | - | 3.75 | - | - | V |
|  | - | 10 | 7.5 | - | - | - | - | - |  |
| Output (Sink) Current, loL | 0.4 | 5 | 2 | - | - | 1.6 | - | - | mA |
|  | 0.4 | 10 | 4 | - | - | - | - | - |  |
| Output (Source) Current, IOH | 4.5 | 5 | 2 | - | - | 1.6 | - | - | mA |
|  | 9.5 | 10 | 4 | - | - | - | - | - |  |
| Input Leakage Current, ILL, IH | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ | $\pm 5$ $\pm 10$ | - | $\pm 1$ | 5 | $\mu \mathrm{A}$ |
| 3 State Output Leakage Current, IOUT | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | 5 10 | - | $\pm 1$ $\pm 1$ | $\pm 1$ $\pm 2$ | - | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ |


| CHARACTERISTICS | CONDITIONS |  | Limits |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1835 |  |  | 1835 C |  |  |  |
|  | $\begin{aligned} & \text { vo } \\ & \text { (v) } \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ (\mathrm{~V}) \end{gathered}$ | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| DYNAMIC: $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{1 0} \mathrm{ns}, \mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ |  |  |  |  |  |  |  |  |  |
| Power Supply Current, IDD (Chip Selected 400 KHz) | - | 5 10 | - | 3 10 | - | - | $\stackrel{3.5}{-}$ | - | mA |
| CEO from Address Change, tCA | - | 5 10 | - | - | $\begin{aligned} & 325 \\ & 200 \end{aligned}$ | - | - | $\stackrel{325}{-}$ | ns |
| Daisy Chain Delay, too | - | 5 10 | - | - | $\begin{aligned} & 150 \\ & 100 \end{aligned}$ | - | - | ${ }^{150}$ | ns |
| Read Delay, $\overline{\text { TMRD }}$ | - | 5 10 | - | - | 200 100 | - | - | 200 | ns |
| Chip Select Delay, tcs | - | 5 10 | - | - | $\begin{aligned} & 250 \\ & 125 \end{aligned}$ | - | - | 250 <br> - | ns |
| Access Time from Chip Select, tACS | - | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | - | - | $\begin{aligned} & 325 \\ & 175 \end{aligned}$ | - | - | 325 <br> - | ns |
| Access Time From Address Change, tAA | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 900 \\ & 500 \end{aligned}$ | $\begin{gathered} 1300 \\ 800 \end{gathered}$ | - | 900 <br> - | 1300 <br> - | ns |

TIMING DIAGRAM

"Daisy Chaining" with CEl inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM \#1 was masked-programmed for memory locations 0000$3 \mathrm{FF}_{16}$ and ROM \#2 masked-programmed for memory locations 0400-07FF $\mathrm{F}_{16}$ for addresses from 0000-07FF16 the RAM would be disabled and the ROM enabled. For locations above $07 \mathrm{FF}_{16}$ the ROM $s$ would be disabled and RAM enabled.

## SYSTEM INTERCONNECT



## SIGNAL DESCRIPTION

MA 0-MA 7 - Under 1802A control the high order byte of a 16-bit memory address appears on the memory address lines, MA 0-MA 7, first. Three bits required by the ROM Address Decodes are strobed into internal address latches by Clock (TPA) input. The low order byte of 16 bit address appears on the address lines after the termination of TPA.

BUS 0-BUS 7: These eight bi-directional three state data lines form a common bus with the 1802A microprocessor.

CLK (TPA): A timing signal from 1802A microprocessor (trailing edge of TPA) is used to latch the high order byte of the 16 bit memory address.

CS 1, CS 2, MRD: Chip select and memory read (output enable) signals. The polarity of the CS 1 and CS 2 signals are user mask programmable.

CEO, CEI: Chip Enable Output (CEO) signal is high when either the chip is selected or CEI is high. CEO and CEI can be connected in daisy chain operation between several ROMs to control selection of RAM chips in a microprocessor system without additional components.

## ORDERING INFORMATION

Contact Hughes for price and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## 1800 CMOS Microprocessor Family <br> $4096 \times 8$ Static ROM

$4096 \times 8$ Static ROM - 1837

## DESCRIPTION

Hughes' 1837 is a static CMOS Mask Programmable Read Only Memory organized as $4096 \times 8$. No clocks are required. The 1837 responds to a 16 bit address time multiplexed on the eight address lines (MA 0 - MA 7).

The most significant address lines are latched on chip by the Clock input's negative transition. This address may be decoded by mask option to allow the 1837 to operate in any 4096 byte area within the 65,636 byte memory space. In addition, three chip select signals may be decoded for simplified system interfacing. The Chip Enable Output (CEO) is activated when the chip is selected and can be used as a disable control for small memory systems. The CEI signal may be used as an additional control of the ROM selected output signal, CEO. Data is accessed from memory by decoding the Address inputs and enabled on the data bus by the two Chip Selects (CS 2 and CS 1), the Memory Read (MRD) and the upper address decode.

The 1837 operates over a 4-10.5 voltage range while the 1837C operates over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package ( D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components
- Access Time

750ns Typical at VDD $=5 \mathrm{~V}$
450ns Typical at VDD $=10 \mathrm{~V}$
FUNCTIONAL DIAGRAM


- Single Voltage Supply
- Low Quiescent and Operating Power
- No Clocks Required
- Chip Select and Address Location within 64K Memory Space, Optionally Programmable

PIN CONFIGURATION

| A 7 | $1 \bullet$ | 24 |  | VDD |
| :---: | :---: | :---: | :---: | :---: |
| MA 6 | 2 | 23 |  | TPA |
| MA 5 | 3 | 22 |  | CEI |
| MA 4 | 4 | 21 |  | CS 1 |
| MA 3 | 5 | 20 |  | CS 2 |
| MA 2 | 6 | 19 |  | MRD |
| MA 1 | 7 | 18 |  | CEO |
| MA 0 | 8 | 17 |  | BUS 7 |
| BUS 0 C | 9 | 16 |  | BUS 6 |
| BUS 1 | 10 | 15 |  | BUS 5 |
| BUS 2 | 11 | 14 |  | BUS 4 |
| $\mathrm{V}_{\text {SS }}$ |  | 13 |  | BUS 3 |

ABSOLUTE MAXIMUM RATINGS
Operating Temperature Range ( $T_{A}$ )
Ceramic Package . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
Plastic Package . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to $V_{S S}$ terminal)


Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) $\ldots-65$ to $+150^{\circ} \mathrm{C}$

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range Unless Otherwise Specified

| +2, +, +, | CONDITIONS | - |  | LIM | ITS |  | No. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W. CHARACTERISTICS | Vp | +2. | 1837 |  |  | 1837 C |  | UNITS |
|  |  |  |  |  |  |  |  |  |
| U +1 | - (V) | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Supply Voltage Range (At TA $=$ Full Package Temperature Range | - | 4 | - | 10.5 | 4 | - | 6.5 | V |
| Recommended Input Voltage Range | - | VSS | - | VDD | VSS | - | VDD | V |
| Clock Pulse Width (TPA), $\mathrm{t}_{\mathrm{P}}$ | 5 | 300 | - | - | 300 | - | - | ns |
|  | 10 | 150 | - | - | - | - | - |  |
| Address Setup Time, ${ }^{\text {t }}$ AS | 5 | 300 | - | - | 300 | - | - | ns |
|  | 10 | 150 | - | - | - | - | - |  |
| Address Hold Time, $\mathrm{t}_{\text {AH }}$ | 5 | 0 | - | - | 0 | - | - | ns |
|  | 10 | 0 | - | - | - | - | - |  |

ELECTRICAL CHARACTERISTICS at TA $=+25^{\circ} \mathrm{C}, \mathrm{VDD}= \pm 5 \%$ except as noted.

| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
|  | , + |  | $1837$ |  |  |  |  |  |  |
|  | $V_{0}$ | $V_{\text {DD }}$ | Min | Typ. | max. | Min | Typ. | Max. |  |
|  | (V). | (V) | mext | + |  | Tatb | Top. | $\cdots$ |  |
| STATIC |  |  |  |  |  |  |  |  |  |
| Quiescent Device Current, $\mathrm{I}_{\mathrm{Q}}$ | - | 5 | - | 1 | 50 | - | 1 | 50 | $\mu \mathrm{A}$ |
|  | - | 10 | - | 1 | 100 | - | - | - |  |
| Input Voltage Low Level, VIL | - | 5 | - | - | 1.25 | - | - | 1.25 | V |
|  | - | 10 | - | - | 3 | - | - | - |  |
| Input Voltage High Level, $\mathrm{V}_{\mathrm{IH}}$ | - | 5 | 3.75 | - | - | 3.75 | - | - | V |
|  | - | 10 | 7 | - | - | - | - | - |  |
| Output (Sink) Current, IOL | 0.4 | 5 | 2.2 | - | - | 2.2 | - | - | mA |
|  | 0.4 | 10 | 4.4 | - | - | - | - | - |  |
| Output (Source) Current, IOH | 4.5 | 5 | -1.6 | - | - | -1.6 | - | - | mA |
|  | 9.5 | 10 | -3.2 | - | - | - | - | - |  |
| Input Leakage Current IIL, IIH | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ | $\begin{gathered} \pm 2 \\ \pm 12 \end{gathered}$ | - | $\pm 1$ | $\pm 2$ | $\mu \mathrm{A}$ |
| 3 State Output Leakage Current, IOUT | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | 5 10 | - | $\begin{array}{r}  \pm 1 \\ \pm 1 \end{array}$ | $\begin{gathered} \pm 12 \\ \pm 2 \end{gathered}$ | - | $\pm 1$ | $\pm 12$ | $\mu \mathrm{A}$ |


| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1837 |  |  | 1837C |  |  |  |
|  | $\mathrm{v}_{0}$ <br> (V) | $V_{D D}$ <br> (V) | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| DYNAMIC: $\mathbf{t}_{\mathbf{r}}, \mathbf{t}_{\mathbf{f}}=\mathbf{1 0} \mathbf{n s}, \mathrm{C}_{\mathrm{L}}=\mathbf{5 0 p F}$ |  |  |  |  |  |  |  |  |  |
| Power Supply Current, IDD (Chip Selected 400 KHz ) | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{gathered} 4 \\ 10 \end{gathered}$ | - | - | 4 | - | mA |
| CEO from Address Change, tCA | - | 5 10 | - | - | 325 200 | - | - | 325 - | ns |
| Daisy Chain Delay, tıo | - | 5 10 | - | - | 150 100 | - | - | 150 - | ns |
| Read Delay, t $\overline{\mathrm{MRD}}$ | - | 5 <br> 10 | - | - | 200 100 | - | - | 200 - | ns |
| Chip Select Delay, tcs | - | 5 10 | - | - | 250 125 | - | - | 250 | ns |
| Access Time from Chip Select, tACS | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | - | $\begin{aligned} & 325 \\ & 175 \end{aligned}$ | - | - | 325 | ns |
| Access Time from Address Change, tAA | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 750 \\ & 450 \end{aligned}$ | $\begin{gathered} 1000 \\ 600 \end{gathered}$ | - | 750 | 1000 - | ns |

## TIMING DIAGRAM


"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between the ROM and RAM in the user's system. In the above configuration, if ROM Number 1 was masked programmed for memory locations $0000-\mathrm{OFFF}_{16}$; and the ROM Number 2 masked programmed for memory locations 1000-1FFF 16 ; for addresses from 0000-1FFF16, the RAM would be disabled and the ROM enabled. For locations above 1FFF 16 the ROMs would be ROM disabled and the RAM enabled.

## SYSTEM INTERCONNECT



## SIGNAL DESCRIPTION

MA 0 - MA 7: Under 1802A control, the high order byte of a 16 bit memory address appears first on the memory address lines (MA 0-MA 7). Three bits required by the ROM Address Decodes are strobed into the internal address latches by the Clock (TPA) input. The low order byte of the 16 bit address appears on the address lines after the termination of TPA.

BUS 0 - BUS 7: These eight bi-directional three state data lines form a common bus with the 1802A microprocessor.

CLOCK (TPA): A timing signal from the 1802A microprocessor (trailing edge of TPA) is used to latch the high order byte of the 16 bit memory address.

CS 1, CS 2, MRD: The Chip Select and Memory Read (output enable) signals. The polarity of the CS 1 and CS 2 signals are user mask programmable.

CEO, CEI: Chip Enable Output (CEO) signal is high when either the chip is selected or CEI is high. CEO and CEI can be connected in a daisy chain operation between several ROMs to control the selection of RAM chips in a microprocessor system without additional components.

## ORDERING INFORMATION

Contact Hughes for price and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or a Hughes' Representative.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## $2048 \times 8$ CMOS Static ROM

## $2048 \times 8$ Static ROM - 23C16C

## DESCRIPTION

Hughes' 23C16C is a CMOS Mask Programmable Read Only Memory organized as $2048 \times 8$. The ROM circuit is static and updates its outputs when any address changes. Two chip selects are included which are programmed for polarity with the same mask that programs the data pattern.

When the chip is selected, the address present on lines MA 0-MA 10 accesses data which is presented to the output sense amplifiers. The eight-bit output word is enabled onto the data lines by the chip select signals, which can be used for memory expansion. The 23C16C is a pin compatible replacement for the 2716 PROM.

The 23C16C operates over a 4-6.5 voltage range. The ROM is supplied in a 24 lead hermetic dual-in-line ceramic package ( D suffix), plastic package ( P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static CMOS Circuitry
- Single Voltage Supply
- No Clocks are Required
- Compatible with 1802A Microprocessor at Maximum Speed
- Access Time 900 ns Typical at $\mathrm{V} D \mathrm{DD}=5 \mathrm{~V}$

FUNCTIONAL DIAGRAM


PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) . . . . -65 to $+150^{\circ} \mathrm{C}$
Operating Temperature Range (TA)
Ceramic Package . . . . . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
Plastic Package . . . . . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal) 23C16C . . . . . . . . . . . . . . . . . . . . -0.5 to +7 V

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Range Unless Otherwise Specified

| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | vo$\mathrm{N}$ | VDD(V) |  |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
| Supply Voltage Range (At $T_{A}=$ Full Package Temperature Range) | - | - | 4 | - | 6.5 | V |
| Recommended Input Voltage Range | - | - | VSS | - | VDD | V |

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{VDD}= \pm 5 \%$ except as noted.

|  | CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vo | VDD |  |  |  |  |
|  | (V) | (V) | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |
| Quiescent Device Current, IL | - | 5 | - | - | 50 | $\mu \mathrm{A}$ |
| Supply Current, IDD <br> (400KHz Addresses) | - | 5 | - | - | 5.75 | mA |
| Output Drive Current, N-Channel (Sink), IDN | 0.5 | 5 | 2 | - | - | mA |
| P-Channel (Source), IDP | 4.5 | 5 | 2 | - | - | mA |
| Output Voltage Low Level, VOL | - | 5 | - | 0 | 0.05 | V |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 5 | 4.95 | 5 | - | V |
| Input Low Voltage VIL | 0.5,4.5 | 5 | - | - | 1.25 | V |
| Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ | 0.5,4.5 | 5 | 3.75 | - | - | V |
| Input Leakage Current IIL, IIH | 0 | 5 | - | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| 3 State Output Leakage Current, IOUT | 0.5 | 5 | - | $\pm 1$ | $\pm 2$ | $\mu \mathrm{A}$ |
| DYNAMIC: $\mathrm{tr}_{\mathbf{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=200 \mathrm{~K} \Omega$ |  |  |  |  |  |  |
| Access Time From Address Change, tAA | - | 5 | - | 900 | 1200 | ns |
| Access Time From Chip Select, tAC | - | 5 | - | 330 | 425 | ns |



QZA INVALID OR DON'T CARE CONDITIONS

## FUNCTIONAL OPERATION

This ROM is completely static (no clocks required). Decode of the input address selects a word from the storage array. The chip select signal enables the selected word to appear on the output bus line. Address rise and fall times should be less than 500 nsec.

## SYSTEM INTERCONNECT



## SIGNAL DESCRIPTION

MA O-MA10: These address lines select a byte location. MA10 is the high order address bit.

BUSO - BUS7: These eight three-state data lines form a common bus with the microprocessor.

CS1, CS2: These chip select signals are provided for memory expansion. Outputs are enabled when CS 1 and CS 2 are active. Polarity of CS 1 and CS 2 are user mask programmable.

## ORDERING INFORMATION

Contact Hughes for price and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## $4096 \times 8$ Static ROM - 23C32C

## DESCRIPTION

Hughes' 23C32C is a CMOS Mask Programmable Read Only Memory, organized as $4096 \times 8$. The ROM circuit is static and updates its outputs when any address changes. Two chip selects are included which are programmed for polarity with the same mask that programs the data pattern.

When the chip is selected (CS 1 and CS 2 are activated) the address present on lines MA0MA11 accesses data which is presented to the output sense amplifiers. The 3-bit output word is enabled onto the data lines by the chip select signals, which can be used for memory expansion. The 23 C 32 C is a pin compatible replacement for the 2732 PROM.

The 23C32C operates over a 4-6.5 voltage range. The ROM is available in a 24 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( $P$ suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static CMOS Circuitry
- Functional Replacement for Industry Standard Type 2732 (4096 x 8) PROM
- Compatible with 1802A Microprocessor at Maximum Speed
- Access Time 750ns Typical at $V \mathrm{DD}=5 \mathrm{~V}$

FUNCTIONAL DIAGRAM


- Single Voltage Supply
- Low Quiescent and Operating Power
- Very Low Standby Power ModeLess than $10 \mu \mathrm{a}$, controlled by CS 1


## PIN CONFIGURATION



[^7]
## ABSOLUTE MAXIMUM RATINGS

Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) $\ldots-65$ to $+150^{\circ} \mathrm{C}$
Operating Temperature Range (TA)
Ceramic Package . . . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
Plastic Package . . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to $\mathrm{V}_{\mathrm{SS}}$ terminal)
23C32C ............................ . -0.5 to $+7 V$
NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Range Unless Otherwise Specified

| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vo <br> (V) | VDD <br> (V) |  |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
| Supply Voltage Range (At $\mathrm{T}_{\mathrm{A}}=$ Full Package Temperature Range) | - | - | 4 | - | 6.5 | V |
| Recommended Input Voltage Range | - | - | VSS | - | VDD | V |

ELECTRICAL CHARACTERISTICS at TA $=25^{\circ} \mathrm{C}$, VDD $= \pm 5 \%$ except as noted.

| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vo <br> (V) | VDD <br> (V) |  |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |
| Quiescent Device Current, IL | - | 5 | - | 1 | 100 | $\mu \mathrm{A}$ |
| Supply Current, IDD (400KHz Addresses) | - | 5 | - | - | 4 | mA |
| Output Drive Current: <br> N-Channel (Sink), IDN | 0.5 | 5 | 2.2 | - | - | mA |
| P-Channel (Source), IDP | 4.5 | 5 | 2 | - | - | mA |
| Output Voltage Low Level, VOL | - | 5 | - | 0 | 0.05 | V |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 5 | 4.95 | 5 | - | V |
| Input Low Voltage $V_{I L}$ | 0.5, 4.5 | 5 | - | - | 1.25 | V |
| Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ | 0.5, 4.5 | 5 | 3.75 | - | - | V |
| Input Leakage Current, ILL, IIH | 0 | 5 | - | $\pm 1$ | $\pm 2$ | $\mu \mathrm{A}$ |
| 3 State Ouput Leakage Current, IOUT | 0, 5 | 5 | - | $\pm 1$ | $\pm 2$ | $\mu \mathrm{A}$ |
| DYNAMIC: $\mathrm{tr}_{\mathbf{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=200 \mathrm{~K} \Omega$ |  |  |  |  |  |  |
| Access Time From Address Change, tAA | - | 5 | - | 750 | 1000 | ns |
| Access Time From Chip Select, tAC | - | 5 | - | 330 | 425 | ns |



## FUNCTIONAL OPERATION

This ROM is completely static (no clocks required). Decode of the input address selects a word from the storage array. The chip select signal enables the selected word to appear on the output bus line. Address rise and fall times should be less than 500 nsec.

## TYPICAL SYSTEM INTERCONNECT



## SIGNAL DESCRIPTION

MA0-MA11: These address lines select a byte location. MA 11 is the high order address bit.

BUS0-BUS7: These eight three-state data lines form a common bus with the microprocessor.

CS1, CS2: These chip select signals are provided for memory expansion. Outputs are enabled when CS 1 and CS 2 are active. Polarity of CS 1 and CS 2 are user mask programmable.

## ORDERING INFORMATION

Contact Hughes for price and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## CMOS Static ROM $8192 \times 8$

## $8192 \times 8$ Static ROM - HCMP 23C64C

## DESCRIPTION

Hughes' 23C64C is a CMOS Mask Programmable Read Only Memory organized $8192 \times 8$. The ROM circuit is static and updates its outputs when any address changes. One chip select is included which is programmed for polarity with the same mask that programs the data pattern.

When the chip is selected (CS is activated) the address present on lines MA 0-MA 12 accesses data which is presented to the output sense amplifiers. The 8-bit output word is enabled onto the data lines by the chip select signal which can be used for memory expansion.

The 23C64C operates over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( $P$ suffix), cerdip ( $Y$ suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static CMOS Circuitry
- Access Time

300ns Typical at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$

- Compatible with Most Microprocessors at Maximum Speed

FUNCTIONAL DIAGRAM


- Single Voltage Supply
- Low Quiescent and Operating Power Standby $-5 \mu$ A typical Operating - 3mA typical


## PIN CONFIGURATION


*ACTIVE STATE IS MASK PROGRAMMABLE
**ADDRESS PLACEMENT IS USER SELECTABLE (MA 12 AND MA 11 ONLY).

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
Operating Temperature Range ( $T_{A}$ )
Ceramic Package
-55 to $+125^{\circ} \mathrm{C}$
Plastic Package . . . . . . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to $\mathrm{V}_{\mathrm{SS}}$ terminal) 23C64C
0.5 to +7 V

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING CONDITIONS at $\mathbf{T}_{\mathbf{A}}=$ Full Package Range Unless Otherwise Specified

| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & v_{0} \\ & \left(v_{1}\right. \end{aligned}$ | $\begin{gathered} v_{D D} \\ (V) \end{gathered}$ |  |  |  |  |
|  |  |  | Min | Typ. | Max. |  |
| Supply Voltage Range (At $T_{A}=$ Full Package Temperature Range) | - | - | 4 | - | 6.5 | V |
| Recommended Input Voltage Range | - | - | $\mathrm{V}_{\text {SS }}$ | - | $\mathrm{V}_{\text {DD }}$ | V |

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}= \pm 5 \%$ except as noted.

| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $v_{0}$ | $V_{\text {DD }}$ |  |  |  |  |
|  | (V) | (V) | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |
| Quiescent Device Current, IL (Chip not selected) | - | 5 | - | 5 | 50 | $\mu \mathrm{A}$ |
| Supply Current, IDD (400KHz Addresses) | - | 5 | - | 3 | 5 | mA |
| Output Drive Current; N -Channel (Sink), $\mathrm{I}_{\mathrm{D}} \mathrm{N}$ | 0.5 | 5 | 2.2 | - | - | mA |
| P-Channel (Source), $\mathrm{I}_{\mathrm{D}} \mathrm{P}$ | 4.5 | 5 | 2.2 | - | - | mA |
| Output Voltage Low Level, $\mathrm{V}_{\mathrm{OL}}$ | - | 5 | - | 0 | 0.05 | V |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 5 | 4.95 | 5 | - | V |
| Input Low Voltage $\mathrm{V}_{\text {IL }}$ | 0.5,4.5 | 5 | - | - | 1.25 | V |
| Input High Voltage $\mathrm{V}_{\mathrm{IH}}$ | 0.5,4.5 | 5 | 3.75 | - | - | V |
| Input Leakage Current ${ }^{\prime}{ }^{\prime}$, I IH | 0 | 5 | - | $\pm 1$ | $\pm 2$ | $\mu \mathrm{A}$ |
| 3 State Output Leakage Current IOUT | 0,5 | 5 | - | $\pm 1$ | $\pm 2$ | $\mu \mathrm{A}$ |
| DYNAMIC: $\mathrm{t}_{\mathrm{r}, \mathrm{t}} \mathrm{t}_{\mathbf{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=200 \mathrm{~K} \Omega$ |  |  |  |  |  |  |
| Access Time From Address Change ${ }^{t_{A A}}$ | - | 5 | - | 300 | 325 | ns |
| Access Time From Chip Select ${ }^{t} A C$ | - | 5 | - | 100 | 125 | ns |



ZZZ INVALID OR DON'T CARE CONDITIONS

## FUNCTIONAL OPERATION

This ROM is completely static (no clocks required). Decode of the input address selects a word from the storage array. The chip select signal enables the selected word to appear on the output bus line. Address rise and fall times should be less than 500 nsec.

TYPICAL SYSTEM INTERCONNECT


## SIGNAL DESCRIPTION

MA 0 - MA 12: These address lines select a byte location. MA12 is the high order address bit.

BUS 0 - BUS 7: These eight three-state data lines form a common bus with the microprocessor.

CS: This chip select signal is provided for memory expansion. Outputs are enabled when CS is active. Polarity of CS is user mask programmable.

## ORDERING INFORMATION

Contact Hughes for prices and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' Representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## CMOS Static ROM $8192 \times 8$

## $8192 \times 8$ Static ROM - $23 C 65$

## DESCRIPTION

Hughes' 23 C65 is a CMOS Mask Programmable Read Only Memory organized $8192 \times 8$. The ROM circuit is static and updates its outputs when any address changes. One Chip Enable(CE) and one Output Enable (OE) are included and are programmed for polarity with the same mask that programs the data pattern.
When the chip is selected (CE is activated) the address present on lines MA O—MA 12 accesses data which is presented to the output sense amplifiers. The 8-bit output word is enabled onto the data lines by the Output Enable signal (OE) which can be used for bus control.
Hughes' 23C65 operates over a 4-6.5 voltage range. The ROMs are available in a 28 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( P suffix), cerdip ( $Y$ suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static CMOS Circuitry
- Access Time From Address Change 300 ns Typical at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
- Compatible with Most Microprocessors at Maximum Speed
- Standard Jedec Pinouts
- Single Voltage Supply
- Low Quiescent and Operating Power Standby - $5 \mu$ A typical (CE Disabled) Operating - 3mA typical

FUNCTIONAL DIAGRAM

*ACTIVE STATE IS MASK PROGRAMMABLE

ABSOLUTE MAXIMUM RATINGS
Operating Temperature Range (TA)
Ceramic Package ...................... -55 to $+125^{\circ} \mathrm{C}$
Plastic Package ........................ -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to V SS terminal)
23C65C ................................ 0.5 to +7 Volts
Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) ...... -65 to $+150^{\circ} \mathrm{C}$

NOTE:Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections ui this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Range Unless Otherwise Specified

| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $v_{0}$ <br> (v) | VDD <br> (V) |  |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
| Supply Voltage Range (At TA $=$ Full Package Temperature Range) | - | - | 4 | - | 6.5 | V |
| Recommended Input Voltage Range | - | - | $\mathrm{V}_{\text {SS }}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}= \pm \mathbf{5} \%$ except as noted.

| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{0}$(V) | $V_{D D}$ <br> (V) |  |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |
| Quiescent Device Current, IL (Chip not selected) | - | 5 | - | 5 | 50 | $\mu \mathrm{A}$ |
| Supply Current, IDD <br> (400KHz Addresses) | - | 5 | - | 3 | 5 | mA |
| Output Drive Current; N -Channel (Sink), IDN | 0.5 | 5 | 2.2 | - | - | mA |
| P-Channel (Source), IDP | 4.5 | 5 | 2.2 | - | - | mA |
| Output Voltage Low Level, $\mathrm{V}_{\mathrm{OL}}$ | - | 5 | - | 0 | 0.05 | V |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 5 | 4.95 | 5 | - | V |
| Input Low Voltage VIL | 0.5, 4.5 | 5 | - | - | 1.25 | V |
| Input High Voltage $V_{I H}$ | 0.5, 4.5 | 5 | 3.75 | - | - | V |
| Input Leakage Current IL, IIH | 0 | 5 | - | $\pm 1$ | $\pm 2$ | $\mu \mathrm{A}$ |
| 3 State Output Leakage Current IOUT | 0,5 | 5 | - | $\pm 1$ | $\pm 2$ | $\mu \mathrm{A}$ |
| DYNAMIC: $\mathrm{t}_{\mathbf{r}}, \mathrm{t}_{\mathbf{f}}=\mathbf{1 0} \mathbf{n s}, \mathrm{C}_{\mathrm{L}}=\mathbf{5 0 p F} ; \mathrm{R}_{\mathbf{L}}=\mathbf{2 0 0 K} \Omega$ |  |  |  |  |  |  |
| Access Time From Address Change ${ }^{\mathrm{t}} \mathrm{AA}$ | - | 5 | - | 300 | 450 | ns |
| Access Time From Chip Enable tace | - | 5 | - | 350 | 500 | ns |
| Access Time From Output Enable taOE | - | 5 | - | 100 | 125 | ns |


*Active state is mask programmable.

## FUNCTIONAL OPERATION

This ROM is completely static (no clocks required). Decode of the input address selects a word from the storage array. The chip select signal enables the selected word to appear on the output bus line. Address rise and fall times should be less than 500 nsec .

## TYPICAL SYSTEM INTERCONNECT



## SIGNAL DESCRIPTION

MA 0-MA 12: These address lines select a byte location. MA 12 is the high order address bit. BUS 0—BUS 7: These eight three-state data lines form a common bus with the microprocessor.

CE: This Chip Enable signal is provided for memory selection. All memory functions are enabled when CE is active. Polarity of CE is mask programmable.
OE: This Output Enable signal is provided for bus control. Outputs are enabled when the chip is selected and OE is active. Polarity of OE is mask programmable.

## ORDERING INFORMATION:

Contact Hughes for prices and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' Representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

TABLE OF CONTENTS


## 1800 CMOS Microprocessor Family Central Processing Unit

## DESCRIPTION

Hughes' 1802A is an 8 bit register-oriented Central Processing Unit (CPU) designed for use as a general-purpose computing or control element in a wide range of stored program systems or products. The 1802A has a common bi-directional bus shared between all internal data, control, status and array registers. Accessing of memory is accomplished by time multiplexing a 16 bit address representing 65,536 locations into two sequentially transmitted bytes ( 8 bits). The presence of the most significant address bits is signified by the TPA clock. The $16 \times 16$ array of registers may be selected by the $P, X$, and $N$ register designators to represent a program counter, data pointer and general pointer register respectively. Switching of programs may be readily accomplished by manipulating the register designators.
It has a flexible I/O interface including separate control signals (N0-N2) and memory access signals allowing direct memory data transfer with peripherals under CPU program control (through I/O instructions) or under peripheral control (DMA-IN and DMA-OUT signals). In addition to nonprogrammed Interrupt response, the CPU can monitor 4 flag inputs (EF1-EF4) from peripherals and set an output (Q) to the peripheral under program control. This may be used for serial data transfer or general control signals. State Codes (SC0SC1) are available to monitor the CPU internal states.
The 1802A operates over a 4-10.5 voltage range while the 1802AC has a recommended 4-6.5 volts. The CPUs are available in a 40 lead dual-in-line ceramic package ( $D$ suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.
Hughes' 1802BC (operating with 5 MHz Clock at 5 V ) is available for designs requiring higher system speed.

## FEATURES

- Instruction Cycle Time 2.5-3.75 $\mu \mathrm{s}$ at 6.4 MHz
- 8 Bit Parallel Data Organization
- Memory Addressing to 65,536 Bytes
- On Chip Direct Memory Access
- $16 \times 16$ General Purpose Register Matrix
- Four Flag Inputs and One Programmable Output
- Direct Memory to Peripheral Transfer on I/O Instructions
- T²L, NMOS and CMOS Compatible
- Optional On Chip Xtal Controlled Oscillator
- Low Power Single Voltage Supply
- 91 Instructions
- Schmitt Triggered Clear

PIN CONFIGURATION


## ARCHITECTURAL ORGANIZATION

N,X,P Registers - These three registers provide a 4 bit binary number which designates (selects) one of the registers in the register array to provide an address to memory. In addition, the N register holds device selection codes for input/output operations, and acts as a buffer for the lower 4 bits of the opcode.

Q-Flip Flop - This internal flip flop can be set or reset by instruction and can be sensed by conditional branch instructions. $Q$ can also be used as a microprocessor output control.

Register Array - These 16 registers of 16 bit word size can be used to provide three separate functions: as program counters, as data pointers or as a scratch pad buffer. Each array register designated by N, X , or P provides a 16 bit memory address latched by the A register and multiplexed 8 bits at a time onto the memory address lines.

- Program Counter - Any register may be used as the main program counter or as a subroutine program counter. This is determined by the user by setting the $P$ register ( 4 bits) to point to any of the 16 array registers. When interrupts are serviced $R(1)$ is used as the interrupt service routine program counter.
- Data Pointers - Any array register may be selected by the $N$ and $X$ registers to provide the address of a data word location in memory. The $N$ register selects an array register to provide addresses for several Load D from memory and Store D (accumulator) to memory instructions. The X register can also select array registers to provide addresses of memory data used in ALU operations and Input/Output operations, and additional Load from Memory and Store to Memory instructions with the D register.
- Data Register - The N register also selects an array register location to act as a scratch pad buffer for data exchange with the D register. Data is transferred by a set of four instructions which select the high order byte $R(N) .1$, or the low order byte $R(N) .0$. Additionally an array register may be incremented or decremented for usage as loop counters.


## INTERFACE MODES -

There are three modes of peripheral data transfer in the 1802A. These are programmed I/O, Interrupt Servicing, and Direct Memory Access.

- Programmed I/O - The 1802A provides a direct memory to peripheral device interface. The N0-N 2 lines select a peripheral device while the memory address lines access a memory location. On Input instructions the peripheral data is read into the $D$ register and memory simultaneously. On Output instructions the memory data is sent directly to the peripheral device. The EF flags and Q output can be used as additional programmable controls or as a serial data transfer path.
- Interrupt Servicing - Upon the completion of an instruction, a non-masked (enabled) interrupt request will be acknowledged by the 1802A. This results in the saving of the present $X$ and $P$ register values in the $T$ register, resetting the Interrupt Enable flip flop, and setting of $X$ to point to Register 2 and $P$ to Register 1. At the end of an Interrupt routine, a Return instruction restores old values of $X$ and $P$ and allows reactivation of the Interrupt Enable flip flop.
- Direct Memory Access - The DMA mode is entered at the end of the execute machine cycle in the currently held instruction. This is a special extension of programmed input/output. When a DMA-In or DMA-Out request is activated, array register $R(0)$ provides the location in memory for data transfer. On each byte transfer $R(0)$ is incremented. The DMA mode can also be used to initially load memory after Reset and eliminates the requirement for specialized "bootstrap" load programs.


1802A REGISTER SUMMARY

| REG. | NO. OF <br> BITS | DESCRIPTION |
| :---: | :---: | :--- |
| D | 8 | DATA REGISTER (ACCUMULATOR) |
| DF | 1 | DATA FLAG (ALU CARRY/BORROW) |
| R | 16 | 1 OF 16 SCRATCHPAD REGISTER |
| P | 4 | DESIGNATES WHICH REGISTER IS PROGRAM COUNTER |
| X | 4 | DESIGNATES WHICH REGISTER IS DATA OR STACK POINTER |
| N | 4 | HOLDS LOW ORDER INSTRUCTION DIGIT/DESIGNATES DATA PTR |
| I | 4 | HOLDS HIGH ORDER (OP CODE) INSTRUCTION DIGIT |
| T | 8 | HOLDS OLD X, P VALUES AFTER INTERRUPT (X IS HIGH BYTE) |
| IE | 1 | INTERRUPT ENABLE FLIP FLOP |
| Q | 1 | OUTPUT FLIP FLOP |

## ABSOLUTE MAXIMUM RATINGS

DC SUPPLY-VOLTAGE RANGE (VCC, VDD) (All voltage values referenced to $\mathrm{V}_{\mathrm{SS}}$ terminal)
$\mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{DD}}$ :

> 1802A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to + -0.5 to + 7 V 1802AC/1802BC . . . . . . . . . . . .

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V D D+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT
A) CERAMIC PACKAGE $\pm 10 \mathrm{~mA}$
OPERATING TEMPERATURE RANGE (TA) CERAMIC PACKAGE
.. -55 to $+125^{\circ} \mathrm{C}$ PLASTIC PACKAGE
..-40 to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE ( $T_{\text {stg }}$ )
. . . . . . . . . ........ ...-65 to $+150^{\circ} \mathrm{C}$

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STATIC ELECTRICAL CHARACTERISTICS AT TA $=-40$ to $+85^{\circ} \mathrm{C}$, except as noted.

| CHARACTERISTICS | CONDITIONS |  |  | LIMITS AT INDICATED TEMPERATURES ( ${ }^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V}) \end{aligned}$ | $\begin{aligned} & V_{\text {IN }} \end{aligned}$ | $v_{C C}$ Vnn | 1802A |  |  | $-\quad 1802 \mathrm{AC}$ |  |  | 1802BC |  |  |  |
|  |  |  | (V) | Min. | Typ.* | Max. | Min. | Typ.* | Max. | Min. | Typ. | Max. |  |
| Quiescent Device Current, IL Max. | - | - | 5 | - | 0.01 | 100 | - | 0.02 | 400 | - | 0.02 | 400 | $\mu \mathrm{A}$ |
|  | - | - | 10 | - | 1 | 400 | - | - | - | - | - | - |  |
| Output Low Drive (Sink) Current, IOL Min Except $\overline{\mathrm{Xtal}}$ | 0.4 | 0,5 | 5 | 1.2 | 2.5 | - | 1.2 | 2.5 | - | 1.2 | 2.5 | - | mA |
|  | 0.5 | 0,10 | 10 | 24 | 4.4 | - | - | - | - | - | - | - |  |
| $\overline{\text { Xtal Output }}$ IOL Min. | 0.4 | 5 | 5 | 200 | 360 | - | 200 | 360 | - | 200 | 360 | - | $\mu \mathrm{A}$ |
| Output High Drive (Source Current) IOH Min. (Except Xtal) Xtal Output $\mathrm{IOH}_{\mathrm{Min}}$. | 4.6 | 0,5 | 5 | -0.40 | -0.80 | - | -0.40 | -0.80 | - | -0.40 | -0.80 | - | mA |
|  | 9.5 | 0,10 | 10 | -0.60 | -1.2 | - | - | - | - | - | - | - |  |
|  | 4.6 | 0 | 5 | -100 | -260 | - | -100 | -260 | - | -100 | -260 | - | $\mu \mathrm{A}$ |
| Output Voltage Low Level vol Max. | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | - | 0 | 0.1 | V |
|  | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - | - | - | - |  |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}} \mathrm{Min}$. | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0,10 | 10 | 9.9 | 10 | - | - | - |  | - | - |  |  |
| Input Low Voltage $V_{\text {IL }}$ Max. | 0.5, 4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | - | - | 1.5 | V |
|  | 0.5, 4.5 | - | 5, 10 | - | - | 1 | - | - | 1 | - | - | 1 |  |
|  | 1.9 | - | 10 | - | - | 3 | - | - | - | - | - | - |  |
| Input High Voltage $\mathrm{V}_{\mathrm{IH}}$ Min. | 0.5, 4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - | 3.5 | - | - |  |
|  | 0.5, 4.5 | - | 5, 10 | 4 | - | - | 4 | - | - | 4 | - | - |  |
|  | 1.9 | - | 10 | 7 | - | - | - | - | - | - | - | - |  |
| Clear Input Voltage $\mathrm{V}_{\mathrm{H}}$ | - | - | 5 | 0.4 | 0.5 | - | 0.4 | 0.5 | - | 0.4 | 0.5 | - | V |
|  | - | - | 5, 10 | 0.3 | 0.4 | - | - | - | - | - | - | - |  |
|  | - | - | 10 | 1.5 | 2 | - | - | - | - | - | - | - |  |
| Input Leakage Current, IIN Max. | Any Input | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$. | $\mu \mathrm{A}$ |
|  |  | 0,10 | 10 | - | $\pm 10^{-4}$ | $\pm 1$ | - | - | - | - | - | - |  |
| 3-State Output Leakage Current, Iout Max. | 0.5 | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  | 0,10 | 0, 10 | 10 | - | $\pm 10^{-4}$ | $\pm 1$ | - | - | - | - | - | - |  |
| Minimum Data Retention Voltage, $V_{D R}$ | $V_{D D}=V_{D R}$ |  |  | - | 2 | 2.4 | - | 2 | 2.4 | - | 2 | 2.4 | v |
| Data Retention Current, IDR | $V_{D D}=2.4 \mathrm{~V}$ |  |  | - | 0.1 | 1 | - | 0.5 | 5 | - | 0.5 | 5 | $\mu \mathrm{A}$ |
| Effective Input Capacitance, $\mathrm{C}_{\text {IN }}$ Any Input | - |  |  | - | 5 | 7.5 | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Effective 3-State Terminal Capacitance Data Bus | - |  |  | - | 10 | 15 | - | 10 | 15 | - | 10 | 15 | pF |

[^8]RECOMMENDED OPERATION CONDITIONS at $T_{A}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ Unless Otherwise Specified

| CHARACTERISTICS | CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{VCCl}^{1} \\ \text { (V) } \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \text { (V) } \end{aligned}$ | H1802A | H1802AC | H 1802BC |  |
| Supply-Voltage Range | - | - | 4 to 10.5 | 4 to 6.5 | 4 to 6.5 | V |
| Input Voltage Range | - | - | $\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{DD}}$ | $V_{S S}$ to $V_{\text {DD }}$ | V |
| Maximum Clock Input Rise or Fall Time, $\mathrm{tr}_{\mathrm{r}}$ or $\mathrm{t}_{\mathrm{f}}$ | 4-10.5 | 4-10.5 | 1 | 1 | 1 | $\mu \mathrm{S}$ |
| Minimum Instruction Time ${ }^{2}$ (See Fig. 6) | 5 | 5 | 5 | 5 | 3.2 | $\mu s$ |
|  | 5 | 10 | 4 | - | - |  |
|  | 10 | 10 | 2.5 | - | - |  |
| Maximum DMA Transfer Rate | 5 | 5 | 400 | 400 | 625 | KBytes/sec |
|  | 5 | 10 | 500 | - | - |  |
|  | 10 | 10 | 800 | - | - |  |
| Maximum Clock Input Frequency, ${ }^{f} \mathrm{CL}^{3}$ | 5 | 5 | DC - 3.2 | DC - 3.2 | DC - 5.0 | MHz |
|  | 5 | 10 | DC - 4 | - | - |  |
|  | 10 | 10 | DC - 6.4 | - | - |  |

## NOTES:

1. $\mathrm{V}_{C C} \leqslant \mathrm{~V}_{\mathrm{DD}}$; for 1802AC $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{C C}=5$ volts.
2. Equals 2 machine cycles - one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles - one Fetch and two Execute operations.
3. Load Capacitance $\left(C_{L}\right)=50 \mathrm{pF}$.


NOTES:
This timing diagram is used to show signal relationship only. All measurements are referenced to $50 \%$ point of the wave forms. Shaded areas indicate "Don't Care" on Inputs or Undefined State on Outputs. Sample or setting action at clock is designated by an arrow.

1. The NO-N2 bits are valid during the S 1 cycle of Input or Output instructions only ( $61-67$ and 69-6F)
2. The $Q$ line is set or reset during the $S 1$ cycle of the SEQ or REQ instructions
3. The flag inputs ( $\overline{\mathrm{EF}} 1-\overline{\mathrm{EF}} 4$ ) are sampled during an S 1 cycle
4. The DMA and Interrupt inputs are sampled during cycles S 1 , S 2 or S 3 . The priority on concurrent signal inputs are (i) DMA-In (ii) DMA-Out and (iii) Interrupt.

Figure - 1 General Timing Diagram

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$, except as noted.

| CHARACTERISTICS | $\begin{gathered} v_{\mathrm{VCC}} \\ \mathrm{~V} \end{gathered}$ | $\begin{gathered} V_{D D} \\ V_{1} \end{gathered}$ | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Propagation Delay Time, tpLH, tPHL Clock to TPA, TPB | $\begin{gathered} 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 200 \\ & 150 \\ & 100 \end{aligned}$ | $\begin{aligned} & 350 \\ & 250 \\ & 150 \end{aligned}$ | ns |
| Clock-to-Memory High Address Byte | $\begin{gathered} 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \end{gathered}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | $\begin{aligned} & 575 \\ & 350 \\ & 240 \end{aligned}$ | $\begin{aligned} & 850 \\ & 600 \\ & 400 \end{aligned}$ | ns |
| Clock-to-Memory Low Address Byte | $\begin{gathered} 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 220 \\ & 159 \\ & 100 \end{aligned}$ | $\begin{aligned} & 350 \\ & 250 \\ & 150 \end{aligned}$ | ns |
| Clock to MRD, tpLH, ${ }^{\text {tPHL }}$ | $\begin{gathered} 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 220 \\ & 150 \\ & 100 \end{aligned}$ | $\begin{aligned} & 350 \\ & 250 \\ & 150 \end{aligned}$ | ns |
| Clock to MWR, ${ }_{\text {tPLH }}$, tPHL | $\begin{gathered} \hline 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \end{gathered}$ | - | $\begin{array}{r} 190 \\ 150 \\ 75 \end{array}$ | $\begin{aligned} & 300 \\ & 250 \\ & 150 \end{aligned}$ | ns |
| Clock (CPU Data to Bus) | $\begin{gathered} \hline 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 310 \\ & 250 \\ & 150 \end{aligned}$ | $\begin{aligned} & 450 \\ & 350 \\ & 200 \end{aligned}$ | ns |
| Clock to State Code | $\begin{gathered} \hline 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 290 \\ & 250 \\ & 130 \end{aligned}$ | $\begin{aligned} & 450 \\ & 350 \\ & 250 \end{aligned}$ | ns |
| Clock to Q | $\begin{gathered} \hline 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 250 \\ & 150 \\ & 115 \end{aligned}$ | $\begin{aligned} & 400 \\ & 250 \\ & 175 \end{aligned}$ | ns |
| Clock to $\mathrm{N}(0-2), \mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | $\begin{gathered} 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 280 \\ & 200 \\ & 130 \end{aligned}$ | $\begin{aligned} & 550 \\ & 350 \\ & 250 \end{aligned}$ | ns |

TIMING SPECIFICATIONS as a function of $T(T=1 / f$ Clock $)$ at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$

*Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$
**Minimum value for 1802 B tsu is measured at $+25^{\circ} \mathrm{C}$.
$2 \mathrm{~T}-350 \mathrm{~ns}$ insures 50 ns set-up at $\mathrm{F}=5 \mathrm{MHz}$.

DYNAMIC ELECTRICAL CHARACTERISTICS (Cont'd)

| CHARACTERISTICS | $v_{C C}$ <br> (V) | $V_{D D}$ <br> (V) | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. ${ }^{1}$ | Typ. ${ }^{2}$ | Max. |  |
| Minimum Set Up and Hold Times, $\mathrm{t}_{\mathrm{S}}, \mathrm{t}_{\mathrm{H}}$ Data Input Set Up | $\begin{gathered} 5 \\ 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & -20 \\ & -15 \\ & -10 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | ns |
| Data Input Hold | $\begin{gathered} 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 125 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 150 \\ 100 \\ 75 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | ns |
| $\overline{\text { DMA }}$ Set Up | $\begin{gathered} 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \\ 10 \end{gathered}$ | $\begin{aligned} & 30 \\ & 20 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | ns |
| $\overline{\text { DMA Hold }}$ | $\begin{gathered} 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 250 \\ & 200 \\ & 125 \end{aligned}$ | $\begin{array}{r} 150 \\ 100 \\ 75 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns |
| Interrupt Set Up | $\begin{gathered} 5 \\ 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \\ 10 \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & -75 \\ & -50 \\ & -25 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | ns |
| Interrupt Hold | $\begin{gathered} 5 \\ 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 160 \\ 100 \\ 80 \\ \hline \end{array}$ | $\begin{array}{r} 100 \\ 75 \\ 50 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | ns |
| Wait Set Up | $\begin{gathered} 5 \\ 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & -15 \\ & -25 \\ & -\quad 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | ns |
| EF1-4 Set Up | $\begin{gathered} 5 \\ 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & -50 \\ & -30 \\ & -20 \\ & \hline \end{aligned}$ | - | ns |
| EF1-4 Hold | $\begin{gathered} 5 \\ 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 200 \\ & 150 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 100 \\ 75 \\ 50 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | ns |
| Minimum Pulse Width, Clear Pulse Width, tWL | $\begin{gathered} 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 300 \\ & 200 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{array}{r} 100 \\ 75 \\ 50 \\ \hline \end{array}$ | - <br> - <br> - | ns |
| $\overline{\text { Clock Pulse Width, twL }}$ | $\begin{gathered} 5 \\ 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 175 \\ 125 \\ 75 \\ \hline \end{array}$ | $\begin{array}{r} 100 \\ 75 \\ 50 \\ \hline \end{array}$ | - | ns |
| $\begin{array}{ll} \hline \text { Typical Total Power Dissipation } \\ \quad f=2.0 \mathrm{MHz} \\ \text { Idle "00" at } M(0000), & \\ C_{L}=50 \mathrm{pF} & \mathrm{f}=4.0 \mathrm{MHz} \end{array}$ | 5 10 | 5 10 | - | 7.5 70 | - | mW |

NOTE:

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$
2. Minimum characteristics are the values above which all devices function, i.e., data hold at 5 volts requires 200 msec . minimum to function over the temperature range but only 150 msec . at $+25^{\circ} \mathrm{C}$.

In all registers bits are numbered from least significant bit (LSB) to most significant bit (MSB) starting with 0 .
$R(W) \quad$ Indicates an array register designated by the $W$ register where $W=N, X$, orP. Example if $X=3$, array reg. $R(3)$ addresses memory data.
$\mathrm{R}(\mathrm{W}) .0 \quad$ Low order byte contents of $\mathrm{R}(\mathrm{W})$
$R(W) .1 \quad$ High order byte contents of $R(W)$
NO Least significant bit of $N$ register
$M(R(W)) \quad$ Contents of Memory addressed by selected array register Operation Notation: $M(R(N)) \rightarrow D ; R(N)+1$
This is interpreted as the memory byte addressed by the array register $R(N)$ is loaded into the $D$ reg., and the contents of $R(N)$ are incremented by 1 .

| OP. CODE | MNEM ONIC | NO. OF BYTES | MACH. CYCLES | INSTRUCTION | DESCRIPTION OF OPERATION, |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REGISTER OPERATIONS |  |  |  |  |  |
| 1 N | INC | 1 | 21 | INCREMENT REGISTER N | $\mathrm{R}(\mathrm{N})+1$. The register selected by the hex digit in N is incremented by 1. |
| 2 N | DEC | 1 | 2 D | DECREMENT REGISTER $N$ | $R(N)-1$. The register selected by the hex digit in $N$ is decremented by 1 . |
| 60 | IRX | 1 | 2 I | INCREMENT REGISTER $X$ | $R(X)+1$. The register selected by the hex digit in $X$ is incremented by 1. |
| 8N | GLO | 1 | 2 G | GET LOW REGISTER N | $R(N) .0 \rightarrow D$. The low order byte of the register selected by $N$ replaces the byte in the $D$ register. |
| AN | PLO | 1 | 2 P | PUT LOW REGISTER N | $D \rightarrow R(N) .0$. The byte contained in the $D$ register replaces the low order byte of the register selected by N. D is not changed. |
| 9 N | GHI | 1 | 2 . | GET HIGH REGISTER $N$ | $R(N) .1 \rightarrow D$. The high order byte of the register selected by $N$ replaces the byte in the $D$ register. |
| BN | PHI | 1 | 2 P | PUT HIGH REGISTER N | $D \rightarrow R(N) .1$. The byte contained in the $D$ register replaces the high order byte of the register selected by N. D is unchanged. |
| MEMORY REFERENCE OPERATIONS |  |  |  |  |  |
| ON | LDN | 1 | 2 L | LOAD VIA N | $M(R(N)) \rightarrow D ; N \neq 0$. The memory byte addressed by the contents of the reg. selected by $N, R(N)$, replaces the byte in the $D$ reg. Memory is unchanged. |
| 4 N | LDA | 1 | 2 | LOAD VIA N AND ADVANCE | $M(R(N)) \rightarrow D ; R(N)+1$. The memory byte addressed by $R(N)$ replaces the byte in the D reg. The memory address, $\mathrm{R}(\mathrm{N})$, is incremented. Memory is unchanged. |
| FO | LDX | 1 | 2 L | LOAD VIA X | $M(\dot{R}(X)) \rightarrow D$. The memory byte addressed by the contents of the reg. selected by $X, R(X)$, replaces the byte in the $D$ reg. Memory is unchanged. |
| 72 | LDXA | 1 | 2 | LOAD VIA X AND ADVANCE | $M(R(X)) \rightarrow D ; R(X)+1$. The memory byte addressed by $R(X)$ replaces the byte in the $D$ reg. The memory address, $R(X)$, is incremented. Memory is unchanged. |
| $\begin{gathered} \text { F8 } \\ \langle\mathrm{B} 2\rangle \end{gathered}$ | LDI | 2 | 2 | LOAD IMMEDIATE | $M(R(P)) \rightarrow D ; R(P)+1$. The memory byte following the F8 instruction replaces the byte in the $D$ reg. The program counter $R(P)$ is incremented to point to the next instruction. |
| 5 N | STR | 1 | 2 S | STORE VIA N | $D \rightarrow M(R(N))$. The byte in the $D$ reg. replaces the memory byte addressed by the contents of the reg. selected by $X, R(X)$. $D$ is unchanged. |
| 73 | STXD | 1 | 2 S | STORE VIA X AND DECREMENT | $D \rightarrow M(R(X)) ; R(X)-1$. The byte in the $D$ reg. replaces the memory byte addressed by $R(X)$. The memory address, $R(X)$, is decremented. $D$ is unchanged. |
| LOGIC OPERATIONS |  |  |  |  |  |
| F1 | OR | 1 | 2 OR | OR MEMORY WITH D | $M(R(X)) O R D \longrightarrow D$. The 8 bit contents of the $D$ reg. are logically ORed with the contents of the memory byte addressed by $R(X)$. |
| $\begin{gathered} \text { F9 } \\ \langle\mathrm{B} 2\rangle \end{gathered}$ | ORI | 2 | 2 OR | OR IMMEDIATE WITH D | $M(R(P)) O R D \rightarrow D ; R(P)+1$. The 8 bit contents of the $D$ reg. are logically ORed with the memory byte following the $F 9$ instruction. $R(P)$ is incremented to point to the next instruction. |
| F3 | XOR | 1 | 2 | EXCLUSIVE OR | $M(R(X)) X O R D \rightarrow D$. The 8 bit contents of the $D$ reg. are logically XORed with the memory byte addressed by $R(X)$. |
| $\begin{aligned} & \text { FB } \\ & \langle\mathrm{B} 2\rangle \end{aligned}$ | XRI | 2 | 2 | EXCLUSIVE OR IMMEDIATE | $M(R(P)) X O R D \rightarrow D ; R(P)+1$. The 8 bit contents of the $D$ reg. are logically XORed with the memory byte following the F8 instruction. $R(P)$ is incremented to point to the next instruction. |
| F2 | AND | 1 | 2 A | AND MEMORY WITH D | $M(R(X))$ AND $D \rightarrow D$. The 8 bit contents of the $D$ reg. are logically ANDed with the memory byte addressed by $R(X)$. |
| $\begin{aligned} & \text { FA } \\ & \langle\mathrm{B} 2\rangle \end{aligned}$ | ANI | 2 | 2 | AND IMMEDIATE WITH D | $M(R(P))$ AND $D \rightarrow D ; R(P)+1$. The 8 bit contents of the $D$ reg. are logically ANDed with the memory byte following the FA instruction. R(P) is incremented to point to the next instruction. |

$\langle B 2\rangle=2 n d$ byte of instruction.

After an add instruction，DF＝1 denotes a carry has occurred．
After a subtraction instruction， $\mathrm{DF}=0$ denotes a borrow． D is in Two＇s compliment form．
The syntax－＂（NOT DF）＂denotes the subtraction of the borrow．
INSTRUCTION SUMMARY（Continued）

| $\begin{aligned} & \text { OP. } \\ & \text { CODE } \end{aligned}$ | MNEM－ ONIC | NO． <br> BYTES | MACH． CYCLES | INSTRUCTION | DESCRIPTION OF OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 | SHR | 1 | 2 | SHIFT D RIGHT | SHIFT D RIGHT；LSB（D）$\rightarrow$ DF， $0 \rightarrow$ MSB（D）．The 8 bits in D reg．are shifted one bit position to the right．The original LSB of $D$ reg．is placed in DF．A＂ 0 ＂is placed in the MSB of D． |
| 76 | $\begin{aligned} & \text { SHRC } \\ & \text { RSHR } \end{aligned}$ | 1 | 2 | SHIFT D RIGHT WITH CARRY RING SHIFT RIGHT | SHIFT D RIGHT；LSB（D）$\rightarrow$ DF，DF $\rightarrow M S B(D)$ ．The 8 bits in D are shifted one bit position to the right．The original LSB of $D$ is placed in DF．The original content of DF is placed in MSB of D． |
| FE | SHL | 1 | 2 | SHIFT D LEFT | SHIFT D LEFT；MSB $(D) \rightarrow D F, 0 \rightarrow L S B(D)$ ．The 8 bits in $D$ are shifted one bit position to the left．The original MSB of $D$ is placed in DF，A＂ 0 ＂is placed in the LSB of D． |
| 7E | $\begin{aligned} & \text { SHLC } \\ & \text { RSHL } \end{aligned}$ | 1 | 2 | SHIFT D LEFT WITH CARRY RING SHIFT LEFT | SHIFT D LEFT；MSB（D）$\rightarrow$ DF，DF $\rightarrow$ LSB（D）．The 8 bits in D are shifted one bit position to the left．The original MSB of $D$ is placed in DF．The original content of DF is placed in LSB of D． |
| ARITHMETIC OPERATION |  |  |  |  |  |
| F4 | ADD | 1 | 2 | ADD MEMORY WITH D | $M(R(X))+D \rightarrow D F, D$ ．The memory byte addressed by $R(X)$ is added to the contents of the D reg．DF receives any carry generated from the addition． $M(R(P))+D \rightarrow D F, D . R(P)+1$ ．The memory byte following the FC instruc－ tion is added to the $D$ reg．DF receives any carry．$R(P)$ is incremented to point to the next instruction． <br> $M(R(X))+D+D F \rightarrow D F, D$ ．The memory byte addressed by $R(X)$ plus the con－ tent of DF are added to the D reg．DF receives any carry generated from the addition． |
| $\begin{gathered} \mathrm{FC} \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | ADI | 2 | 2 | ADD IMMEDIATE WITH D |  |
| 74 | ADC | 1 | 2 | ADD MEM．WITH CARRY |  |
| $\begin{gathered} 7 \mathrm{C} \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | ADCI | 2 | 2 | ADD IMMED．WITH CARRY | $M(R(P))+D+D F \rightarrow D F, D ; R(P)+1$ ．The memory byte following the $7 C$ in－ struction plus DF are added to the D reg．DF receives any carry．（ $R(P)$ points to the next instruction． |
| F7 | SM | 1 | 2 | SUBTRACT MEM FROM D （2＇s Compliment） | $D-M(R(X)) \rightarrow D F, D$ ．The memory byte addressed by $R(X)$ is subtracted from the $D$ reg．Any resulting carry is stored in $D F$（ $D F=0$ indicates a bor－ row）． |
| $\begin{gathered} \mathrm{FF} \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | SMI | 2 | 2 | SUBTRACT MEM．IMMED．FROM D （2＇s Compliment） | $D-M(R(P)) \rightarrow D F, D ; R(P)+1$ ．The memory byte following the FF instruc－ tion is subtracted from the $D$ reg．Any carry is stored in DF．$R(P)$ points to the next instruction． |
| 77 | SMB | 1 | 2 | SUBTRACT MEMORY WITH BORROW（1＇s Compliment＋DF） | $D-M(R(X))-(N O T D F) \rightarrow D F, D$ ．The memory byte addressed by $R(X)$ plus the borrow indicator，$\overline{\mathrm{DF}}$ ，is subtracted from the D reg．Any resulting carry is stored in DF． |
| $\begin{gathered} 7 \mathrm{~F} \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | SMBI | 2 | 2 | SUB．MEM．IMMED．WITH BOR－ ROW（1＇s Compliment＋DF） | $D-M(R(P))-N O T D F) \rightarrow D F, D ; R(P)+1$ ．The memory byte following the 7F instruction plus $\overline{D F}$ is subtracted from the $D$ reg．Any carry is stored in DF．$R(P)$ points to next instruction． |
| F5 | SD | 1 | 2 | SUBTRACT D FROM MEMORY （2＇s Compliment） | $M(R(X))-D \rightarrow D F, D$ ．The 8 bit contents of the $D$ reg．are subtracted from the memory byte addressed by $R(X)$ ．DF receives any carry．Memory is un－ changed． |
| $\begin{gathered} \mathrm{FD} \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | SDI | 2 | 2 | SUB D FROM IMMEDIATE （2＇s Compliment） | $M(R(P))-D \rightarrow D F, D ; R(P)+1$ ．The contents of the $D$ reg．are subtracted from the memory byte following the FD instruction．DF receives any carry．$R(P)$ points to the next instruction． |
| 75 | SDB | 1 | 2 | SUB D WITH BORROW <br> （1＇s Compliment＋DF） | $M(R(X))-D-(N O T D F) \rightarrow D F, D$ ．The contents of the $D$ reg．plus $\overline{D F}$ are subtracted from the memory byte addressed by $R(X)$ ．DF receives any carry．Memory is unchanged． |
| $\begin{gathered} 7 \mathrm{D} \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | SDBI | 2 | 2 | SUB D WITH BORROW，IMMED． （1＇s Compliment＋DF） | $M(R(P))-D-(N O T D F) \rightarrow D F, D ; R(P)+1$ ．The $D$ reg．plus $\overline{D F}$ are subtracted from the memory byte following the 7D instruction．DF receives any carry $(R(P)$ points to the next instruction． |
| BRANCH OPERATIONS |  |  |  |  |  |
| $\begin{gathered} 30 \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | BR | 2 | 2 | UNCONDITIONAL BRANCH | $M(R(P)) \rightarrow R(P) \cdot 0$ ．The byte following the 30 instruction always replaces the low order byte of the program counter $R(P)$ ． <br> $R(P)+1$ ．The byte following the 38 instruction is always skipped．This in－ struction may also be considered a SHORT SKIP． <br> IF $D=0, M(R(P)) \rightarrow R(P) \cdot 0$ ；ELSE $R(P)+1$ ．If each bit of the $D$ reg．is＂ 0 ＂ the byte following the 32 instruction replaces the low order byte of the program counter $R(P)$ ．If $D \neq 0, R(P)$ is incremented to point to the follow－ ing instr． |
| 38 | NBR | 1 | 2 | NO SHORT BRANCH |  |
| $\begin{gathered} 32 \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | $B Z$ | 2 | 2 | SHORT BRANCH IF D $=0$ |  |
| $\begin{gathered} 3 \mathrm{~A} \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | BNZ | 2 | 2 | SHORT BRANCH IF D $\ddagger 0$ | IF $D \neq 0, M(R(P))-R(P)-0$ ；ELSE $R(P)+1$ ．If any bit of the $D$ reg．is＂ 1 ＂the immediate byte replaces the low order byte of $R(P)$ ．If $D=0, R(P)$ points to the following instruction．All short branches below are similar in operation． |
| $\begin{gathered} 33 \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | BDF | 2 | 2 | SHORT BRANCH IF DF $=1$ | IF $D F=1, M(R(P)) \rightarrow R(P)-0 ;$ ELSE $R(P)+1$ ．This instruction may also be called a short branch if pos or zero（BPZ）or short branch if greater or equal（BGE）． |
| $\begin{gathered} 3 \mathrm{~B} \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | BNF | 2 | 2 | SHORT BRANCH IF DF $=0$ | IF $D F=0, M(R(P)) \rightarrow R(P)-0$ ；ELSE $R(P)+1$ ．This instruction may also be called a short branch if minus（BM）or short branch if less（BL）． |
| 31 〈B2＞ | BQ | 2 | 2 | SHORT BRANCH IF Q＝ 1 | IF $Q=1, M(R(P)) \rightarrow R(P)-0 ; E L S E R(P)+1$. |
| $\begin{gathered} 39 \\ 39 \\ \langle\mathrm{~B} 2\rangle \end{gathered}$ | BNQ | 2 | 2 | SHORT BRANCH IF Q＝0 | IF $\mathrm{Q}=0, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) \cdot 0 ; \mathrm{ELSE} \mathrm{R}(\mathrm{P})+1$ ． |
| 34 〈B2＞ | B1 | 2 | 2 | SHORT BRANCH IF EF1＝1 | IF EF $1=1, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) \cdot 0 ; \mathrm{ELSE} \mathrm{R}(\mathrm{P})+1$ ． |
| $\begin{aligned} & 3 \mathrm{C} \\ & \langle\mathrm{~B} 2\rangle \end{aligned}$ | BNI | 2 | 2 | SHORT BRANCH IF EF1 $=0$ | IF EF $1=0, M(R(P)) \rightarrow R(P)-0 ; E L S E R(P)+1$. |
| $\begin{gathered} 35 \\ \langle B 2\rangle \end{gathered}$ | B2 | 2 | 2 | SHORT BRANCH IF EF2 $=1$ | IF EF2 $=1, \mathrm{M}(\mathrm{R}(\mathrm{P})$ ）$\rightarrow \mathrm{R}(\mathrm{P})-0 ; \mathrm{ELSE} \mathrm{R}(\mathrm{P})+1$ ． |

Instruction is associated with more than one mnemonics．
〈B2〉＝2nd byte of instruction．

All instructions require two machine cycles except Long Branches and Long Skips which take three machine cycles. Each machine cycle $=8$ external clocks, i.e. @ 6.4 MHz , cycle $=1.25 \mu \mathrm{~s}$.
$\mathrm{EF}=1$, if $\overline{\mathrm{EF}}$ input $=0(\mathrm{GND})$.
INSTRUCTION SUMMARY (Continued)


NOTE:

1. Instruction associated with more than one mnemonic.
2. $\langle\mathrm{B} 2\rangle=2$ nd byte of instruction. $\langle\mathrm{B} 3\rangle=3$ rd byte of instruction.


FIG. 2 Typical transition time vs. load capacitance.


FIG. 4 Typical maximum clock frequency as a function of temperature.

H 1802A/1802B


FIG. 3 Typical change in propagation delay as a function of a change in load capacitance.


IDLE $=$ "00" AT M(0000)
BRANCH $=" 3707 "$ AT M (8107)
$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
FIG. 5 Typical power dissipation as a function of clock frequency for Branch instruction and Idle instruction for 1802A.


FIG. 6 Clock frequency is a function of supply voltage.

TABLE 1 -
CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES


## NOTES:

A. IE = 1; TPA, TPB suppressed, state $=$ S1
B. $B U S=0$ for entire cycle
C. Next state always S1
D. Wait for DMA or Interrupt
E. Suppress TPA, wait for DMA
F. In Request has priority over Out Request


FIG. 7 Memory - In cycle

H 1802A/1802B


FIG. 8 Memory - Out cycle

* User generated signal

$\begin{array}{lllllllllllllllllllllllllllllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 0\end{array}$ сьокк


STATE DIAGRAM


The 1802A state transitions when in the run mode are shown to the left. Each machine cycle requires 8 clock pulses except the initialization cycle, after reset, which requires nine clock pulses.

The execution of an instruction requires either two or three machine cycles, an SO cycle followed by a single S1 cycle, or two S1 cycles. S2 is the response to a DMA request and S3 is the interrupt response. Table 1 shows the conditions on the Data Bus and memory address line during all machine states.


## INTERFACE DESCRIPTION

CLOCK, XTAL: The clock reference to the microprocessor may be supplied by an externally generated single phase clock to the Clock input or by an on-chip oscillator by using a crystal in parallel with a resistor ( $10 \mathrm{M} \Omega$ typical) tied between the Clock and XTAL inputs. Frequency trimming capacitors may be required at terminals 1 and 39 .

WAIT, CLEAR: These input control lines provide four internal CPU modes:

| Clear | Wait | Mode |
| :---: | :---: | :---: |
| L | L | Load |
| L | $H$ | Reset |
| $H$ | L | Pause |
| $H$ | $H$ | Run |

The functions of the modes are defined as follows:
Load: holds the CPU in the Idle execution state and allows a peripheral device to load memory without need for a "bootstrap" loader. It modifies the Idle condition so that the DMA-IN operation does not force execution of the next instruction.
Reset: resets registers I, N and Q and places 0's (VSS) on the data bus, IE is set and the S1 state is forced. TPA and TPB are suppressed while Reset condition is held. The first machine cycle after termination of reset initializes the CPU by resetting registers $X$, $P$, and $R(0)$. The next cycle is an S0, S1, or an S2 but never an S3 (interrupt). By using a 71 instruction followed by 00 at memory locations 0000 and 0001, respectively, IE may be reset to preclude interrupts until the user is ready for them. Power up Reset can be realized by connecting an RC network directory to the $\overline{\text { Clear }}$ input, since it has a Schmitt triggered input.
Pause: stops the internal CPU timing generator on the first negative (high-to-low) transition of the input clock. The oscillator continues to operate but all subsequent clock transitions are ignored internally while in this mode.
Run: If initiated from the Pause mode the CPU resumes operation on the first negative transition of the input clock. When initiated from the Reset operation the first machine cycle following Reset is always the initialization cycle, followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.
Q, EF1-EF4: The Q output is set or reset under program control. The $\overline{\mathrm{EF}} 1-\overline{\mathrm{EF}} 4$ user generated inputs are tested under program control. These signals may be used for serial transmission or external control and status. The input flags are sampled at the beginning of every S1 cycle. Q is set or reset between the trailing edge of TPA and leading edge of TPB.

## INTERFACE DESCRIPTION (Continued)

SC0, SC1:These state code outputs indicate internal CPU modes of operation:

| SC1 | SC0 | STATE TYPE |
| :---: | :---: | :--- |
| L | L | SO - Fetch Instruction Cycle |
| L | H | S1 - Execute Instruction Cycle |
| H | L | S2 - DMA Input or Output Cycle |
| H | H | S3 - Interrupt Response Cycle |

MWR: The negative write pulse output indicates address lines are stable during a memory write cycle.
BUS 0 - BUS 7: These 8 bi-directional three-state lines are used to transfer data between the memory, the microprocessor, and I/O devices.
VCC, VSS, VDD: These power supply input pins allow several options since the internal voltage supply $V_{D D}$ is isolated from the I/O interface supply $V_{C C}$. The processor may operate at maximum speed, governed by $V_{D D}$, while interfacing $T^{2} L$ through $V_{C C}$. VCC must be less than or equal to VDD. All outputs swing from VSS to $\mathrm{V}_{\mathrm{CC}}$.
$\mathbf{N} 2, \mathbf{N} 1, \mathbf{N} 0$ : These three lines can directly select seven input ports and seven output ports under 1/O instruction control. They are all low during non I/O operations. Input ports are selected when MRD is high and output ports are selected when MRD is low.
MA0 - MA7: These 8 output lines contain the memory address. The high order 8 bits are present during the TPA timing pulse. The low order bits appear after termination of the TPA pulse.
TPA, TPB: These positive timing pulse outputs are available once each machine cycle to control I/O interfaces. TPA is suppressed in idle when the CPU is in the load mode.
$\overline{M R D}$ : The negative pulse output indicates a memory read cycle and may be used to control the threestate outputs of memories and to control I/O to memory interfacing during an I/O instruction.

- $\overline{\text { MRD }}=$ VCC indicates data transfer from I/O to CPU and Memory.
- $\overline{M R D}=$ VSS indicates data from Memory to I/O.

INTERRUPT, DMA-IN, DMA-OUT: These three mode request inputs are sampled during the execution cycle of each instruction. In concurrent requests the following priority is set up: (1) DMA-In (2) DMA-Out (3) Interrupt. In DMA modes, array register R (0) points to a memory area and is incremented during each data transfer. In the Interrupt mode, the X and P indicators are stored in temporary register T , the X and P indicators are set to hex 1 and 2 respectively and the Interrupt Enable flip flop is reset.

## SYSTEM BLOCK DIAGRAM



## APPLICATION PROGRAM

Compare changing input for Limits, and then Reset.


## ASSEMBLY LANGUAGE

LOOP: INP
SDI
OPER
-• INPUT OPERAND TO D
\# LIMIT •
-• SUBTRACT LIMIT - OPERAND
BDF
LOOP
-• BRANCH TO LOOP IF
NO BORROW (LIMIT $\geq$ OPERAND)

- SET Q
-•DELAY 3 MACHINE CYCLES
- RESET Q

REQ
$\bullet \bullet$
INPUT CHANNEL $=4$, LIMIT $=10_{16}$

## MACHINE LANGUAGE

## ADDRESS CODE

010F 6C
0110 FD
$0111 \quad 10$
011233
0113 0F
0114 7B
0115 C4
0116
7A

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES

# 1800 CMOS Microprocessor Family Input/Output Port 

## DESCRIPTION

Hughes' 1852 is an 8 bit mode programmable CMOS Input or Output Port. The device acts as a buffer between the 1802A data bus and the peripheral data bus. It can also be used as an 8 bit address latch for multiplexed address buses.

The Mode control signal programs the 1852 as an input port mode (mode $=0$ ) or an output port (mode $=1$ ). As an input port, data ( $\mathrm{DIO} 0-\mathrm{DI} 7$ ) is strobed from the peripheral into the 8 bit buffer register by a logic high on the Clock signal input; the negative clock transition sets the service request flip flop low ( $\overline{\mathrm{SR}}=0$ ) and latches data. When the CS 1 and CS 2 signals are enabled, the data (DO 0-DO 7) is read onto the microprocessor bus. The signal $\overline{\mathrm{SR}}$ is then reset $(\overline{S R}=1$ ) on the negative transition CS1 - CS 2. As an output port, data (DIO-DI7) is strobed into the buffer register by the microprocessor when $\overline{\mathrm{CS} 1}, \mathrm{CS} 2$, and the Clock input are activated. The Service Request is set on the negative transition of CS1•CS2, and will remain until the following negative transition of the clock. The Output driver is always enabled when the output mode is chosen. A $\overline{\text { Clear }}$ control allows asynchronous resetting of the port's register (DO 0-DO 7) and service request flip flop.

The 1852 operates over a 4-10.5 voltage range while the 1852C operates over a 4-6.5 voltage range. The 1852 is available in a 24 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Comporients.
- Parallel 8 Bit Data Register and Buffer

FUNCTIONAL DIAGRAM


- Stored Service Request
- Asynchronous Register Clear
- Single Voltage Supply
- Low Quiescent and Operating Power

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ )
Ceramic Package $\qquad$ 55 to $+125^{\circ} \mathrm{C}$
Plastic Package ................ . -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal) 1852
-0.5 to +13 Volts
1852C . . . . . . . . . . . . . . . . . . . . . . . -0.5 to +7 Volts
Storage Temperature Range (Tstg) . . . -65 to $+150^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING CONDITIONS at TA = Full Package Temperature Range.

| CHARACTERISTICS |  | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo | VIN <br> (V) | VDD <br> (v) | 1852 |  |  | 1852 C |  |  |  |
|  |  | (v) |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| SupplyPackag | Itage Range (At $\mathrm{T}_{\mathrm{A}}=$ Temperature Range) | - | - | - | 4 | - | 10.5 | 4 | - | 6.5 | V |
| Recomm | nded Input Voltage Ra | - | - | - | VSS | - | VDD | VSS | - | VDD | V |

Static Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}= \pm 5 \%$

| Quiescent Device Current, IDD | - | 0,5 | 5 | - | - | 10 | - | - | 50 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | 0,10 | 10 | - | - | 100 | - | - | - |  |
| Output Low Drive (Sink) Current, IOL | 0.4 | 0,5 | 5 | 1.6 | 3.2 | - | 1.6 | 3.2 | - | mA |
|  | 0.5 | 0,10 | 10 | 3 | 6 | - | - | - | - |  |
| Output High Drive (Source) Current, ${ }^{\text {IOH }}$ | 4.6 | 0,5 | 5 | -1.15 | -2.3 | - | -1.15 | -2.3 | - | mA |
|  | 9.5 | 0,10 | 10 | -3 | -6 | - | - | - | - |  |
| Output Voltage Low Level, $\mathrm{V}_{\text {OL }}{ }^{1}$ | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
|  | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage, VIL | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | V |
|  | 0.5,9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 0.5,9.5 | - | 10 | 7 | - | - | - | - | - |  |
| Input Current, $\mathrm{I}_{\text {IN }}$ | - | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | - | - | $\pm 2$ | - | - | - |  |
| 3-State Output Leakage Current, IOUT | 0,5 | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ |  |
|  | 0,10 | 0,10 | 10 | - | - | $\pm 2$ | - | - | - |  |
| Operating Current, IDD1 ${ }^{2}$ | - | 0,5 | 5 | - | 130 | 200 | - | 150 | 200 | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | - | 400 | 600 | - | - | - |  |
| Input Capacitance $\mathrm{C}_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, COUT | - | - | - | - | 5 | 7.5 | - | - | - |  |

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}= \pm 5 \%, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\text {IH }}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}$, $C_{L}=100 \mathrm{pF}$, and 1 TTL Loan. LIMITS AT VDD = + 10V APPLY TO THE 1852 ONLY.

| Required Select Pulse Width, tSW | - | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{gathered} 180 \\ 90 \end{gathered}$ | $\begin{aligned} & 360 \\ & 180 \end{aligned}$ | - | 180 - | 360 - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Required Write Pulse Width, tWW | - | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 130 \\ & 65 \end{aligned}$ | $\begin{aligned} & 260 \\ & 130 \end{aligned}$ | - | 130 - | 260 - |
| Required Clear Pulse Width, tcLR | - | - | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 80 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{gathered} 160 \\ 80 \\ \hline \end{gathered}$ | - | 80 <br> - | 160 <br> - |
| Required Data Setup Time, tDS | - | - | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{gathered} -10 \\ -5 \\ \hline \end{gathered}$ | 0 0 | - | -10 - | - |
| Required Data Hold Time, tDH | - | - | 5 <br> 10 | - | $\begin{aligned} & 75 \\ & 35 \end{aligned}$ | $\begin{gathered} 150 \\ 75 \\ \hline \end{gathered}$ | - | 75 <br> - | 150 - |

*Typical Values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$
NOTE 1: $\mathrm{IOL}=\mathrm{IOH}=1 \mu \mathrm{~A}$
NOTE 2: Operating current is measured at 2 MHz in an 1802 system with open outputs and a program of alternating 1 and 0 data pattern.

DYNAMIC ELECTRICAL CHARACTERISTICS, cont.
H 1852/1852C

| CHARACTERISTICS | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & v_{0} \\ & (v) \end{aligned}$ | $\begin{aligned} & V_{\text {IN }} \\ & (V) \end{aligned}$ | VDD <br> (V) | 1852 |  |  | 1852C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Propogation Delay Times, tPLH, tPHL |  |  |  |  |  |  |  |  |  |  |
| Service Request: Clear to SR, tRSR | - | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{gathered} 170 \\ 85 \end{gathered}$ | $\begin{aligned} & 340 \\ & 170 \end{aligned}$ | - | 170 | 340 - | ns |
| Clock to SR, tesR | - | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ | $\begin{aligned} & 240 \\ & 120 \end{aligned}$ | - | 120 <br> - | 240 <br> - |  |
| Select to SR, TSSR | - | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ | $\begin{aligned} & 240 \\ & 120 \\ & \hline \end{aligned}$ | - | 120 <br> - | $\begin{array}{r}240 \\ - \\ \hline\end{array}$ |  |
| Input Mode: Data Output Hold Time ${ }^{1}$, t DOH | - | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ | $\begin{aligned} & 185 \\ & 100 \end{aligned}$ | $\begin{aligned} & 370 \\ & 200 \end{aligned}$ | 30 - | 185 - | 370 - | ns |
| Select to Data Output', tSDO | - | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ | $\begin{aligned} & 185 \\ & 100 \end{aligned}$ | $\begin{aligned} & 370 \\ & 200 \end{aligned}$ | 30 - | 185 - | 370 - |  |
| Output Mode: Clear to Data Output, trDO | - | - | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 140 \\ & 70 \end{aligned}$ | $\begin{aligned} & 280 \\ & 140 \end{aligned}$ | - | 140 | 280 | ns |
| Write to Data Output, twDO | - | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 220 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & 440 \\ & 220 \end{aligned}$ | - | 220 | 440 <br> - |  |
| Data Input to Data Output, tDDO | - | - | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | - | 100 | $\stackrel{200}{-}$ |  |

* Typical Values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$

NOTE 1: Minimum value is measured from CS 2; maximum value is measured from CS 1.

## SYSTEM INTERCONNECT



MODE $=$ VSS MODE 0 (INPUT)

| CLOCK | CS1•CS2 | CLEAR | DATA OUTPUT |
| :---: | :---: | :---: | :---: |
| X | 0 | X | HIGH IMPEDANCE |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | DATA LATCH |
| 1 | 1 | X | DATA INPUT |

$\overline{\mathrm{SR}}=0 \quad \mathrm{CLOCK} \perp(\overline{\mathrm{CLEAR}}=1, \mathrm{CS} 1 \cdot \mathrm{CS} 2=0)$
$\overline{S R}=1 \quad(\mathrm{CS} 1 \cdot \mathrm{CS} 2) \downarrow \quad$ OR (CLEAR) $\perp$


MODE = VDD MODE 1 (OUTPUT)

| CLOCK | CS1•CS2 | CLEAR | DATA OUTPUT |
| :---: | :---: | :---: | :---: |
| 0 | X | 0 | 0 |
| 0 | X | 1 | DATA LATCH |
| X | 0 | 1 | DATA LATCH |
| 1 | 1 | X | DATA INPUT |

$\mathrm{SR}=1 \overline{\mathrm{CS} 1} \cdot \mathrm{CS} 27 \quad(\overline{\mathrm{CLEAR}}=1)$
$\mathrm{SR}=0 \quad \mathrm{CLOCK} \quad(\overline{\mathrm{CLEAR}}=1, \overline{\mathrm{CS} 1} \bullet \mathrm{CS} 2=0) \mathrm{OR}(\overline{\mathrm{CLEAR}}) \boldsymbol{\perp}$

## OUTPUT MODE



OUTPUT MODE

*Write is the overlap of $\overline{\mathrm{CS} 1} \cdot \mathrm{CS} 2$ and Clock

## APPLICATION EXAMPLES

## Address Latch

1852 can be used as an address latch to latch the upper byte of the 1802A microprocessor memory address in each machine cycle. The figure below shows the I/O port connected for this application together with its associated timing diagram.


## SIGNAL DESCRIPTION



This figure shows 1852 connected as a noninverting, three state, 8 bit buffer, with MODE $=0$, CLOCK = 1 and CS $2=1$, CS 1 can be used as a tri-state control. When CS $1=0$, the output is a high impedance, but when CS $1=1$ data output equals data input. If a high impedance state is not required, the CS 1 input can be tied high (CS $1=1$ ).

DIO-DI1: These 8 input lines are strobed into an internal buffer by a high level on the Clock input line and latched by the negative transition of the Clock input.
DOO-DO 7: These 8 output lines reflect the information from the internal buffer when the three state drivers are enabled by CS1•CS2 in the input mode or, at all times, in the output mode.
MODE: This control input sets the 1852 in the input mode with a VSS applied or in the output mode with VDD applied.
CLEAR: This asynchronous reset control clears the buffer register and resets the SR flip flop.
CLOCK: Input Mode: This input strobes data into the buffer when it is activated (high) and sets the SR flip flop ( $\mathrm{SR}=0$ ) while latching data on its negative transition.
Output Mode: This input along with the chip selects ( $\overline{\mathrm{CS} 1} \cdot \mathrm{CS} 2 \cdot \mathrm{Clock}=1$ ) trobes data into the buffer. The service request $(\overline{\mathrm{SR}})$ is set high on the termination of CS1 $\cdot \mathrm{CS} 2=1$ and reset low on the next negative transition of the clock.
CS1/CS1, CS 2: These chip select controls enable device selection.
$\mathbf{S R} / \overline{\mathbf{S R}}$ : This output signal is used as a service request transfer control between the microprocessor and peripheral buses.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUGTS

## 1800 CMOS Microprocessor Family N-Bit 1 of 8 Decoder

## DESCRIPTION

Hughes' 1853 allows decoding of the 1802A microprocessor generated I/O lines' (N0-N2) to provide direct control for up to seven input and seven output devices. The TPA and TPB clock inputs provide control signal output timing while the Chip Enable (CE) input allows multi-level I/O expansion for decoding. The 1853 can also be used as a general 1 of 8 decoder for memory system applications.
The 1853 operates over a 4-10.5 voltage range while the 1853 C operates over a 4-6.5 voltage range. The 1853 is available in a 16 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( $P$ suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components
- Provides Control for up to 7 Input and 7 Output Devices
- Low Power Dissipation
- Easy Expansion for Multi-Level I/O Systems through Chip Enable.
- Buffered Inputs and Outputs
- Strobed Outputs for Spike-Free Decoding


## PIN CONFIGURATION



FUNCTIONAL DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

## Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ )

Ceramic Package ..... -55 to $+125^{\circ} \mathrm{C}$
Plastic Package ..... -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to $\mathrm{V}_{\mathrm{SS}}$ terminal)
1853 ..... -0.5 to +13 Volts
1853C 0.5 to +7 Volts
Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ )

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range

| CHARACTERISTICS | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vo(v) | $V_{\text {IN }}$ <br> (V) | VDD <br> (V) | 1853 |  |  | 1853 C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. | \% |
| Supply-Voltage Range | - | - | - | 4 | - | 10.5 | 4 | - | 6.5 | V |
| Recommended Input Voltage Range | - | - | - | VSS | - | VDD | VSS | - | VDD | V |
| Static Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ Unless Otherwise Specified |  |  |  |  |  |  |  |  |  |  |
| Quiescent Device Current, IL | - | - | 5 | - | 1 | 10 | - | 5 | 50 | $\mu \mathrm{A}$ |
|  | - | - | 10 | - | 10 | 100 | - | - | - |  |
| Output Low Drive (Sink) Current, IOL | 0.4 | 0,5 | 5 | 1.6 | 3.2 | - | 1.6 | 3.2 | - | mA |
|  | 0.5 | 0,10 | 10 | 2.6 | 5.2 | - | - | - | - |  |
| Ouput High Drive (Source Current), I OH | 4.6 | 0,5 | 5 | -1.15 | -2.3 | - | -1.15 | -2.3 | - | mA |
|  | 9.5 | 0,10 | 10 | -2.6 | -5.2 | - | - | - | - |  |
| Output Voltage Low-Level, $\mathrm{V}_{\text {OL }}{ }^{1}$ | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
|  | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.95 | 5 | - | 4.95 | 5 | - |  |
|  | - | 0,10 | 10 | 9.95 | 10 | - | - | - | - |  |
| Input Low Voltage, VIL | 0.5, 4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | V |
|  | 1,9 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, $\mathrm{V}_{\text {IH }}$ | 0.5, 4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 1,9 | - | 10 | 7 | - | - | - | - | - |  |
| Input Leakage Current, IIN | Any | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | Input | 0,10 | 10 | - | - | $\pm 1$ | - | - | - |  |
| 3-State Ouput Leakage Current, IOUT | 0,5 | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | 0,10 | 0,10 | 10 | - | - | $\pm 1$ | - | - | - |  |
| Operating Current ${ }^{\text {I DD }} 1^{2}$ | 0,5 | 0,5 | 5 | - | 50 | 100 | - | 50 | 100 | $\mu \mathrm{A}$ |
|  | 0,10 | 0,10 | 10 | - | 150 | 300 | - | - | - |  |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, COUT | - | - | - | - | 10 | 15 | - | 10 | 15 | pF |

*Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal voltage.
NOTE $1: \mathrm{I}_{\mathrm{OL}}=\mathrm{I}_{\mathrm{OH}}=1 \mathrm{uA}$
NOTE 2: Operating current measured in a 1802A system at 2 MHz with outputs floating.

| CHARACTERISTICS | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{0}$ <br> (V) | $V_{\text {IN }}$ <br> (V) | VDD <br> (V) | 1853 |  |  | 1853C |  |  |  |
|  |  |  |  | Min. | Typ* | Max. | Min. | Typ. * | Max. |  |
|  |  |  |  |  |  |  |  |  |  |  |
| Propogation Delay Time: | - | - | 5 | - | 175 | 275 | - | 175 | 275 | ns |
| CE to Output, ${ }_{\text {E }}$ EOH, $\mathrm{t}_{\mathrm{EOL}}$ | - | - | 10 | - | 90 | 150 | - | - | - |  |
| N to Outputs, ${ }^{\text {t }} \mathrm{NOH}^{\prime}{ }^{\text {t }} \mathrm{NOL}$ | - | - | 5 | - | 225 | 350 | - | 225 | 350 | ns |
|  | - | - | 10 | - | 120 | 200 | - | - | - |  |
| Clock A to Output, ${ }^{\text {t }}$ AO | - | - | 5 | - | 200 | 300 | - | 200 | 300 | ns |
|  | - | - | 10 | - | 100 | 150 | - | - | - |  |
| Clock B to Output, ${ }^{\text {t }}$ BO | - | - | 5 | - | 175 | 275 | - | 175 | 275 | ns |
|  | - | - | 10 | - | 90 | 150 | - | - | - |  |
| Minimum Pulse Widths: Clock A, t CACA | - | - | 5 | - | 50 | 75 | - | 50 | 75 | ns |
|  | - | - | 10 | - | 25 | 50 | - | - | - |  |
| Clock B, ${ }^{\text {c }}$ свсв ${ }^{\text {C8 }}$ | - | - | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  | - | - | 10 | - | 25 | 50 | - | - | - |  |

*Typical values are for $\mathrm{TA}=25^{\circ} \mathrm{C}$ and nominal voltage.

TIMING DIAGRAMS

*OUTPUT ENABLED WHEN EN $=\mathrm{HIGH}$
INTERNAL SIGNAL SHOWN FOR REFERENCE ONLY

## APPLICATIONS EXAMPLES

The Figure shows two 1853 used to decode 4 K address into 16 groups of 256 address each.

MA 8 represents the 8th binary address bit. (i.e. $2^{8}=256$ )

M 0 will address 0-255
M 1 will address 256-511
M 15 will address 3840-4095
In the 1802A microprocessor systems, when more than three I/O ports are required, the N lines can be decoded to specify up to 7 different input and 7 different output channels as shown.
By executing Input instruction 69 ( N lines = 001) for instance, the port 1 input register is enabled to the bus since MRD is high during the memory write cycle. The 1853 decode line 1 will also be active high during an output instruction, 61 ( N lines = 001) but MRD is low during the memory read cycle disabling the memory read cycle disabling the port 1 input register from the bus. At TPB, the valid byte from memory is strobed into the port 1 output register.

## PROPOGATION DELAY TIMING:


a)CE TO OUTPUT (0-7) DELAY TIME

b) N LINES TO OUTPUT (0-7) DELAY TIME

c) CLOCK A TO OUPUT (0-7) DELAY TIME

d) CLOCK B TO OUTPUT (0-7) DELAY TIME

## ADDRESS DECODER:



ONE LEVEL I/O SYSTEMS:


TWO LEVEL I/O SYSTEMS


In the 1802A microprocessor systems, when more than 7 input or 7 output ports are required, a two level $1 / 0$ system can be designed as shown in the figure.
A 61 ( N lines $=001$ ) output instruction is first executed to place an 8 -bit device selection code in the I/O device-select register, 1852. Subsequent execution of one of the 6 remaining output instructions (62-67) selects one of 48 output ports, or subsequent execution of one of the 7 input instructions (69$6 F$ ) selects one of the 56 input ports.
With additional decoding the total number of input and output ports can be further expanded.

## SIGNAL DESCRIPTION

Clock A, Clock B: The selected outputs stay true from the trailing edge of the Clock A (TPA) input to the trailing edge of Clock $B$ (TPB) input, if the chip is enabled. The transition of both the clock inputs at the trailing edge should be the high-to-low.
CE: The Chip Enable input enables the chip when high. All outputs will be low when CE $=0$.
$\mathbf{N} \mathbf{0}, \mathbf{N} 1, \mathbf{N}$ 2: These three inputs select one of eight decoded outputs when the chip is enabled. N 0 is the least significant input, N 2 is the most significant input.
Output 0-Output 7: One output can be selected at a time. The truth table is shown below.

## TRUTH TABLE

| CE | CLK A | CLK | EN |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | Qn-1* $^{*}$ |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |
| 0 | $X$ | $X$ | 0 |

$1=$ High Level
0 = Low Level
X = Don't Care
*Qn-1 = Enable remains in previous state.

| N 2 | N1 | NO | EN | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES : SOLID STATE PRODUCTS

## DESCRIPTION

Hughes' 1854A is a CMOS Universal Asynchronous Receiver/Transmitter (UART). It is designed to provide formatting and controls to interface serial and parallel data busses, such as a telephone modem to an 1802 microprocessor bus. The 1854A is capable of full duplex operation allowing simultaneous conversion from serial to parallel (receiver section) and parallel to serial (transmitter section). A local receiver clock ( R Clock) and transmitter clock ( $T$ Clock) operates at 16 times the serial data rate to provide references for receiver sampling and transmitter timing. The mode control allows the UART to be used as a functional replacement for industry standard UARTs (such as the TR1602) in mode 0 while utilizing a single supply voltage; in mode 1 the UART can be selected as a bus oriented device for direct interfacing with the 1802 microprocessor as shown below.
The 1854A operates over a 4-10.5 voltage range while the 1854C operates over a $4-6.5$ voltage range. The UART is available in a 40 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package (P suffix), cerdip (Y suffix), or leadless chip carrier (L suffix). Devices in chip form (H suffix) are also available upon request.

## FEATURES

- Static Silicon Gate CMOS Circuitry
- Two Operating Modes

Mode 0 - Functionally Compatible with Industry Standard UARTs such as TR1602A

Mode 1 - Directly Interfaces with 1802 Microprocessor without Additional Components

- Full or Half Duplex Operation

SYSTEM INTERCONNECT


- Baud Rate - DC to 250 K at $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$
$D C$ to 500 K at $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$
- Selectable Word Length, 5, 6, 7 or 8 Bits
- Programmable Parity and Stop Bits (1, 11/2, 2)
- Parity, Framing and Overrun Error Detection
- Single Voltage Supply
- Low Quiescent and Operating Power


## ABSOL.UTE MAXIMUM RATINGS

Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ )
Ceramic Package . ...................... -55 to $+125^{\circ} \mathrm{C}$
Plastic Package ........................ -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to $\mathrm{V}_{\mathrm{SS}}$ terminal)
1854A ................................... . . -0.5 to +11 Volts
1854AC ................................. -0.5 to +7 Volts
Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) ........ -65 to $+150^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING CONDITIONS at TA = Full Temperature Range

|  | VDD | TYP | UES |  |
| :---: | :---: | :---: | :---: | :---: |
| CHARACTERISTICS | (V) | 1854A | 1854AC | UNITS |
| Supply Voltage Range <br> (At $\mathrm{T}_{\mathrm{A}}=$ Full Package Temperature Range) | - | 4 to 10.5 | 4 to 6.5 | $\checkmark$ |
| Recommended Input Voltage Range | - | $\mathrm{V}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}$ | $V_{S S}$ to $V_{\text {DD }}$ | V |
| Clock Input Frequency, fCL | 5 | DC - 4 | DC-4 |  |
| (16 times bit rate) | 10 | DC-8 | - | MHz |
| Minimum Clock Pulse Width, | 5 | 125 | 125 |  |
| tWL, tWH | 10 | 100 | - | ns |
| Minimum Master Reset, | 5 | 500 | 500 |  |
| $\overline{\text { Clear Pulse Width }}$ | 10 | 250 | - | ns |

## STATIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}$, Unless Otherwise Specified



NOTE 1: Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
NOTE 2: $\mathrm{IOL}=\mathrm{I}_{\mathrm{OH}}=1 \mu \mathrm{~A}$.

NOTE 3: Operating current is measured at 200 kHz for $\mathrm{V}_{\mathrm{DD}}=5$ Volts and 400 kHz for $V_{D D}=10$ Volts in an 1802 system, with open outputs.


DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm \mathbf{5 \%}, \mathrm{t}_{\mathbf{r}}, \mathrm{t}_{\mathbf{f}}=\mathbf{2 0} \mathbf{n s}, \mathrm{V}_{\text {IH }}=0.7 \mathrm{VDD}$, $V_{I L}=0.3 V_{D D}, C_{L}=100 \mathrm{pF}$, See Fig. 1.

| CHARACTERISTICS |  | VDD <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1854A | 1854AC |  |  |
|  |  | Typ. 1 | Max. ${ }^{2}$ | Typ. 1 | Max. ${ }^{2}$ |  |
| Standard Timing - MODE 0 |  |  |  |  |  |  |  |
| Minimum Pulse Width: | ${ }^{\text {t CRL }}$ |  | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 50 \end{array}$ | $\begin{array}{r} 150 \\ 75 \end{array}$ | 100 - | 150 | ns |
| Minimum Setup Time: Control Word to CRL | tcwc |  | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | $\begin{array}{r} 300 \\ - \end{array}$ | ns |
| Minimum Hold Time: Control Word after CRL | tCCW | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 50 \end{array}$ | $\begin{array}{r} 150 \\ 75 \end{array}$ | 100 | $150$ | ns |
| Propagation Delay Time: SFD High to SOD | tsFDH | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | $200$ | $300$ | ns |
| SFD Low to SOD | tSFDL | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ | $\begin{array}{r} 120 \\ 60 \end{array}$ | 75 <br> - | $\begin{array}{r}120 \\ - \\ \hline\end{array}$ | ns |
| RRD High to Receiver Register High Impedence | trRDH | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | 200 | $300$ | ns |
| RRD Low to Receiver Register Active | trRDL | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 50 \\ \hline \end{array}$ | $\begin{array}{r} 150 \\ 75 \end{array}$ | 100 | 150 - | ns |

NOTE 1: Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal voltages.
NOTE 2: Maximum limits of minimum characteristics are the values above which all devices function
TABLE 1. DYNAMIC ELECTRICAL CHARACTERISTICS

## MODE 0 OPERATION (MODE INPUT = VSS)

## A. Initialization and Controls

The Master Reset (MR) is pulsed to initialize the UART; for example, after power turn on. It resets (zeroes) the Control, Status and Receiver Holding Registers and sets the Serial Data Output (SDO) signal to a logic high. After release of the Master Reset (return to a logic low), the internal timing is generated from the Transmitter Clock (T Clock) and Receiver Clock (R Clock) inputs which are divided internally by sixteen to provide the serial data bit rate. When the receiver data input rate and the transmitter data output rate are the same, as in two-way communications over the same channel, the T Clock and R Clock inputs may be connected together.
To set the operational mode of the UART the control inputs: Parity Inhibit (PI), Even Parity Enable (EPE), Stop Bit Select (SBS), and Word Length Selects (WLS1 and WLS2) are strobed into the UART by the Control Register Load (CRL) input signal activation (logic high). The control bits may be dynamically changed or may be hard wired to the required voltage level (VSS) or VDD) with CRL hard wired to VDD. The 1854A is then ready for transmitter and/or receiver operation.


## STATUS OUTPUT TIMING



## RECEIVER REGISTER DISCONNECT TIMING



FIGURE 1. STANDARD MODE 0 TIMING DIAGRAM

## B. Word Format

A diagram of the serial data word format is shown in Fig. 2. The data, 5-8 bits, is transmitted with the least significant bit (LSB) sent first. The parity bit, if enabled, is sent after the most significant data bit. The parity may be either odd or even as chosen by the Control Word. The data is enclosed by a Start bit (logic low) identifying start of character transmission and either $1,11 / 2$, or 2 bit wide Stop bit(s) which identifies the end of character transmission and separates successive data words. The width of each data bit is normally 16 input clock widths of $16 / \mathrm{f}$ where f is the clock frequency.


FIGURE 2. SERIAL DATA WORD FORMAT

## C. Transmitter Operation

The transmitter timing diagram showing the start of data transmission are seen in Figure 3. At the beginning of a transmitting sequence the Transmitter Holding Register is empty (status signal THRE is high). A character is transferred from the transmitter bus to the Transmitter Holding Register by applying a low pulse to the Transmitter Holding Register Load (THRL) input. This causes the THRE status to go to a low state. If the Transmitter Shift Register is empty (Status signal TSRE is High) and the input clock is low, the next high-to-low transition of the clock loads the contents of the Transmitter Holding Register into the Transmitter Shift Register, preceded by a start (low) bit. Serial data tranmission begins one-half clock period later with a start bit, followed by 5-8 data bits, the parity bit (if programmed) and stop bit(s). The THRE status signal returns high one-half clock period later on the high-to-low transition of the input clock. When THRE goes high it signals that another character can be loaded into the Transmitter Holding Register for subsequent transmission immediately following the last stop bit of the previous character. This process is repeated until all characters are transmitted. When transmission is complete both THRE and the Transmitter Shift Register Empty (TSRE) status signals will be high.

H 1854A/1854AC
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathbf{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{2 0} \mathbf{n s}, \mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{VDD}$, $V_{I L}=0.3$ VDD, $C_{L}=100 \mathrm{pF}$, See Fig. 3.

| CHARACTERISTICS |  | VDD <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1854A |  | 1854AC |  |  |
|  |  |  | Typ. 1 | Max. ${ }^{2}$ | Typ. 1 | Max. ${ }^{2}$ |  |
| Transmitter Timing - MODE 0 |  |  |  |  |  |  |  |
| Minimum Clock Period | ${ }^{t} \mathrm{CC}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 250 \\ & 125 \end{aligned}$ | $\begin{aligned} & 310 \\ & 155 \end{aligned}$ | 250 | 310 - | ns |
| Minimum Pulse Width: Clock Low Level | ${ }^{t} \mathrm{CL}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 75 \end{array}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | 100 | 125 | ns |
| Clock High Level | ${ }^{\text {t }} \mathrm{CH}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 75 \end{array}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | 100 | 125 - | ns |
| THRL | ${ }^{\text {t }}$ HTH | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 50 \end{array}$ | $\begin{array}{r} 150 \\ 75 \end{array}$ | 100 - | 150 - | ns |
| Minimum Setup Time: THRL to Clock | ${ }^{\text {t }}$ HC | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 175 \\ 90 \end{array}$ | $\begin{aligned} & 275 \\ & 150 \end{aligned}$ | 175 | 275 - | ns |
| Data to THRL | ${ }_{t}$ T | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} -100 \\ -50 \end{array}$ | $\begin{aligned} & -75 \\ & -35 \end{aligned}$ | $\begin{array}{r} -100 \\ - \end{array}$ | -75 - | ns |
| Minimum Hold Time: Data after THRL | ttD | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ | $\begin{array}{r} 125 \\ 60 \end{array}$ | 75 | 125 - | ns |
| Propagation Delay Time: Clock to Data Start Bit | ${ }^{\text {t }} \mathrm{CD}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & 450 \\ & 225 \end{aligned}$ | 300 | 450 - | ns |
| Clock to THRE | ${ }^{\text {t }}$ CT | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 | ns |
| THRL to THRE | ${ }^{\text {t }}$ TTHR | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 | ns |
| Clock to TSRE | tTTS | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 - | 300 | ns |

NOTE 1: Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal voltages.
NOTE 2: Maximum limits of minimum characteristics are the values above which all devices function.
TABLE 2. TRANSMITTER TIMING MODE 0


* THE HOLDING REGISTER IS LOADED ON THE TRAILING EDGE OF THRL
** THE TRANSMITTER SHIFT REGISTER, IF EMPTY, IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST $1 / 2$ CLOCK PERIOD + tTHC AFTER THE TRAILING EDGE OF THRL, AND TRANSMISSION OF A START BIT OCCURS $1 / 2$ CLOCK PERIOD $+{ }^{t}$ CD LATER

FIGURE 3. MODE 0 TRANSMITTER TIMING DIAGRAM

## D. Receiver Operation

The receive operation begins when a Start bit (logic low) is detected at the Serial Data In (SDI) input. When a high-to-low transition is detected on the SDI line a divide by 16 internal counter is enabled, driven by the $R$ Clock input, and a valid Start bit is verified by checking for a low level input $71 / 2$ receiver clock periods later. This prevents false triggering on noise inputs. When a valid Start bit is verified, the sampling occurs every subsequent 16 clock pulses to shift in data bits, parity bit (if programmed) and stop bit(s) into the Receiver Shift Register. If programmed, the parity bit is checked and the Parity Error (PE) status updated. The receipt of a valid Stop bit is also verified and Framing Error (FE) status updated. On count $71 / 2$ of the first Stop bit the received data is transferred to the Receiver Holding Register. If the word length is less than 8 bits, zeroes (low voltage level) are loaded into the unused most significant bits. If the Data Available (DA) flag has not been reset by the time the Receiver Holding Register is updated with new data, the Overrun Error (OE) flag is activated to a high level. One half clock after the data transfer the Parity Error (PE) and Framing Error (FE) signals become valid for the character in the Receiver Holding Register. The DA signal is also raised at this time. The three-state output drivers for the status and error flags (DA, OE, PE and FE) are enabled when Status Flag Disconnect (SFD) is pulsed or hard wired to a low voltage state. When Receiver Register Disconnect (RRD) goes low, the receiver bus three-state output drivers are enabled and data is available on the Receiver Bus (R BUS 0-R BUS 7) output lines. The DA flag is reset by a negative pulse on the Data Available Reset ( $\overline{\mathrm{DAR}}$ ) input.
The preceding sequence of operations is repeated for each serial character received. The receiver timing diagram is shown in Figure 4.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{2 0} \mathrm{ns}, \mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{VDD}$, $\mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{VDD}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$. See Fig. 4.

| CHARACTERISTICS |  | $V_{D D}$ <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1854A | 1854 AC |  |  |
|  |  | Typ. 1 | Max. 2 | Typ. ${ }^{1}$ | Max. ${ }^{2}$ |  |
| Receiver Timing - MODE 0 |  |  |  |  |  |  |  |
| Minimum Clock Period | ${ }^{\text {t }}$ C |  | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 250 \\ & 125 \end{aligned}$ | $\begin{aligned} & 310 \\ & 155 \end{aligned}$ | 250 - | 310 - | ns |
| Minimum Pulse Width: Clock Low Level | ${ }^{t} \mathrm{CL}$ |  | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 75 \end{array}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | $100$ | $125$ | ns |
| Clock High Level | ${ }^{\mathrm{t}} \mathrm{CH}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 75 \end{array}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | 100 - | 125 | ns |
| $\overline{\text { Data Available Reset }}$ | tDD | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ | 50 | 75 | ns |
| Minimum Setup Time: Data Start Bit to Clock | ${ }^{\text {t }}$ D | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 50 \end{array}$ | $\begin{array}{r} 150 \\ 75 \end{array}$ | 100 - | 150 - | ns |
| Propagation Delay Time: Data Available Reset to Data Available | tDDA | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | $\begin{array}{r} 150 \\ 75 \\ \hline \end{array}$ | $\begin{aligned} & 225 \\ & 125 \\ & \hline \end{aligned}$ | 150 - | 225 | ns |
| Clock to Data Valid | ${ }^{\text {t }}$ CDV | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 225 \\ & 110 \end{aligned}$ | $\begin{aligned} & 325 \\ & 175 \end{aligned}$ | 225 - | 325 - | ns |
| Clock to Data Available | ${ }^{\text {t }}$ CDA | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 225 \\ & 110 \end{aligned}$ | $\begin{aligned} & 325 \\ & 175 \end{aligned}$ | 225 | 325 - | ns |
| Clock to Overrun Error | tCOE | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 210 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 210 | 300 | ns |
| Clock to Parity Error | tCPE | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 240 \\ & 120 \end{aligned}$ | $\begin{aligned} & 375 \\ & 175 \end{aligned}$ | 240 - | 375 - | ns |
| Clock to Framing Error | ${ }^{\text {t CFE }}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 | ns |

NOTE 1: Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal voltages.
NOTE 2: Maximum limits of minimum characteristics are the values above which all devices function.


* IF A START BIT OCCURS AT A TIME LESS THAN tDC BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.
** IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.

FIGURE 4. MODE 0 RECEIVER TIMING DIAGRAM

## SIGNAL DESCRIPTION (Standard Mode 0)

## Terminal

No.

## Signal

VDD
Mode Select (Mode)
VSS
Receiver Register Disconnect (RRD)
5-12

13

14

Overrun Error (OE)

Status Flag
Disconnect (SFD)
Receiver Clock
(R Clock)
Data Available
$\overline{\text { Reset }}$ (ㅁAR)
Data Available (DA)

## Function

Positive supply
A low level voltage at this input selects Standard Mode 0 Operation.
Ground
A high-level voltage applied to this input disconnects the Receiver Holding Register from the Receiver Bus.
Receiver parallel data outputs. R BUS 7 is the most significant bit.

A high-level voltage at this output indicates that the received parity does not compare to that programmed by the Even Parity Enable (EPE) control. This output is updated each time a character is transferred to the Receiver Holding Register. PE lines from a number of arrays can be bused together since an output disconnect capability is provided by the Status Flag Disconnect (SFD) line.

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) or MSB of data (if parity is not programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register. FE lines from a number of arrays can be bused together since an output disconnect capability is provided by the Status Flag Disconnect (SFD) line.

A high-level voltage at this output indicates that the Data Available (DA) flag was not reset before the next character was transferred to the Receiver Holding Register and the previous data was presumably lost. OE lines from a number of arrays can be bused together since an output disconnect capability is provided by the Status Flag Disconnect (SFD) line.
A high-level voltage applied to this input disables the 3 -state output drivers for PE, FE, OE, DA, and THRE, allowing these status outputs to be bus connected.
Clock input with a frequency 16 times the desired receiver bit shift rate.

A low-level voltage applied to this input resets the DA flip-flop.

A high-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

Serial data received at this input enters the receiver shift register at a point determined by the character length. A high-level voltage must be present when data is not being received (IDLE STATE)
A high-level voltage at this input resets the Receiver Holding Register, Control Register, and Status Register, and sets the serial data output high.
A high-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.
A low-level voltage applied to this input enters the character on the data bus into the Transmitter Holding Register. Data is latched on the trailing edge of this signal.
A high-level voltage at this output indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains at this level until the start of transmission of the next character.
The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop bit(s) are serially shifted out on this output. When no character is being transmitted, a high-level idle state is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.
Transmitter parallel data inputs. T BUS 7 is the most significant bit.

A high-level voltage at this input loads the Control Register with the control bits (PI, EPE, SBS, WLS1, WLS2). This line may be strobed or hardwired to a high-level input voltage.
A high-level voltage at this input inhibits the parity generation and verification circuits and will clamp the PE output low. If parity is inhibited the stop bits(s) will immediately follow the last data bit on transmission.
This input selects the number of stop bits to be transmitted after the parity bit. A high-level selects two stop bits, a low-level selects one stop bit. Selection of two stop bits (logic high) with five data bits programmed (WLS2 = low. WLS1 = low) selects 1.5 stop bits.
These two inputs select the character length (exclusive of parity) as follows:

| WLS2 | WLS1 | Word Length |
| :--- | :--- | :---: |
| Low | Low | 5 Bits |
| Low | High | 6 Bits |
| High | Low | 7 Bits |
| High | High | 8 Bits |

A high-level voltage at this input selects even parity to be generated by the transmitter and checked by the receiver. A low-level input selects odd parity.
Clock input with a frequency 16 times the desired transmitter shift rate.

## FUNCTIONAL DIAGRAM (1802 Compatible - Mode 1)



## MODE 1 OPERATION (MODE INPUT = VDD)

## A. Initialization and Controls

In the microprocessor compatible mode the 1854A is configured to receive commands and transmitter data, and to send status and receiver data via the microprocessor data bus. The register selected to be connected to the transmitter bus or receiver bus is determined by the Read/ $\overline{\text { Write ( }}$ (RD/ $\overline{\mathrm{WR}}$ ) and Register Select (RSEL) inputs as follows:

| RSEL | RD/产R | Function |
| :--- | :--- | :--- |
| Low | Low | Load Transmitter Holding Register <br> from Transmitter Bus |
| Low | High | Read Receiver Holding Register from <br> Receiver Bus |
| High | Low | Load Control Register from Transmitter <br> Bus |
| High | High | Read Status Register from Receiver <br> Bus |

TABLE 4. REGISTER SELECTION
In mode 1 the 1854A is compatible with an 8 bit bidirectional bus system. The Receiver and Transmitter buses can be connected together externally to directly interface with the microprocessor bus. The I/O control signals generated by the 1802 can be connected directly to the 1854A as shown on the front page.
To initiate the UART operation the $\overline{\text { Clear }}$ input is pulsed which resets the Control, Status and Receiver Holding Registers and sets the Serial Data Out (SDO) to a logic high. The Control Register is then loaded from the Transmitter bus to determine the operating configuration for the UART. Data is transferred over the transmitter bus to the Control Register during the TPB lock output from the 1802 when the UART is selected (CS 1. $\overline{C S} 2 \cdot C S 3=1$ ) and the control Register is designated (RSEL) $=$ high, RD $/ \overline{W R}=l o w)$. The status register of the 1854A can be read onto the Receiver bus (R BUS 0-RBUS 7) to determine the UART status. Some of these bits are also available at separate terminals as indicated in the mode 1 block diagram.

## B. Transmitter Operation

Before transmitting, the Transmit Request (TR) bit in the Control Register must be set. This is done by executing the operation to load the Control Register with the TR bit set (bit 7) in the byte transmitted over the bus. When bit 7 is high it inhibits changing of the other control bits. Therefore, two loads are required: one to format the UART, the second to set TR. When TR has been set a Transmitter Holding Register Empty (THRE) interrupt will occur, signaling the microprocessor (normally through the $\overline{\mathrm{NTTR}}$ or $\overline{\mathrm{EF}}$ lines) that the Transmitter Holding Register is empty and may be loaded with data. Setting TR also sets a low level on the Request To Send ( $\overline{\mathrm{RTS}}$ ) output to peripherals (such as a modem).
The Transmitter Holding Register is loaded from the bus by TPB during execution of an Output instruction from the microprocessor. The 1854A UART is selected by (CS 1.CS 2•CS 3 1 1). The Transmitter Holding Register is selected by RSEL = low and RD/ $\overline{W R}=$ low. When the Clear To Send ( $\overline{C T S}$ ) input signal is low the Transmitter Shift Register is loaded with the contents of the Transmitter Holding Register and data transmission will begin. If $\overline{C T S}$ is low the Transmitter Shift Register will be loaded on the first high-to-low edge of the clock which occurs at least $1 / 2$ clock period after the TPB trailing edge. Transmission of the start bit occurs $1 / 2$ clock period later (see Fig. 5). Parity (if programmed) and stop bit(s) are transmitted following the last data bit. If the word length selected is less than 8 bits, the most significant unused bits in the transmitter shift register will not be transmitted.

One transmitter clock period after the Transmitter Shift Register is loaded the THRE signal goes to a low and the interrupt is asserted (INT goes low). The next character to be transmitted can then be loaded into the Transmitter Holding Register and its Start bit will immediately follow the last Stop bit of the previous character. This cycle is repeated until the last character is transmitted, at which time a final THRE•TSRE interrupt will occur. This interrupt signals the microprocessor that the TR control bit can be turned off by reloading the original control byte with the TR bit $=0$. This also terminates the $\overline{\text { Request To Send }}(\overline{\mathrm{RTS}})$ signal.

The Serial Data Out (SDO) line can be held low by setting the Break bit (bit 6) in the Control Register to a high. SDO is held low until the Break bit is reset.


* The Holding Register is Loaded On the Trailing Edge of TPS.
** The Transmitter Shift Register is Loaded On the First High-to-Low Transition of the Clock Which Occurs at Least 1/2 Clock Period + t TC After the Trailing Edge of TPS, and Transmission of a Start Bit Occurs $1 / 2$ Clock Period $+\mathrm{t}_{\mathrm{CD}}$ Later.
$\dagger$ Write is the Overlap of TPS, CS 1 and $\overline{C S 3}=1$ and CS 3, RD/ $\overline{W R}=0$.
FIGURE 5. TRANSMITTER TIMING DIAGRAM - MODE 1
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm \mathbf{5 \%}, \mathrm{t}_{\mathbf{r}}, \mathrm{t}_{\mathbf{f}}=\mathbf{2 0} \mathbf{n s}, \mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{VDD}$, $\mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V} D \mathrm{D}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, See Figs. 5 and 6.

| CHARACTERISTICS |  | VDD <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1854A |  | 1854AC |  |  |
|  |  |  | Typ. ${ }^{1}$ | Max. ${ }^{2}$ | Typ. ${ }^{1}$ | Max ${ }^{2}$ |  |
| Transmitter Timing - MODE 1 |  |  |  |  |  |  |  |
| Minimum Clock Period | ${ }^{t} \mathrm{CC}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 250 \\ & 125 \end{aligned}$ | $\begin{aligned} & 310 \\ & 155 \end{aligned}$ | 250 - | 310 - | ns |
| Minimum Pulse Width: Clock Low Level | ${ }^{t} \mathrm{CL}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 75 \end{array}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | 100 | 125 | ns |
| Clock High Level | ${ }^{\text {t }} \mathrm{CH}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 75 \end{array}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | 100 | 125 | ns |
| TPB | ${ }_{\text {t }}$ T | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 50 \end{array}$ | $\begin{array}{r} 150 \\ 75 \end{array}$ | 100 | 150 | ns |
| Minimum Setup Time: TPB to Clock | t'c | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 175 \\ 90 \end{array}$ | $\begin{aligned} & 225 \\ & 150 \end{aligned}$ | 175 | 225 | ns |
| Propagation Delay Time: Clock to Data Start Bit | ${ }^{t} \mathrm{CD}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & 450 \\ & 225 \end{aligned}$ | 300 | 450 - | ns |
| TPB to THRE | tTTH | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 | ns |
| Clock to THRE | ${ }^{\text {t }}$ CTH | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 - | ns |
| CPU Interface - WRITE Timing - MODE 1 |  |  |  |  |  |  |  |
| Minimum Pulse Width: TPB | tTT | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} 100 \\ 50 \end{array}$ | $\begin{array}{r} 150 \\ 75 \end{array}$ | 100 | 150 | ns |
| Minimum Setup Time: RSEL to Write | trsw | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | 75 40 | 50 | 75 | ns |
| Data to Write | tow | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{r} -100 \\ -50 \end{array}$ | $\begin{aligned} & -75 \\ & -35 \end{aligned}$ | -100 - | -75 - | ns |
| Minimum Hold Time: RSEL after Write | tWRS | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | 75 40 | 50 | 75 | ns |
| Data after Write | tWD | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ | $\begin{array}{r} 125 \\ 60 \end{array}$ | 75 | 125 - | ns |

NOTE 1: Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal voltages.
NOTE 2: Maximum limits of minimum characteristics are the values above which all devices function.


H 1854A/1854AC

FIGURE 6. MODE 1 CPU INTERFACE (WRITE) TIMING DIAGRAM

## C. Receiver Operation

The receive operation begins when a start bit is detected at the Serial Data In (SDI) input. After detection of the first high-to-low transition on the SDI line, a valid START bit is verified by checking for a low level input $71 / 2$ receiver clock periods later. After verification of a valid Start bit, the following data bits, parity bit (if programmed) and Stop bit(s) are shifted into the Receiver Shift Register by being sampled every sixteen clocks (at clock pulse $71 / 2$ ). On count $71 / 2$ of the first Stop bit the data in the Receiver Register is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low level outputs) are loaded into the unused left-most (significant) bits. If $\overline{D a t a}$ Available $(\overline{\mathrm{DA}})$ has not been reset by the time the Receiver Holding Register is loaded, the Overrun Error (OE) status bit is set. One half clock period later the Parity Error (PE) and Framing Error (FE) status bits become valid for the character in the Receiver Holding Register. Also, at this time, the $\overline{\text { Data Available (DA) }}$ and Interrupt (INT) outputs go low, signaling to the microprocessor that a received character is available to be read. The microprocessor responds by executing an Input instruction. The UART's 3 -state bus drivers are enabled when the UART is selected (CS 1•CS2•CS $3=1$ ) and RD/WR is high. Data is read when RSEL = low and status is read when RSEL = high. When reading data, TPB latches the data in the microprocessor and resets the $\overline{\text { Data Available }}(\overline{\mathrm{DA}})$ signal in the UART. This sequence is repeated for each serial character which is received from the peripheral.


[^9]FIGURE 7. MODE 1 RECEIVER TIMING DIAGRAM

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm \mathbf{5 \%}, \mathrm{t}_{\mathbf{r}}, \mathrm{t}_{\mathbf{f}}=\mathbf{2 0} \mathbf{n s}, \mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}$, $\mathrm{V}_{\mathrm{IL}}=0.3$ VDD, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, See Figs. 7 and 8.

|  | $\sqrt{2}$ |  |  |  | 3. L |  | Kex | $5$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHARACTERISTICS |  | VDD |  | 1854A |  |  | 1854AC | 4, | UNITS |
| Weraterex | 5 | (v) | Min. | Typ. ${ }^{1}$ | Max 2 | Min. | Typ. ${ }^{1}$ | Max ${ }^{2}$ | 4 |
| Receiver Timing - MO | DE 1 |  |  |  |  |  |  |  |  |
| Minimum Clock Period | ${ }^{\text {t C C }}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 250 \\ & 125 \end{aligned}$ | $\begin{aligned} & 310 \\ & 155 \end{aligned}$ | - | 250 - | 310 | ns |
| Minimum Pulse Width: Clock Low Level | ${ }^{\text {t }}$ CL | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{array}{r} 100 \\ 75 \end{array}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | - | 100 - | $125$ | ns |
| Clock High Level | ${ }^{\mathrm{t}} \mathrm{CH}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{array}{r} 100 \\ 75 \end{array}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | - |  | $125$ | ns |
| TPB | ${ }_{\text {t }}$ T | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{array}{r} 100 \\ 50 \end{array}$ | $\begin{array}{r} 150 \\ 75 \end{array}$ | - | 100 - | 150 - | ns |
| Minimum Setup Time: Data Start Bit to Clock | ${ }^{\text {t }} \mathrm{C}$ | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{array}{r} 100 \\ 50 \\ \hline \end{array}$ | $\begin{array}{r} 150 \\ 75 \\ \hline \end{array}$ | - | 100 | $150$ | ns |
| Propagation Delay Time: TPB to DATA AVAILABLE | ttDA | $\begin{array}{r} 5 \\ 10 \end{array}$ | — | $\begin{aligned} & 220 \\ & 110 \end{aligned}$ | $\begin{array}{r} 325 \\ 175 \end{array}$ | - | 220 - | 325 - | ns |
| Clock to DATA AVAILABLE | ${ }^{\text {t }}$ CDA | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{aligned} & 220 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & 325 \\ & 175 \\ & \hline \end{aligned}$ | - | 220 | 325 - | ns |
| Clock to Overrun Error | tcoe | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 210 \\ & 105 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | - | 210 - | 300 | ns |
| Clock to Parity Error | ${ }^{\text {t CPPE }}$ | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{array}{r} 240 \\ 120 \\ \hline \end{array}$ | $\begin{aligned} & 375 \\ & 175 \\ & \hline \end{aligned}$ | - | 240 - | 375 - | ns |
| Clock to Framing Error | ${ }^{\text {t CFE }}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | - | 200 - | $300$ - | ns |
| CPU Interface - READ $T$ | iming |  |  |  |  |  |  |  |  |
| Minimum Pulse Width: TPB | ${ }_{\text {tTT }}$ | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | — | $\begin{array}{r} 100 \\ 50 \\ \hline \end{array}$ | $\begin{array}{r} 150 \\ 75 \\ \hline \end{array}$ | - | 100 | $\begin{array}{r} 150 \\ - \end{array}$ | ns |
| Minimum Setup Time: RSEL to TPB | ${ }^{\text {tRST }}$ | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{aligned} & 50 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 75 \\ & 40 \\ & \hline \end{aligned}$ | - | 50 | 75 | ns |
| Minimum Hold Time: RSEL after TPB | ${ }^{\text {tTRS }}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ | - | 50 | 75 | ns |
| Read to Data Access Time | trDDA | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | - | $\begin{array}{r}200 \\ - \\ \hline\end{array}$ | 300 | ns |
| Read to Data Valid Time | trDV | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | - | $\begin{array}{r}200 \\ - \\ \hline\end{array}$ | 300 | ns |
| RSEL to Data Valid Time | tRSDV | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{array}{r} 150 \\ 75 \\ \hline \end{array}$ | $\begin{aligned} & 225 \\ & 125 \\ & \hline \end{aligned}$ | - | 150 - | 225 - | ns |
| Hold Time: Data after Read | trDM | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 50 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{r} 150 \\ 75 \end{array}$ | - | 50 | 150 - | - | ns |

NOTE 1: Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal voltages.
NOTE 2: Maximum limits of minimum characteristics are the values above which all devices function.


[^10]FIGURE 8. MODE 1 CPU INTERFACE (READ) TIMING DIAGRAM

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal | TR | BREAK | IE | WLS2 | WLS1 | SBS | EPE | PI |

Signal
Parity Inhibit (PI)

Even Parity Enable (EPE)

Stop Bit
Select (SBS)
Word Length
Select 1 (WLS1)
Word Length
Select 2 (WLS2)

Interrupt Enable (IE)

Transmit Break (Break)

Transmit Request (TR)

## Function

When set high parity generation and verification are inhibited and the PE Status bit is held low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission, and EPE is ignored.

When set high, even parity is generated by the transmitter and checked by the receiver. When low, odd parity is selected.

See table below.

See table below.

See table below.

| Bit 4 <br> WLS2 | Bit 3 <br> WLS1 | Bit 2 <br> SB S | Function <br> 0 |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 5 data bits, 1 stop bit |
| 0 | 0 | 1 | 5 data bits, 1.5 stop bits |
| 0 | 1 | 0 | 6 data bits, 1 stop bit |
| 0 | 1 | 1 | 6 data bits, 2 stop bits |
| 1 | 0 | 0 | 7 data bits, 1 stop bit |
| 1 | 0 | 1 | 7 data bits, 2 stop bits |
| 1 | 1 | 0 | 8 data bits, 1 stop bit |
| 1 | 1 | 1 | 8 data bits, 2 stop bits |

When set high THRE, DA, THRE•TSRE, $\overline{\text { CTS }}$, and PSI interrupts are enabled (see interrupt Conditions, Table 5

Holds SDO in a spacing (low) condition when set. Once the break bit in the control register has been set high, SDO will stay low until the break bit is reset low or one of the following occurs - $\overline{\text { Clear }}$ goes low; $\overline{\mathrm{CTS}}$ goes high; or a word is transmitted. The transmitted word will not be valid since there can be no start bit if SDO is already low. SDO can be set high without intermediate transitions by transmitting a word consisting of zeros.

When set high, RTS is set low and data transfer through the transmitter is initiated by the initial THRE interrupt. (When loading the Control Register from the bus, this bit inhibits changing of other control flip-flops.)

## D. Peripheral Interface

In addition to serial data in and out, four signals are provided for communication with a peripheral. The $\overline{R e q u e s t}$ $\overline{\text { To Send (RTS) output signal alerts the peripheral to get ready to receive data. The } \overline{\text { Clear To Send }} \text { (CTS) input }}$ signal is the response, signalling that the peripheral is ready. The External Status (ES) input latches a peripheral status level, and the Peripheral Status Interrupt ( $\overline{\mathrm{PSI})}$ input senses a status change edge (high-to-low) and also generates an interrupt. For example, the modem Data Carrier Detect line could be connected to the PSI input on the UART in order to signal the microprocessor that transmission failed because of loss of the carrier on the communications line. The PSI and ES bits are stored in the Status Register (see below).

## Status Register Bit Assignment

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal | THRE | TSRE | PSI | ES | FE | PE | OE | DA |
| Also Available at Terminal | 22* | - | - | - | 14 | 15 | 15 | 19* |

Overrun Error (OE)

External Status (ES)
Peripheral Status Interrupt (PSI)

Transmitter Shift Register Empty (TSRE)

Transmitter Holding Register Empty (THRE)

## Function

When set high, this bit indicates that an entire character has been received and transferred to the Receiver Holding Register. This signal is also available at Term. 19 but with its polarity reversed.

When set high, this bit indicates that the Data Available bit was not reset before the next character was transferred to the Receiver Holding Register (i.e., the original data was lost). This signal OR'ed with PE is output at Term. 15.
When set high, this bit indicates that the received parity bit does not compare to that programmed by the Even Parity Enable (EPE) control. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal OR'ed with OE is output at Term. 15.
When set high, this bit indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a nigh-level voltage. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal is also available at Term. 14.

This bit is set high a low-level input at Term. 38 ( $\overline{\mathrm{ES}}$ ).
This bit is set high by a high-to-low voltage transition at Term. 37 ( $\overline{\mathrm{PSI}) . ~ T h e ~ I n t e r r u p t ~}$ output (Term. 13) is also asserted ( $\overline{\mathrm{NT}}=$ low) when this bit is set.

When set high, this bit indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains set until the start of transmission of the next character.
When set high, this bit indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character. Setting this bit also resets the THRE output (Term. 22) low and causes an Interrupt ( $\overline{\mathrm{NT}}=$ low), if TR is high.

## INTERRUPT CONDITIONS

| SEI* (INT = LOW) | RESET (INT = HIGH) |  |
| :---: | :---: | :---: |
| CAUSE | CONDITION | TIME |
| DA <br> (Receipt of data) | Read of data | TPB leading edge |
| THRE <br> (Ability to reload) | Read of status or <br> write of character | TPB leading edge |
| THRE•TSRE <br> (Transmitter done) | Read of status or <br> write of character | TPB leading edge |
| $\overline{\text { PSI }}$ <br> (Negative edge) | Read of status | TPB trailing edge |
| $\overline{\text { CTS }}$ <br> (Positive edge when THRE•TSRE | Read of status | TPB leading edge |

* Interrupts will occur only after the IE bit in the Control Register has been set
$\triangle$ THRE will cause an interrupt only after the TR bit in the Control Register has been set.
TABLE 5. INTERRUPT CONDITIONS


## SIGNAL DESCRIPTION (1802 Compatible - Mode 1)

## Terminal

| No. | Signal |
| :--- | :--- |
| 1 | VDD |
| 2 | Mode Select (Mode) |
| 3 | V SS |
| 4 | Chip Select 2 $\overline{(C S ~ 2)}$ |
| $5-12$ | Receiver Bus <br> (R BUS 0 - R BUS 7) |
|  | Interrupt $(\overline{\text { INT })}$ |

Positive supply
A high-level voltage at this input selects the 1802 Mode of operation.
Ground
A low-level voltage at this input together with CS 1 and CS 3 selects the 1854A UART.
Receiver parallel data outputs (may be externally connected to corresponding transmitter bus terminals).
A low-level voltage at this output indicates the presence of one or more of the interrupt conditions listed in Table 5.

Framing Error (FE) A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register.
A high-level voltage at this output indicates that either the PE or OE bit in the Status Register has been set (see Status Register Bit Assignment).

This input is used to choose either the Control/Status Registers (high input) or the transmitter/receiver data registers (low intput) according to the truth table 1.

Clock input with a frequency 16 times the desired receiver shift rate.

A positive input pulse used as a data load or reset strobe.
A low-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.
Serial data received on this input line enters the Receiver Shift Register at a point determined by the character length. A high-level input voltage must be present when data is not being received.
A low-level voltage at this input resets the interrupt flip-flop, Receiver Holding Register, Control Register, and Status Register, and sets Serial Data Out (SDO) high.
A low-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.
A high-level voltage at this input together with $\overline{C S 2}$ and CS 3 selects the UART.

This output signal tells the peripheral to get ready to receive data. Clear To Send ( $\overline{\mathrm{CTS}}$ ) is the response from the peripheral. $\overline{\mathrm{RTS}}$ is set to a low-level voltage when data is latched in the Transmitter Holding Register or TR is set high, and is reset high when both the Transmitter Holding Register and Transmitter Shift Register are empty and TR is low.
The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop bit(s)) are serially shifted out on this output. When no character is being transmitted, a high level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

Transmitter parallel data inputs. These may be externally connected to corresponding Receiver bus terminals.
A low-level voltage at this input gates data from the transmitter bus to the Transmitter Holding Register or the Control Register as chosen by register select. A high-level voltage gates data from the Receiver Holding Register or the Status Register, as chosen by register select, to the receiver bus.
Chip Select 3 (CS 3)
No Connection
Peripheral Status $\overline{\text { Interrupt }}$ ( $\overline{\mathrm{PSI})}$ $\overline{\text { External Status }}$ (ES)
Clear To Send (CTS)

Transmitter Clock (T Clock)

A high-level voltage at this input with CS 1 and $\overline{C S 2}$ selects the UART.

A high-to-low transition on this input line sets a bit in the Status Register and causes an Interrupt ( $\overline{\mathrm{NT}}=$ low).
A low-level voltage at this input sets a bit in the Status Register.
When this input from peripheral is high, transfer of a character to the Transmitter Shift Register and shifting of serial data out is inhibited.

Clock input with a frequency 16 times the desired transmitter shift rate.

## 1800 CMOS Microprocessor Family Multiply/Divide Unit

## DESCRIPTION

Hughes' 1855 is an 8 bit mode programmable multiply/divide unit which can be used to greatly increase the capabilities of 8 bit microprocessors. The 1855 interfaces directly to the 1802 microprocessor via the N -lines and can easily be configured to fit in either the memory or I/O space of generalized 8 bit microprocessors. The 1855 performs multiply and divide operations on unsigned, binary operators. It saves considerable memory space and execution time over the same functions as performed by coded multiply and divide software subroutines.

Add and shift right operations and subtract and shift left operations are used for multiply and divide functions respectively. The 1855 is cascadable up to 4 units for $32 \times 32$ bit multiply or $64 \div 32$ bit divide functions.

The 1855 operates over a 4-10.5 voltage range while the 1855 C operates over a 4-6.5 voltage range. The 1855 is available in a 28 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form are available upon request.

## FEATURES

- Static silicon gate CMOS circuitry
- Interfaces directly to 1802A microprocessor without additional components.
- Easy interface to general 8 bit microprocessors.
- Low power dissipation
- Single non-critical voltage supply

SYSTEM INTERCONNECT
Typical 1800 System with 1855

- Cascadable up to 4 units for 32 bit by 32 bit multiply or $64 \div 32$ bit divide
- 8 bit by 8 bit multiply of $16 \div 8$ bit divide in $5 \mu \mathrm{~s}$ at 5 V or $2.5 \mu \mathrm{~s}$ at 10 V typical
- Significantly increased throughput of $\mu p$ used for arithmetic calculations.

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

DC Supply-Voltage Range, ( $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{DD}}$ )
(All Voltage Values referenced to $\mathrm{V}_{\text {SS }}$ Terminal)
$V_{C C} \leq V_{D D}$ :
1855 ........................... . . . . . . . . . . -0.5 to +13 Volts
1855C ............................... -0.5 to + 7 Volts
Input Voltage Range, all inputs ........ -0.5 to VDD +0.5 Volts
DC Input Current, any one input ...... $\pm 10 \mathrm{~mA}$
Operating-Temperature Range (TA)
Plastic Package . ..................... . -40 to $+85^{\circ} \mathrm{C}$
Ceramic Package ................... -55 to $+125^{\circ} \mathrm{C}$
Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) $\ldots . .-65$ to $+150^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA $_{\mathbf{A}}=$ Full Package Range


STATIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ}$.

| CHARACTERISTICS | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vo <br> (V) | VIN <br> (V) | VDD(V) | 1855 |  |  | 1855 C |  |  |  |
|  |  |  |  | Min. | Typ. 1 | Max. | Min. | Typ. ${ }^{1}$ | Max |  |
| Quiescent Device <br> Current, IDD | - | 0,5 | 5 | - | 0.01 | 50 | - | 0.02 | 200 | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | - | 1 | 200 | - | - | - |  |
| Output Low (Sink) Current, IOL | 0.4 | 0,5 | 5 | 1.6 | 3.2 | - | 1.6 | 3.2 | - | mA |
|  | 0.5 | 0,10 | 10 | 2.6 | 5.2 | - | - | - | - |  |
| Output High (Source) <br> Current, IOH | 4.6 | 0,5 | 5 | 1.15 | 2.3 | - | 1.15 | 2.3 | - |  |
|  | 9.5 | 0,10 | 10 | 2.6 | 5.2 | - | - | - | - |  |
| Output Voltage Low-Level, $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
|  | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage High-level, $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage, $\mathrm{V}_{\mathrm{IL}}$ | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 |  |
|  | 0.5, 9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High | 0.5, 4.5 | - | 5 | - | 3.5 | - | 3.5 | - | - |  |
| Voltage, $\mathrm{V}_{\mathrm{IH}}$ | 0.5, 9.5 | - | 10 | - | 7 | - | - | - | - |  |
| Input Current,IN | - | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | - | $\pm 10^{-4}$ | $\pm 1$ | - | - | - |  |
| 3-State Output Leakage <br> Current, IOUT | 0,5 | 0,5 | 5 | - | - | $\pm 15$ | - | - | $\pm 15$ |  |
|  | 0, 10 | 0,10 | 10 | - | - | $\pm 15$ | - | - | - |  |
| Operating Current,$\mathrm{IDD}^{3}$ | - | 0,5 | 5 | - | 2 | 5 | - | 2 | 5 | mA |
|  | - | 0,10 | 10 | - | 4 | 10 | - | - | - |  |
| Input Capacitance, CIN | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, COUT | - | - | - | - | 10 | 15 | - | - | 15 |  |

Notes: 1. Typical values are to $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal voltage.
2. $I_{O L}=1 \mu A$.
3. Operating current measured in a 1802A at 2 MHz with outputs floating.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \% \mathrm{t}_{\mathbf{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{2 0 n s}, \mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}$, $\mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{VDD}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ (See Timing Diagram)

| CHARACTERISTICS ${ }^{1}$ | SYMBOL | $V_{D D}$ <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1855 |  |  | 1855 C |  |  |  |
|  |  |  | Min. | Typ. 2 | Max. | Min. | Typ. 2 | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |
| Minimum Clear Pulse Width | ${ }^{\text {t }} \overline{\text { chR }}$ | 5 | - | 50 | 75 | - | 50 | 75 | ns |
|  |  | 10 | - | 25 | 40 | - | - | - |  |
| Minimum Write Pulse Width | tww | 5 | - | 150 | 225 | - | 150 | 225 |  |
|  |  | 10 | - | 75 | 115 | - | - | - |  |
| Minimum Data-In Setup | ${ }^{\text {tosu }}$ | 5 | - | -75 | 0 | - | -75 | 0 |  |
|  |  | 10 | - | -40 | 0 | - | - | - |  |
| Minimum Data-In Hold | ${ }^{\text {t }}$ DH | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  |  | 10 | - | 25 | 40 | - | - | - |  |
| Minimum Address to Write Setup | ${ }^{t}$ ASU | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  |  | 10 | - | 25 | 40 | - | - | - |  |
| Minimum Address after Write Hold | ${ }^{\text {t }}$ A | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  |  | 10 | - | 25 | 40 | - | - | - |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| CE to Data Out Active | ${ }^{\text {t CDO }}$ | 5 | - | 200 | 300 | - | 200 | 300 | ns |
|  |  | 10 | - | 100 | 150 | - | - | - |  |
| CE to Data Access | ${ }^{t} \mathrm{CA}$ | 5 | - | 300 | 450 | - | 300 | 450 |  |
|  |  | 10 | - | 150 | 225 | - | - | - |  |
| Address to Data Access | ${ }^{t} A A$ | 5 | - | 300 | 450 | - | 300 | 450 |  |
|  |  | 10 | - | 150 | 225 | - | - | - |  |
| Data Out Hold After CE | ${ }^{\text {t }} \mathrm{DOH}$ | 5 | 50 | 150 | 225 | 50 | 150 | 225 |  |
|  |  | 10 | 25 | 75 | 115 | - | - | - |  |
| Data Out Hold After Read | ${ }^{\text {L }} \mathrm{DOH}$ | 5 | 50 | 150 | 225 | 50 | 150 | 225 |  |
|  |  | 10 | 25 | 75 | 115 | - | - | - |  |
| Read to Data Out Active | $t_{\text {RDO }}$ | 5 | - | 200 | 300 | - | 200 | 300 |  |
|  |  | 10 | - | 100 | 150 | - | - | - |  |
| Read to Data Access | ${ }^{\text {tRA }}$ | 5 | - | 200 | 300 | - | 200 | 300 |  |
|  |  | 10 | - | 100 | 150 | - | - | - |  |
| Strobe to Data Access | ${ }^{\text {t }}$ SA | 5 | 50 | 200 | 300 | 50 | 200 | 300 |  |
|  |  | 10 | 25 | 100 | 150 | - | - | - |  |
| Minimum Strobe Width | tsw | 5 | - | 150 | 225 | - | 150 | 225 |  |
|  |  | 10 | - | 75 | 115 | - | - | - |  |
| OPERATION TIMING |  |  |  |  |  |  |  |  |  |
| Maximum Clock Frequency ${ }^{3}$ | ${ }^{t} \mathrm{CF}$ | 5 | 3 | 4 | - | 3 | 4 | - | MHz |
|  |  | 10 | 6 | 8 | - | - | - | - |  |
| Maximum Shift Frequency (1 Device) ${ }^{4}$ | ${ }^{\text {t }}$ SF | 5 | 1.5 | 2 | - | 1.5 | 2 | - |  |
|  |  | 10 | 3 | 4 | - | - | - | - |  |
| Minimum Clock Width | ${ }^{\text {t CLKO }}$ ${ }^{\text {t }}$ CLK1 | 5 | - | 100 | 150 | - | 100 | 150 | ns |
|  |  | 10 | - | 50 | 75 | - | - | - |  |
| Minimum Clock Period | ${ }^{\text {t CLK }}$ | 5 | - | 250 | 333 | - | 250 | 333 | ns |
|  |  | 10 | - | 125 | 167 | - | - | - |  |
| Clock to Shift Prop. Delay | ${ }^{\text {t CSH }}$ | 5 | - | 200 | 300 | - | 200 | 300 |  |
|  |  | 10 | - | 100 | 150 | - | - | - |  |
| Minimum C.I. to Shift Setup | ${ }^{\text {t }} \mathrm{SU}$ | 5 | - | 50 | 67 | - | 50 | 67 |  |
|  |  | 10 | - | 25 | 33 | - | - | - |  |
| C.O. from Shift Prog. Delay | $\overline{t P L H}$ <br> ${ }^{\text {tpHL }}$ | 5 | - | 450 | 600 | - | 450 | 600 |  |
|  |  | 10 | - | 225 | 300 | - | - | - |  |
| Minimum C.I. from Shift Hold | ${ }^{\text {H }} \mathrm{H}$ | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  |  | 10 | - | 25 | 40 | - | - | - |  |
| Minimum Register Input Setup | ${ }^{\text {t }}$ SU | 5 | - | -20 | 10 | - | $-20$ | 10 |  |
|  |  | 10 | - | -10 | 10 | - | - | - |  |
| Register after Shift Prop. Delay | $\begin{aligned} & { }^{\text {tpLH }} \\ & { }^{t_{\mathrm{PHHL}}} \end{aligned}$ | 5 | - | 400 | 600 | - | 400 | 600 |  |
|  |  | 10 | - | 200 | 300 | - | - | - |  |
| Minimum Register after Shift Hold | ${ }^{\text {H }} \mathrm{H}$ | 5 | - | 50 | 100 | - | 50 | 100 |  |
|  |  | 10 | - | 25 | 50 | - | - | - |  |
| C.O. from C.I. Prop. Delay | $\overline{t p L H}$${ }^{t_{\mathrm{PHL}}}$ | 5 | - | 100 | 150 | - | 100 | 150 |  |
|  |  | 10 | - | 50 | 75 | - | - | - |  |
| Register from C.I. Prop. Delay | $\begin{aligned} & { }^{\text {tpLH }} \\ & { }^{\text {tpHL }} \end{aligned}$ | 5 | - | 80 | 120 | - | 80 | 120 |  |
|  |  | 10 | - | 40 | 60 | - | - | - |  |

## Notes:

1. Maximum limits of minimum characteristics are the values above which all devices function.
2. Typical values are for $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ and nominal voltages.
3. Clock frequency and pulse width are given for systems using the internal clock option of the 1855. Clock frequency equals shift frequency for systems not using the internal clock option.
4. Shift period for cascading of devices is increased by an amount equal to the C.O. to C.I. Prop. Delay for each device added.


Write Timing And Operation Timing


Read Timing


## CONTROL TRUTH TABLE



* ( ) $=1800$ system signals. $1=$ High Level, $0=$ Low Level, $X=$ High Level or Low Level


## REGISTER BIT ASSIGNMENT CONTROL/REGISTER BIT ASSIGNMENT

| $\checkmark$ |  | BITS |  | 4. | , |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - 7 | 6 | $5 \times 4$ | 3 | 2 | 120 |
| SHIFT RATE SELECT | RESET CONT. SEQUENCE COUNTER | NUMBER <br> OFMDU | RESET CONT. YREG. | RESET CONT ZREG. | OPERATION |
| 0 = Clock frequency <br> 1 =Select option* | 1 = Reset sequence counters | $\begin{aligned} & 00=\text { Four } 1855 \text { 's } \\ & 01=\text { Three } 1855 \text { 's } \\ & 10=\text { Two } 1855 \text { 's } \\ & 11=\text { One } 1855 \end{aligned}$ | $1=\text { Reset } Y$ <br> register | $\begin{aligned} & 1=\text { Reset } Z \\ & \text { register } \end{aligned}$ | $00=$ No Operation (except reset controls) <br> $01=$ Multiply <br> $10=$ Divide <br> 11 = Invalid State |

*Select shift rate option:
One $1855=$ shift rate $=$ clock frequency $\div 2$
Two 1855's $=$ shift rate $=$ clock frequency $\div 4$
Three or four 1855's $=$ shift rate $=$ clock frequency $\div 8$

## STATUS REGIS,TER BIT ASSIGNMENT

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $0 . F$. |

O.F. $=1$ if overflow (only valid after a divide has been done).

## FUNCTIONAL DESCRIPTION

The 1855 performs an 8 N -bit by 8 N -bit multiply with a 16 N -bit results and 16 N bit by 8 N -bit divide yielding an 8 N -bit result plus an 8 bit remainder. The N represents the number of cascaded 1855 s from 1 through 4 . All operations require $8 \mathrm{~N}+1$ shift pulses.

The 1855 contains $X, Y$ and $Z$ registers for loading the operands and saving the results, the control register for initializing the multiply or divide operation, and a status register for storing an overflow flag. There are two register address lines (RA 0-RA 1) provided to select the appropriate register for loading or reading. The RD/WE and STB lines are used in conjunction with the RA lines to determine the exact MDU response (see Control Truth Table).

When multiple MDUs are cascaded, the loading of each register is done sequentially. The first selection of any register loads the most significant 1855, the second loads the next significant and so on. Registers are also read out sequentially. This is accomplished by internal counters on each 1855 which are decremented by STB during each register selection. When the counter matches the chip number (CN 1, CN 0 lines), the device is selected. These counters must be cleared with a clear pulse on pin 2 or with bit 6 in the control word (See Control Register Bit Assignment Table) in order to start each sequence of accesses with the most significant device.

The 1855 has a built-in clock prescaler which can be selected via bit 7 on the control register. The prescaler may be necessary in cascaded systems operating at high frequencies or in systems where a suitable exact frequency is not available. This need is to provide for propagation delay of the carry output signal. Without the prescaler select, the shift frequency is equal to the clock input frequency. With the prescaler selected, the rate depends on the number of MDUs as defined by bits 4 and 5 of the control word. For one MDU, the clock frequency is divided by two; the two MDUs the clock frequency is divided by four and for three or four MDUs the clock frequency is divided by eight.

## OPERATION

## A. Initialization and Controls:

The 1855 must be cleared by a low signal input on pin 2 during power on. This prevents bus contention problems at YL, YR and ZL, and ZR terminals. It also resets the sequence counters and shift pulse generator.

Prior to loading any other registers, the control register must be loaded to specify the number of 1855 s being cascaded. Once the number of devices has been specified and sequence counters cleared with a clear pulse or bit 6 of the control word, the $X, Y$ and $Z$ registers can be loaded as defined in the control truth table. Registers can be loaded in any sequence. Successive loads to a given register will always proceed sequentially from the most significant byte to the least significant byte as described previously. Resetting the sequence counters selects the most significant MDU. In a four MDU system, loading all MDUs results in the sequence counter pointing to the first MDU again while in all other configurations it must be reset prior to each series or register reads or writes.

## OPERATION, cont.

## B. Multiply Operation:

$(\mathrm{X}) \times(\mathrm{Z})+(\mathrm{Y}) \Rightarrow(\mathrm{Y})(\mathrm{Z}) ; \quad(\mathrm{X})$ unchanged
The two numbers to be multiplied are loaded in the $X$ and $Z$ registers. The result will be in the $Y$ and $Z$ register with $Y$ being the more significant half and $Z$ the less significant half. The $X$ register will be unchanged after the operation is completed.

The original contents of $Y$ register are added to the product of $X$ and $Z$. Bit 3 of the control word will reset register $Y$ to zero if desired.
C. Divide Operation:
(Y) $(Z) \Rightarrow(Z)=$ quotient, $(Y)=$ remainder; $\overline{\text { C.O. }} / \overline{\mathrm{O} . \mathrm{F} .}$ in status byte.
(X)

The divisor is loaded into the $X$ register. The dividend is loaded in the $Y$ and $Z$ registers with the more significant half in the $Y$ register and less significant half in the $Z$ register. The $X$ register will be unaltered by the operation. The quotient will be in the $Z$ register while the remainder will be in the $Y$ register. An overflow will be indicated by the $\overline{\mathrm{C} .0} / \overline{\mathrm{O} . \mathrm{F}}$. of the most significant MDU and can also be determined by reading the status byte.

The overflow indicator will be set at the start of the divide operation if the resultant will exceed the size of the $Z$ register ( 8 N -bits).

The $Z$ register can be reset using bit 2 of the control word and another divide can be performed in order to further divide the remainder.

## Programming Examples:

Connection to an 1802A Microprocessor in direct I/O mode ( N lines connected to R inputs).

| F¢E1 ${ }_{16} \times 2{ }^{\text {2 }} 3 \mathrm{C}_{16}$ |  |  | Divide | B4A59685 ${ }_{16}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 4 F 3 ¢ $_{16}$ |
| LDI \#Ф $\Phi$ <br> PLO R2 <br> LDI \#1 ${ }^{\text {© }}$ <br> PHI R2 <br> OUT 7, \#60 |  | LDI \#' ¢ $^{\text {¢ }}$ |  |  |
|  | $R_{2}=1 \Phi$ | PLO R2 <br> LDI \#2 $\Phi$ <br> PHI R2 | $\mathrm{R}_{2}=$ |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  | Load control word with 2 MDUs and reset/sequence counters. | OUT 7, \#60 <br> OUT 6, \#B4 | load control word |  |
|  |  |  |  |  |
| OUT 4, \#F ¢ | Load MSB of $X$ reg.Load LSB of $X$ reg. $(X)=F \Phi E 1$ | OUT 6, \#A5 | $=\mathrm{Y}$ register $(\mathrm{Y})=$ BYA5 |  |
| OUT 4, \#E1 |  | OUT 5, \#96 | $=Z$ register $(Z)=9685$ |  |
| OUT 5, \#2D | Load LSB of $X$ reg. $(X)=F \Phi E 1$ Load MSB of $Z$ reg. | OUT 5, \#85 |  |  |
| OUT 5, \#3C | Load MSB of $Z$ reg. <br> Load LSB of $Z$ reg. $(Z)=2 D 3 C$ | OUT 4, \#4F | $=X$ register $(X)=4 F 3 \Phi$ |  |
| OUT 7, \#69 | Load control word with 2 MDUs, reset y reg and seq counters and do multiply operation | OUT 4, \#30 |  |  |
|  |  | OUT 7, \#6A SEX R2 | Load control word for divide function |  |
|  |  |  |  |  |
| SEX R2 |  | INP 5; IRX | Quotient for z register to mem. |  |
| INP 6; IRX |  | INP 5; IRX | $2 \Phi \Phi \Phi$, $2 \Phi \Phi 3$ |  |
| INP 6; IRX | Location $1 \Phi \Phi \Phi$ and $1 \Phi \Phi 1$ | INP 6: IRX | Remainder from y register to mem. |  |
| INP 5; IRX | LSB of result from $Z$ reg. to | INP 6: IRX | $2 \Phi \Phi 2,2 \Phi \Phi 3$ |  |

(A) Cascading 3 MDUs in 1802A system with MDU being accessed as an I/O port.

(B) Interfacing the 1855 to 8085 microprocessor as an I/O device.


## SIGNAL DESCRIPTION

## CE - CHIP ENABLE (Input):

A high on this pin enables the 1855 MDU to respond to the select lines. All cascaded MDUs must be enabled together. CE also controls the three state $\overline{\mathrm{C} . O} / \overline{\mathrm{O} . \mathrm{F}}$. output of the most significant MDU.
$\overline{\text { Clear (Input): }}$
The 1855 MDU(s) must be cleared upon power on with a low on this pin. The clear signal resets the sequence counters, the shift pulse generator, and bits 0 and 1 of the control register.

CTL-Control (Input):
This is an input pin. All CTL pins must be wired together and to the $Y_{L}$ of the most significant 1855 MDU and the $Z_{R}$ of the least significant 1855 MDU. This signal is used to indicate whether the registers are to be operated on or only shifted.
$\overline{\text { C.O. }} / \overline{\text { O.F. }}-\overline{\text { Carry Out }} / \overline{\text { Over Flow }}$ (Output):
The three state 1855 Carry Out signal is connected to Cl (Carry-In) of the next more significant 1855 MDU, except on the most significant MDU. On that MDU it is an overflow indicator and is enabled when a chip enable is true. A low on this pin indicates that an overflow has occurred. The overflow signal is latched each time the control register is loaded, but is only meaningful after a divide command.

YL, YR - Y-Left, Y-Right:
These are three state bi-directional pins for data transfer between the $Y$ registers of cascaded 1855 MDUs. The $Y_{R}$ pin in an output and $Y_{L}$ is an input during a multiply and the reverse is true at all other times. The $Y_{L}$ pin must be connected to the $Y_{R}$ pin of the next more significant MDU. An exception is the $Y_{L}$ pin of the most significant MDU must be connected to the $Z_{R}$ pin of the least significant MDU and the CTL pins of all MDU's. Also the $Y_{R}$ pin of the least significant MDU is tied to the $Z_{L}$ pin of the most significant MDU.
$Z_{L}, Z_{R}$ — Z-Left, Z-Right:
These are three state bi-directional pins for data transfers between the $Z$ registers of cascaded MDUs. The $Z_{R}$ pin is an output and $Z_{L}$ is an input during a multiply and the reverse is true at all other times. the $Z_{L}$ pin must be tied to the $Y_{R}$ pin of the next most significant MDU. An exception is the $Z_{L}$ pin of the most significant MDU must be connected to the $Y_{R}$ pin of the lest significant MDU. Also, the $Z_{R}$ pin of the least significant MDU is tied to the $Y_{L}$ of the most significant MDU.

## $\overline{\text { Shift }}$ — $\overline{\text { Shift Clock: }}$

This is a three state bi-directional pin. It is an output on the most significant MDU and an input on all other MDUs. It provides the MDU system's timing pulses. All $\overline{\text { Shift pins must be connected together for cascaded }}$ operation. A maximum of the $8 \mathrm{~N}+1$ shifts are required for an operation where N equals the number of MDU devices cascaded.

Clk — Clock (Input):
This pin should be grounded on all but the most significant MDU. There is an optional reduction of clock frequency available on this pin, if so desired, controlled by bit 7 of the control byte.

Stb - Strobe (Input):
When RD/ $\overline{W E}$, low data, is latched from bus lines on the falling edge of this signal, it may be asynchronous to the clock. Strobe also increments the selected register's sequence counter during reads and writes. TPB would be used in 1802A systems.

RD/商E - Read/Write Enable (Input):
This signal defines whether the selected register is to be read from or written to. In the 1802A systems use $\overline{M R D}$ if MDUs are addressed as I/O devices; $\overline{M W R}$ is used if MDUs are addressed as memory devices.

RAФ, RA 1, RA 2 - Register Address (Input):
These input signals define which register is to be read from or written to. It can be seen in the Control Truth Table that RA 2 can be used as a chip enable. It is identical to the CE pin, except only CE controls the tristate $\overline{\mathrm{C} . O} / \overline{\mathrm{O} . \mathrm{F}}$. on the most significant MDU. In the 1802A systems use N lines if MDUs are used as I/O devices; use address lines or function of address lines if MDUs are used as memory devices.

VSS - Ground:
Power supply line.
BUS 0 - BUS 7 - Bus Lines:
Three state bidirectional bus for direct interface with 1802A series and other 8-bit microprocessors.
$Z_{R}$ - Z-Right:
See signal $Z_{L}$
YR — Y-Right:
See signal $Y L$
$\overline{\mathrm{Cl}} \overline{-\mathrm{Carry}-\mathrm{In}}$ (Input):
This is an input for the carry from the next less significant MDU. On the least significant MDU, it must be high (VDD) on all others and connected to the $\overline{\mathrm{CO}}$ pin of the next less significant MDU.

CN $\Phi$, CN 1 - Chip Number (Input):
These two input pins are wired high or low to indicate the MDU position in the cascaded chain. Both are high for the most significant MDU regardless of how many 1855 MDUs are used. Then CN $1=$ high and CN $0=$ low for the next MDU and so forth.

VDD - V+:
Power supply line.

## HUGHES SOLID STATE PRODUCTS

## 1800 CMOS Microprocessor Family <br> 4-Bit Bus Buffers/Separators

## DESCRIPTION

Hughes' 1856 and 1857 are 4-bit bus buffer/separators to allow data to be split from a single bi-directional bus into separate input and output busses. The 1857 is intended for peripheral orl/O bus control while the 1856 is intended for memory bus control. The difference between the two devices is in the polarity of the input buffer for the Memory Read (MRD) signal. This signal is inverted in the 1857, and enables the $\overline{M R D}$ signal to set the input mode in the 1856 or to set the output mode in the 1857. When $\overline{M R D}=V_{D D}$ the output mode is set in the 1856 and the input mode is set in the 1857 .

The 1856 and 1857 operate over a 4-10.5 voltage range while the 1856C and 1857C operate over a $4-6.5$ voltage range. The 1856 and 1857 are available in a 16 lead hermetic dual-in-line ceramic package ( D suffix), plastic package ( P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static Silicon Gate CMOS Circuitry
- Compatible with 1802A Microprocessor
- Provides easy connection of Memory or I/O Devices to 1802A Microprocessor Bus
- Provides Non-inverted Bi-directional Buffered Data Transfer
- Chip Select for Simple System Expansion
- Low Quiescent and Operating Power

FUNCTIONAL DIAGRAM


PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

```
Operating Temperature Range (TA)
    Ceramic Package
    -55 to + 125 %}\textrm{C
    Plastic Package ........................ - - 40 to + 85 ' C
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
    1856/1857
    1856C/1857C .......................... . - 0.5 to + 7 Volts
Storage Temperature Range (Tstg) .......... -65 to +150}\mp@subsup{}{}{\circ}\textrm{C
```

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at $T_{A}=$ Full Package Temperature Range


ELECTRICAL CHARACTERISTICS at $\mathrm{TA}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$ Unless Otherwise Specified.


Static Electrical Characteristics at $\mathrm{T}_{\mathbf{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Unless Otherwise Specified

| Quiescent Device | - | - | 5 | - | 1 | 10 | - | 5 | 50 | $\mu A$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current, $\mathrm{I}_{\mathrm{L}}$ | - | - | 10 | - | 10 | 100 | - | - | - |  |
| Output Low Drive | 0.4 | 0,5 | 5 | 1.6 | 3.2 | - | 1.6 | 3.2 | - | mA |
| (Sink) Current, IOL | 0.5 | 0, 10 | 10 | 2.6 | 5.2 | - | - | - | - |  |
| Output High Drive | 4.6 | 0,5 | 5 | $-1.15$ | -2.3 | - | $-1.15$ | $-2.3$ | - | mA |
| (Source) Current IOH | 9.5 | 0, 10 | 10 | -2.6 | -5.2 | - | - | - | - |  |
| Output Voltage | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
| Low Level $\mathrm{V}_{\mathrm{OL}}{ }^{\text {1 }}$ | - | 0, 10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage | - | 0,5 | 5 | 4.95 | 5 | - | 4.95 | 5 | - |  |
| High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 0, 10 | 10 | 9.95 | 10 | - | - | - | - |  |
| Input Low Voltage | 0.5, 4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | 0.5, 9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage | 0.5, 9.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
| $\mathrm{V}_{\mathrm{IH}}$ | 0.5, 9.5 | - | 10 | 7 | - | - | - | - | - |  |
| Input Leakage |  | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | 0, 10 | 10 | - | - | $\pm 1$ | - | - | - |  |
| Operating Current | 0,5 | 0,5 | 5 | - | 50 | 100 | - | 50 | 100 | $\mu \mathrm{A}$ |
| IDD1² | 0, 10 | 0, 10 | 10 | - | 150 | 300 | - | - | - |  |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, COUT | - | - | - | - | 10 | 15 | - | 10 | 15 | pF |


| Propogation Delay Time: | - | - | 5 | - | 150 | 225 | - | 150 | 225 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { MRD }}$ or CS to DO, tED | - | - | 10 | - | 75 | 125 | - | - | - |  |
| $\overline{M R D}$ or CS to DB, | - | - | 5 | - | 150 | 225 | - | 150 | 225 | ns |
| teb | - | - | 10 | - | 75 | 125 | - | - | - |  |
| Di to DB, ${ }_{\mathrm{t}_{\text {IB }}}$ | - | - | 5 | - | 100 | 150 | - | 100 | - | ns |
|  | - | - | 10 | - | 50 | 75 | - | - | - |  |
| DB to DO, ${ }_{\text {t }}$ | - | - | 5 | - | 100 | 150 | - | 100 | 150 | ns |
|  | - | - | 10 | - | 50 | 75 | - | - | - |  |

[^11]NOTE 1: $\mathrm{IOL}=\mathrm{I}_{\mathrm{OH}}=1 \mu \mathrm{~A}$.
NOTE 2: Operating current measured in a 1802 A at 2 MHz with outputs floating.


NOTE: ALL TIMES MEASURED FROM 50\% POINT TO 50\% POINT OF SIGNAL *POLARITIES ARE REVERSED FOR 1857

INVALID OR DON'T CARE CONDITION

## APPLICATION



The Figure shows how two 1856 or two 1857 can be used as bus buffers or separators between an 8 Bit Bi -directional Data bus and memories or between an 8 Bit Bi -directional Data bus and I/O devices. The chip select input signal enables the bus separator three-state output drivers. The direction of data flow, when enabled, is controlled by the state of the MRD input signal.

## SYSTEM INTERCONNECT



## SIGNAL DESCRIPTIONS

DB 0-DB 3: These four bi-directional signals can be used as data outputs or receiver inputs depending on the logic polarity of the MRD input signal. Data is non-inverted.
DI 0-DI 3: The four data inputs. They are enabled onto the corresponding DB lines when Chip Select (CS) and the Memory Read (MRD) signals are activated.
DO 0-DO 3: The four receiver outputs reflect the data on the DB lines when the Chip Select and Memory Read signals are activated.
CS: The Chip Select signal along with $\overline{M R D}$ controls the activation of the 1856 and 1857 as indicated in the table below. CS is active when it is a logic high (VDD).
$\overline{\text { MRD }}$ : The Memory Read signal controls the direction of data flow when Chip Select is enabled. In the 1856, when $\overline{M R D}=0$, it enables the three state bus drivers (DB0-DB 3), and outputs data from the driver inputs (DI 0-DI 3) to the data bus. When $\overline{M R D}=1$, it disables the three-state bus drivers and enables the three-state data output drivers (DO 0-DO 3), transferring data from the data bus to the data outputs.
In the 1857, when $\overline{M R D}=1$ it enables the three-state bus drivers (DB0-DB 3) and transfers data from the driver inputs ( $\mathrm{DI} 0-\mathrm{DI} 3$ ) onto the data bus. When $\overline{\mathrm{MRD}}=0$, it disables the three-state bus drivers (DB 0-DB 3) and enables the three-state data output drivers (DO 0-DB 3), transferring data bus to the data outputs.

1856 FUNCTION TABLE
For Memory Data Bus Separator Operation

| CS | $\overline{\text { MRD }}$ | DATA BUS OUT <br> DB 0-DB 3 | DATA OUT <br> DO 0-DO 3 |
| :---: | :---: | :---: | :---: |
| 0 | $x$ | HIGH <br> IMPEDANCE | HIGH <br> IMPEDANCE |
| 1 | 0 | DATA IN | HIGH <br> IMPEDANCE |
| 1 | 1 | HIGH <br> IMPEDANCE | DATA BUS |

1857 FUNCTION TABLE
For I/O Bus Separator Operation

| CS | MRD | DATA BUS OUT <br> DB 0-DB 3 | DATA OUT <br> DO 0-DO 3 |
| :---: | :---: | :---: | :---: |
| 0 | $x$ | HIGH <br> IMPEDANCE | HIGH <br> IMPEDANCE |
| 1 | 0 | HIGH <br> IMPEDANCE | DATA BUS |
| 1 | 1 | DATA IN | HIGH <br> IMPEDANCE |

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

# 1800 CMOS Microprocessor Family 4-Bit Memory Latch/Decoder 

## DESCRIPTION

Hughes' 1858 and 1859 are 4-bit memory address latch/decoders which control 4K bytes of memory. The 1858 provides chip select outputs to control up to 32 H 1822 (organized $256 \times 4$ ) RAMs. The 1859 provides chip select outputs to control RAMs organized $1024 \times 1$. The Enable input allows expansion of memory systems beyond 4 K bytes of memory. The chip select outputs are a function of the memory address bits connected to the MA 0-MA 3 lines.

The 1858 and 1859 operate over a 4-10.5 voltage range while the 1858C and 1859C operate over a 4-6.5 voltage range. The 1858 and 1859 are available in a 16 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix), or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

## FEATURES

- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor
- Chip Enable pin allows easy expansion above 4K Bytes of Memory
- Low Quiescent and Operating Power

PIN CONFIGURATION

| Clock | 1 | 16 | ص | $V_{D}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MA 0 - | 2 | 15 | $\square$ | EN | NABL |
| MA 1 - | 3 | 14 | $\square$ | MA | A 2 |
| Cs 0 | 4 | 13 | ص |  | A 3 |
| CS 1 | 5 | 12 |  | $\overline{\mathrm{CE}}$ | 0 |
| CS 2 | 6 | 11 | - | CE | 1 |
| CS 3 | 7 | 10 |  | $\overline{\mathrm{CE}}$ |  |
| vss | 8 | 9 |  | CE | - |

FUNCTIONAL DIAGRAM


- Allows direct control of 4 K bytes of memory
- 1858 is designed for $256 \times 4$ Memory Configuration
- 1859 is designed for $1024 \times 1$ Memory Configuration


1859


ABSOLUTE MAXIMUM RATINGS
Operating Temperature Range (TA)
Ceramic Package . . . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
Plastic Package . . . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
1858/1859 .... . . . . . . . . . . . . . . . . . . . . -0.5 to +13 V
1858C/1859C . . . . . . . . . . . . . . . . . . . . -0.5 to +7 V
Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) ..... -65 to $+150^{\circ} \mathrm{C}$

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range

| CHARACTERISTICS | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{0} \\ & (V) \end{aligned}$ | VIN$(V)$ | $\begin{gathered} V_{D D} \\ \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 1858 \\ & 1859 \end{aligned}$ |  | Max | $\begin{aligned} & 1858 C \\ & 1859 C \end{aligned}$ |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | Min. | Typ.* |  | Min. | Typ.* | Max. | tor |
| Supply Voltage Range | - | - | - | 4 | - | 10.5 | 4 | - | 6.5 | V |
| Recommended Input Voltage Range | - | - | - | $\mathrm{V}_{\text {SS }}$ | - | $V_{\text {DD }}$ | VSS | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Minimum Clock Pulse Width, tw ${ }^{1}$ | - | - | 5 | - | 50 | 75 | - | 50 | 75 | ns |
|  | - | - | 10 | - | 25 | 40 | - | - | - |  |
| Minimum Data Setup Time, $\mathrm{t}^{\text {d }}{ }^{1}$ | - | - | 5 | - | 25 | 40 | - | 25 | 40 | ns |
|  | - | - | 10 | - | 10 | 25 | - | - | - |  |
| Minimum Data Hold Time, $\mathrm{T}_{\mathrm{DH}}{ }^{1}$ | - | - | 5 | - | 0 | 25 | - | 0 | 25 | ns |
|  | - | - | 10 | - | 0 | 10 | - | - | - |  |
| Static Electrical Characteristics at $\mathrm{T}_{\mathbf{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Unless Otherwise Specified |  |  |  |  |  |  |  |  |  |  |
| Quiescent Device Current, IL | - | 0,5 | 5 | - | 0.1 | 10 | - | 5 | 50 | $\mu \mathrm{A}$ |
|  | - | 0, 10 | 10 | - | 1 | 100 | - | - | - |  |
| Output Low Drive (Sink) Current, IOL | 0.4 | 0, 5 | 5. | 1.6 | 3.2 | - | 1.6 | 3.2 | - | mA |
|  | 0.5 | 0, 10 | 10 | 2.6 | 5.2 | - | - | - | - |  |
| Output High Drive (Source) Current, IOH | 4.6 | 0,5 | 5 | -1.15 | -2.3 | - | -1.15 | -2.3 | - | mA |
|  | 9.5 | 0, 10 | 10 | -2.6 | -5.2 | - | - | - | - |  |
| Output Voltage Low Level, $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
|  | - | 0, 10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 0, 5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0, 10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage, VIL | 0.5, 4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | V |
|  | 0.5, 9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ | 0.5, 9.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 0.5, 9.5 | - | 10 | 7 | - | - | - | - | - |  |
| Input Leakage Current, IIN | $\begin{gathered} \text { Any } \\ \text { Input } \\ \hline \end{gathered}$ | 0,5 | 5 | - | $10^{-4}$ | $\pm 1$ | - | $10^{-4}$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | 0, 10 | 10 | - | $10^{-4}$ | $\pm 2$ | - | - | - |  |
| Operating Current, $\mathrm{IDD}^{3}$ | - | 0,5 | 5 | - | 50 | 100 | - | 50 | 100 | $\mu \mathrm{A}$ |
|  | - | 0, 10 | 10 | - | 150 | 300 | - | - | - |  |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, COUT | - | - | - | - | 10 | 15 | - | - | - | - |

*Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltage
Note 1: Maximum limits of minimum characteristics are the values above which all devices function.
Note 2: $\mathrm{IOL}=\mathrm{IOH}=1 \mu \mathrm{~A}$.
Note 3: Measured in an 1802 system at 2 MHz with open outputs.

| CHARACTERISTICS | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $v_{0}$(V) | VIN <br> (V) | VDD <br> (V) | $\begin{aligned} & 1858 \\ & 1859 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1858 \mathrm{C} \\ & 1859 \mathrm{C} \end{aligned}$ |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ. * | Max. |  |


| Dynamic Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{~V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\text {DD }}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propogation Delay Times: Clock (Low-to-High) to Any Output, tco | $\overline{\text { Enable }}=0$ | 5 | - | 150 | 225 | - | 150 | 225 | ns |
|  |  | 10 | - | 75 | 125 | - | - | - |  |
| Enable to Any Output, $\mathrm{t}_{\mathrm{E}} \mathrm{C}$ | Clock $=1$ | 5 | - | 125 | 200 | - | 125 | 200 | ns |
|  |  | 10 | - | 65 | 100 | - | - | - |  |
| Memory Address to All Outputs, $\mathrm{t}_{1} \mathrm{O}$ | Clock $=1$ | 5 | - | 150 | 225 | - | 150 | 225 | ns |
|  | $\overline{\text { Enable }}=0$ | 10 | - | 75 | 125 | - | - | - |  |
| Propogation Delay Times: Clock (Low-to-high) to A8, A9, A8, or A $\overline{\mathrm{A}}, \mathrm{t} \mathrm{CO}$ |  | 5 | - | 125 | 200 | - | 125 | 200 | ns |
|  |  | 10 | - | 65 | 100 | - | - | - |  |
| Clock (Low-to-High) to $\overline{\mathrm{CEO}}, \overline{\mathrm{CE}} 1, \overline{\mathrm{CE}} 2$, or $\overline{\mathrm{CE}} 3, \mathrm{t} \mathrm{CO}$ | $\overline{\text { Enable }}=0$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 175 \\ & 90 \end{aligned}$ | $\begin{aligned} & 275 \\ & 140 \end{aligned}$ | - | 175 | 275 | ns |
| Enable to $\overline{\mathrm{CEO}}, \overline{\mathrm{CE}}, \overline{\mathrm{CE} 2}$, or CE3, $\mathrm{t}_{\mathrm{EO}}$ |  | 5 | - | 125 | 200 | - | 125 | 200 | ns |
|  |  | 10 | - | 65 | 100 | - | - | - |  |
| MA0, MA 1 to A8, A9, $\overline{A 8}$, or $\overline{\mathrm{A} 9}, \mathrm{t}_{\mathrm{I}}$ |  | 5 | - | 100 | 150 | - | 100 | 150 | ns |
|  |  | 10 | - | 50 | 75 | - | - | - |  |
| MA2, MA3 to $\overline{\mathrm{CEO}}, \overline{\mathrm{CE}}, \overline{\mathrm{CE} 2}$, or $\overline{\mathrm{CE}}, \mathrm{t} \mathrm{IO}$ | Clock = 1 | 5 | - | 150 | 225 | - | 150 | 225 | ns |
|  | $\overline{\text { Enable }}=0$ | 10 | - | 75 | 125 | - | - | - |  |

*Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltage

## TIMING DIAGRAMS



INVALID OR DON'T CARE CONDITION

## APPLICATIONS



4K x 8 memory system using 1858 and 1822s


4K x 8 memory system design using 1859 and 1K x 1 RAMs

## SIGNAL DESCRIPTION

MA 0-MA 3: 4 Bit Address inputs. MA 0 is the least significant input address bit and MA 3 is the most significant input address bit.

CLOCK: The MA $0-$ MA 3 address bits are latched at the high to low transition of Clock input (TPA) in the 1858 and the 1859.

The 1858 and the 1859 can also be used in general purpose memory system application with a non-multiplexed address bus by connecting the Clock input to VDD.

ENABLE: In the 1858, when $\overline{\text { Enable }}=$ VDD, the CS outputs $=$ VSS and the $\overline{\text { CE }}$ outputs $=$ VDD. When Enable $=$ VSS, the outputs are enabled and correspond to the binary decode of the inputs. The Enable input can be used for memory system expansion.

In the 1859, when $\overline{\text { Enable }}=$ VDD, the $\overline{\mathrm{CE}}$ outputs $=$ VDD; when $\overline{\text { Enable }}=$ VSS, $\overline{\mathrm{CE}}$ outputs are enabled and correspond to the binary decode of the MA 3 and MA 2 inputs. Enable does not affect the latching or state of outputs $\mathrm{A} 8, \overline{\mathrm{~A} 8}, \mathrm{~A} 9$, or $\overline{\mathrm{A} 9}$.

A 8, $\overline{\mathbf{A} 8}, \mathbf{A} 9, \overline{\mathbf{A} 9}$ : These outputs represent the non-inverted and inverted state of the latched address inputs, MA0 and MA1, in the 1859.
$\overline{\text { CE O-CE 3, CS O-CS 3: Decoded outputs. The decoding is shown in the truth tables }}$ below.

## TRUTH TABLES

1858 DECODE TRUTH TABLE

| ENABLE | DATA INPUTS |  | CSO | CS 1 | CS 2 | CS 3 | $\overline{\text { CEO }}$ | CE1 | CE2 | CE3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MA1 | MAO |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | NOT AFFECTED BY MA1, MA0 |  |  |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |
|  | MA3 | MA2 |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | NOT AFFECTED BY MA3, MA2 |  |  |  | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 |  |  |  |  | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 |  |  |  |  | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 |  |  |  |  | 1 | 1 | 1 | 0 |
| 1 | X | X | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

1859 DECODE TRUTH TABLE

| ENABLE |  |  | A8 | A9 | A8 | A9 | CEO | CE1 | CE2 | CE3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MA1 | MAO |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | NOT AFFECTED BY MA1, MAO |  |  |  |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 |  |  |  |  |
|  | MA3 | MA2 |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | NOT AFFECTED BY MA3, MA 2 |  |  |  | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 |  |  |  |  | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 |  |  |  |  | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 |  |  |  |  | 1 | 1 | 1 | 0 |
| 1 | $X$ | $X$ |  | $\begin{aligned} & \overline{\mathrm{AFF}} \\ & \mathrm{BLE} \end{aligned}$ | $\overline{\mathrm{CTED}}$ |  | 1 | 1 | 1 | 1 |

$X=$ MA0, MA 1, MA 2, MA 3 DON'T CARE

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

TABLE OF CONTENTS



-     - mand


Datasheets are available from Hughes Representatives or Hughes Solid State Products.

$$
\begin{aligned}
& \text { HCTR 0107P } \\
& \text { HCTR 0200P } \\
& \text { HCTR 0320AP } \\
& \text { HCTR 4010P } \\
& \text { HCTR 6010 } \\
& \text { HDGP } 1000 \\
& \text { HDIG } 1030 \\
& \text { HLSS 0533Y }
\end{aligned}
$$

Counter/Latch/Decoder/Driver Decade Counter/Latch/Decoder/Driver Frequency Synthesizer 4 Decade Up/Down Counter 4½ Decade Counter General Purpose PMOS Fet Insulated Gate PMOS Fet Single Chip, Heart Rate Monitor










For technical information on Hughes Quad Logic ${ }^{\circledR}$ Arrays, see pages 13-17.

## FEATURES

- Standard Process is MIL. STD. 883B
- High Performance $3 \mu$ HCMOS Silicon Gate Technology
- TTL and CMOS I/O Compatability
- Output Buffer Options Provide Drive Currents of up to 16 mA
- Up to 172 I/O Buffers Available
- P Channel and $N$ Channel Sizes for Symmetrical Switching ( $\left.W_{p}=2 W_{n}\right)$
- Extensive Macro Library Available
- Two Levels of Metal Interconnection
- Propagation Delays of 1.4 Nanoseconds and Data Rates up to 35 MHz


## Military CMOS EEPROM <br> $1024 \times 8$

## DESCRIPTION

Hughes' HB 3108 is a $1 \mathrm{~K} \times 8$ (8192 bits) CMOS Electrically Erasable Programmable Read Only Memory ( $E^{2}$ PROM), tested in accordance with Military Standard 883B requirements. As such, it is intended for military or other applications which require superior performance and reliability over the wide temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
Thorough testing screens ensure a high reliability device, allowing for over 10,000 erase/write cycles and greater than 10 years data retention and unlimited read cycles. The chip erase time and byte write times of 1 ms combine for a fast entire chip program time of about 1 sec . Both chip erase and byte write are controlled with TTL level pulses when VDD is elevated to +16 Volts. A 3 -line control architecture providing Chip Select (CS), Chip Enable ( $\overline{\mathrm{CE}}$ ), and Output Enable ( $\overline{\mathrm{OE}}$ ) allows for maximum flexibility in system implementation. The Hughes' CMOS process provides the advantages of low power to the EEPROM user with a typical quiescent current of $2 \mu \mathrm{a}$.
The HB 3108 is available in a 24 lead hermetic dual-in-line ceramic package (D suffix) or leadless chip carrier (L suffix).

## FEATURES

- $1 \mathrm{~K} \times 8$ CMOS EEPROM
- TTL Level Erase/Byte Write Controls
- 1 ms Erase/Write Times
- 10,000 Erase/Write Cycles
- 10 year Data Retention
- 3-Line Control Architecture
- $10 \mu \mathrm{~W}$ Typical Quiescent Power Dissipation
- JEDEC Approved 24 pin DIP and LCC Pinouts


## PIN CONFIGURATION

Leadless Chip Carrier


## Ceramic Dip



## ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage Range $\ldots \ldots . . .-0.3$ to +18 Volts
(All Voltages referenced to GND terminal)
Input Voltage Range $\ldots \ldots \ldots \ldots \ldots$. -0.3 to $V_{D D}+0.3$ Volts
Operating Temperature Range
Ceramic Package ................ -55 to $+125^{\circ} \mathrm{C}$
Storage Temperature Range ........ -65 to $+150^{\circ} \mathrm{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

|  | Read Mode | Write or Erase Mode |
| :---: | :---: | :---: |
| VDD Supply Voltage | $5 \pm 1$ Volts | $16 \pm 1$ Volts |
| Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## DC OPERATING CHARACTERISTICS

Read: VDD = 6V Unless Otherwise Specified

| SYMBOL, PARAMETER , , , |  | $\mathbf{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ <br> MIN.$\|$ |  | ${ }^{T} A=+25^{\circ} \mathrm{C} \quad \mathrm{~T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |  |
| ICC1 | Standby Current |  |  | - | 100 | - | 100 | - | 200 | $\mu \mathrm{A}$ | $V_{I N}=0$ or $V_{\text {DD }}$ |
| ICC1A | Active Current ${ }^{1}$ | - | 100 | - | 100 | - | 200 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=0$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | - | 0.45 | - | 0.45 | - | 0.45 | V | $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}, 1 \mathrm{O}=2.1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 | - | 2.4 | - | 2.4 | - | V | $V_{D D}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | - | 0.6 | - | 0.6 | - | 0.6 | V | $V_{D D}=4.75 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.4 | - | 2.4 | - | 2.4 | - | V | $\mathrm{V}_{\mathrm{DD}}=5.25 \mathrm{~V}$ |
| 'LI | Input Leakage Current ${ }^{1}$ | - | $\pm 1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}_{\text {DD }}$ |
| ILO | Output Leakage Current ${ }^{1}$ | - | $\pm 1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $V_{O}=0$ or $V_{D D}$ |

Erase or Write: VDD = 17V Unless Otherwise Specified

|  | PARAMETER | $T_{A}=-55^{\circ} \mathrm{C}$ |  | $T_{A}=$ | $5^{\circ} \mathrm{C}$ | $T_{A}=$ | $125^{\circ} \mathrm{C}$ |  | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | Min. | MAX | MIN. | MAX | MIN. | MAX | UNITS |  |
| ${ }^{\text {ICC2 }}$ | Prog. Current | - | 3 | - | 3 | - | 5 | mA | $V_{I N}=0$ or $V_{D D}$ |
| ICC2A | Prog. Current | - | 25 | - | 25 | - | 30 | mA | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | - | 0.6 | - | 0.6 | - | 0.6 | V | - |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 3.8 | - | 3.8 | - | 3.8 | - | V | - |
| l LI | Input Leakage Current ${ }^{1}$ | - | $\pm 1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}_{\text {DD }}$ |
| ILO | Output Leakage Current ${ }^{1}$ | - | $\pm 1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=0$ or $\mathrm{V}_{\mathrm{DD}}$ |

AC OPERATING CHARACTERISTICS
HB 3108
Read: VDD = 5V Unless Otherwise Specified

| $\sqrt{x} \sqrt{2}+\sqrt{x}$ | $5+\sqrt{2} \times 1$ | TA $=$ | $55^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathbf{A}}$ | $5^{\circ} \mathrm{C}$ | $T_{A}=$ | $25^{\circ} \mathrm{C}$ |  | TEST |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | UNITS | CONDITIONS |
| ${ }^{\text {t }}$ ASU | Address Set Up Time | 75 | - | 75 | - | 75 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}$ |
| ${ }^{\text {t }} \mathrm{H}$ H | Address Hold Time | 130 | - | 150 | - | 200 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}$ |
| $t_{\text {ACE }}$ | Access Time from $\overline{\mathrm{CE}}$ | - | 550 | - | 700 | - | 925 | ns | $C S=V_{H}, \overline{O E}=V_{L}$ |
| $t \overline{O E}$ | Output Enable Time | - | 275 | - | 325 | - | 475 | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{L}}$ |
| ${ }^{\text {taCS }}$ | Access Time from CS | - | 550 | - | 700 | - | 925 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{L}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{L}}$ |
| tDF | $\overline{\mathrm{OE}}$ to High Impedence | - | 340 | - | 400 | - | 520 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{L}}, \mathrm{CS}=\mathrm{V}_{\mathrm{H}}$ |
| ${ }^{\text {toH }}$ | Output Hold from $\overline{O E}, \overline{C E}$, or $C S$ which ever occurs first | 0 | - | 0 | - | 0 | - | ns | - |
| ${ }^{\text {t CEH }}$ | $\overline{\mathrm{CE}}$ High Time | 0.9 | - | 1.1 | - | 1.4 | - | $\mu \mathrm{s}$ | - |
| ICC3 | Dynamic Current | - | 1.0 | - | 1.0 | - | 1.2 | mA | $f=100 \mathrm{KHz}$ |

READ TEST CONDITIONS
Output Load: $C_{L}=50 p F \quad$ Timing Measurement Reference Levels: $\ln$ put $=$ Output $=50 \%$ Input Levels: $V_{H}=2.4$ Volts, $V_{L}=0.45$ Volts Input Rise and Fall Times: $t_{r}=t_{f}=10 \mathrm{~ns}$

## Erase and Write, VDD $=16 \mathrm{~V}$ Unless Otherwise Specified

| SYMBOL | PARAMETER | $\mathrm{TA}=-55^{\circ} \mathrm{C}$ |  | TA $=+25^{\circ} \mathrm{C}$ |  | $T_{A}=+125^{\circ} \mathrm{C}$ |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX |  |  |
| tVPS | Program Set Up Time ${ }^{1}$ | 5 | - | 5 | - | 5 | - | $\mu \mathrm{s}$ | - |
| tEP | Erase Pulse Width ${ }^{2}$ | 1 | 10 | 1 | 10 | 1 | 10 | ms | $C S=V_{H}, \overline{C E}=V_{H}$ |
| tWP | Write Pulse Width ${ }^{2}$ | 1 | 10 | 1 | 10 | 1 | 10 | ms | $C S=V_{H}, \overline{O E}=V_{H}$ |
| tDS | Data Set Up Time ${ }^{1}$ | 170 | - | 200 | - | 260 | - | ns | $C S=V_{H}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{H}}$ |
| tDH | Data Hold Time ${ }^{1}$ | 170 | - | 200 | - | 260 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{H}}$ |
| ${ }^{\text {t ASP }}$ | Address Set Up Time ${ }^{1}$ | 170 | - | 200 | - | 260 | - | ns | $C S=V_{H}$ |
| ${ }^{\text {taHP }}$ | Address Hold Time ${ }^{1}$ | 170 | - | 200 | - | 260 | - | ns | $\mathrm{CS}=\mathrm{V}_{\mathrm{H}}$ |

PROGRAMMING TEST CONDITIONS
Input Levels: $\mathrm{V}_{\mathrm{H}}=3.8$ Volts, $\mathrm{V}_{\mathrm{L}}=0.6$ Volts

Timing Measurement Reference Levels: Input $=$ Output $=50 \%$ Input Rise and Fall Times: $t_{r}=t_{f}=10 \mathrm{~ns}$

## NONVOLATILE CHARACTERISTICS

| S | PARAMETER | $25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | -40 to $+85^{\circ} \mathrm{C}$ |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | TYPICAL | MIN. | MAX. | MIN. | MAX. |  |  |
| E | Endurance ${ }^{1,3}$ | 100,000 | 10,000 | - | 10,000 | - | Cycles/Byte | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=16 \mathrm{~V} \\ & \mathrm{t}_{\mathrm{EP}}=\mathrm{tWP}=1 \mathrm{~ms} \end{aligned}$ |
| TR | Retention ${ }^{1,4}$ | - | 10 | - | 10 | - | Years | $V_{D D}=0$ |

## PROGRAM CHARACTERISTICS VS. SUPPLY VOLTAGE



NOTES:

1. This parameter is only sampled and is not $100 \%$ tested.
2. Erase and Write time is a function of $+V_{P P}$. See characteristic curve.
3. Endurance is the maximum number of erase/write cycles per byte.
4. Retention is the amount of time the data is retained in the memory without power being supplied.

Read


Chip Erase/Byte Write $\left(\mathbf{C S}=\mathrm{V}_{\mathrm{H}}\right)$


FUNCTIONAL DIAGRAM


The Hughes' Military Program was developed to provide Mil. Std. 883B processing of memory products. This includes screening to Class B of Method 5004 and quality conformance to Method 5005.

Mil. Std. 883B, Method 5004, Class B, defines the procedures for total lot screening of the HB 3108 over the full temperature range defined as: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

Mil. Std. 883B, Method 5005, Class B, defines the quality conformance inspections and tests required to ensure that each lot consistently meets specified quality and reliability levels. Method 5005 consists of Group A (electrical tests), Group B (package integrity tests), Group C (life tests), and Group D (package integrity tests) lot inspection procedures.
The Hughes' HB 3108 product flow is illustrated below. Details of the Class B screening tests and quality conformance testing for the HB 3108 are found in Hughes Specification Control Documents.

## HB 3108 PRODUCT FLOW SCREEN TESTS

## SCREEN TEST

DICE WAFER

FIRST OPTICAL SORT 100\% 883 METHOD 2010 CONDITION B

DIE ATTACH
Q.A. MONITOR

WIRE BOND
ULTRASONIC AI
Q.A. MONITOR

PRE-SEAL OPTICAL SORT 100\% 883 METHOD 2010 CONDITION B
Q.A. PRE-SEAL OPTICAL INSPECTION 883 METHOD 2010 CONDITION B

SEAL
STABILIZATION BAKE 883 METHOD 1008 CONDITION C

TEMPERATURE CYCLING 883 METHOD 1010 CONDITION C
CONSTANT ACCELERATION 883 METHOD 2001 CONDITION E OR D PER PACKAGE LIMITATIONS. Y-1 AXIS

MARK
FINE LEAK 100\%
883 METHOD 1014 CONDITION A OR B
GROSS LEAK 100\% 883 METHOD 1014 CONDITION C


INTERIM ELECTRICAL TEST
BURN-IN
883 METHOD 1015 CONDITION C
160 HOURS @ $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ MIN., $100 \%$
FINAL ELECTRICAL TESTS 100\%, 883 METHOD 5005 TABLE 1 STATIC \& FUNCTIONAL \& SWITCHING TESTS AT TA $=25^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}, \&+125^{\circ} \mathrm{C}$ TEST REQUIREMENTS PER HUGHES SPECIFICATION DRAWING DS 72001 OR 72002.
Q.A. EXTERNAL VISUAL LOT ACCEPTANCE. 883 METHOD 2009.

FINISHED GOODS TO STORES
QUALITY CONFORMANCE TESTS


DATA ON FILE

## OPERATING MODES

The HB 3108 has three modes of operation: Read, Block Erase and Byte Write, all enabled when the chip is selected (CS = high). In the Read Mode the HB3108 functions as a normal CMOS ROM. When the power input (VDD) is raised to + VPP the Erase or Write Mode is enabled. In the Erase Mode, all bytes are reset to a logic low (GND). In the Write Mode, bits of the addressed byte may be programmed to a logic high. An Erase Operation is required before re-writing over previously Programmed data. Detailed procedures for each mode follow:
READ MODE: The circuit reads addresses on the falling edge of $\overline{C E}$ and latches the accessed data until $\overline{C E}$ goes high again. The latched data will appear at the outputs whenever $\overline{C E}$ is low, $C S$ is high, and $\overline{O E}$ is low. $A$ read is initiated with CS going high if $\overline{C E}$ is already low.
ERASE MODE: A Block Erase (all O's in memory) is accomplished by setting $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ high, raising the positive supply to $+V_{P P}$ and then pulsing $\overline{O E}$ low. When the circuit internally senses the $+V_{P P}$ voltage, it floats the outputs preventing +Vpp level signals from appearing on the data I/ O bus. Erasure can also be controlled by CS if $\overline{O E}$ is already low.
WRITE MODE: A Write consists of programming 1's into bits that contain a 0 . A byte is written by setting $\overline{\mathrm{CE}}$ and $\overline{O E}$ high, raising the positive supply to $+V_{P P}$, and pulsing $\overline{C E}$ low. The address lines must have valid data when $\overline{C E}$ falls and the data to be programmed must be valid on the data I/O lines while $\overline{C E}$ is low. A Write operation can follow an Erase while holding $+V_{D D}$ at $+V_{P P}$, and several or all the bytes can be programmed with $+V_{D D}$ held at $+V_{P P}$. A Write can also be controlled by $C S$ if $\overline{C E}$ is already low.

## SUMMARY OF OPERATING MODES

| State | CE | cs | OE | VDD | 110 Bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Standby (unselected) ${ }^{5}$ | X | 0 | X | X | Floating |
| Standby (selected) ${ }^{5}$ | 1 | 1 | 1 | X | Floating |
| Standby (selected) | 1 | 1 | 0 | +5 | Floating |
| Read | 0 | 1 | 1 | +5 | Floating |
| Read | 0 | 1 | 0 | +5 | Data Output |
| Erase | 1 | 1 | 0 | +VPP | Floating |
| Program | 0 | 1 | 1 | +VPP | Data Input |
| Prohibited State | 0 | 1 | 0 | +VPP | Data Input |

NOTE 5 - Recommended modes for $V_{D D}$ transition to and from $+V_{P P}$. $V_{D D}$ should not fall below input levels during transition.

## PIN DESCRIPTIONS

A 0-A 9: Address inputs which select one of 1024 bytes of memory for either Read or Program. The addresses need to be valid only during the falling edge of $\overline{C E}$.
I/O $\mathbf{O}_{\mathbf{- I}}$ / $\mathrm{O}_{7}$ : Bidirectional three-state data lines that are Data outputs during a Read operation and Data inputs during a Write operation.
GND: Negative supply terminal and $V=0$ reference.
VDD: Positive supply terminal. It is raised to +VPP for Erase and Write operations.
CS: Chip Select. A Logic Low disables all control inputs in all modes.
$\overline{\mathbf{O E}}$ : Output Enable. A Logic High disables the Data Output Drivers in normal operation. If $\mathrm{V}_{\mathrm{DD}}=+\mathrm{VPP}$, a Logic Low causes a block erase. This input is active only when CS is high.
$\overline{\mathbf{C E}}$ : Chip Enable. This input causes the circuit to read the addresses at its falling edge for both Read and Write operations. For the Read operation, accessed data is latched and valid as long as $\overline{C E}$ is held at a Logic Low. If $V_{D D}=+V_{P P}$, a Logic Low causes a byte Write operation. This input is active only when CS is high.
Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## Serial Input LCD Driver

## DESCRIPTION

The 0438A is a CMOS/LSI circuit which acts as a smart peripheral that drives up to 32 segment LCD displays, usually under microprocessor control. The device is processed to MIL STD 883B Class B to meet military/aerospace environments. Requiring only three control lines due to its serial input construction, the device latches the data to be displayed and relieves the microprocessor of the task of generating the required waveforms.

The 0438A can drive any standard or custom parallel drive LCD display whether it be field effect or dynamic scattering, $7,9,14$ or 16 segment characters, decimals, leading + or - , or special symbols. Several 0438A's can be cascaded. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the $\mathrm{LCD} \Phi$ input, which controls the frequency of an internal oscillator.
The 0438A can also be used as a column driver in a multiplexed LCD display. In this application timing and refresh must be supplied externally.
The 0438A is available in a 40 lead hermetic dual-in-line ceramic package ( $D$ suffix), plastic package ( P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available to Class B optical criteria upon request.

## FEATURES

- Military Standard 883B, Class B Qualified
- Drives up to 32 LCD segments of arbitrary configuration
- CMOS construction for:

Wide supply voltage range
Low power operation
High noise immunity
Wide temperature range

- CMOS, NMOS, and $\mathrm{T}^{2} \mathrm{~L}$ compatible inputs
- Cascadable
- On chip oscillator
- Requires only 3 control lines

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

VDD . . . . . . . . . . . . . . . . . . . . . . . . - 3 to +15 V
Inputs (CIk, Data In, Load) ........ . $+V_{D D}-15$ to $+V_{D D}+.3 V$
LCDФ Input . . . . . . . . . . . . . . . . . . . . -3 to + VDD + . 3 V
Power Dissipation . . . . . . . . . . . . . . 250 mW
Operating Temperature
Ceramic Package . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
Storage Temperature ............. -65 to $+150^{\circ} \mathrm{C}$

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at $T_{A}=-55$ to $+125^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ unless otherwise noted

| PARAMETER | SYMBOL | CONDITION | MIN. | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {DD }}$ |  | 3 | 10 | $\checkmark$ |
| Supply Current | IDD1 | LCD |  | 200 | $\mu \mathrm{A}$ |
| Supply Current | DD1 | Osc $<15 \mathrm{KHz} 15 \mathrm{~V}$ |  | 1.2 | mA |
| Quiescent Current | IQ | $V_{\text {DD }}=5 \mathrm{~V}$ |  | 40 | $\mu \mathrm{A}$ |
|  |  | $V_{\text {DD }}=15 \mathrm{~V}$ |  | 200 | $\mu \mathrm{A}$ |
| Input High Level | $\mathrm{V}_{\text {IH }}$ |  | . $5 \mathrm{~V}_{\text {DD }}$ | VDD | V |
| Input Low Level Clock, | VIL |  | VDD-15 | .2VDD | V |
| Input Current Load | IL | $V_{D D}=10 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1}$ |  |  | 5 | pf |
| Segment Output Impedance | RON | $\mathrm{L}=10 \mu \mathrm{~A}$ |  | 60 | $\mathrm{K} \Omega$ |
| Backplane Output Impedance | RON |  |  | 4 | K $\Omega$ |
| Data-Out Output Impedance | Ron |  |  | 4 | K $\Omega$ |
| Clock Rate | f | 50\% Duty Cycle, VDD $=10$ | DC | 1.0 | MHz |
| Data Set-up Time | tDS | Data change to Clk falling edge, $\mathrm{V}_{\mathrm{DD}}=10$ | 210 |  | nsec |
| Data Hold Time | ${ }^{\text {t }} \mathrm{DH}$ | $V_{\text {DD }}=10$ | 70 |  | nsec |
| Load Pulse Width | tPW | $V_{D D}=10$ | 245 |  | nsec |
| Data Out Prop. Delay | tPD | $C_{L}=55 p f, V_{D D}=10$ |  | 700 | nsec |
| LCD $\Phi$ Input High Level | VIN |  | .9VDD |  | V |
| LCD $\Phi$ Input Low Level | VIL |  |  | .1VDD | V |
| LCD $\Phi$ Input Current Level | IL | Driven, V DD $=10 \mathrm{~V}$ |  | 20 | $\mu \mathrm{A}$ |



TIMING DIAGRAM


## OPERATING NOTES

1. The shift register loads, shifts, and outputs on the falling edge of Clock.
2. A logic 1 on Data In causes a segment to be visible.
3. A logic 1 on Load causes a parallel load of the data in the shift register into latches that control the segment drivers.
4. If $\operatorname{LCD} \Phi$ is driven, it is in phase with the Backplane Output.
5. To cascade units, either connect Backplane of one circuit to LCD $\Phi$ of all other circuits (thus one capacitor provides frequency control for all circuits) or connect LCD $\Phi$ of all circuits to a common driving signal. If the former is chosen, tie just one Backplane to the LCD and use a different Backplane output to drive the LCD $\Phi$ inputs. Either the data can be loaded to all circuits in parallel or Data Out can be connected to Data In to form a long serial shift register.
6. The supply voltage of the 0438A is equal to half the peak driving voltage of the LCD. If the 0438A supply voltage is less than the swing of the controlling logic signals, the positive supply leads of the logic circuitry and the 0438A should be tied in common, not the ground (or negative) supply leads. Be careful that input level specifications are met.
7. The $L C D \Phi$ pin can be used in two modes, driven or oscillating. If $L C D \Phi$ is driven, the circuit will sense this condition and pass the LCD $\Phi$ input to the Backplane output. If the LCD $\Phi$ pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the LCD driving waveforms have a frequency $2^{8}$ slower than the oscillator itself. This relationship is shown in Figure 1. The frequency is nearly independent of supply voltage. If LCD $\Phi$ is oscillating, it is important to keep coupling capacitance to backplane and segments as low as possible. Similarly, it is recommended that the load capacitance on LCD $\Phi$ be as large as is practical.
8. There are two obvious signal races to be avoided in this circuit, (1) changing Data In when Clock is falling, and (2) changing load when Clock is falling.
9. The number of a segment corresponds to how many clock pulses have occurred since its data was present at the input. For example, the data on Seg 19 was input 19 clock pulses earlier.
10. It is acceptable to tie the load line high. In this case the latches are transparent. Also, remote control would only require two signal lines, Clock and Data In.


FIGURE 1
Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## 1800 CMOS Microprocessor Products Static ROM

```
512 x 8 Static ROM - 1831
1024 x 8 Static ROM - 1833
DESCRIPTION
```

Hughes' 1831 and 1833 are Static CMOS Mask Programmable Read Only Memories processed to MIL STD 883B, Class B to meet military/aerospace environments.

The 1831 and 1833 respond to a 16 bit address time multiplexed on the eight address (MA 0MA7). The eight most significant address lines are latched on the chip by the clock input. This address may be decoded by a mask option to allow the 1831 to operate in any 512 word area, and the 1833 in any 1024 word area within the 65,536 byte memory space.

In addition, three chip select signals may be decoded for simplified system interfacing. The Chip Enable Output (CEO) is activated when the chip is selected and can be used as a disable control for small RAM memory systems. Data is accessed from the memory by decoding the Address inputs and enabled on the data bus by the two Chip Selects (CS 2 and CS1), the Memory Read (MRD) and the upper address decode. The CEI signal may be used as an additional control of the ROM selected output signal, CEO, on the 1833.

The 1831 and 1833 operate over a 4-10.5 voltage range while the 1831C and 1833C operate over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package (D suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request to Class B optical criteria.

## FEATURES

- MIL STD 883B, Class B Qualified - Single Voltage Supply
- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components
- Access Time

$$
\text { 850ns Typical at } \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}
$$

350 ns Typical at $V_{D D}=10 \mathrm{~V}$

FUNCTIONAL DIAGRAM


## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range (TA)
Ceramic Package . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
1831/1833
-0.5 to +13 V
1831C/1833C ..................... . . -0.5 to +7 V
Storage Temperature Range (Tstg) . . . -65 to $+150^{\circ} \mathrm{C}$

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING CONDITIONS at TA = Full Package Temperature Range Unless Otherwise Specified.

| vantan | CONDITIONS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHARACTERISTICS | VOD |  |  |  |  | - 1 |  |  | c | UNITS |
| Nom | (V) | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | \% |
| Supply Voltage Range (At $T_{A}=$ Full Package Temperature Range) | - | 4 | 10.5 | 4 | 6.5 | 4 | 10.5 | 4 | 6.5 | V |
| Recommended Input Voltage Range | - | VSS | VDD | $\mathrm{V}_{S S}$ | VDD | VSS | VDD | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Clock Pulse Width (TPA), tpaw | 5 | 200 | - | 200 | - | 200 | - | 200 | - | ns |
|  | 10 | 70 | - | - | - | 70 | - | - | - |  |
| Address Setup Time, $\mathrm{t}_{\text {AS }}$ | 5 | 100 | - | 100 | - | 100 | - | 100 | - | ns |
|  | 10 | 50 | - | - | - | 50 | - | - | - |  |
| Address Hold Time, ${ }^{\text {t }}$ AH | 5 | 150 | - | 150 | - | 120 | - | 120 | - | ns |
|  | 10 | 75 | - | - | - | 60 | - | - | - |  |

ELECTRICAL CHARACTERISTICS at $\mathrm{TA}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$

|  | CONDITIONS |  | 1831 |  |  | 1831C |  |  | 1833 |  |  | 1833C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHARACTERISTICS | $\begin{aligned} & v_{0} \\ & (v) \end{aligned}$ | $\begin{gathered} \mathrm{VDD} \\ \mathrm{~V}) \end{gathered}$ | Min. | Typ: | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Quiescent Device Current, IL | - | 5 | - | 0.01 | 100 | - | 0.02 | 400 | - | 0.01 | 100 | - | 0.02 | 400 | $\mu \mathrm{A}$ |
|  | - | 10 | - | 1 | 400 | - | - | - | - | 1 | 400 | - | - | - |  |
| Output Drive Current, N-Channel (Sink), IDN | 0.4 | 5 | 0.4 | 0.6 | - | 0.4 | C. 6 | - | 0.8 | - | - | 0.8 | - | - | mA |
|  | 0.5 | 10 | 0.8 | 1.2 | - | - | - | - | 1.8 | - | - | - | - | - |  |
| P-Channel (Source), IDP | 4.6 | 5 | -0.4 | 0.6 | - | 0.4 | 0.6 | - | -0.8 | - | - | -0.8 | - | - |  |
|  | 9.5 | 10 | -0.8 | 1.2 | - | - | - | - | -1.8 | - | - | - | - | - |  |
| Output Voltage Low Level, VOL | - | 5 | - | 0 | 0.05 | - | 0 | 0.05 | - | 0 | 0.05 | - | 0 | 0.05 | V |
|  | - | 10 | - | 0 | 0.05 | - | - | - | - | 0 | 0.05 | - | - | - |  |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 5 | 4.95 | 5 | - | 4.95 | 5 | - | 4.95 | 5 | - | 4.95 | 5 | - | V |
|  | - | 10 | 9.95 | 10 | - | - | - | - | 9.95 | 10 | - | - | - | - |  |
| Input Leakage Current, IIL, IIH | - | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | - | 10 | - | - | $\pm 1$ | - | - | - | - | - | $\pm 1$ | - | - | - |  |
| 3-State Output Leakage Current, IOUT | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | 0,10 | 10 | - | - | $\pm 1$ | - | - | - | - | - | $\pm 1$ | - | - | - |  |

[^12]ELECTRICAL CHARACTERISTICS, Cont.
HM 1831/1833

| CHARACTERISTICS | CONDITIONS |  | 1831 |  |  | 1831C |  |  | 1833 |  |  | 1833C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vo <br> (V) | VDD <br> (V) | Min. | Typ. | Max. | Min. | Typ.* | Max. | Min. | Typ. | Max. | Min. | Typ.* | Max. |  |
| DYNAMIC: $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{~K} \Omega$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Access Time From Address Change, $\mathrm{t}_{\mathrm{AA}}$ | - | 5 | - | 850 | 1100 | - | 850 | 1100 | - | 650 | 1000 | - | 650 | 1000 | ns |
|  | - | 10 | - | 400 | 600 | - | - | - | - | 350 | 500 | - | - | - |  |
| Access Time From Chip Select, taCS | - | 5 | - | 700 | 1000 | - | 700 | 800 | - | 500 | 900 | - | 500 | 900 | ns |
|  | - | 10 | - | 250 | 500 | - | - | - | - | 275 | 400 | - | - | - |  |
| CEO From Address Change, tcA | - | 5 | - | 500 | 600 | - | 500 | 600 | - | 120 | 240 | - | 120 | 240 | ns |
|  | - | 10 | - | 200 | 250 | - | - | - | - | 70 | 140 | - | - | - |  |
| Bus Contention Delay, $t_{D}$ | - | 5 | - | 200 | 350 | - | 200 | 350 | - | 220 | 300 | - | 220 | 300 | ns |
|  | - | 10 | - | 100 | 150 | - | - | - | - | 130 | 250 | - | - | - |  |
| Daisy Chain Delay,$t_{1}$ | - | 5 | - | - | - | - | - | - | - | 200 | 360 | - | 200 | 300 | ns |
|  | - | 10 | - | - | - | - | - | - | - | 100 | 150 | - | - | - |  |
| Read Delay, <br> t MRD | - | 5 | - | 300 | 800 | - | 300 | 700 | - | 400 | 700 | - | 400 | 700 | ns |
|  | - | 10 | - | 100 | 400 | - | - | - | - | 200 | 350 | - | - | - |  |
| Chip Select Delay, tcs | - | 5 | - | 600 | 800 | - | 600 | 800 | - | 250 | 450 | - | 250 | 450 | ns |
|  | - | 10 | - | 200 | 400 | - | - | - | - | 125 | 250 | - | - | - |  |
| Chip Enable Output Delay Time From CS, t CO | - | 5 | - | 450 | 500 | - | 400 | 500 | - | 200 | 325 | - | 200 | 325 | ns |
|  | - | 10 | - | 200 | 250 | - | - | - | - | 100 | 170 | - | - | - |  |
| Power Dissipation, $\mathrm{PD}_{\mathrm{D}}$ <br> Cycle time $=2.5 \mu \mathrm{~s}$ | - | 5 | - | 15 | - | - | 15 | - | - | 30 | - | - | 30 | - | mW |
|  | - | 10 | - | 60 | - | - | - | - | - | 120 | - | - | - | - |  |

* Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$

TIMING DIAGRAMS



The dynamic characteristic table and the above timing diagrams represent maximum performance capability of the 1831/1833. When used in direct system interface with the 1802A microprocessor, the timing relation will be determined by the clock frequency and timing signal generation of the microprocessor. In the latter case the following general timing conditions hold: $t_{A H}=0.5 \mathrm{t}_{\mathrm{c}}$

$$
\mathrm{tPAW}=1.0 \mathrm{t}_{\mathrm{c}}
$$

$\overline{\text { MRD }}$ occurs one clock period ( $\mathrm{t}_{\mathrm{c}}$ ) earlier than address bus MA $0-\mathrm{MA} 7$.
$\mathrm{t}_{\mathrm{C}}=1 / 1802 \mathrm{~A}$ clock frequency.


## SIGNAL DESCRIPTION

MA0-MA7: High order byte of a 16-bit memory address appears on the memory address lines, (MA0-MA7), first. Those bits required by the memory system are strobed into internal address latches by Clock (TPA) input. The low order byte of 16 -bit address appears on the address lines after the termination of TPA.

BUS 0 - BUS 7: These eight bi-directional three state data lines form a common bus with the 1802A microprocessor.

CLOCK (TPA): A timing signal from 1802A microprocessor (trailing edge of TPA) is used to latch the high order byte of the 16 -bit memory address. The polarity of TPA is user mask programmable.

CS 1, CS2, $\overline{\text { MRD }}$ : Chip Select and Memory Read (output enable) signals. The polarity of the chip select signals are user mask programmable.

CEO, CEI: Chip enable output signal (CEO) is high when either the chip is selected or CEI is high (1833 only). CEO and CEI can be connected in daisy chain operation between several ROMs to control selection of RAM chips in a microprocessor system without additional components. The polarity of CEI is user mask programmable in the 1833.

## ORDERING INFORMATION

Contact Hughes for price and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

## HUGHES SOLID STATE PRODUCTS

## TABLE OF CONTENTS



## 

verbwakcyoners


4
cobteffrowssing that
V 4
SPECuA PuRPOSE PHOLuCTS
Whathey mponders

## E $\stackrel{0}{n}$ 0 0

## 等 <br> 




> OHOE

## CUSTOM CIRCUITS

Hughes can add another dimension to your product by adding nonvolatile memory to your custom circuit!

Hughes is equipped to handle your custom and semi-custom requirements from specification definition through:

- Design
- Mask Fabrication
- Wafer Fabrication
- Assembly
- Test
- Delivery of volume production

Hughes' CMOS processes include our high performance $3 \mu \mathrm{HCMOS}$ (1 nsec gate delay) and metal gate processes, which are selectively used for logic, nonvolatile memory and analog functions.

Hughes' Standard Cell technology can be used for fast turnaround of prototypes. Our design automation system allows for merging linear and digital logic functions on a Standard Cell device.


## Microcircuit Packaging

Hughes is a producer of high volume multi-chip assemblies, utilizing state of the art technology to achieve high packaging densities for hi-rel applications at competitive prices.


## SILICON FOUNDRY

Hughes' full service foundry accepts customer owned tooling (COT) for our $3 \mu$ HCMOS silicon gate, $5 \mu$ CMOS metal gate, and $7 \mu$ PMOS metal gate processes.
Custom designs should be supplied in the form of Calma GDS-II database tapes or masks for a
minimum run of 25 wafers. We provide wafers, die or packaged devices, processed for military, industrial or commercial applications.

Hughes provides simulation in

SPICE to worst case parameters.
Our post-wafer processing includes wafer probing, packaging and packaged device testing. We maintain our processes by using sophisticated process control monitors.

## Process Specifications - Design Parameters

| ELECTRICAL PARAMETERS @ $25^{\circ} \mathrm{C}$ | N Channel Typ. | P Channel Typ. |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{T}}$ @ $1 \mu \mathrm{a}$, volts | . 6 to 1.2 | -. 6 to -1.2 |
| Field Inv @ $1 \mu \mathrm{a}$, volts Poly Silicon | 10 | -8 |
| Metal I | 15 | -15 |
| BVDSS volts | 10 | -10 |
| Body Effect | 1.2 | 0.69 |
| KP | 20 to 30 | 10 to 14 |
| PROCESS PARAMETERS |  |  |
| Oxide Thickness, $\mu \mathrm{m}$ Gate (Std Gate) | 0.070 | 0.070 |
| Field (Poly-Sub) | 0.75 | 0.75 |
| Field (Poly-Met) | 0.60 | 0.60 |
| Met-Metal II | 1.00 | 1.00 |
| Capacitance COX, pF/sq. mil | . 32 | . 32 |
| CJO, pF/sq. mil | . 15 | . 10 |
| Poly Silicon Sheet Res, ohms/sq. | 25 | 35 |
| Diffusion Well Res., kohms/sq. | 1.0 to 2.5 | - |
| Diff. Res., ohms/sq. | 20 to 35 | 30 to 50 |
| Metal <br> Met Thick, $\mu \mathrm{m}$ | . 60 | . 60 |
| Metal II Thick, $\mu \mathrm{m}$ <br> Max. Current Density = 5. OE5 amp/sq. cm | 1.00 | 1.00 |


1


Taromagname

## 



VII
specham anfose provucts



## XI <br> MANUFACTURING FLOWS <br> xTM <br> onockuna havonuramon



O
PRODUCTION
$\square$ Q.A. MONITOR
Q.A. GATE


PRODUCTION

Q.A. MONITOR
$\boxtimes$
Q.A. GATE

PRODUCTION
Q.A. MONITOR
Q.A. GATE


DICE WAFER
FIRST OPTICAL SORT 100\% 883 METHOD 2010 CONDITION B

DIE ATTACH
Q.A. MONITOR

WIRE BOND
ULTRASONIC AI 10\% REBOND
Q.A. MONITOR

PRE-SEAL OPTICAL SORT 100\% 883 METHOD 2010 CONDITION B Q.A. PRE-SEAL OPTICAL INSPECTION 883 METHOD 2010 CONDITION B

SEAL
STABILIZATION BAKE 883 METHOD 1008 CONDITION C MIN.

TEMPERATURE CYCLING 883 METHOD 1010 CONDITION C CONSTANT ACCELERATION 883 METHOD 2001 CONDITION E OR D PER PACKAGE LIMITATIONS, Y-1 AXIS

MARK

FINE LEAK 100\% 883 METHOD 1014 CONDITION A OR B

GROSS LEAK 100\%
883 METHOD 1014 CONDITION C
INTERIM ELECTRICAL TEST
BURN-IN
883 METHOD 1015 CONDITION C 160 HOURS @ $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ MIN.
FINAL ELECTRICAL TESTS 100\% 883 METHOD 5005, TABLE 1 STATIC \& FUNCTIONAL TESTS @ $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ AND $125^{\circ} \mathrm{C}$ SWITCHING TESTS @ TA $=25^{\circ} \mathrm{C}$ TEST REQ. PER HUGHES DATA SHEET OR CUST. SPEC.
Q.A. ELECTRICAL INSPECTION; GROUP A TESTS PER 883 METHOD 5005, TABLE 1 STATIC \& FUNCTIONAL TESTS @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ AND $125^{\circ} \mathrm{C}$ SWITCHING TESTS @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Q.A. EXTERNAL VISUAL LOT ACCEPTANCE 883 METHOD 2009, 2.5\% AQL

TABLE OF CONTENTS



Thumaty paoucta



## STATUS NOTICES

Preliminary Information: indicates guidance values for evaluation purposes. Some electrical parameters are subject to change.
Advance Information: indicates design objectives. Some functional characteristics are subject to change.

## NOMENCLATURE

Hughes is in the process of re-defining our nomenclature. For more detailed information, contact Hughes or Hughes' representatives.


## Example

HM 23C64-C-L-000 = Hughes Military 23C64, 4-6.5 voltage range, in a leadless chip carrier package, standard device.

Product Type
$000=$ Standard Product
$X Y Z=$ Custom Product *

Variable Modifier*
One character modifier for speed, power, processing, etc.

Packages
L = Leadless Chip Carrier
D = Ceramic Dip
H = Devices in Chip Form
P = Plastic Dip
Y = Cerdip

Product Flow
C = Commercial
| = Industrial
$B=H i$ Reliability
M = Military
S = Special*

[^13]TABLE OF CONTENTS

hUGHES U.S. AND CANADIAN SALES REPRESENTATIVES



Richardson
Richardanon
Sundance Sales
1701
1701 North Greenville, Richardson, TX 78071 (214) 699-0451


## WASHington

Bellevue
N.R. Schultz Co.
N.R. Schultz Co.
300 120th Ave. N.E................206) 454-0300
Bellevue, WA . SBe. 210

Bellevue. WA 98005
wisCONSIN
WISCONSIN
Milwaukee
Milwaukee
Carlson Electronic Sales Co. .. (414) 474-2790
10701 West North Ave, Milwaukee, WI 53226
CANADA
ontanio
Mississaugga
Vitel Electronics
O.............(416) (416) $676-9720$
5945 Airport Rd., Ste. 180
Mississauga. Ontario L4V 1R9

HUGHES U.S. AND CANADIAN DISTRIBUTORS



| IOWA | NEW YORK |
| :---: | :---: |
| Cedar Rapids | Buttalo |
| Advent Electronics, Inc. ....... (313) 363-0221 | Summit Distributors .......... (716) 887-2800 |
| 682 58th Ave., CT. S.W., Cedar Rapids, IA 52404 | 916 Main St., Buttalo, NY 14202 |
| KANSAS | TWX: 710-522-1692 |
| Overland Park | Freeport |
| Milgray ..................... (913) 236-8800 | Milgray ...................... (212) 738-3100 |
| 6901 West 63rd St., Overland Park, KS 66202 | 191 Hanse Ave., Freeport, NY 11520 |
| maryland | TWX: 510-225-3673 |
| Rockville | Port Chester |
| Milgray ..................... (800) 638-6656 | Zeus Components ........... (914) 937-7400 |
| 11820 Parklawn Dr., Rockville, MD 20852 | 100 Midland Ave., Port Chester, NY 10573 |
| MASSACHUSETTS | TWX: 710-567-1248 |
| Burlington | OHIO |
| Milgray ...................... (617) 272-680 | Cleveland |
| 79 Terrace Haill Ave., Burlington, MA 01803 | Milgray ..................... (216) 447-1520 |
| Burlington | 6155 Rockside Rd., Cleveland, OH 44131 |
| Zeus Components ........... (617) 273-0705 | TEXAS |
| 25 Adams St., Burlington. MA 01803 | Dallas |
| TWX: 710-332-0716 | R.V. Weatherford ............ (214) 931-7333 |
| MICHIGAN | 4658 Sunbelt Dr., Dallas, TX 75248 |
| Farmington Hills | TWX: 910-860-5544 |
| Advent Electronics, inc. ....... (313) 477-1650 | Dallas |
| 24713 Crestview Ct. | Zeus Components ........... (214) 783-7010 |
| Farmington Hills, M1 48018 | 1400 Goldmark, Ste. 250, Dallas, TX 75240 |
| new jersey | TWX: 910-867-9422 |
| Mariton | Houston |
| Milgray ..................... (800) 257-7111 | R.V. Weatherfiord ............. (713) 688 -7406 |
| 3002 Greentree Executive Campus | 3500 West T.C. Jester Blvd., Houston, TX 77018 |
| Martton, NJ 08053 | TWX: 910-881-6222 |
| NEW MEXICO | WASHINGTON |
| Albuquerque | Seattle |
| Alliance Electronics, Inc. ..... (505) 292-3360 | R.V. Weatheriord ............. (206) 575-1340 |
| 11030 Cochiti S.E., Albuquerque, NM 87123 | 541 Industry Dr., Seattle, WA 98188 |
| TWX: 910-989-1151 | TWX: 910-444-2270 |

CANADA
Al berta
Calgary
Calgary
Future Electronics
S00. Future Electronics ............. (403) 259-6408
5809 MacLeod Train South, Unit 109
Calgary. Alberta T2H O.J9
TWX:610-821.1927
BRITISH COLUMBIA
BRITISH COL
Vancouver
N
Vancouver
Future Electronics. ......... (604) 438-5545
3070 Kingsway, Vancouver, B.C. V5R 5J7
Future Electronics......... (604) 438-554
3070 Kingsway, Vancouver, B.C. V5R 5J7
TWX: $610-922-1668$ TWX: 61
Downsview
Future Electronics
4800
(416) 663-5563

Future Electronics..............(416) 663-5563
4800 Dutterin St.. Downsview, Ontario M3H 5S8
TWX: $610-491-1470$
Ontawa
Ottawa
Future Electronics
Baxter Centre, 1050 Baxter Rd......(613) 820-8313
Baxter Centre, 1050 Baxter Rd.
Ottawa, Ontario 2 RC 3P2
TWX: $610-563-1697$
OUWBEC
QUEBEC
Pointe-Claire
Future Electronics ........... (514) 694-7710
237 Hymus Blvd.
Pointe-Claire, Quebec H9R 5C7
Pointe-Claire, Quebec
TWX: $610-421-3251$

HUGHES INTERNATIONAL REPRESENTATIVES \& DISTRIBUTORS

| EUROPE |
| :---: |
| AUSTRIA |
| Becos Ges, m.b.H ........... (0222) 959145 |
| A-1160 Wien, Gablenzgasse 52, Austria |
| TWX: 134606 |
| BELGIUM |
| Auriema Belgium S.A./N.V. .... (02) 5236295 |
| Rue Brogniez Straat 172A |
| Bruxelles, 1070 Brussel, Belgium |
| TWX: 21646 |
| DENMARK |
| Micronor ApsHerningvej 98 |
|  |  |
|  |
| TWX: 63245 Micnor |
| ENGLAND |
| Peico Electronics .............. (0708) 61911 |
| Spring Gardens |
| Romford, Essex RM7 9LP Englan |
|  |


| france | italy | SWEDEN |
| :---: | :---: | :---: |
| Data Dis ...................... (1) 6056000 | Cefra S.f.L. ................... (02) 235264 | Allhabo Elektronic .............. 08-540700 |
| 10-12 Rue Emile Landrin | Via G. Pascoli 60 | Alstroemergatan 29, Box 49044 |
| 92100 Boulogne, France | 20133 Milano, Italy | S-100 28 Siockholm, Sweden |
| TWX: 201905 | TWX: 314543 CEFRA | Telex: 19015 Allhabo S |
| IntI. Semiconductor Corp. (ISC) . (01) 5064275 | NETHERLANDS ${ }_{\text {Koning En Hartman Elek BV }}$ | SWITZERLAND |
| 28, Rue De La Procession | 30 Koperwert, NL - 2544 En , the Hague | Abelecs AG, Landstrasse 78,8116 Wuerenios, Switzerland |
| F-92150 Suresnes, France | Netheriands | TWX: 59834 ORBT CH |
| GERMANY | 31528 KOHA |  |
| Astronic GMBH ................ 089/309031 | NORWAY | ASIA |
| Winzererstr 47d | Henaco A/S ............... (02) 162110 | HONG KONG 3-856199 |
| 8000 Munchen 40, Germany | Ammerud, OSLO 9, Norway |  |
| Telex: 5216187 Astrd | TWX: 76716 | Kowloon, Hong Kong |
|  | SPAIN | Telex: 38513 Tekhl |
|  | Anatronic, S.A. ${ }^{\text {a }}$ (1........ (01) 2424455 | İNOIA |
| TWX: 5215111 dit | Avenida De Valladolid, 27 Madrid-8, Spain | Kryonix $\qquad$ 63805 |
| ISRAEL | TWX: 47397 | TWX: 884 -307 Krx in |
| MLRN Electronics ............. (03) 7081 |  |  |
| 15 Kineret St. Bnei Brak, Israel |  |  |

JAPAN
Nihon Teksel Co., Ltd. ....... (03) $461-5121$
Kyoshin Bldg. 13-14, Sakuragao. (03) 461-51
TWX: J23723 Teksel
SINGAPORE
Taiga Electronics PTE LTD
$08-177$ Union Building
Singapore 0207
Telex: Taiga RS22974
MiWAN
Multitech International ......... (02) $769-1225$
977 Min Shen E. Road
Taipei 105 Tawan
Taipei, 105 Taiwan R.O.C.
Telex: 23756 Multic/19162 Multiic
AUSTRALIA
Computer Components..... 61 (02) 8683614
70A Rawson SL.. Epping NSW 2121. Australia
TWX: AA71207 Compco
TOA R

Hughes Solid State Products 500 Superior Avenue Newport Beach, CA 92663 Telephone: (714) 759-2942
TWX: 910-596-1374/HACSSPD NPBH
Sales Offices
In Europe: Hughes Solid State Products Hughes International Service Co
Schmaedel Str. 22, 8000 Munich, Germany
Telephone: 49-89-834.7088
Telex: 5213856/HSPD
Hughes Solid State Products
59 Glover Avenue
Suite 21
Norwalk, Connecticut 06850
Telephone: (203) 846-7780
Telex: HUGHES AIR NLK


[^0]:    *For detailed information, contact Hughes' Customer Service.

[^1]:    * In Development

[^2]:    NOTES: 3 . Time required by a limit is to allow for the indicated function.
    4. Typical values are for $\mathrm{TA}_{A}=+25^{\circ} \mathrm{C}$ and nominal VDD.

[^3]:    NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.

[^4]:    * Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$

[^5]:    **No Connection on 1832
    ** CS on 1832, CS 1 on 1834

[^6]:    * Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$

[^7]:    * ACTIVE STATE IS MASK PROGRAMMABLE

[^8]:    *Typical Values are for $T_{A}=25^{\circ} \mathrm{C}$ and Nominal $\mathrm{V}_{\mathrm{DD}}$

[^9]:    * IF A START bIT OCCURS AT A TIME LESS THAN tDC BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECONGIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.
    ** READ IS THE OVERLAP OF CS $1, \operatorname{CS} 3, \operatorname{RD} / \overline{\mathrm{WR}}=1$ and $\overline{\mathrm{CS} 2}=0$.
    IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.
    $\dagger$ OE AND PE SHARE TERMINAL 15 AND ARE ALSO AVAILABLE AS TWO SEPARATE BITS IN THE STATUS REGISTER.

[^10]:    * Read is the Overlap of CS 1, CS 3, RD $/ W R=1$ and CS $2=0$

[^11]:    *Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal voltage.

[^12]:    * Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$

[^13]:    *For detailed information, contact Hughes' Customer Service.

