The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and may be used only to describe Intel products:

ICE
INSITE
INTEL
INTELLEC
ISBC

LIBRARY MANAGER
MCS
MEGACHASSIS
MICROMAP
MULTIBUS

PROMPT
RMX
UPI
SCOPE
This manual describes Intel's 8080/8085 Floating-Point Arithmetic Library (FPAL) and its use. The FPAL extends the capabilities of programs written for the 8080 and 8085 microcomputers. You can incorporate various floating-point operations into your 8080/8085 assembly-language or PL/M-80 program using simple procedure calls.

The manual includes programming examples in both languages, but assumes you already know how to use at least one of them. Programming information can be found in the following manuals.

8080/8085 Assembly Language:
- 8080/8085 Assembly Language Programming Manual 9800301
- ISIS-II 8080/8085 Assembler Operator's Manual 9800292

PL/M-80:
- PL/M-80 Programming Manual
- ISIS-II PL/M-80 Compiler Operator's Manual 9800300
PREFACE

CHAPTER 1
INTRODUCTION
What is FPAL? ........................................... 1-1
Single-Precision Numbers ......................... 1-1
Integer Format ...................................... 1-2
Floating-Point Format ............................... 1-2

CHAPTER 2
FLOATING-POINT RECORD PROCEDURES
FSET — Initialize Floating-Point Record .......... 2-1
FRESET — Reset Error-Handling Procedure ....... 2-2
LOAD — Load FAC From Memory .................. 2-3
FSTOR — Store Number into Memory From FAC .... 2-3
FSTAT — Access Status Information ............... 2-4
FERROR — Access Error Information .............. 2-4

CHAPTER 3
ARITHMETIC PROCEDURES
FADD — Floating-Point Addition .................. 3-1
FSUB — Floating-Point Subtraction ............... 3-2
FMUL — Floating-Point Multiplication ............. 3-2
FDIV — Floating-Point Division .................... 3-3
FQFD2B — Decimal-to-Binary Conversion .......... 3-3
FQFB2D — Binary-to-Decimal Conversion .......... 3-4
FIXSD — Floating-Point to Integer Conversion .... 3-5
FLTDS — Integer to Floating-Point Conversion .... 3-6
FCMPR — Floating-Point Number Comparison ...... 3-6
FZTST — Compare FAC to Zero .................... 3-6
FNEG — Change Sign of FAC ....................... 3-7
FCLR — Clear FAC to Zero ....................... 3-7
FABS — Absolute Value ............................. 3-8
Sample Programs .................................... 3-8
8080 Assembly-Language Example ................. 3-8
PL/M-80 Example .................................. 3-9

CHAPTER 4
ERROR HANDLING
Error-Handling Operation .......................... 4-1
FERHND — Default Error Handler .................. 4-1
Error During Arithmetic Operation ............... 4-1
Error During FQFD2B Operation ..................... 4-1
Error During FQFB2D Operation ..................... 4-2
Error During FIXSD Operation ...................... 4-2
Error During FCMPR Operation ..................... 4-2
Error During FZTST, FNEG, or FABS Operation ... 4-2
Other Calls to FERHND .............................. 4-2
Sample User Error Handlers ....................... 4-3
Assembly-Language Example ....................... 4-3
PL/M-80 Example .................................. 4-4

CHAPTER 5
INTERFACE TO FPAL ............................. 5-1

APPENDIX A
FLOATING-POINT RECORD FORMAT
Status Field ......................................... A-1
Error-Handler Address Field ..................... A-2
Error Field .......................................... A-2
Floating-Point Accumulator ...................... A-2

APPENDIX B
DEFINITIONS
Floating-Point Zero ................................ B-1
Invalid Numbers ..................................... B-1
Single-Precision Format ......................... B-1
Rounding ............................................. B-2
Exponent Wraparound ................................ B-2

APPENDIX C
SUMMARY OF FPAL PROCEDURES
Basic Operation .................................. C-1
Error Handling ..................................... C-2
Procedure Sizes .................................. C-3
Procedure Timing .................................. C-5

ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>Registers B,C Format for FSET.</td>
<td>2-2</td>
</tr>
<tr>
<td>3-1</td>
<td>Control Block Format</td>
<td>3-4</td>
</tr>
<tr>
<td>A-1</td>
<td>Floating-Point Record Format</td>
<td>A-1</td>
</tr>
<tr>
<td>A-2</td>
<td>Floating-Point Number Format in Memory</td>
<td>A-2</td>
</tr>
<tr>
<td>A-3</td>
<td>Integer Format in Memory</td>
<td>A-3</td>
</tr>
</tbody>
</table>

TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>C-1</td>
<td>FPAL Procedure Operation</td>
<td>C-1</td>
</tr>
<tr>
<td>C-2</td>
<td>FPAL Error-Handling Summary</td>
<td>C-2</td>
</tr>
<tr>
<td>C-3</td>
<td>FPAL Procedure Sizes</td>
<td>C-3</td>
</tr>
</tbody>
</table>
What is FPAL?

The Floating-Point Arithmetic Library (FPAL) contains basic floating-point subroutines and functions (referred to generically as 'procedures'). The operations provided are addition, subtraction, multiplication, division, value comparison, conversion between decimal and binary floating-point number representations, and conversion between floating-point and 32-bit signed integer formats. All operations are single precision (positive number range approximates $1.2 \times 10^{-38}$ to $3.4 \times 10^{38}$). The single-precision format is described below and in Appendix B.

In addition to these operations, a number of procedures are provided to deal with the Floating-Point Record (FPR). This is a reserved, 18-byte work area used to collect status and error information, and as an accumulator for intermediate results. The procedures supporting the FPR perform FPR initialization, change error-recovery options, check the contents of FPR fields, and pass numbers between the FPR and memory.

The FPAL also includes a default error-handler subroutine. This subroutine is called when an invalid number is used in a floating-point operation or if overflow, underflow, or division by zero are not handled by an arithmetic subroutine. You may also write your own error handler, so long as it conforms to the formats described in this manual.

The FPAL can be used by assembly language or PL/M programs. The FPAL procedures reside in an ISIS-II library (FPAL.LIB) in object code form. They are self-contained and can be used in component, OEM-board, or Intellec Microcomputer Development System environments.

In general, the following steps must be observed to use the floating-point library:

1. An area of memory must be reserved for the Floating-Point Record (FPR).
2. The names of the FPAL procedures you plan to use must be declared to be 'external' (using the EXTRN directive in the ISIS-II 8080/8085 assembly language or the EXTERNAL attribute in PL/M-80).
3. FPAL procedure references must be imbedded in your source code where appropriate.
4. The FPAL procedure used by your program must be linked to your object file.

All FPAL procedures are reentrant and conform to PL/M-80 linkage conventions.

If you plan to reference FPAL procedures in your program, your program cannot use symbols that are reserved for FPAL. To avoid using these symbols inadvertently, do not use symbolic names beginning with a 'commercial at' sign (@) or names whose second character is 'Q' or '?'.

Single-Precision Numbers

FPAL procedures operate on single-precision binary numbers, either in a 32-bit integer format or in a 32-bit floating-point format.
**Integer Format**

The integer format recognized by the FPAL is a positive or negative (two's complement) 32-bit binary number. The approximate range of this format is:

<table>
<thead>
<tr>
<th>Decimal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>+2.147 x 10^9</td>
<td>7FFFFFFF</td>
</tr>
<tr>
<td>+0</td>
<td>00000000</td>
</tr>
<tr>
<td>-1</td>
<td>FFFFFFFF</td>
</tr>
<tr>
<td>-2.147 x 10^9</td>
<td>80000000</td>
</tr>
</tbody>
</table>

**Floating-Point Format**

As an introduction to the single-precision floating-point format, consider the following representations of very small and very large decimal numbers. The decimal number base is used here to simplify the example.

<table>
<thead>
<tr>
<th>Fixed-Point</th>
<th>Scientific Notation</th>
</tr>
</thead>
<tbody>
<tr>
<td>6,373,000,000</td>
<td>6.373E+9 (6.373 x 10^9)</td>
</tr>
<tr>
<td>0.00074</td>
<td>7.4E-4 (7.4 x 10^-4)</td>
</tr>
</tbody>
</table>

The numbers in the two columns are equivalent. In the second column, the decimal point has been ‘floated.’ The exponent ‘E’ indicates the number of positions the decimal point was moved to the right or left to produce the abbreviated form shown. The numbers could have been written just as easily as ‘6373E+6’ or ‘74E-5.’

The 32-bit, binary floating-point format recognized by FPAL consists of three fields:

<table>
<thead>
<tr>
<th>sign</th>
<th>exponent</th>
<th>fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 bit</td>
<td>8 bits</td>
<td>23 bits</td>
</tr>
</tbody>
</table>

The ‘sign’ field contains a zero if the number is non-negative and a one if the number is negative.

The ‘exponent’ field corresponds to the ‘E’ notation in the example above and indicates the number of bit positions the integer form of the number must be shifted to put it in the form ‘1.nnn . . .’ The value in the exponent field is offset by 2^7 - 1 (or 127).

The ‘fraction’ field contains the 23 bits to the right of the most significant bit of the integer form of the number. A ‘1’ bit is assumed at the left of the fraction if the exponent is nonzero and the binary point is between the assumed bit and the first explicit fraction bit.

Example:

<table>
<thead>
<tr>
<th>Integer</th>
<th>Floating-Point</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000001 (hexadecimal)</td>
<td>0 011111110000...0000</td>
</tr>
</tbody>
</table>

sign exp fraction

or, in hexadecimal: 3F800000
The following lists make additional comparisons between decimal, binary integer, and binary floating-point representations. To save space, the internal binary representation is shown in hexadecimal form.

<table>
<thead>
<tr>
<th>Decimal</th>
<th>Binary Integer</th>
<th>Binary Floating-Point</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00000000 (hex)</td>
<td>00000000 (hex)</td>
</tr>
<tr>
<td>1</td>
<td>00000001</td>
<td>3F800000</td>
</tr>
<tr>
<td>-1</td>
<td>FFFFFFFF</td>
<td>BF800000</td>
</tr>
<tr>
<td>255</td>
<td>000000FF</td>
<td>437F0000</td>
</tr>
<tr>
<td>-255</td>
<td>FFFFFFF01</td>
<td>C37F0000</td>
</tr>
<tr>
<td>1.07 x 10^9</td>
<td>7FFFFFF80 (note 1)</td>
<td>4B7FFFFF</td>
</tr>
<tr>
<td>*3.37 x 10^{38}</td>
<td></td>
<td>7F7FFFFFF (note 2)</td>
</tr>
<tr>
<td>*1.17 x 10^{38}</td>
<td></td>
<td>00800000 (note 3)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>40490FDB (π)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7FFFFFFF (+infinity)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FFFFFFFF (−infinity)</td>
</tr>
</tbody>
</table>

*approximately

**NOTES**

1. This is the largest number that can be converted to floating-point without losing accuracy. The precision of FPAL's floating-point format is slightly less than eight decimal digits.
2. This is the largest number in the single-precision floating-point format.
3. This is the smallest positive number in the single-precision floating-point format.
If you plan to use FPAL procedures, you must allocate 18 contiguous bytes of memory for the Floating-Point Record (FPR). The FPR format is described in detail in Appendix A. In general, it is divided into four fields:

- Status field (1 byte).
- Error-Handler Address field (2 bytes). This is the address of the error recovery subroutine.
- Error field (2 bytes).
- Floating-Point Accumulator, or FAC. This consists of a fraction field (11 bytes) and an exponent field (2 bytes).

The remainder of this chapter describes the procedures used to initialize and access FPR fields. These procedures are:

- FSET A subroutine to initialize the FPR.
- FRESET A subroutine to reset the error-handling procedures and flags.
- FLOAD A subroutine to load a floating-point number from memory into the Floating-Point Accumulator (FAC) field of the FPR.
- FSTOR A subroutine to store a floating-point number from the FAC into memory.
- FSTAT A byte function that places the Status field of the FPR into the 8080's accumulator.
- FERROR An address function that places the Error field of the FPR into 8080 registers H and L.

The Floating-Point Record may be initialized and modified only by the procedures described here. The FSET initialization subroutine must be called before any other procedures are used; otherwise, the results are undefined.

These procedures save all 8080 registers, unless results are returned in the registers.

**FSET—Initialize Floating-Point Record**

This subroutine completes initialization of the FPR. To initialize the FPR, you must:

1. Push the address of the FPR onto the 8080 stack;
2. Load register B with the error-handler indicator; load register C with the initial value for the Error field;
3. Load registers D and E with the address of a user-defined error-handler subroutine, if necessary (see below);
4. Call FSET.
Before FSET is called, registers B and C should contain initial values as shown in Figure 2-1. The shaded bits shown in this figure are reserved for FPAL use and should always be set to zero. Ones in these bit fields currently cause undefined results.

<table>
<thead>
<tr>
<th>7</th>
<th>REG B</th>
<th>0</th>
<th>7</th>
<th>REG C</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EH</td>
<td>IE</td>
</tr>
</tbody>
</table>

**Figure 2-1. Registers B, C Format for FSET**

The EH bit (register B) is interpreted as follows:

- **EH = 0**  The default error handler (FERHND) is to be used;
- **EH = 1**  Your own error handler is to be used and its address must be found in registers D and E.

If EH = 0, registers D and E are ignored. If EH = 1, FSET loads the contents of registers D and E into the Error-Handler Address field of the FPR.

**NOTE**

FSET always links an error handler named FERHND, whether you specify your own error-handling subroutine or not. If your own subroutine has the same name as the default subroutine, your error handler must appear before FPAL in the link list to ensure that your FERHND is linked instead of FPAL’s.

```
LINK MYPROG.OBJ, FERHND.OBJ, FPAL.LIB . . .
```

FSET also clears the FAC and Status fields to zero and loads the contents of register C into the low-order byte of the Error field. See Appendix A for a detailed explanation of the register C bits.

Examples:

The following 8080 assembly-language sequence initializes the FPR and sets all bits in the Error field to zero. The example also assumes you are using the default error handler.

```
LXI B,FPR ; REGS B,C POINT TO FPR
PUSH B ; PUSH FPR ADDRESS ONTO STACK
LXI B,0 ; USE DEFAULT ERROR HANDLER AND SET
         ; REG C (ERROR FIELD) TO ZEROS
CALL FSET ; INITIALIZE FPR
```

In PL/M-80, the same operations can be done with the statement

```
CALL FSET(.FPR,0,0);
```

**FRESET—Reset Error-Handling Procedure**

This subroutine is used to change the contents of the Error field or to specify that a different error handler be used. A common use of FRESET is to reset the five error flags in bits 3–7 of the Error field’s low-order byte.

FRESET uses registers B and C in the same way as FSET (Figure 2-1). If bit 0 of register B is one, registers D and E must contain the address of your error handler. The shaded bits in Figure 2-1 should always be set to zero.
The FAC and Status Fields are not affected by FRESET.

Examples:

The following 8080 assembly-language sequence clears the Error field mask bits to zero and specifies a user-defined error handler whose symbolic address is ERROR1. (Registers B and C are initialized separately to show clearly the specification of the error handler.)

```
LXI  B,FPR     ; REGS B,C POINT TO FPR
PUSH B        ; PUSH FPR ADDRESS ONTO STACK
MVI B,1       ; USE ERROR HANDLER Addressed IN D,E
MVI C,0       ; CLEAR ERROR FIELD TO ZEROS
LXI D,ERROR1  ; POINTER TO ROUTINE ERROR1
CALL FRESET   ; LOAD ERROR-RECOVERY INFORMATION
```

PL/M-80 statements to perform the same operation would be:

```
DECLARE ERRORSFLAG LITERALLY '000000010000000B';
CALL FRESET(FPR,ERRORSFLAG,ERROR1);
```

**FLOAD—Load FAC from Memory**

This subroutine loads a floating-point number from memory into the floating-point accumulator. FLOAD assumes that registers B and C contain the address of the FPR and that registers D and E address the low-order byte of the 32-bit number in memory.

Examples:

The following 8080 assembly-language sequence loads a number, whose symbolic address is AUGEND, into the FAC.

```
LXI  B,FPR     ; REGS B,C POINT TO FPR
LXI  D,AUGEND  ; REGS D,E POINT TO 'AUGEND'
CALL FLOAD     ; LOAD AND UNPACK 'AUGEND'
```

In PL/M-80, the same number is loaded by

```
CALL FLOAD(FPR,AUGEND);
```

**FSTOR—Store Number into Memory from FAC**

This subroutine stores the floating-point number in the FAC into memory. FSTOR assumes that registers B and C contain the address of the FPR and that registers D and E contain the address of the low-order byte of a 32-bit memory location.

Examples:

This 8080 assembly-language example stores the contents of the FAC into the memory location addressed by RESULT.

```
LXI  B,FPR     ; REGS B,C POINT TO FPR
LXI  D,RESULT  ; REGS D,E POINT TO 'RESULT'
CALL FSTOR     ; STORE FAC CONTENTS
```

The store is done in PL/M-80 by

```
CALL FSTOR(FPR,RESULT);
```
FSTAT—Access Status Information

This function is called to access the contents of the FPR’s Status field. FSTAT assumes the address of the FPR has been loaded into the B and C registers. When FSTAT is called, the contents of the Status field (one byte) are returned in the 8080 accumulator (register A).

Examples:

In 8080 assembly language, the Status field is loaded by

```
LXI B,FPR ; REGS B,C POINT TO FPR
CALL FSTAT ; STATUS FIELD LOADED IN REG A
```

or, in PL/M-80,

```
DECLARE STATFUN BYTE;
STATFUN = FSTAT(FPR);
```

FERROR—Access Error Information

This function is called to access the contents of the FPR’s Error field. It assumes the address of the FPR has been loaded into the B and C registers. FERROR returns the Error field contents (two bytes) to registers H and L.

Examples:

This 8080 assembly-language example loads the contents of the Status and Error fields into the accumulator (register A) and into registers H and L, respectively.

```
LXI B,FPR ; REGS B,C POINT TO FPR
CALL FSTAT ; STATUS FIELD LOADED INTO REG A
CALL FERROR ; ERROR INFO TO REGS H,L
```

In PL/M-80, the corresponding operations would be:

```
DECLARE STATFUN BYTE,
ERRORFUN ADDRESS;
STATFUN = FSTAT(FPR);
ERRORFUN = FERROR(FPR);
```
This chapter describes the FPAL procedures for performing floating-point 'arithmetic.' These procedures are:

- **FADD** A subroutine to add floating-point numbers.
- **FSUB** A subroutine to do floating-point subtraction.
- **FMUL** A subroutine to multiply floating-point numbers.
- **FDIV** A subroutine to do floating-point division.
- **FQFD2B** A subroutine to convert a decimal floating-point number to binary.
- **FQFB2D** A subroutine to convert a binary floating-point number to decimal.
- **FIXSD** A subroutine to convert a floating-point number to an integer.
- **FLTDS** A subroutine to convert an integer to a floating-point number.
- **FCMPR** A byte function to compare floating-point numbers.
- **FZTST** A byte function to compare the FAC to zero.
- **FNEG** A subroutine to negate (change) the sign of the FAC.
- **FCLR** A subroutine to clear the FAC to zero.
- **FABS** A subroutine to set the FAC to its absolute value.

All of these subroutines assume that the B-C register pair contains the address of the FPR. If a second operand, stored in memory, is needed to perform an operation, the address of that operand’s low-order byte is supplied in the D-E register pair. FCMPR and FZTST return their results to register A; FIXSD stores a fixed-point number into memory; FQFB2D stores a decimal floating-point number into memory; the other subroutines leave their results in the FAC.

These procedures, with the exception of FQFD2B and FQFB2D, save all 8080 registers (except those registers receiving results from the arithmetic operation called).

Appendix C summarizes all FPAL procedures and the error conditions they can return. Error handling is described in detail in Chapter 4.

**NOTE**

The FPR initialization subroutine (FSET) must be called before any of the arithmetic procedures can be used; otherwise, the results are undefined.

**FADD—Floating-Point Addition**

This subroutine adds a floating-point number in memory to the number in the Floating-Point Accumulator and leaves the sum in the FAC. FADD assumes that registers B and C contain the address of the FPR and that registers D and E address the low-order byte of the number in memory.
Examples:

8080 assembly language:

LXI B,FPR ; REGS B,C POINT TO FPR
LXI D,AUGEND ; REGS D,E POINT TO 'AUGEND'
CALL FLOAD ; LOAD 'AUGEND' INTO FAC
LXI D,ADDEND ; REGS D,E POINT TO 'ADDEND'
CALL FADD ; ADD AUGEND AND ADDEND
LXI D,SUM ; REGS D,E POINT TO 'SUM'
CALL FSTOR ; STORE RESULT IN 'SUM'

PL/M-80:

CALL FLOAD(FPR,AUGEND);
CALL FADD(FPR,ADDEND);
CALL FSTOR(FPR,SUM);

FSUB—Floating-Point Subtraction

This subroutine subtracts a floating-point number in memory from the number in the Floating-Point Accumulator and leaves the result in the FAC. FSUB assumes that registers B and C contain the address of the FPR and that registers D and E address the low-order byte of the number in memory.

Examples:

8080 assembly language:

LXI B,FPR ; REGS B,C POINT TO FPR
LXI D,MINEND ; REGS D,E POINT TO MINUEND
CALL FLOAD ; MINUEND LOADED INTO FAC
LXI D,SBHEND ; REGS D,E POINT TO SUBTRAHEND
CALL FSUB ; SUBTRACT SUBTRAHEND FROM MINUEND
LXI D,RESULT ; REGS D,E POINT TO 'RESULT'
CALL FSTOR ; STORE RESULT

PL/M-80:

CALL FLOAD(FPR,MINUEND);
CALL FSUB(FPR,SUBTRAHEND);
CALL FSTOR(FPR,RESULT);

FMUL—Floating-Point Multiplication

This subroutine multiplies the number in the Floating-Point Accumulator by a floating-point number in memory and leaves the product in the FAC. FMUL assumes that registers B and C contain the address of the FPR and that registers D and E address the low-order byte of the number in memory.

Examples:

8080 assembly language:

LXI B,FPR ; REGS B,C POINT TO FPR
LXI D,MCAND ; REGS D,E POINT TO MULTIPLICAND
CALL FLOAD ; MULTIPLICAND LOADED INTO FAC
LXI D,MIPLIER ; REGS D,E POINT TO MULTIPLIER
CALL FMUL ; PERFORM MULTIPLICATION
LXI D,PRODUCT ; REGS D,E POINT TO 'PRODUCT'
CALL FSTOR ; STORE PRODUCT
PL/M-80:
CALL FLOAD(FPR,MULTIPLICAND);
CALL FMUL(FPR,MULTIPLIER);
CALL FSTOR(FPR,PRODUCT);

FDIV—Floating-Point Division

This subroutine divides the number in the Floating-Point Accumulator by a floating-point number in memory and leaves the quotient in the FAC. FDIV assumes that registers B and C contain the address of the FPR and that registers D and E address the low-order byte of the number in memory.

Examples:

8080 assembly language:

LXI B,FPR ; REGS B,C POINT TO FPR
LXI D,DVDEND ; REGS D,E POINT TO DIVIDEND
CALL FLOAD ; DIVIDEND LOADED INTO FAC
LXI D,DIVSOR ; REGS D,E POINT TO DIVISOR
CALL FDIV ; PERFORM DIVISION
LXI D,QUOTNT ; REGS D,E POINT TO ‘QUOTNT’
CALL FSTOR ; STORE QUOTIENT

PL/M-80:
CALL FLOAD(FPR,DIVIDEND);
CALL FDIV(FPR,DIVISOR);
CALL FSTOR(FPR,QUOTIENT);

FQFD2B—Decimal to Binary Conversion

This subroutine converts a decimal floating-point number in memory to a binary floating-point number and loads it into the FAC. FQFD2B assumes that registers B and C contain the address of the FPR and that registers D and E point to a 6-byte control block in memory. The control block, in turn, points to the decimal number to be converted. Before calling FQFD2B you must define the control area and have the necessary information loaded into it.

The formats of the control block and decimal number are shown in Figure 3-1. In this figure,

SIGN is the ASCII representation of ‘+’ or ‘-’; FQFD2B assumes a ‘+’ unless ‘-’ is specified;
SCALE is a 16-bit, two’s complement integer considered to be the exponent of ten;
LENGTH is an unsigned byte integer specifying the number of digits in the decimal number;
ADDRESS is a 16-bit address pointing to the first byte of the decimal number to be converted;
D1...Dn are ASCII representations of decimal digits and ‘n’ is the same as LENGTH.

The value of the number represented by this record is:

SIGN(D1D2...Dn)*10SCALE

Zero is represented by setting all digits to zero or by setting LENGTH to zero.
Examples:

8080 assembly language:

```
DSIGN: DS 1 ; DEFINE CONTROL
DSSCALE: DS 2 ; BLOCK
DLNGTH: DS 1
DADDR: DS 2
;
; PROGRAM MUST SCAN DECIMAL NUMBER AND LOAD NECESSARY
; INFORMATION IN CONTROL BLOCK
;
LXI B, FPR ; REGS B,C POINT TO FPR
LXI D, DSIGN ; REGS D,E POINT TO CONTROL BLOCK
CALL FQFD2B ; CONVERSION DONE, RESULT STORED
; IN FAC
```

PL/M-80:

```
DECLARE CONTROL STRUCTURE(
    SIGN BYTE,
    SCALE ADDRESS,
    SLENGTH BYTE,
    STRINGPTR ADDRESS),
STRING (m) BYTE;
/*WHERE m IS GREATER THAN OR EQUAL TO CONTROL.SLENGTH*/

/*PROGRAM MUST SCAN DECIMAL NUMBER AND LOAD NECESSARY*/
/* INFORMATION INTO CONTROL BLOCK*/

CALL FQFD2B (.FPR, .CONTROL);
```

**FQFB2D—Binary to Decimal Conversion**

This subroutine converts a binary floating-point number in the FAC to a decimal floating-point number and stores the result in memory. FQFB2D assumes that registers B and C contain the address of the FPR and that registers D and E point to a control block in memory. The control block has the format shown in Figure 3-1 and points, in turn, to the
memory location where the converted number is to be stored. At the time FQFB2D is called, you must also specify the contents of the LENGTH and ADDRESS fields of the control block.

The LENGTH field specification determines the precision of the result. The first digit \(D_1\) is nonzero unless the FAC contains zero.

Example:

8080 assembly language:

```assembly
; DEFINE STORAGE AS IN THE FQFD2B EXAMPLE ABOVE

DLNGTH SET 10 ; LENGTH FIELD SPECIFIED
DADDR SET FOC8H ; ADDRESS FIELD SPECIFIED
LXI B,FPR ; REGS B,C POINT TO FPR
LXI D,DSIGN ; REGS D,E POINT TO CONTROL BLOCK
CALL FQFB2D ; CONVERSION DONE, RESULT STORED
; IN MEMORY
```

PL/M-80:

```plm
/*DECLARE CONTROL BLOCK STRUCTURE AS IN THE*/
/*FQFD2B EXAMPLE ABOVE*/

/*ASSIGN POINTER TO SOME STRING ARRAY*/
CONTROL.STRING$PTR = .STRING;
/*ASSIGN VALUE FOR LENGTH OF STRING*/
CONTROL.LENGTH = 10;
CALL FQFB2D(FPR,CONTROL);
```

**FIXSD—Floating-Point to Integer Conversion**

This subroutine converts the floating-point (real) number in the FAC to a fixed-point (integer) number and stores the result in memory. This conversion is done with truncation (for example, 1.9 is converted to 1 and \(-1.9\) is converted to \(-1\)). FIXSD assumes that registers B and C contain the address of the FPR and that registers D and E address the low-order byte of a 4-byte storage location. The resulting integer is stored in this location in two's complement format. See Appendix A, Figure A-3.

Examples:

8080 assembly language:

```assembly
LXI B,FPR ; REGS B,C POINT TO FPR
LXI D,FLTNUM ; REGS D,E POINT TO ‘FLTNUM’
CALL FLOAD ; LOAD FLOATING-POINT NUMBER
LXI D,FIXNUM ; ADDRESS FOR STORING RESULT
CALL FIXSD ; DO CONVERSION AND STORE RESULT
```

PL/M-80:

```plm
CALL FLOAD(FPR,FP$NUMBERSADDRESS);
CALL FIXSD(FPR,INTEGERSADDRESS);
```
FLTDS—Integer to Floating-Point Conversion

This subroutine converts a fixed-point number (32-bit signed integer) in memory to a floating-point number and loads the result into the Floating-Point Accumulator. Conversion is done using unbiased rounding (see Appendix B). FLTDS assumes that registers B and C point to the FPR and that registers D and E address the low-order byte of a 32-bit two’s complement integer.

Examples:

8080 assembly language:

```
LXI B,FPR ; REGS B,C POINT TO FPR
LXI D,FIXNUM ; REGS D,E POINT TO INTEGER
CALL FLTDS ; CONVERT INTEGER TO FLOATING-POINT
; AND LOAD INTO FAC
```

PL/M-80:

```
CALL FLTDS(FPR,,INTEGER$ADDRESS);
```

FCMPR—Floating-Point Number Comparison

This function compares a number in the Floating-Point Accumulator to a floating-point number in memory. The resulting Status field settings are returned to the 8080 accumulator (register A). FCMPR assumes the B and C registers point to the FPR and that registers D and E address the low-order byte of the number in memory.

If the comparison is successful, one of the following bit patterns is set in the Status field and loaded into register A. (‘U’ means the bit is undefined and reserved for FPAL use.)

- 100UU000 FAC = number in memory
- 010UU000 FAC > number in memory
- 001UU000 FAC < number in memory

Examples:

8080 assembly language:

```
LXI B,FPR ; REGS B,C POINT TO FPR
LXI D,FACNUM ; REGS D,E POINT TO 'FACNUM'
CALL FLOAD ; LOAD 'FACNUM' INTO FAC
LXI D,MEMNUM ; REGS D,E POINT TO 'MEMNUM'
CALL FCMPR ; NUMBERS COMPARED, STATUS TO REG A
```

PL/M-80:

```
CALL FLOAD(FPR,,FACNUMBER$ADDR);
STAT = FCMPR(FPR,,MEMORY$NUMBER$ADDR);
```

FZTST—Compare FAC to Zero

This function compares the number in the Floating-Point Accumulator to zero and returns the Status field to the 8080 accumulator (register A). FZTST assumes that registers B and C address the FPR.
If the comparison is successful, one of the following bit patterns is set in the Status field and returned to register A. ('U' means the bit is undefined and reserved for FPAL use.)

\[
\begin{align*}
100UU000 & \quad \text{FAC} = 0 \\
010UU000 & \quad \text{FAC} > 0 \\
001UU000 & \quad \text{FAC} < 0
\end{align*}
\]

Examples:

**8080 assembly language:**

```
LXI B,FPR ; REGS B,C POINT TO FPR
LXI D,TSTNUM ; REGS D,E POINT TO TEST NUMBER
CALL FLOAD ; LOAD TEST NUMBER INTO FAC
CALL FZTST ; COMPARE NUMBER TO 0, STATUS TO REG A
```

**PL/M-80:**

```
CALL FLOAD(FPR,TST$NUMBER$ADDR);
STAT = FZTST(FPR);
```

**FNEG—Change Sign of FAC**

This subroutine negates (complements) the sign bit of the FAC if the contents of the FAC are nonzero. A '1' bit is changed to '0' and vice-versa. If the number in the FAC is zero, no action is taken. FNEG assumes that registers B and C address the FPR.

Examples:

**8080 assembly language:**

```
LXI B,FPR ; REGS B,C POINT TO FPR
LXI D,NEGNUM ; REGS D,E ADDRESS NUMBER WHOSE SIGN IS TO BE NEGATED
CALL FLOAD ; LOAD 'NEGNUM'
CALL FNEG ; NEGATE SIGN OF 'NEGNUM'
```

**PL/M-80:**

```
CALL FLOAD(FPR,NEGAT$NUMBER$ADDR);
CALL FNEG(FPR);
```

**FCLR—Clear FAC to Zero**

This subroutine clears the FAC by loading it with a floating-point zero (see Appendix B). FCLR assumes the B and C registers point to the FPR.

Examples:

**8080 assembly language:**

```
LXI B,FPR ; REGS B,C POINT TO FPR
CALL FCLR ; THE FAC IS ZEROED
```

**PL/M-80:**

```
CALL FCLR(FPR);
```
FABS—Absolute Value

This subroutine sets the floating-point number in the FAC to its absolute value, that is, the sign bit is set to zero. FABS assumes the B and C registers address the FPR.

Examples:

8080 assembly language:

| LXI | B,FPR | ; REGS B,C POINT TO FPR |
| CALL | FABS | ; SIGN BIT SET TO ZERO |

PL/M-80:

CALL FABS(FPR);

Sample Programs

8080 Assembly-Language Example

The following assembly-language example computes the weighted inner product

\[ IP = \frac{(A1 \cdot B1 + A2 \cdot B2 + A3 \cdot B3)}{C1} \]

A1, A2, A3, B1, B2, B3, and C1 represent addresses of floating-point numbers, FPR is the address of the Floating-Point Register and IP is the address where the result is to be stored.

First, we must reserve storage for the FPR and floating-point operands used in the equation. This is done with the 'DS' assembler directive.

| FPR: | DS | 18 |
| A1: | DS | 4 |
| B1: | DS | 4 |
| A2: | DS | 4 |
| B2: | DS | 4 |
| A3: | DS | 4 |
| B3: | DS | 4 |
| C1: | DS | 4 |
| IP: | DS | 4 |

Next, we must declare the FPAL subroutines to be external using the 'EXTRN' directive.

EXTRN FSET, FLOAD, FMUL, FADD, FDIV, FSTOR
The equation is then computed by the following sequence of loads and calls. Remember that FSET must be called before all other subroutines.

```
LXI    B,FPR       ; B,C POINTS AT THE FPR
PUSH   B
LXI    B,0         ; DEFAULT ERROR HANDLER TO BE USED
CALL   FSET        ; FPR IS INITIALIZED
LXI    B,FPR       ; POINTERS TO FPR AND A1 ARE LOADED
LXI    D,A1
CALL   FLOAD       ; A1 IS LOADED INTO THE FAC
LXI    D,B1        ; POINTER TO B1 IS LOADED
CALL   FMUL        ; A1*B1 IS FORMED IN THE FAC
LXI    D,IP        ; POINTER TO IP IS LOADED
CALL   FSTOR       ; A1*B1 STORED IN LOCATION ADDRESSED BY IP
LXI    D,A2
CALL   FLOAD       ; A2 IS LOADED INTO THE FAC
LXI    D,B2
CALL   FMUL        ; A2*B2 IS FORMED IN THE FAC
LXI    D,IP
CALL   FADD        ; A1*B1 + A2*B2 IS FORMED IN THE FAC
CALL   FSTOR       ; A1*B1 + A2*B2 IS STORED IN IP
LXI    D,A3
CALL   FLOAD       ; A3 IS LOADED INTO THE FAC
LXI    D,B3
CALL   FMUL        ; A3*B3 IS FORMED IN THE FAC
LXI    D,IP
CALL   FADD        ; A1*B1 + A2*B2 + A3*B3 IS FORMED IN THE FAC
LXI    D,C1
CALL   FDIV        ; (A1*B1 + A2*B2 + A3*B3)/C1 IS FORMED IN THE FAC
LXI    D,IP
CALL   FSTOR       ; (A1*B1 + A2*B2 + A3*B3)/C1 IS STORED IN IP
```

This example assumes the default error handler (FERHND) is to be used. At the end of the computation, you can check to see whether any errors occurred by executing the following code sequence:

```
CALL   FERROR       ; THE CUMULATIVE ERROR INDICATORS ARE RETURNED IN H,L
MOV    A,L
ANI    11111000B     ; MASK OFF THE OPTION BITS
JNZ    HELP         ; AT LEAST ONE ERROR OCCURRED
```

**PL/M-80 Example**

The following PL/M-80 example computes the same weighted inner product as the assembly-language example:

```
IP = (A1*B1 + A2*B2 + A3*B3)/C1
```

A1, A2, A3, B1, B2, B3, and C1 represent addresses of floating-point numbers, FPR is the address of the Floating-Point Register and IP is the address where the result is to be stored.
We must first declare the FPAL subroutines used to be external procedures and reserve the FPR memory area as an array. Declaring the operators to be arrays too ensures that they will occupy contiguous locations in memory, thus allowing use of the dot operator in calling the subroutines. For the sake of illustration, the FSTAT function is also included in this example.

/*DEFINE EXTERNAL PROCEDURES*/

FSET:  PROCEDURE (FA,OP1,OP2) EXTERNAL;
      DECLARE(FA,OP1,OP2) ADDRESS;
END FSET;

FADD:  PROCEDURE(FA,OA) EXTERNAL;
      DECLARE(FA,OA) ADDRESS;
END FADD;

FDIV:  PROCEDURE(FA,OA) EXTERNAL;
      DECLARE(FA,OA) ADDRESS;
END FDIV;

FMUL:  PROCEDURE(FA,OA) EXTERNAL;
      DECLARE(FA,OA) ADDRESS;
END FMUL;

FLOAD: PROCEDURE(FA,OA) EXTERNAL;
      DECLARE(FA,OA) ADDRESS;
END FLOAD;

FSTOR: PROCEDURE(FA,OA) EXTERNAL;
      DECLARE(FA,OA) ADDRESS;
END FSTOR;

FSTAT: PROCEDURE(FA) BYTE EXTERNAL;
      DECLARE(FA) ADDRESS;
END FSTAT;

/*DECLARE BYTE ARRAYS*/

DECLARE FPR(18) BYTE,
       A1(4)  BYTE,
       A2(4)  BYTE,
       A3(4)  BYTE,
       B1(4)  BYTE,
       B2(4)  BYTE,
       B3(4)  BYTE,
       C1(4)  BYTE,
       IP(4)  BYTE,
       STATUS BYTE;
/*IP COMPUTED BY FOLLOWING CALLS*/
/*FSET MUST BE CALLED FIRST*/

CALL FSET(FPR,0,0); /*USE FERHND*/
CALL FLOAD(FPR,A1);
CALL FMUL(FPR,B1);
CALL FSTOR(FPR,IP);
CALL FLOAD(FPR,A2);
CALL FMUL(FPR,B2);
CALL FADD(FPR,IP);
CALL FSTOR(FPR,IP);
CALL FLOAD(FPR,A3);
CALL FMUL(FPR,B3);
CALL FADD(FPR,IP);
CALL FDIV(FPR,C1);
CALL FSTOR(FPR,IP);

/*RETURN STATUS FIELD*/

STATUS = FSTAT(FPR);
CHAPTER 4
ERROR HANDLING

Error-Handling Operation

When an error occurs during an FPAL operation, the following steps are taken:
1. The address of the FPR is pushed onto the 8080 stack.
2. A code is placed in the B-C register pair indicating which procedure was executing when the error was detected.
3. The error code bits in the FPR’s Status field are set to indicate the type of error detected.
4. The appropriate cumulative error bit in the FPR’s Error field is set.
5. The error-handler subroutine is called.

The bit settings mentioned in steps 2, 3, and 4 are listed in Appendix C.

If the executing procedure required a second operand, that operand’s address is in the D-E register pair. Otherwise, the D-E register pair is ignored.

FERHND—Default Error Handler

This subroutine is the error handler supplied as part of the floating-point library. You may also write your own error handler and load its address using the FSET or FRESET subroutines (Chapter 2).

The operations performed by FERHND vary depending on which procedure was executing.

Error During Arithmetic Operation

If FERHND was called during one of the four basic arithmetic operations (FADD, FSUB, FMUL, FDIV) one of the following situations occurs:

- If underflow is indicated, the FAC is set to zero and the Status field is set to ‘UUUU0000; where ‘U’ means the bit setting is undefined.
- If overflow is indicated, the FAC is set to the largest or smallest representable number (if the correct result was positive or negative, respectively). The Status field is set to ‘UUUU000.’
- If division by zero was attempted, the FAC is set to an invalid number representing an ‘indefinite’ result. The ‘s’ bit is zero, all exponent bits are one, and all fraction bits are zero. The Status field is set to ‘UUU0101.’
- If an invalid operand was encountered, no operation is performed and FERHND returns to the calling subroutine.
- If none of these conditions holds, FERHND simply returns to the calling subroutine.

Error During FQFD2B Operation

The FQFD2B procedure does not check for valid ASCII representations in the input operand. If invalid data is used, no error conditions are reported but the result is undefined.
Overflow or underflow may occur during the conversion. In this case the error is regarded as an arithmetic error and the error is handled as described in the preceding section.

Error During FQFB2D Operation

As in the case of FQFD2B, overflow or underflow errors may result from an arithmetic operation within the conversion procedure. These errors are handled by the arithmetic procedure involved.

If the FAC contains an invalid quantity when FQFB2D is called, this procedure stores an asterisk (*) in the SIGN position of the decimal representation (see Figure 3-1) and in digit positions \( D_2 \) through \( D_n \). One of the following codes is stored in the first digit position \( (D_1) \):

- + if the FAC contains +INF
- - if the FAC contains -INF
- ? if the FAC contains IND
- 0 if the FAC contains -0
- * if the FAC contains any other invalid quantity.

‘INF’ and ‘IND’ are defined in Appendix B.

Error During FIXSD Operation

If FERHND is called by FIXSD, one of the following occurs:

- If overflow is indicated (number in FAC too large to be converted to a 32-bit integer), the result is set to the largest positive or negative integer (if the number in the FAC is positive or negative, respectively). The FPR remains unchanged except that the Status field is set to ‘UUUUU000.’
- If the number in the FAC is invalid, FERHND simply returns. The integer stored by FIXSD is undefined.

Error During FCMPR Operation

If FERHND is called by FCMPR, at least one of the operands must be invalid. If the operands are identical invalid bit patterns, the Status field is set to ‘100UU101.’ Otherwise, the Status field is ‘000UU101.’

Error During FZTST, FNEG, or FABS Operation

If the calling procedure is FZTST, FNEG, or FABS, no operation is performed and the error handler simply returns.

Other Calls to FERHND

If FERHND is called from somewhere other than the floating-point procedures listed above, the result is undefined.
Sample User Error Handlers

If you write your own error handler and use FPAL arithmetic subroutines, be aware that your error handler may be called recursively. Since FPAL does not have its own stack, you must allocate 40 bytes of your own program stack for each level of recursion foreseen.

If you are writing your error handler in PL/M, it must be written and called with three parameters (although the last parameter may actually be a dummy).

Assembly-Language Example

The following is an example of a reentrant error-recovery routine (ERREC). If the calling program is FADD, FSUB, FMUL, or FDIV, and if the error condition is underflow, the result is set to zero. Otherwise, the error-recovery routine returns.

The address of the low-order byte of the Floating-Point Record is assumed to be on the stack and the B-C register pair is assumed to contain the code indicating which procedure called ERREC. If the procedure required two operands, the second operand’s address is assumed to be in the D-E register pair.

```assembly
NAME       ERREC
CSEG       
PUBLIC     ERREC
EXTRN      FCLR, FSTAT

;SAVE THE REGISTER CONTENTS
;
PUSH       PSW
PUSH       B
PUSH       H

;MOVE THE ERROR CODE TO ‘A.’ LOAD THE POINTER TO THE FPR INTO
;B,C AND MOVE THE RETURN ADDRESS TO WHERE THE POINTER WAS
;
MOV        AC
PUSH       D
LXI        H,8
DAD         SP
MOV        E,M
INX         H
MOV        D,M
INX         H
MOV        C,M
INX         H
MOV        B,M
MOV        M,D
DCX         H
MOV        M,E
POP         D

;THE CODE SETTINGS IN ‘A’ DESIGNATE WHICH PROCEDURE CALLED
;THE ERROR RECOVERY ROUTINE
;
; A = 1 : FADD
; A = 2 : FSUB
; A = 3 : FMUL
; A = 4 : FDIV
; A = 5 : FIXSD
; A = 6 : FCMPR
; A = 7 : FZTST
; A = 8 : FNEG
; A = 9 : FABS
;
; IF A = 1, 2, 3, 4 AND IF THE ERROR CONDITION IS UNDERFLOW
; SET THE RESULT TO ZERO. OTHERWISE, SIMPLY RETURN.
;
; CPI               5
JNC                DONE
CALL               FSTAT
ANI                00000111B
CPI                4
JNZ                DONE
CALL               FCLR
;
; RESTORE REGISTERS AND STACK
;
DONE:              POP H
POP                B
POP                PSW
INX                SP
INX                SP
RET
END

**PL/M-80 Example**

The following code tells the FPAL that a user routine (USER$ERROR) is to be called when an error is detected and loads the address of the error routine into the FPR. If the calling procedure required two operands, the second operand's address is passed as the third parameter of USER$ERROR.

```
DECLARE ERROR$FLAG LITERALLY '000000010000000B';
CALL FSET(FPR,ERROR$FLAG,USER$ERROR);
```

The remainder of this example is code needed to print a message indicating which procedure was running when the error occurred.
WRITE       PROCEDURE (AFT,BUFFER,COUNT,STATUS) EXTERNAL;
            DECLARE (AFT,BUFFER,COUNT,STATUS) ADDRESS;
END WRITE;

USER$ERROR: PROCEDURE (FPR,ERROR,ADDR);
            DECLARE (FPR,ERROR,ADDR,STATUS) ADDRESS;
            ;
            ; DO CASE ERROR;
            ;
            CALL WRITE (0,('FADD ERROR '),11,STATUS);
            CALL WRITE (0,('FSUB ERROR '),11,STATUS);
            CALL WRITE (0,('FMUL ERROR '),11,STATUS);
            CALL WRITE (0,('FDIV ERROR '),11,STATUS);
            CALL WRITE (0,('FIXSD ERROR '),12,STATUS);
            CALL WRITE (0,('FCMPR ERROR '),12,STATUS);
            CALL WRITE (0,('FZTST ERROR '),12,STATUS);
            CALL WRITE (0,('FNEG ERROR '),11,STATUS);
            CALL WRITE (0,('FABS ERROR '),11,STATUS);
END;
END USER$ERROR;
The FPAL procedures reside in object module form in the library FPAL.LIB on the ISIS-II system diskette. You need only declare the names of the FPAL procedures you use to be 'external' and call them when they are needed. When you have completed program development, you must link the necessary floating-point procedure to your object module.

FPAL procedure names are declared to be external using the EXTRN directive in assembly language or the EXTERNAL attribute in PL/M. The simplest way to do this is to create a file containing external declarations for the FPAL procedures you will be using, then incorporate this file into your source program using the INCLUDE control in the 8080/8085 assembler or PL/M-80 compiler. For example, you might imbed the INCLUDE control in your source code as follows:

```
SINCLUDE(:F1:FPEXTN.SRC)
```

Since the FPAL procedures reside in an ISIS-II library, they can be linked quite easily by linking the entire library. The linker then scans your program and links only those procedures you need (those that satisfy external references). Linking is done at the ISIS-II command level following successful assembly/compilation to produce a relocatable 8080 object module. The ISIS-II system library and PL/M-80 library must be linked also.

Example:

```
-LINK :F1:MYPROG.OBJ,FPAL.LIB,SYSTEM.LIB,PLM80.LIB TO :F1:MYPROG.LNK
```

You can also specify individually the FPAL procedures you want linked from FPAL.LIB. If you choose to let the linker satisfy external references, you should be sure you do not have external declarations for procedures you don’t use. For example, you would not want to create an ‘include’ file containing external declarations for all FPAL procedures unless you plan to specify individual ‘modules’ at the time you link FPAL.LIB, or intend to use all of them.
The Floating-Point Record is allocated as shown in Figure A-1.

![Floating-Point Record Format](image)

**Figure A-1. Floating-Point Record Format**

### Status Field

Six bits are currently defined in the Status field. The setting of these bits depends on the floating-point function performed. The undefined bits are reserved for FPAL use.

*The E, G, and L bits* act as flags following a comparison (FCMPR, FZTST). A number in the FAC is compared to a second number and

- **E** = 1 if the FAC = second operand,
- **G** = 1 if the FAC > second operand,
- **L** = 1 if the FAC < second operand.
The three EC (error condition) bits indicate whether an error just occurred. The type of error can be determined from these bit settings as follows:

<table>
<thead>
<tr>
<th>Error Code</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>No error</td>
</tr>
<tr>
<td>001</td>
<td>Attempted division by zero</td>
</tr>
<tr>
<td>010</td>
<td>Domain error (e.g., (\sqrt{-1}))</td>
</tr>
<tr>
<td>011</td>
<td>Overflow</td>
</tr>
<tr>
<td>100</td>
<td>Underflow</td>
</tr>
<tr>
<td>101</td>
<td>Invalid number in FAC</td>
</tr>
<tr>
<td>110</td>
<td>Invalid number in memory</td>
</tr>
<tr>
<td>111</td>
<td>Currently undefined</td>
</tr>
</tbody>
</table>

**Error-Handler Address Field**

The Error-Handler Address field contains the address of the error-handler subroutine. This may be the FPAL's default error handler, FERHND (described in Chapter 4), or a routine of your own. In either case, the address is loaded into this field by either the initialization subroutine (FSET) or the reset subroutine (FRESET).

**Error Field**

The bits in the Error field are used to accumulate error statistics. Only five bits of this field are used currently.

If any of the IE, OE, UE, ZE or DE bits is set, the error described below has occurred at least once since the last time the respective bit was set to zero (by the FSET or FRESET subroutine).

<table>
<thead>
<tr>
<th>Bit</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>IE</td>
<td>Invalid operand</td>
</tr>
<tr>
<td>OE</td>
<td>Overflow error</td>
</tr>
<tr>
<td>UE</td>
<td>Underflow error</td>
</tr>
<tr>
<td>ZE</td>
<td>Attempted division by zero</td>
</tr>
<tr>
<td>DE</td>
<td>Domain error</td>
</tr>
</tbody>
</table>

The remaining three bits of the low-address byte are currently unused. Setting any of these bits to one causes undefined results.

**Floating-Point Accumulator**

The Fraction and Exponent fields shown in Figure A-1 actually contain an unpacked version of the format assumed for 32-bit floating-point numbers in memory (Figure A-2). The \(f_{23}\) (normalization) bit shown in Figure A-1 is implied in the packed format; \(f_{23} = 0\) if the Exponent field is zero and otherwise \(f_{23} = 1\). In both figures, 's' is the 'sign' bit.

<table>
<thead>
<tr>
<th>HIGH ADDRESS</th>
<th>S</th>
<th>e8</th>
<th>e7</th>
<th>e6</th>
<th>e5</th>
<th>e4</th>
<th>e3</th>
<th>e2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>e1</td>
<td>f22</td>
<td>f21</td>
<td>f20</td>
<td>f19</td>
<td>f18</td>
<td>f17</td>
<td>f16</td>
</tr>
<tr>
<td></td>
<td>f15</td>
<td>f14</td>
<td>f13</td>
<td>f12</td>
<td>f11</td>
<td>f10</td>
<td>f9</td>
<td>f8</td>
</tr>
<tr>
<td>LOW ADDRESS (POINTER)</td>
<td>f7</td>
<td>f6</td>
<td>f5</td>
<td>f4</td>
<td>f3</td>
<td>f2</td>
<td>f1</td>
<td>f0</td>
</tr>
</tbody>
</table>

Figure A-2. Floating-Point Number Format in Memory
Two FPAL subroutines operate on 32-bit integers. FIXSD converts a floating-point number in the FAC to an integer in memory. FLTDS converts an integer in memory into a floating-point number in the FAC. The format of the 32-bit two's complement integer stored in memory is shown in Figure A-3. In this figure, \( i_{32} \) (the high-order bit) is the sign bit.

Figure A-3. Integer Format in Memory
This appendix defines terms used elsewhere in the manual along with the formulas used for rounding values and decoding exponent wraparound.

Floating-Point Zero

The word with all bits equal to zero is defined as the unique floating-point zero. No other form for floating-point zero is provided by the FPAL.

Invalid Numbers

All bit patterns are valid except those described here.

The first set of invalids are those whose exponent field is set to all ones. This set is used for infinities, indefinites, pointers, etc. Infinities are defined as:

$+$INF  's' bit = 0; all other bits = 1  
$-$INF  all bits = 1

The indefinite form is:

IND  's' = 0; exponent bits all = 1; fraction bits = 0

A second set of bit patterns is currently defined as invalid. These are numbers whose exponent field is zero with at least one other bit set to one.

Single-Precision Format

Single-precision formats in the Floating-Point Accumulator and 8080 memory are as shown in Figures A-1 and A-2. The three fields within these formats are:

s  Sign bit. Sign-magnitude representation where s=0 means positive and s=1 means negative.

e  Exponent bits. The exponent is offset by $2^7 - 1$. All zeros and all ones in the exponent field are currently reserved for the floating-point zero and the invalid numbers described above.

f  Fraction bits. When the exponent is nonzero, a one bit is assumed at the left of the fraction; the binary point is between the assumed bit and the explicit fraction bit.

The number base for the FPAL is binary. The value of a given binary representation (where 's' is the sign bit, 'e' is a binary exponent value, and 'f' is a binary fraction value) can be formulated as:

$$(-1)^s \cdot 2^{e-(2^7-1)} \cdot (1. + .f) \quad \text{where } e \neq 0 \text{ and } e \neq FF$$
Rounding

If rounding is required to produce the final result of a floating-point operation (which does not include FQFD2B and FQFB2D), 'unbiased' rounding is used. With this type of rounding, the result is rounded up or down depending on whether the first bit beyond the last bit being retained is 1 or 0. In the ambiguous case where the true result is exactly midway between two floating-point numbers, the nearest 'even' number is returned (that is, the last bit retained is forced to a zero). Therefore, if no error occurs, the result is the floating-point number closest to the true result.

Exponent Wraparound

When overflow or underflow occurs during FPAL operations, the correct fraction results but the exponent is 'wrapped around.' This is consistent with the FPAL development philosophy that no information should be lost and that you, the user, should be able to decide what you want to do when an overflow/underflow exception occurs.

A 'wrapped around' exponent is defined to be $e_w$ where the true (offset) exponent $e_t$ can be derived from $e_w$ by considering an expanded range of exponents and

- on overflow $e_t = e_w + (3.2^6 - 2)$
- on underflow $e_t = e_w - (3.2^6 - 2)$
Basic Operation

Table C-1 summarizes the input prerequisites of each FPAL procedure and the output returned. FERHND is not listed since it is called by other procedures, not by the user. Remember that FSET must be called before any other procedure.

<table>
<thead>
<tr>
<th>FPAL Procedure</th>
<th>B,C Addresses</th>
<th>D,E Addresses</th>
<th>Result Stored at</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>FABS</td>
<td>FPR</td>
<td>---</td>
<td>FAC</td>
<td>[FAC] ← FAC</td>
</tr>
<tr>
<td>FADD</td>
<td>FPR</td>
<td>MEM</td>
<td>FAC</td>
<td>FAC ← FAC + MEM</td>
</tr>
<tr>
<td>CLR</td>
<td>FPR</td>
<td>---</td>
<td>FAC</td>
<td>FAC ← 0</td>
</tr>
<tr>
<td>FCMPR</td>
<td>FPR</td>
<td>MEM</td>
<td>REG A</td>
<td>FAC ≤ MEM</td>
</tr>
<tr>
<td>FDIV</td>
<td>FPR</td>
<td>MEM</td>
<td>FAC</td>
<td>FAC ← FAC/MEM</td>
</tr>
<tr>
<td>FERROR</td>
<td>FPR</td>
<td>REGS H,L</td>
<td>REGS H,L ← ERROR</td>
<td></td>
</tr>
<tr>
<td>FIXSD</td>
<td>FPR</td>
<td>MEM</td>
<td>MEM</td>
<td>MEMint ← FACfp</td>
</tr>
<tr>
<td>FLOAD</td>
<td>FPR</td>
<td>MEM</td>
<td>FAC</td>
<td>FAC ← MEM</td>
</tr>
<tr>
<td>FLTDS</td>
<td>FPR</td>
<td>MEM</td>
<td>FAC</td>
<td>FACfp ← MEMint</td>
</tr>
<tr>
<td>FMUL</td>
<td>FPR</td>
<td>MEM</td>
<td>FAC</td>
<td>FAC ← FAC ⋅ MEM</td>
</tr>
<tr>
<td>FNEG</td>
<td>FPR</td>
<td>---</td>
<td>FAC</td>
<td>0 ← 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>otherwise, change sign of FAC</td>
</tr>
<tr>
<td>FQFB2D</td>
<td>MEM</td>
<td>Control Block</td>
<td>MEM</td>
<td>MEMdec ← FACbin</td>
</tr>
<tr>
<td>FQFD2B</td>
<td>FPR</td>
<td>Control Block</td>
<td>FAC</td>
<td>FACbin ← MEMdec</td>
</tr>
<tr>
<td>FRESET</td>
<td>B(0) = Error Handler Bit</td>
<td>User Error Handler</td>
<td>FPR</td>
<td>ERROR ← B,C</td>
</tr>
<tr>
<td></td>
<td>C = Error Field Initialization</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSET</td>
<td>B(0) = Error Handler Bit</td>
<td>User Error Handler</td>
<td>FPR</td>
<td>FAC ← 0</td>
</tr>
<tr>
<td></td>
<td>C = Error Field Initialization</td>
<td></td>
<td></td>
<td>STATUS ← 0</td>
</tr>
<tr>
<td>FSTAT</td>
<td>FPR</td>
<td>---</td>
<td>REG A</td>
<td>REG A ← STATUS</td>
</tr>
<tr>
<td>FSTOR</td>
<td>FPR</td>
<td>MEM</td>
<td>MEM</td>
<td>MEM ← FAC</td>
</tr>
<tr>
<td>FSUB</td>
<td>FPR</td>
<td>MEM</td>
<td>FAC</td>
<td>FAC ← FAC − MEM</td>
</tr>
<tr>
<td>FZTST</td>
<td>FPR</td>
<td>---</td>
<td>REG A</td>
<td>FAC ≤ 0</td>
</tr>
</tbody>
</table>
Error Handling

Table C-2 lists the error codes set by the FPAL procedures. As was described in Chapter 4, when an error occurs a code is placed in the B-C register pair indicating which procedure was running when the error was detected, error codes are set in the Status and Error fields of the FPR, and the error handler is called. The default error handler may perform additional operations depending on which procedure was executing.

In the case of an invalid number in the FAC, the Status field error bits and the IE bit are ‘preset’ by FLOAD, rather than being set by an arithmetic procedure. The call to FERHND comes from the arithmetic procedure, however.

<table>
<thead>
<tr>
<th>FPAL Procedure</th>
<th>B,C</th>
<th>Status</th>
<th>Error Bit</th>
<th>Error Type</th>
<th>FERHND Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>FABS</td>
<td>9</td>
<td>UUUU101</td>
<td>IE</td>
<td>FAC invalid.</td>
<td>No operation; FERHND returns.</td>
</tr>
<tr>
<td>FADD</td>
<td>1</td>
<td>UUUU011</td>
<td>OE</td>
<td>Overflow.</td>
<td>Set FAC to largest/smallest no.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>UUUU100</td>
<td>UE</td>
<td>(overflow positive/negative); Status = UUUU000.</td>
<td>FAC set to 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>UUUU101</td>
<td>IE</td>
<td>Underflow.</td>
<td>Status set to UUUU000.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>UUUU110</td>
<td>IE</td>
<td>FAC invalid.</td>
<td>No operation; FERHND returns.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Invalid no. in memory.</td>
<td>No operation; FERHND returns.</td>
</tr>
<tr>
<td>FCMPR</td>
<td>6</td>
<td>000U101</td>
<td>IE</td>
<td>FAC invalid.</td>
<td>No error conditions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>000U110</td>
<td>IE</td>
<td>Invalid no. in memory.</td>
<td>If operands identical. Status set to</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>100U101; otherwise Status is</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>000U101.</td>
</tr>
<tr>
<td>FDIV</td>
<td>4</td>
<td>UUUU001</td>
<td>ZE</td>
<td>Attempted division by 0.</td>
<td>FAC set to invalid number (x=0,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Others same</td>
<td>Same as FADD.</td>
<td>e=1, f=0); Status set to</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>as FADD.</td>
<td></td>
<td>UUUU010; IE set.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Same as FADD.</td>
</tr>
<tr>
<td>FERROR</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>No error conditions.</td>
<td></td>
</tr>
<tr>
<td>FIXSD</td>
<td>5</td>
<td>UUUU011</td>
<td>OE</td>
<td>FAC no. too large.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>UUUU101</td>
<td>IE</td>
<td>FAC invalid; integer</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>stored is undefined</td>
<td></td>
</tr>
<tr>
<td>FLOAD</td>
<td>–</td>
<td>UUUU010</td>
<td>IE</td>
<td>Number loaded into</td>
<td>Not called.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FAC is invalid.</td>
<td></td>
</tr>
<tr>
<td>FLTDS</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>No error conditions.</td>
<td></td>
</tr>
<tr>
<td>FMUL</td>
<td>3</td>
<td>Same as</td>
<td>Same as</td>
<td>Same as FADD.</td>
<td>Same as FADD.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FADD.</td>
<td>FADD.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FNEG</td>
<td>8</td>
<td>UUUU101</td>
<td>IE</td>
<td>FAC invalid.</td>
<td>No operation; FERHND returns.</td>
</tr>
<tr>
<td>FQFID2D</td>
<td>–</td>
<td>UUUU010</td>
<td>IE</td>
<td>FAC invalid.</td>
<td>Not called. Decimal record sign and</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D7...D0 set to t*</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>'t' if FAC = + INF</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>'-' if FAC = - INF</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>'0' if FAC = IND</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>'0' if FAC = .0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>'0' all other invalids.</td>
</tr>
<tr>
<td>FQFD2B</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>No error conditions.</td>
<td></td>
</tr>
<tr>
<td>FRESET</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>None, but if MA, UO or</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GO bits = 1, results are</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>undefined.</td>
<td></td>
</tr>
<tr>
<td>FSET</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>Same as FRESET.</td>
<td></td>
</tr>
<tr>
<td>FSTAT</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>No error conditions.</td>
<td></td>
</tr>
<tr>
<td>FSTOR</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>No error conditions.</td>
<td></td>
</tr>
<tr>
<td>FSUB</td>
<td>2</td>
<td>Same as</td>
<td>Same as</td>
<td>Same as FADD.</td>
<td>Same as FADD.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FADD.</td>
<td>FADD.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FZTST</td>
<td>7</td>
<td>UUUU010</td>
<td>IE</td>
<td>FAC invalid.</td>
<td>No operation; FERHND returns.</td>
</tr>
</tbody>
</table>
Procedure Sizes

Table C-3 summarizes size information for each FPAL procedure (in bytes). These absolute figures must be read against the context of FPAL operation as a whole, however, as detailed in the notes following this table.

Table C-3. FPAL Procedure Sizes

<table>
<thead>
<tr>
<th>FPAL Procedure</th>
<th>Bytes</th>
<th>Subroutines Linked</th>
</tr>
</thead>
<tbody>
<tr>
<td>FABS</td>
<td>36</td>
<td>None</td>
</tr>
<tr>
<td>FADD/FSUB</td>
<td>463</td>
<td>FCLR, FLOAD, FNEG, Support Routines</td>
</tr>
<tr>
<td>FCLR</td>
<td>21</td>
<td>None</td>
</tr>
<tr>
<td>FCMPR</td>
<td>159</td>
<td>Support Routines</td>
</tr>
<tr>
<td>FDIV</td>
<td>342</td>
<td>Support Routines</td>
</tr>
<tr>
<td>FERHND</td>
<td>227</td>
<td>FCLR, FLOAD</td>
</tr>
<tr>
<td>FERROR</td>
<td>10</td>
<td>None</td>
</tr>
<tr>
<td>FIXSD</td>
<td>178</td>
<td>None</td>
</tr>
<tr>
<td>FLOAD</td>
<td>88</td>
<td>None</td>
</tr>
<tr>
<td>FLTDS</td>
<td>139</td>
<td>FCLR, Support Routines</td>
</tr>
<tr>
<td>FMUL</td>
<td>404</td>
<td>FCLR, Support Routines</td>
</tr>
<tr>
<td>FNEG</td>
<td>43</td>
<td>None</td>
</tr>
<tr>
<td>FQFB2D</td>
<td>1585</td>
<td>None</td>
</tr>
<tr>
<td>FQFD2B</td>
<td>725</td>
<td>None</td>
</tr>
<tr>
<td>FRESET</td>
<td>40</td>
<td>FERHND</td>
</tr>
<tr>
<td>FSET</td>
<td>57</td>
<td>FERHND</td>
</tr>
<tr>
<td>FSTAT</td>
<td>1</td>
<td>None</td>
</tr>
<tr>
<td>FSTOR</td>
<td>35</td>
<td>None</td>
</tr>
<tr>
<td>FZTST</td>
<td>56</td>
<td>None</td>
</tr>
<tr>
<td>Support Routines</td>
<td>259</td>
<td>None</td>
</tr>
</tbody>
</table>
NOTES

1. FSET must be used. Since it links in FERHND and FERHND links in FCLR and FLOAD, the total space requirement for FSET is

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>FSET</td>
<td>57</td>
</tr>
<tr>
<td>FERHND</td>
<td>227</td>
</tr>
<tr>
<td>FCLR</td>
<td>21</td>
</tr>
<tr>
<td>FLOAD</td>
<td>88</td>
</tr>
<tr>
<td></td>
<td>393 bytes</td>
</tr>
</tbody>
</table>

Since FRESET links in the same subroutines as FSET, they need not be counted again if FRESET is specified.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>FRESET</td>
<td>40  bytes</td>
</tr>
</tbody>
</table>

2. A number of arithmetic procedures (FADD, FSUB, FDIV, FMUL, FCMPR, and FLTDS) link in a set of FPAL support routines. These routines need be linked and counted only once.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Support Routines</td>
<td>259 bytes</td>
</tr>
</tbody>
</table>

3. Calling FADD or FSUB causes both subroutines to be linked into your program. These subroutines link in FCLR, FLOAD, and the support routines — all of which have been previously counted. In addition, FNEG is linked, so that the additional space requirement for FADD/FSUB becomes

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>FADD/FSUB</td>
<td>463</td>
</tr>
<tr>
<td>FNEG</td>
<td>43</td>
</tr>
<tr>
<td></td>
<td>506 bytes</td>
</tr>
</tbody>
</table>

4. FDIV and FCMPR link in only the FPAL support routines. FMUL and FLTDS link in only the support routines and FCLR, both of which are already counted. Thus, only the absolute count for these procedures need be considered.

5. FABS, FERROR, FIXSD, FSTAT, FSTOR, and FZTST link in no other procedures and only their absolute sizes need be considered.

6. FCLR, FERHND, FLOAD, and FNEG are all linked by other subroutines and included in those subroutines' total byte count. They need not be counted again if referenced separately.

Example:
To compute I = FIXSD(A*B), you must allow space for:

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>FSET</td>
<td>393</td>
</tr>
<tr>
<td>FERHND</td>
<td>---</td>
</tr>
<tr>
<td>FLOAD</td>
<td>---</td>
</tr>
<tr>
<td>FMUL</td>
<td>404</td>
</tr>
<tr>
<td>FCLR</td>
<td>---</td>
</tr>
<tr>
<td>Support Routines</td>
<td>259</td>
</tr>
<tr>
<td>FIXSD</td>
<td>178</td>
</tr>
<tr>
<td></td>
<td>1234 bytes</td>
</tr>
</tbody>
</table>
**Procedure Timing**

When computing execution speeds of FPAL procedures, you must be even more wary of absolutes than when computing size requirements. We could list the following times for the basic arithmetic operations:

<table>
<thead>
<tr>
<th>Procedure</th>
<th>Avg. ms</th>
</tr>
</thead>
<tbody>
<tr>
<td>FADD</td>
<td>0.7</td>
</tr>
<tr>
<td>FSUB</td>
<td>0.7</td>
</tr>
<tr>
<td>FMUL</td>
<td>1.5</td>
</tr>
<tr>
<td>FDIV</td>
<td>3.6</td>
</tr>
<tr>
<td>FCMPR</td>
<td>0.3</td>
</tr>
</tbody>
</table>

These figures are only approximations, however, and the actual figure for a given operation depends on the operands involved. The following examples illustrate this point.

**Example 1**

<table>
<thead>
<tr>
<th>Operand 1</th>
<th>40000000H</th>
<th>Operand 2</th>
<th>40000000H</th>
</tr>
</thead>
<tbody>
<tr>
<td>Procedure</td>
<td>Avg. ms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FADD</td>
<td>0.69</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSUB</td>
<td>0.79</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FMUL</td>
<td>1.48</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FDIV</td>
<td>3.79</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FCMPR</td>
<td>0.33</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Example 2**

<table>
<thead>
<tr>
<th>Operand 1</th>
<th>41C80000H</th>
<th>Operand 2</th>
<th>41F00000H</th>
</tr>
</thead>
<tbody>
<tr>
<td>Procedure</td>
<td>Avg. ms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FADD</td>
<td>0.70</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSUB</td>
<td>0.83</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FMUL</td>
<td>1.43</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FDIV</td>
<td>3.60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FCMPR</td>
<td>0.28</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Example 3**

<table>
<thead>
<tr>
<th>Operand 1</th>
<th>41C8FF00H</th>
<th>Operand 2</th>
<th>41F0F0FFH</th>
</tr>
</thead>
<tbody>
<tr>
<td>Procedure</td>
<td>Avg. ms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FADD</td>
<td>0.66</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSUB</td>
<td>0.83</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FMUL</td>
<td>1.54</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FDIV</td>
<td>3.60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FCMPR</td>
<td>0.28</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Example 4

Operand 1: 3FFFFFFFHH
Operand 2: 3FFFFFFFEH

<table>
<thead>
<tr>
<th>Procedure</th>
<th>Avg. ms</th>
</tr>
</thead>
<tbody>
<tr>
<td>FADD</td>
<td>0.65</td>
</tr>
<tr>
<td>FSUB</td>
<td>1.62</td>
</tr>
<tr>
<td>FMUL</td>
<td>1.66</td>
</tr>
<tr>
<td>FDIV</td>
<td>3.61</td>
</tr>
<tr>
<td>FCMPR</td>
<td>0.32</td>
</tr>
</tbody>
</table>

NOTE

The only reason FSUB appears to take longer than FADD in these examples is that all operands are positive. On the average, both will take the same time since they are simply different entry points into the same subroutine.